--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml calc_project_top.twx calc_project_top.ncd -o
calc_project_top.twr calc_project_top.pcf

Design file:              calc_project_top.ncd
Physical constraint file: calc_project_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 5404 paths analyzed, 2426 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.530ns.
--------------------------------------------------------------------------------

Paths for end point core_uut/textOut_161 (SLICE_X19Y18.D2), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd13 (FF)
  Destination:          core_uut/textOut_161 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.485ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.243 - 0.253)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd13 to core_uut/textOut_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y27.AQ      Tcko                  0.391   core_uut/state_FSM_FFd14
                                                       core_uut/state_FSM_FFd13
    SLICE_X19Y8.D3       net (fanout=33)       2.371   core_uut/state_FSM_FFd13
    SLICE_X19Y8.D        Tilo                  0.259   core_uut/textOut<120>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<243>2
    SLICE_X19Y18.D2      net (fanout=42)       2.142   core_uut/state[14]_GND_2_o_select_53_OUT<110>2
    SLICE_X19Y18.CLK     Tas                   0.322   core_uut/textOut<161>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<96>3
                                                       core_uut/textOut_161
    -------------------------------------------------  ---------------------------
    Total                                      5.485ns (0.972ns logic, 4.513ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd12 (FF)
  Destination:          core_uut/textOut_161 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.144ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.243 - 0.261)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd12 to core_uut/textOut_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.BMUX    Tshcko                0.488   core_uut/state_FSM_FFd4
                                                       core_uut/state_FSM_FFd12
    SLICE_X19Y8.D6       net (fanout=16)       1.933   core_uut/state_FSM_FFd12
    SLICE_X19Y8.D        Tilo                  0.259   core_uut/textOut<120>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<243>2
    SLICE_X19Y18.D2      net (fanout=42)       2.142   core_uut/state[14]_GND_2_o_select_53_OUT<110>2
    SLICE_X19Y18.CLK     Tas                   0.322   core_uut/textOut<161>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<96>3
                                                       core_uut/textOut_161
    -------------------------------------------------  ---------------------------
    Total                                      5.144ns (1.069ns logic, 4.075ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd11 (FF)
  Destination:          core_uut/textOut_161 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.129ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.243 - 0.263)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd11 to core_uut/textOut_161
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.CQ      Tcko                  0.447   core_uut/state_FSM_FFd11
                                                       core_uut/state_FSM_FFd11
    SLICE_X19Y8.D2       net (fanout=30)       1.959   core_uut/state_FSM_FFd11
    SLICE_X19Y8.D        Tilo                  0.259   core_uut/textOut<120>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<243>2
    SLICE_X19Y18.D2      net (fanout=42)       2.142   core_uut/state[14]_GND_2_o_select_53_OUT<110>2
    SLICE_X19Y18.CLK     Tas                   0.322   core_uut/textOut<161>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<96>3
                                                       core_uut/textOut_161
    -------------------------------------------------  ---------------------------
    Total                                      5.129ns (1.028ns logic, 4.101ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/textOut_85 (SLICE_X16Y29.D6), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd13 (FF)
  Destination:          core_uut/textOut_85 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.465ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.335 - 0.348)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd13 to core_uut/textOut_85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y27.AQ      Tcko                  0.391   core_uut/state_FSM_FFd14
                                                       core_uut/state_FSM_FFd13
    SLICE_X19Y8.D3       net (fanout=33)       2.371   core_uut/state_FSM_FFd13
    SLICE_X19Y8.D        Tilo                  0.259   core_uut/textOut<120>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<243>2
    SLICE_X16Y29.D6      net (fanout=42)       2.103   core_uut/state[14]_GND_2_o_select_53_OUT<110>2
    SLICE_X16Y29.CLK     Tas                   0.341   core_uut/textOut<85>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<172>3
                                                       core_uut/textOut_85
    -------------------------------------------------  ---------------------------
    Total                                      5.465ns (0.991ns logic, 4.474ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd12 (FF)
  Destination:          core_uut/textOut_85 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.124ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.335 - 0.356)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd12 to core_uut/textOut_85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.BMUX    Tshcko                0.488   core_uut/state_FSM_FFd4
                                                       core_uut/state_FSM_FFd12
    SLICE_X19Y8.D6       net (fanout=16)       1.933   core_uut/state_FSM_FFd12
    SLICE_X19Y8.D        Tilo                  0.259   core_uut/textOut<120>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<243>2
    SLICE_X16Y29.D6      net (fanout=42)       2.103   core_uut/state[14]_GND_2_o_select_53_OUT<110>2
    SLICE_X16Y29.CLK     Tas                   0.341   core_uut/textOut<85>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<172>3
                                                       core_uut/textOut_85
    -------------------------------------------------  ---------------------------
    Total                                      5.124ns (1.088ns logic, 4.036ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd11 (FF)
  Destination:          core_uut/textOut_85 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.109ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.335 - 0.358)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd11 to core_uut/textOut_85
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.CQ      Tcko                  0.447   core_uut/state_FSM_FFd11
                                                       core_uut/state_FSM_FFd11
    SLICE_X19Y8.D2       net (fanout=30)       1.959   core_uut/state_FSM_FFd11
    SLICE_X19Y8.D        Tilo                  0.259   core_uut/textOut<120>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<243>2
    SLICE_X16Y29.D6      net (fanout=42)       2.103   core_uut/state[14]_GND_2_o_select_53_OUT<110>2
    SLICE_X16Y29.CLK     Tas                   0.341   core_uut/textOut<85>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<172>3
                                                       core_uut/textOut_85
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (1.047ns logic, 4.062ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/textOut_76 (SLICE_X16Y26.B4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd13 (FF)
  Destination:          core_uut/textOut_76 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.422ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.329 - 0.348)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd13 to core_uut/textOut_76
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y27.AQ      Tcko                  0.391   core_uut/state_FSM_FFd14
                                                       core_uut/state_FSM_FFd13
    SLICE_X19Y8.D3       net (fanout=33)       2.371   core_uut/state_FSM_FFd13
    SLICE_X19Y8.D        Tilo                  0.259   core_uut/textOut<120>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<243>2
    SLICE_X16Y26.B4      net (fanout=42)       2.060   core_uut/state[14]_GND_2_o_select_53_OUT<110>2
    SLICE_X16Y26.CLK     Tas                   0.341   core_uut/textOut<80>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<181>3
                                                       core_uut/textOut_76
    -------------------------------------------------  ---------------------------
    Total                                      5.422ns (0.991ns logic, 4.431ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd12 (FF)
  Destination:          core_uut/textOut_76 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.081ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.329 - 0.356)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd12 to core_uut/textOut_76
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y26.BMUX    Tshcko                0.488   core_uut/state_FSM_FFd4
                                                       core_uut/state_FSM_FFd12
    SLICE_X19Y8.D6       net (fanout=16)       1.933   core_uut/state_FSM_FFd12
    SLICE_X19Y8.D        Tilo                  0.259   core_uut/textOut<120>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<243>2
    SLICE_X16Y26.B4      net (fanout=42)       2.060   core_uut/state[14]_GND_2_o_select_53_OUT<110>2
    SLICE_X16Y26.CLK     Tas                   0.341   core_uut/textOut<80>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<181>3
                                                       core_uut/textOut_76
    -------------------------------------------------  ---------------------------
    Total                                      5.081ns (1.088ns logic, 3.993ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               core_uut/state_FSM_FFd11 (FF)
  Destination:          core_uut/textOut_76 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.066ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.329 - 0.358)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: core_uut/state_FSM_FFd11 to core_uut/textOut_76
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.CQ      Tcko                  0.447   core_uut/state_FSM_FFd11
                                                       core_uut/state_FSM_FFd11
    SLICE_X19Y8.D2       net (fanout=30)       1.959   core_uut/state_FSM_FFd11
    SLICE_X19Y8.D        Tilo                  0.259   core_uut/textOut<120>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<243>2
    SLICE_X16Y26.B4      net (fanout=42)       2.060   core_uut/state[14]_GND_2_o_select_53_OUT<110>2
    SLICE_X16Y26.CLK     Tas                   0.341   core_uut/textOut<80>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<181>3
                                                       core_uut/textOut_76
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (1.047ns logic, 4.019ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ee201_debouncer_D/debounce_count_8 (SLICE_X28Y50.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ee201_debouncer_D/debounce_count_8 (FF)
  Destination:          ee201_debouncer_D/debounce_count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ee201_debouncer_D/debounce_count_8 to ee201_debouncer_D/debounce_count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y50.AQ      Tcko                  0.200   ee201_debouncer_D/MCEN_count<3>
                                                       ee201_debouncer_D/debounce_count_8
    SLICE_X28Y50.A6      net (fanout=2)        0.021   ee201_debouncer_D/debounce_count<8>
    SLICE_X28Y50.CLK     Tah         (-Th)    -0.190   ee201_debouncer_D/MCEN_count<3>
                                                       ee201_debouncer_D/state[5]_GND_10_o_select_29_OUT<8>1
                                                       ee201_debouncer_D/debounce_count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/textOut_92 (SLICE_X16Y27.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_uut/textOut_92 (FF)
  Destination:          core_uut/textOut_92 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_uut/textOut_92 to core_uut/textOut_92
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.200   core_uut/textOut<92>
                                                       core_uut/textOut_92
    SLICE_X16Y27.D6      net (fanout=2)        0.022   core_uut/textOut<92>
    SLICE_X16Y27.CLK     Tah         (-Th)    -0.190   core_uut/textOut<92>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<165>1
                                                       core_uut/textOut_92
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point core_uut/textOut_18 (SLICE_X20Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               core_uut/textOut_18 (FF)
  Destination:          core_uut/textOut_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: core_uut/textOut_18 to core_uut/textOut_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y20.AQ      Tcko                  0.200   core_uut/textOut<24>
                                                       core_uut/textOut_18
    SLICE_X20Y20.A6      net (fanout=2)        0.022   core_uut/textOut<18>
    SLICE_X20Y20.CLK     Tah         (-Th)    -0.190   core_uut/textOut<24>
                                                       core_uut/state[14]_GND_2_o_select_53_OUT<239>1
                                                       core_uut/textOut_18
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFGP1/BUFG/I0
  Logical resource: BUFGP1/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: BUFGP1/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIV_CLK<3>/CLK
  Logical resource: DIV_CLK_0/CK
  Location pin: SLICE_X36Y8.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: DIV_CLK<3>/SR
  Logical resource: DIV_CLK_0/SR
  Location pin: SLICE_X36Y8.SR
  Clock network: BtnU_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    5.530|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5404 paths, 0 nets, and 2665 connections

Design statistics:
   Minimum period:   5.530ns{1}   (Maximum frequency: 180.832MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 05 02:55:09 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 238 MB



