
---------- Begin Simulation Statistics ----------
final_tick                                14585474608                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119349                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661008                       # Number of bytes of host memory used
host_op_rate                                   237919                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    94.60                       # Real time elapsed on the host
host_tick_rate                              154177458                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014585                       # Number of seconds simulated
sim_ticks                                 14585474608                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8126389                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6523678                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.323430                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.323430                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9617511                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9568163                       # number of floating regfile writes
system.cpu.idleCycles                           33461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29137                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625506                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.163049                       # Inst execution rate
system.cpu.iew.exec_refs                     12689077                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26758                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 6606960                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4868258                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4614                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27441                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22861834                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12662319                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55746                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              30510104                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  53806                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3662645                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25415                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3801409                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1451                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27686                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23355237                       # num instructions consuming a value
system.cpu.iew.wb_count                      22634469                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.727235                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16984753                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.862829                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22636444                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36759949                       # number of integer regfile reads
system.cpu.int_regfile_writes                11390560                       # number of integer regfile writes
system.cpu.ipc                               0.430398                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.430398                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               792      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11495157     37.61%     37.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     37.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.00%     37.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3203736     10.48%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  209      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594402      5.22%     53.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569832      5.14%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4542472     14.86%     73.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1727      0.01%     73.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         8132115     26.61%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25115      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30565850                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                16038702                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30625440                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9592425                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9855471                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2927076                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.095763                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   97759      3.34%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            15525      0.53%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      3.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1365732     46.66%     50.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    22      0.00%     50.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1448016     49.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17453432                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           59663283                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13042044                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13360623                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22861831                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30565850                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          354243                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             30539                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       515915                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      26199408                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.166662                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.941123                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16646343     63.54%     63.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2984950     11.39%     74.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1079424      4.12%     79.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1013199      3.87%     82.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2007628      7.66%     90.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1231735      4.70%     95.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              682827      2.61%     97.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              330110      1.26%     99.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              223192      0.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        26199408                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.165174                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               969                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              932                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4868258                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27441                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                15949969                       # number of misc regfile reads
system.cpu.numCycles                         26232869                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168115                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        369412                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1430760                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1702                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2862999                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1702                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1684896                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1683665                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25448                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1657574                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1656820                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.954512                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     299                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              266                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          357994                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25381                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     26142058                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.860972                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.204182                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        21581901     82.56%     82.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          491807      1.88%     84.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          493574      1.89%     86.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1379461      5.28%     91.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           15230      0.06%     91.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          135228      0.52%     92.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           47982      0.18%     92.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          109705      0.42%     92.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1887170      7.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     26142058                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1887170                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1601427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1601427                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1601427                       # number of overall hits
system.cpu.dcache.overall_hits::total         1601427                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3322475                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3322475                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3322475                       # number of overall misses
system.cpu.dcache.overall_misses::total       3322475                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 183216375933                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 183216375933                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 183216375933                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 183216375933                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4923902                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4923902                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4923902                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4923902                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.674765                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.674765                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.674765                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.674765                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55144.546139                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55144.546139                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55144.546139                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55144.546139                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7634885                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           26                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1034699                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.378846                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           26                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1819                       # number of writebacks
system.cpu.dcache.writebacks::total              1819                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1890707                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1890707                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1890707                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1890707                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1431768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1431768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1431768                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1431768                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  36691464705                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36691464705                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36691464705                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36691464705                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.290779                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.290779                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.290779                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.290779                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25626.683028                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25626.683028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25626.683028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25626.683028                       # average overall mshr miss latency
system.cpu.dcache.replacements                1430744                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1575369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1575369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3322358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3322358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 183207208608                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 183207208608                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4897727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4897727                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.678347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.678347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55143.728824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55143.728824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1890705                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1890705                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1431653                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1431653                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  36682531456                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36682531456                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.292310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.292310                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25622.501721                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25622.501721                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26058                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9167325                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9167325                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004470                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78353.205128                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78353.205128                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8933249                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8933249                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004394                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004394                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77680.426087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77680.426087                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.942030                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3033195                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1431768                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.118496                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            181812                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.942030                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          514                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          40822984                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         40822984                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1309959                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              21292294                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2357297                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1214443                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25415                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1627523                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   215                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23113365                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   875                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4929028                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26761                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127759                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3336703                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11794056                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1684896                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1657138                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      22835977                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51246                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  154                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           916                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3317980                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7524                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           26199408                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.897693                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.185413                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 21014499     80.21%     80.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1541411      5.88%     86.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   146533      0.56%     86.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   166457      0.64%     87.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   180823      0.69%     87.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1509992      5.76%     93.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    58586      0.22%     93.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    88434      0.34%     94.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1492673      5.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             26199408                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.064228                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.449591                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3317373                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3317373                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3317373                       # number of overall hits
system.cpu.icache.overall_hits::total         3317373                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          607                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            607                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          607                       # number of overall misses
system.cpu.icache.overall_misses::total           607                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     48302499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     48302499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     48302499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     48302499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3317980                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3317980                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3317980                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3317980                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000183                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000183                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79575.780890                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79575.780890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79575.780890                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79575.780890                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          297                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.icache.writebacks::total                16                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          136                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          471                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39632235                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39632235                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39632235                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39632235                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84144.872611                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84144.872611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84144.872611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84144.872611                       # average overall mshr miss latency
system.cpu.icache.replacements                     16                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3317373                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3317373                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          607                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           607                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     48302499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     48302499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3317980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3317980                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79575.780890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79575.780890                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39632235                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39632235                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84144.872611                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84144.872611                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.516445                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3317843                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               470                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7059.240426                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88960                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.516445                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.405778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.405778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.443359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6636430                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6636430                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8896                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3318139                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           201                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         189                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   83806                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  18                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1267                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1012989                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  14585474608                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25415                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1765265                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                11418832                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3046825                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               9943037                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22972058                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 68344                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2888041                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                8320448                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   6517                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27869123                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47619193                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21380398                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9788573                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   551652                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6255532                       # count of insts added to the skid buffer
system.cpu.rob.reads                         47120220                       # The number of ROB reads
system.cpu.rob.writes                        45788533                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       556                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1230938                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1230941                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data             1230938                       # number of overall hits
system.l2.overall_hits::total                 1230941                       # number of overall hits
system.l2.demand_misses::.cpu.inst                468                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200830                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201298                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               468                       # number of overall misses
system.l2.overall_misses::.cpu.data            200830                       # number of overall misses
system.l2.overall_misses::total                201298                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38809912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19319578864                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19358388776                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38809912                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19319578864                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19358388776                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1431768                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1432239                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1431768                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1432239                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993631                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.140267                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.140548                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993631                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.140267                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.140548                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82927.162393                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96198.669840                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96167.814762                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82927.162393                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96198.669840                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96167.814762                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1412                       # number of writebacks
system.l2.writebacks::total                      1412                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201298                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201298                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33488804                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17032320332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17065809136                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33488804                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17032320332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17065809136                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.140267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.140548                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.140267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140548                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71557.273504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84809.641647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84778.831066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71557.273504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84809.641647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84778.831066                       # average overall mshr miss latency
system.l2.replacements                         168533                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1819                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1819                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           16                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               16                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           16                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           16                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1284                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1284                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 110                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8668040                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8668040                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.956522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78800.363636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78800.363636                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7418752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7418752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.956522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67443.200000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67443.200000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38809912                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38809912                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82927.162393                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82927.162393                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33488804                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33488804                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71557.273504                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71557.273504                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1230933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1230933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       200720                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          200720                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  19310910824                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19310910824                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1431653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1431653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.140202                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.140202                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96208.204583                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96208.204583                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       200720                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       200720                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  17024901580                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17024901580                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.140202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.140202                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84819.158928                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84819.158928                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29686.218943                       # Cycle average of tags in use
system.l2.tags.total_refs                     2861714                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201301                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.216094                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.340314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        59.926518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29625.952111                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.904112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.905952                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11278                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17754                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2373                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23105293                       # Number of tag accesses
system.l2.tags.data_accesses                 23105293                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001423400284                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           83                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           83                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              388305                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1302                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201297                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1412                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201297                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1412                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201297                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1412                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           83                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2346.036145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    727.206978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3282.345612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511            47     56.63%     56.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            9     10.84%     67.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      3.61%     71.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      1.20%     72.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            2      2.41%     74.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167           10     12.05%     86.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            7      8.43%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            3      3.61%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      1.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            83                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           83                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.686747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.662176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.922982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               51     61.45%     61.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      9.64%     71.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               23     27.71%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            83                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12883008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                90368                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    883.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   14585365632                       # Total gap between requests
system.mem_ctrls.avgGap                      71952.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12852352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        88640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2049161.978150968440                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 881174754.022100925446                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6077279.100083706900                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       200830                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1412                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13627204                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8459511952                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 336239629018                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29180.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     42122.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 238130048.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12853120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12883008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        90368                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        90368                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       200830                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201297                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1412                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1412                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2049162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    881227409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        883276571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2049162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2049162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6195753                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6195753                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6195753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2049162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    881227409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       889472324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201285                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1385                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12721                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12646                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           37                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4699045406                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1006425000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8473139156                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23345.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42095.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              108050                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1165                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.12                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        93452                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   138.786286                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.736154                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   220.060815                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        68106     72.88%     72.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17690     18.93%     91.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          872      0.93%     92.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          594      0.64%     93.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          489      0.52%     93.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          524      0.56%     94.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          424      0.45%     94.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          393      0.42%     95.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4360      4.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        93452                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12882240                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              88640                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              883.223916                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.077279                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.95                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               53.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       338950080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       180148650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      722375220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3445200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1151220720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5202701790                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1219599840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8818441500                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   604.604357                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2934504382                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    486980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  11163990226                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       328318620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       174501690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      714799680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3784500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1151220720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4665247650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1672192800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8710065660                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   597.173962                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4093233040                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    486980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10005261568                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             201187                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1412                       # Transaction distribution
system.membus.trans_dist::CleanEvict           166703                       # Transaction distribution
system.membus.trans_dist::ReadExReq               110                       # Transaction distribution
system.membus.trans_dist::ReadExResp              110                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        201187                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       570709                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       570709                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 570709                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     12973376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     12973376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                12973376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201297                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201297    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201297                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           568457404                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1089003064                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1432123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3231                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           16                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1596046                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              115                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             115                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           471                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1431653                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          957                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4294280                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4295237                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     91749568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               91780672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          168533                       # Total snoops (count)
system.tol2bus.snoopTraffic                     90368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1600772                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001063                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032590                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1599070     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1702      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1600772                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14585474608                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1593867964                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            783960                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2388189024                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
