Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun 30 11:41:30 2024
| Host         : DESKTOP-U3T2UJ9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rvfpganexys_timing_summary_routed.rpt -pb rvfpganexys_timing_summary_routed.pb -rpx rvfpganexys_timing_summary_routed.rpx -warn_on_violation
| Design       : rvfpganexys
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 96 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.246        0.000                      0                56865        0.050        0.000                      0                56865        0.264        0.000                       0                 20117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clkout0              {0.000 2.500}        5.000           200.000         
  clkout1              {0.000 5.000}        10.000          100.000         
    clk_core           {0.000 10.000}       20.000          50.000          
    clkfb              {0.000 5.000}        10.000          100.000         
  clkout2              {0.000 2.500}        5.000           200.000         
  clkout3              {1.250 3.750}        5.000           200.000         
  subfragments_pll_fb  {0.000 5.000}        10.000          100.000         
tck_dmi                {0.000 50.000}       100.000         10.000          
tck_dtmcs              {0.000 50.000}       100.000         10.000          
tck_idcode             {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                  8.649        0.000                      0                    7        0.235        0.000                      0                    7        3.000        0.000                       0                    10  
  clkout0                    1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  clkout1                    0.514        0.000                      0                 8722        0.063        0.000                      0                 8722        3.000        0.000                       0                  3189  
    clk_core                 0.246        0.000                      0                32089        0.050        0.000                      0                32089        8.750        0.000                       0                 16708  
    clkfb                                                                                                                                                                8.751        0.000                       0                     2  
  clkout2                                                                                                                                                                2.845        0.000                       0                    75  
  clkout3                                                                                                                                                                2.845        0.000                       0                     4  
  subfragments_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
tck_dmi                     98.627        0.000                      0                   31        0.178        0.000                      0                   31       49.500        0.000                       0                    33  
tck_dtmcs                   97.895        0.000                      0                   81        0.117        0.000                      0                   81       49.500        0.000                       0                    83  
tck_idcode                  98.890        0.000                      0                    1        0.282        0.000                      0                    1       49.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_core      clkout1             4.339        0.000                      0                  155        0.824        0.000                      0                  155  
clkout1       clk_core            3.885        0.000                      0                   91        0.055        0.000                      0                   91  
tck_dtmcs     clk_core           12.947        0.000                      0                    2        1.288        0.000                      0                    2  
clk_core      tck_dtmcs           8.298        0.000                      0                   32        2.466        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_core           clk_core                 5.096        0.000                      0                15572        0.410        0.000                      0                15572  
**async_default**  clkout1            clkout1                  2.205        0.000                      0                  326        0.514        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.649ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.456ns (37.166%)  route 0.771ns (62.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.307    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.771     6.534    ddr2/ldc/subfragments_reset0
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism              0.278    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X1Y137         FDRE (Setup_fdre_C_D)       -0.067    15.183    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                  8.649    

Slack (MET) :             8.776ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.456ns (40.737%)  route 0.663ns (59.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.307    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.663     6.427    ddr2/ldc/subfragments_reset3
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism              0.278    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.047    15.203    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  8.776    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.456ns (40.920%)  route 0.658ns (59.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.307    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.658     6.422    ddr2/ldc/subfragments_reset2
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism              0.300    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X1Y137         FDRE (Setup_fdre_C_D)       -0.061    15.211    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -6.422    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.307    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.419     5.726 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.382     6.109    ddr2/ldc/subfragments_reset4
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism              0.300    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.256    15.016    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.907ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.307    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.520     6.284    ddr2/ldc/subfragments_reset1
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism              0.300    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X1Y137         FDRE (Setup_fdre_C_D)       -0.081    15.191    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  8.907    

Slack (MET) :             8.925ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.173%)  route 0.491ns (51.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.307    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.491     6.254    ddr2/ldc/subfragments_reset6
    SLICE_X0Y136         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.584    15.006    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y136         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y136         FDRE (Setup_fdre_C_D)       -0.067    15.179    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  8.925    

Slack (MET) :             8.927ns  (required time - arrival time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.456ns (46.669%)  route 0.521ns (53.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.307    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.521     6.284    ddr2/ldc/subfragments_reset5
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.585    15.007    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism              0.300    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.061    15.211    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -6.284    
  -------------------------------------------------------------------
                         slack                                  8.927    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.258%)  route 0.178ns (55.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ddr2/ldc/FD_6/Q
                         net (fo=1, routed)           0.178     1.833    ddr2/ldc/subfragments_reset6
    SLICE_X0Y136         FDRE                                         r  ddr2/ldc/FD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.866     2.031    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y136         FDRE                                         r  ddr2/ldc/FD_7/C
                         clock pessimism             -0.502     1.528    
    SLICE_X0Y136         FDRE (Hold_fdre_C_D)         0.070     1.598    ddr2/ldc/FD_7
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.128     1.642 r  ddr2/ldc/FD_4/Q
                         net (fo=1, routed)           0.119     1.762    ddr2/ldc/subfragments_reset4
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     2.032    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_5/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.012     1.526    ddr2/ldc/FD_5
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ddr2/ldc/FD_5/Q
                         net (fo=1, routed)           0.172     1.828    ddr2/ldc/subfragments_reset5
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     2.032    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_6/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.070     1.584    ddr2/ldc/FD_6
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ddr2/ldc/FD_1/Q
                         net (fo=1, routed)           0.170     1.826    ddr2/ldc/subfragments_reset1
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     2.032    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_2/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.066     1.580    ddr2/ldc/FD_2
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.787%)  route 0.332ns (70.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ddr2/ldc/FD_3/Q
                         net (fo=1, routed)           0.332     1.988    ddr2/ldc/subfragments_reset3
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     2.032    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD_4/C
                         clock pessimism             -0.504     1.527    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.075     1.602    ddr2/ldc/FD_4
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.976%)  route 0.329ns (70.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ddr2/ldc/FD_2/Q
                         net (fo=1, routed)           0.329     1.985    ddr2/ldc/subfragments_reset2
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     2.032    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_3/C
                         clock pessimism             -0.517     1.514    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.070     1.584    ddr2/ldc/FD_3
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 ddr2/ldc/FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/FD_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.651%)  route 0.369ns (72.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.595     1.514    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X0Y137         FDRE                                         r  ddr2/ldc/FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  ddr2/ldc/FD/Q
                         net (fo=1, routed)           0.369     2.024    ddr2/ldc/subfragments_reset0
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.867     2.032    ddr2/ldc/clk_IBUF_BUFG
    SLICE_X1Y137         FDRE                                         r  ddr2/ldc/FD_1/C
                         clock pessimism             -0.504     1.527    
    SLICE_X1Y137         FDRE (Hold_fdre_C_D)         0.070     1.597    ddr2/ldc/FD_1
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y137    ddr2/ldc/FD/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y137    ddr2/ldc/FD_1/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y137    ddr2/ldc/FD_2/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X1Y137    ddr2/ldc/FD_3/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y137    ddr2/ldc/FD_4/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y137    ddr2/ldc/FD_5/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y137    ddr2/ldc/FD_6/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y136    ddr2/ldc/FD_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y136    ddr2/ldc/FD_7/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y137    ddr2/ldc/FD_1/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y137    ddr2/ldc/FD_2/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y137    ddr2/ldc/FD_3/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD_4/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD_5/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD_6/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y137    ddr2/ldc/FD_1/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y137    ddr2/ldc/FD_2/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X1Y137    ddr2/ldc/FD_3/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD_4/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD_5/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD_6/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y137    ddr2/ldc/FD/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns
    Source Clock Delay      (SCD):    9.363ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.731     9.363    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.456     9.819 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.190    10.008    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     7.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     9.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.610    10.830    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism              0.533    11.363    
                         clock uncertainty           -0.053    11.310    
    SLICE_X89Y99         FDPE (Setup_fdpe_C_D)       -0.047    11.263    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         11.263    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.642ns (37.557%)  route 1.067ns (62.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    9.363ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.731     9.363    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDSE (Prop_fdse_C_Q)         0.518     9.881 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.878    10.758    ddr2/ldc/reset_counter[0]
    SLICE_X88Y98         LUT4 (Prop_lut4_I1_O)        0.124    10.882 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.072    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.610    13.830    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.533    14.363    
                         clock uncertainty           -0.053    14.310    
    SLICE_X88Y98         FDSE (Setup_fdse_C_CE)      -0.169    14.141    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.141    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.642ns (37.557%)  route 1.067ns (62.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    9.363ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.731     9.363    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDSE (Prop_fdse_C_Q)         0.518     9.881 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.878    10.758    ddr2/ldc/reset_counter[0]
    SLICE_X88Y98         LUT4 (Prop_lut4_I1_O)        0.124    10.882 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.072    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.610    13.830    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.533    14.363    
                         clock uncertainty           -0.053    14.310    
    SLICE_X88Y98         FDSE (Setup_fdse_C_CE)      -0.169    14.141    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.141    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.642ns (37.557%)  route 1.067ns (62.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    9.363ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.731     9.363    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDSE (Prop_fdse_C_Q)         0.518     9.881 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.878    10.758    ddr2/ldc/reset_counter[0]
    SLICE_X88Y98         LUT4 (Prop_lut4_I1_O)        0.124    10.882 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.072    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.610    13.830    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.533    14.363    
                         clock uncertainty           -0.053    14.310    
    SLICE_X88Y98         FDSE (Setup_fdse_C_CE)      -0.169    14.141    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.141    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.642ns (37.557%)  route 1.067ns (62.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    9.363ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.731     9.363    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDSE (Prop_fdse_C_Q)         0.518     9.881 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.878    10.758    ddr2/ldc/reset_counter[0]
    SLICE_X88Y98         LUT4 (Prop_lut4_I1_O)        0.124    10.882 r  ddr2/ldc/reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190    11.072    ddr2/ldc/reset_counter[3]_i_1_n_0
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.610    13.830    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.533    14.363    
                         clock uncertainty           -0.053    14.310    
    SLICE_X88Y98         FDSE (Setup_fdse_C_CE)      -0.169    14.141    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.141    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.406%)  route 1.080ns (57.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    9.363ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.731     9.363    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDSE (Prop_fdse_C_Q)         0.478     9.841 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080    10.920    ddr2/ldc/reset_counter[1]
    SLICE_X88Y98         LUT2 (Prop_lut2_I1_O)        0.317    11.237 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.237    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.610    13.830    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism              0.533    14.363    
                         clock uncertainty           -0.053    14.310    
    SLICE_X88Y98         FDSE (Setup_fdse_C_D)        0.118    14.428    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -11.237    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.773ns (42.235%)  route 1.057ns (57.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    9.363ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.731     9.363    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDSE (Prop_fdse_C_Q)         0.478     9.841 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.057    10.898    ddr2/ldc/reset_counter[1]
    SLICE_X88Y98         LUT3 (Prop_lut3_I0_O)        0.295    11.193 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    11.193    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.610    13.830    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism              0.533    14.363    
                         clock uncertainty           -0.053    14.310    
    SLICE_X88Y98         FDSE (Setup_fdse_C_D)        0.081    14.391    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -11.193    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.799ns (43.044%)  route 1.057ns (56.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    9.363ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.731     9.363    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDSE (Prop_fdse_C_Q)         0.478     9.841 r  ddr2/ldc/reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.057    10.898    ddr2/ldc/reset_counter[1]
    SLICE_X88Y98         LUT4 (Prop_lut4_I2_O)        0.321    11.219 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    11.219    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.610    13.830    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism              0.533    14.363    
                         clock uncertainty           -0.053    14.310    
    SLICE_X88Y98         FDSE (Setup_fdse_C_D)        0.118    14.428    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.428    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 ddr2/ldc/reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.658ns  (logic 0.779ns (46.998%)  route 0.879ns (53.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    9.363ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.731     9.363    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDSE (Prop_fdse_C_Q)         0.478     9.841 r  ddr2/ldc/reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.879    10.719    ddr2/ldc/reset_counter[3]
    SLICE_X89Y98         LUT6 (Prop_lut6_I3_O)        0.301    11.020 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000    11.020    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y98         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.610    13.830    ddr2/ldc/iodelay_clk
    SLICE_X89Y98         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism              0.511    14.341    
                         clock uncertainty           -0.053    14.288    
    SLICE_X89Y98         FDRE (Setup_fdre_C_D)        0.029    14.317    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@5.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.419ns (45.590%)  route 0.500ns (54.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.830ns = ( 13.830 - 5.000 ) 
    Source Clock Delay      (SCD):    9.363ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.731     9.363    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.419     9.782 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.500    10.282    ddr2/ldc/iodelay_rst
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    10.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    12.128    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.219 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           1.610    13.830    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism              0.508    14.338    
                         clock uncertainty           -0.053    14.285    
    SLICE_X88Y98         FDSE (Setup_fdse_C_S)       -0.699    13.586    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.586    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  3.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.606     2.893    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.141     3.034 r  ddr2/ldc/FDPE/Q
                         net (fo=1, routed)           0.056     3.090    ddr2/ldc/xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.878     3.744    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
                         clock pessimism             -0.850     2.893    
    SLICE_X89Y99         FDPE (Hold_fdpe_C_D)         0.075     2.968    ddr2/ldc/FDPE_1
  -------------------------------------------------------------------
                         required time                         -2.968    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.837ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.606     2.893    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDSE (Prop_fdse_C_Q)         0.164     3.057 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.115     3.173    ddr2/ldc/reset_counter[0]
    SLICE_X89Y98         LUT6 (Prop_lut6_I1_O)        0.045     3.218 r  ddr2/ldc/ic_reset_i_1/O
                         net (fo=1, routed)           0.000     3.218    ddr2/ldc/ic_reset_i_1_n_0
    SLICE_X89Y98         FDRE                                         r  ddr2/ldc/ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.878     3.744    ddr2/ldc/iodelay_clk
    SLICE_X89Y98         FDRE                                         r  ddr2/ldc/ic_reset_reg/C
                         clock pessimism             -0.837     2.906    
    SLICE_X89Y98         FDRE (Hold_fdre_C_D)         0.091     2.997    ddr2/ldc/ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.212ns (55.010%)  route 0.173ns (44.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.606     2.893    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDSE (Prop_fdse_C_Q)         0.164     3.057 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.173     3.231    ddr2/ldc/reset_counter[2]
    SLICE_X88Y98         LUT4 (Prop_lut4_I0_O)        0.048     3.279 r  ddr2/ldc/reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     3.279    ddr2/ldc/reset_counter[3]_i_2_n_0
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.878     3.744    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.850     2.893    
    SLICE_X88Y98         FDSE (Hold_fdse_C_D)         0.131     3.024    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.279    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.657%)  route 0.173ns (45.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.606     2.893    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDSE (Prop_fdse_C_Q)         0.164     3.057 r  ddr2/ldc/reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.173     3.231    ddr2/ldc/reset_counter[2]
    SLICE_X88Y98         LUT3 (Prop_lut3_I2_O)        0.045     3.276 r  ddr2/ldc/reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.276    ddr2/ldc/reset_counter[2]_i_1_n_0
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.878     3.744    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.850     2.893    
    SLICE_X88Y98         FDSE (Hold_fdse_C_D)         0.121     3.014    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.014    
                         arrival time                           3.276    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.338%)  route 0.196ns (48.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.606     2.893    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDSE (Prop_fdse_C_Q)         0.164     3.057 r  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.196     3.254    ddr2/ldc/reset_counter[0]
    SLICE_X88Y98         LUT2 (Prop_lut2_I0_O)        0.043     3.297 r  ddr2/ldc/reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.297    ddr2/ldc/reset_counter[1]_i_1_n_0
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.878     3.744    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.850     2.893    
    SLICE_X88Y98         FDSE (Hold_fdse_C_D)         0.131     3.024    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.024    
                         arrival time                           3.297    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ddr2/ldc/reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.578%)  route 0.196ns (48.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.606     2.893    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDSE (Prop_fdse_C_Q)         0.164     3.057 f  ddr2/ldc/reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.196     3.254    ddr2/ldc/reset_counter[0]
    SLICE_X88Y98         LUT1 (Prop_lut1_I0_O)        0.045     3.299 r  ddr2/ldc/reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.299    ddr2/ldc/reset_counter0[0]
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.878     3.744    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.850     2.893    
    SLICE_X88Y98         FDSE (Hold_fdse_C_D)         0.120     3.013    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.744%)  route 0.194ns (60.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.606     2.893    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.128     3.021 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.194     3.215    ddr2/ldc/iodelay_rst
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.878     3.744    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[0]/C
                         clock pessimism             -0.834     2.909    
    SLICE_X88Y98         FDSE (Hold_fdse_C_S)        -0.045     2.864    ddr2/ldc/reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.744%)  route 0.194ns (60.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.606     2.893    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.128     3.021 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.194     3.215    ddr2/ldc/iodelay_rst
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.878     3.744    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[1]/C
                         clock pessimism             -0.834     2.909    
    SLICE_X88Y98         FDSE (Hold_fdse_C_S)        -0.045     2.864    ddr2/ldc/reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.744%)  route 0.194ns (60.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.606     2.893    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.128     3.021 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.194     3.215    ddr2/ldc/iodelay_rst
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.878     3.744    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[2]/C
                         clock pessimism             -0.834     2.909    
    SLICE_X88Y98         FDSE (Hold_fdse_C_S)        -0.045     2.864    ddr2/ldc/reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ddr2/ldc/reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.744%)  route 0.194ns (60.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.744ns
    Source Clock Delay      (SCD):    2.893ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.606     2.893    ddr2/ldc/iodelay_clk
    SLICE_X89Y99         FDPE                                         r  ddr2/ldc/FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDPE (Prop_fdpe_C_Q)         0.128     3.021 r  ddr2/ldc/FDPE_1/Q
                         net (fo=5, routed)           0.194     3.215    ddr2/ldc/iodelay_rst
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG/O
                         net (fo=8, routed)           0.878     3.744    ddr2/ldc/iodelay_clk
    SLICE_X88Y98         FDSE                                         r  ddr2/ldc/reset_counter_reg[3]/C
                         clock pessimism             -0.834     2.909    
    SLICE_X88Y98         FDSE (Hold_fdse_C_S)        -0.045     2.864    ddr2/ldc/reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.351    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    ddr2/ldc/BUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y99     ddr2/ldc/FDPE/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X89Y99     ddr2/ldc/FDPE_1/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X89Y98     ddr2/ldc/ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y98     ddr2/ldc/reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y98     ddr2/ldc/reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y98     ddr2/ldc/reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y98     ddr2/ldc/reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  ddr2/ldc/IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   ddr2/ldc/PLLE2_ADV/CLKOUT0
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE_1/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y98     ddr2/ldc/ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y98     ddr2/ldc/reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y98     ddr2/ldc/reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y98     ddr2/ldc/reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y98     ddr2/ldc/reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE_1/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y98     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE_1/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y98     ddr2/ldc/ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y98     ddr2/ldc/reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y98     ddr2/ldc/reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y98     ddr2/ldc/reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y98     ddr2/ldc/reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X89Y99     ddr2/ldc/FDPE_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X89Y98     ddr2/ldc/ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 2.721ns (29.604%)  route 6.470ns (70.395%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.707ns = ( 18.707 - 10.000 ) 
    Source Clock Delay      (SCD):    9.247ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.616     9.247    ddr2/ldc/FD_7_0
    SLICE_X71Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y111        FDRE (Prop_fdre_C_Q)         0.456     9.703 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.162    10.865    ddr2/ldc/p_0_in4_in[0]
    SLICE_X70Y108        LUT6 (Prop_lut6_I4_O)        0.124    10.989 r  ddr2/ldc/subfragments_bankmachine4_state[2]_i_14/O
                         net (fo=1, routed)           0.000    10.989    ddr2/ldc/subfragments_bankmachine4_state[2]_i_14_n_0
    SLICE_X70Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.502 r  ddr2/ldc/subfragments_bankmachine4_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.502    ddr2/ldc/subfragments_bankmachine4_state_reg[2]_i_8_n_0
    SLICE_X70Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.756 f  ddr2/ldc/subfragments_bankmachine4_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           1.094    12.850    ddr2/ldc/sdram_bankmachine4_row_hit
    SLICE_X73Y123        LUT5 (Prop_lut5_I2_O)        0.367    13.217 r  ddr2/ldc/sdram_choose_req_grant[2]_i_34/O
                         net (fo=1, routed)           0.625    13.841    ddr2/ldc/sdram_choose_req_grant[2]_i_34_n_0
    SLICE_X78Y124        LUT5 (Prop_lut5_I2_O)        0.124    13.965 r  ddr2/ldc/sdram_choose_req_grant[2]_i_25/O
                         net (fo=6, routed)           0.639    14.604    ddr2/ldc/sdram_choose_req_grant[2]_i_25_n_0
    SLICE_X80Y124        LUT6 (Prop_lut6_I2_O)        0.124    14.728 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    14.728    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X80Y124        MUXF7 (Prop_muxf7_I1_O)      0.214    14.942 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.418    15.360    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.297    15.657 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          1.032    16.689    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I2_O)        0.124    16.813 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           1.013    17.826    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_do_read
    SLICE_X70Y120        LUT2 (Prop_lut2_I1_O)        0.124    17.950 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.489    18.438    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X69Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.488    18.707    ddr2/ldc/FD_7_0
    SLICE_X69Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.507    19.214    
                         clock uncertainty           -0.057    19.157    
    SLICE_X69Y120        FDRE (Setup_fdre_C_CE)      -0.205    18.952    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         18.952    
                         arrival time                         -18.438    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 2.721ns (29.604%)  route 6.470ns (70.395%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.707ns = ( 18.707 - 10.000 ) 
    Source Clock Delay      (SCD):    9.247ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.616     9.247    ddr2/ldc/FD_7_0
    SLICE_X71Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y111        FDRE (Prop_fdre_C_Q)         0.456     9.703 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.162    10.865    ddr2/ldc/p_0_in4_in[0]
    SLICE_X70Y108        LUT6 (Prop_lut6_I4_O)        0.124    10.989 r  ddr2/ldc/subfragments_bankmachine4_state[2]_i_14/O
                         net (fo=1, routed)           0.000    10.989    ddr2/ldc/subfragments_bankmachine4_state[2]_i_14_n_0
    SLICE_X70Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.502 r  ddr2/ldc/subfragments_bankmachine4_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.502    ddr2/ldc/subfragments_bankmachine4_state_reg[2]_i_8_n_0
    SLICE_X70Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.756 f  ddr2/ldc/subfragments_bankmachine4_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           1.094    12.850    ddr2/ldc/sdram_bankmachine4_row_hit
    SLICE_X73Y123        LUT5 (Prop_lut5_I2_O)        0.367    13.217 r  ddr2/ldc/sdram_choose_req_grant[2]_i_34/O
                         net (fo=1, routed)           0.625    13.841    ddr2/ldc/sdram_choose_req_grant[2]_i_34_n_0
    SLICE_X78Y124        LUT5 (Prop_lut5_I2_O)        0.124    13.965 r  ddr2/ldc/sdram_choose_req_grant[2]_i_25/O
                         net (fo=6, routed)           0.639    14.604    ddr2/ldc/sdram_choose_req_grant[2]_i_25_n_0
    SLICE_X80Y124        LUT6 (Prop_lut6_I2_O)        0.124    14.728 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    14.728    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X80Y124        MUXF7 (Prop_muxf7_I1_O)      0.214    14.942 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.418    15.360    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.297    15.657 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          1.032    16.689    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X82Y118        LUT6 (Prop_lut6_I2_O)        0.124    16.813 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_i_1/O
                         net (fo=5, routed)           1.013    17.826    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_do_read
    SLICE_X70Y120        LUT2 (Prop_lut2_I1_O)        0.124    17.950 r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1/O
                         net (fo=5, routed)           0.489    18.438    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level[4]_i_1_n_0
    SLICE_X69Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.488    18.707    ddr2/ldc/FD_7_0
    SLICE_X69Y120        FDRE                                         r  ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.507    19.214    
                         clock uncertainty           -0.057    19.157    
    SLICE_X69Y120        FDRE (Setup_fdre_C_CE)      -0.205    18.952    ddr2/ldc/sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         18.952    
                         arrival time                         -18.438    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.709ns  (logic 2.713ns (31.152%)  route 5.996ns (68.848%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.704ns = ( 18.704 - 10.000 ) 
    Source Clock Delay      (SCD):    9.247ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.616     9.247    ddr2/ldc/FD_7_0
    SLICE_X71Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y111        FDRE (Prop_fdre_C_Q)         0.456     9.703 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.162    10.865    ddr2/ldc/p_0_in4_in[0]
    SLICE_X70Y108        LUT6 (Prop_lut6_I4_O)        0.124    10.989 r  ddr2/ldc/subfragments_bankmachine4_state[2]_i_14/O
                         net (fo=1, routed)           0.000    10.989    ddr2/ldc/subfragments_bankmachine4_state[2]_i_14_n_0
    SLICE_X70Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.502 r  ddr2/ldc/subfragments_bankmachine4_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.502    ddr2/ldc/subfragments_bankmachine4_state_reg[2]_i_8_n_0
    SLICE_X70Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.756 f  ddr2/ldc/subfragments_bankmachine4_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           1.094    12.850    ddr2/ldc/sdram_bankmachine4_row_hit
    SLICE_X73Y123        LUT5 (Prop_lut5_I2_O)        0.367    13.217 r  ddr2/ldc/sdram_choose_req_grant[2]_i_34/O
                         net (fo=1, routed)           0.625    13.841    ddr2/ldc/sdram_choose_req_grant[2]_i_34_n_0
    SLICE_X78Y124        LUT5 (Prop_lut5_I2_O)        0.124    13.965 r  ddr2/ldc/sdram_choose_req_grant[2]_i_25/O
                         net (fo=6, routed)           0.639    14.604    ddr2/ldc/sdram_choose_req_grant[2]_i_25_n_0
    SLICE_X80Y124        LUT6 (Prop_lut6_I2_O)        0.124    14.728 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    14.728    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X80Y124        MUXF7 (Prop_muxf7_I1_O)      0.214    14.942 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.418    15.360    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X80Y123        LUT6 (Prop_lut6_I5_O)        0.297    15.657 r  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=30, routed)          0.944    16.601    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X71Y122        LUT6 (Prop_lut6_I2_O)        0.124    16.725 f  ddr2/ldc/sdram_bankmachine4_twtpcon_count[1]_i_2/O
                         net (fo=5, routed)           0.630    17.356    ddr2/ldc/sdram_bankmachine4_twtpcon_count[1]_i_2_n_0
    SLICE_X70Y123        LUT2 (Prop_lut2_I1_O)        0.116    17.472 r  ddr2/ldc/sdram_bankmachine4_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.484    17.956    ddr2/ldc/sdram_bankmachine4_twtpcon_ready_i_1_n_0
    SLICE_X71Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.485    18.704    ddr2/ldc/FD_7_0
    SLICE_X71Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg/C
                         clock pessimism              0.507    19.211    
                         clock uncertainty           -0.057    19.154    
    SLICE_X71Y122        FDRE (Setup_fdre_C_R)       -0.633    18.521    ddr2/ldc/sdram_bankmachine4_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.521    
                         arrival time                         -17.956    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/sdram_bankmachine5_twtpcon_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 2.621ns (30.943%)  route 5.849ns (69.057%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.704ns = ( 18.704 - 10.000 ) 
    Source Clock Delay      (SCD):    9.247ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.616     9.247    ddr2/ldc/FD_7_0
    SLICE_X71Y111        FDRE                                         r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y111        FDRE (Prop_fdre_C_Q)         0.456     9.703 r  ddr2/ldc/sdram_bankmachine4_cmd_buffer_source_payload_addr_reg[8]/Q
                         net (fo=5, routed)           1.162    10.865    ddr2/ldc/p_0_in4_in[0]
    SLICE_X70Y108        LUT6 (Prop_lut6_I4_O)        0.124    10.989 r  ddr2/ldc/subfragments_bankmachine4_state[2]_i_14/O
                         net (fo=1, routed)           0.000    10.989    ddr2/ldc/subfragments_bankmachine4_state[2]_i_14_n_0
    SLICE_X70Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.502 r  ddr2/ldc/subfragments_bankmachine4_state_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.502    ddr2/ldc/subfragments_bankmachine4_state_reg[2]_i_8_n_0
    SLICE_X70Y109        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.756 f  ddr2/ldc/subfragments_bankmachine4_state_reg[2]_i_4/CO[0]
                         net (fo=8, routed)           1.094    12.850    ddr2/ldc/sdram_bankmachine4_row_hit
    SLICE_X73Y123        LUT5 (Prop_lut5_I2_O)        0.367    13.217 r  ddr2/ldc/sdram_choose_req_grant[2]_i_34/O
                         net (fo=1, routed)           0.625    13.841    ddr2/ldc/sdram_choose_req_grant[2]_i_34_n_0
    SLICE_X78Y124        LUT5 (Prop_lut5_I2_O)        0.124    13.965 r  ddr2/ldc/sdram_choose_req_grant[2]_i_25/O
                         net (fo=6, routed)           0.639    14.604    ddr2/ldc/sdram_choose_req_grant[2]_i_25_n_0
    SLICE_X80Y124        LUT6 (Prop_lut6_I2_O)        0.124    14.728 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5/O
                         net (fo=1, routed)           0.000    14.728    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_i_5_n_0
    SLICE_X80Y124        MUXF7 (Prop_muxf7_I1_O)      0.214    14.942 f  ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.864    15.806    ddr2/ldc/sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X76Y123        LUT6 (Prop_lut6_I1_O)        0.297    16.103 f  ddr2/ldc/sdram_bankmachine5_twtpcon_count[1]_i_2/O
                         net (fo=5, routed)           0.982    17.085    ddr2/ldc/sdram_bankmachine5_twtpcon_count[1]_i_2_n_0
    SLICE_X66Y123        LUT2 (Prop_lut2_I1_O)        0.148    17.233 r  ddr2/ldc/sdram_bankmachine5_twtpcon_ready_i_1/O
                         net (fo=1, routed)           0.484    17.717    ddr2/ldc/sdram_bankmachine5_twtpcon_ready_i_1_n_0
    SLICE_X66Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine5_twtpcon_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.485    18.704    ddr2/ldc/FD_7_0
    SLICE_X66Y122        FDRE                                         r  ddr2/ldc/sdram_bankmachine5_twtpcon_ready_reg/C
                         clock pessimism              0.490    19.194    
                         clock uncertainty           -0.057    19.137    
    SLICE_X66Y122        FDRE (Setup_fdre_C_R)       -0.728    18.409    ddr2/ldc/sdram_bankmachine5_twtpcon_ready_reg
  -------------------------------------------------------------------
                         required time                         18.409    
                         arrival time                         -17.717    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_14_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 2.563ns (29.622%)  route 6.089ns (70.378%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.719ns = ( 18.719 - 10.000 ) 
    Source Clock Delay      (SCD):    9.250ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.619     9.250    ddr2/ldc/FD_7_0
    SLICE_X66Y105        FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.478     9.728 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/Q
                         net (fo=2, routed)           0.595    10.323    ddr2/ldc/read_ar_buffer_source_payload_addr[5]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.296    10.619 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_26/O
                         net (fo=1, routed)           0.000    10.619    ddr2/ldc/storage_2_reg_0_15_0_5_i_26_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.169    ddr2/ldc/storage_2_reg_0_15_0_5_i_13_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.482 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/O[3]
                         net (fo=5, routed)           1.426    12.908    ddr2/ldc/read_ar_payload_addr[11]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.306    13.214 f  ddr2/ldc/subfragments_roundrobin5_grant_i_4/O
                         net (fo=2, routed)           0.825    14.039    ddr2/ldc/subfragments_roundrobin5_grant_i_4_n_0
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124    14.163 f  ddr2/ldc/subfragments_roundrobin7_grant_i_2/O
                         net (fo=3, routed)           0.435    14.598    ddr2/ldc/subfragments_roundrobin7_grant_i_2_n_0
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124    14.722 r  ddr2/ldc/storage_10_reg_0_i_82/O
                         net (fo=2, routed)           0.825    15.547    ddr2/ldc/storage_10_reg_0_i_82_n_0
    SLICE_X65Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.671 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.788    16.459    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I5_O)        0.124    16.583 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.509    17.092    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X69Y106        LUT6 (Prop_lut6_I0_O)        0.124    17.216 r  ddr2/ldc/storage_14_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.687    17.902    ddr2/ldc/storage_14_reg_0_15_0_5/WE
    SLICE_X66Y102        RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.500    18.719    ddr2/ldc/storage_14_reg_0_15_0_5/WCLK
    SLICE_X66Y102        RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.507    19.226    
                         clock uncertainty           -0.057    19.169    
    SLICE_X66Y102        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.636    ddr2/ldc/storage_14_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -17.902    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_14_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 2.563ns (29.622%)  route 6.089ns (70.378%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.719ns = ( 18.719 - 10.000 ) 
    Source Clock Delay      (SCD):    9.250ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.619     9.250    ddr2/ldc/FD_7_0
    SLICE_X66Y105        FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.478     9.728 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/Q
                         net (fo=2, routed)           0.595    10.323    ddr2/ldc/read_ar_buffer_source_payload_addr[5]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.296    10.619 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_26/O
                         net (fo=1, routed)           0.000    10.619    ddr2/ldc/storage_2_reg_0_15_0_5_i_26_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.169    ddr2/ldc/storage_2_reg_0_15_0_5_i_13_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.482 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/O[3]
                         net (fo=5, routed)           1.426    12.908    ddr2/ldc/read_ar_payload_addr[11]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.306    13.214 f  ddr2/ldc/subfragments_roundrobin5_grant_i_4/O
                         net (fo=2, routed)           0.825    14.039    ddr2/ldc/subfragments_roundrobin5_grant_i_4_n_0
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124    14.163 f  ddr2/ldc/subfragments_roundrobin7_grant_i_2/O
                         net (fo=3, routed)           0.435    14.598    ddr2/ldc/subfragments_roundrobin7_grant_i_2_n_0
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124    14.722 r  ddr2/ldc/storage_10_reg_0_i_82/O
                         net (fo=2, routed)           0.825    15.547    ddr2/ldc/storage_10_reg_0_i_82_n_0
    SLICE_X65Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.671 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.788    16.459    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I5_O)        0.124    16.583 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.509    17.092    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X69Y106        LUT6 (Prop_lut6_I0_O)        0.124    17.216 r  ddr2/ldc/storage_14_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.687    17.902    ddr2/ldc/storage_14_reg_0_15_0_5/WE
    SLICE_X66Y102        RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.500    18.719    ddr2/ldc/storage_14_reg_0_15_0_5/WCLK
    SLICE_X66Y102        RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.507    19.226    
                         clock uncertainty           -0.057    19.169    
    SLICE_X66Y102        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.636    ddr2/ldc/storage_14_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -17.902    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_14_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 2.563ns (29.622%)  route 6.089ns (70.378%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.719ns = ( 18.719 - 10.000 ) 
    Source Clock Delay      (SCD):    9.250ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.619     9.250    ddr2/ldc/FD_7_0
    SLICE_X66Y105        FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.478     9.728 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/Q
                         net (fo=2, routed)           0.595    10.323    ddr2/ldc/read_ar_buffer_source_payload_addr[5]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.296    10.619 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_26/O
                         net (fo=1, routed)           0.000    10.619    ddr2/ldc/storage_2_reg_0_15_0_5_i_26_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.169    ddr2/ldc/storage_2_reg_0_15_0_5_i_13_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.482 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/O[3]
                         net (fo=5, routed)           1.426    12.908    ddr2/ldc/read_ar_payload_addr[11]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.306    13.214 f  ddr2/ldc/subfragments_roundrobin5_grant_i_4/O
                         net (fo=2, routed)           0.825    14.039    ddr2/ldc/subfragments_roundrobin5_grant_i_4_n_0
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124    14.163 f  ddr2/ldc/subfragments_roundrobin7_grant_i_2/O
                         net (fo=3, routed)           0.435    14.598    ddr2/ldc/subfragments_roundrobin7_grant_i_2_n_0
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124    14.722 r  ddr2/ldc/storage_10_reg_0_i_82/O
                         net (fo=2, routed)           0.825    15.547    ddr2/ldc/storage_10_reg_0_i_82_n_0
    SLICE_X65Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.671 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.788    16.459    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I5_O)        0.124    16.583 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.509    17.092    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X69Y106        LUT6 (Prop_lut6_I0_O)        0.124    17.216 r  ddr2/ldc/storage_14_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.687    17.902    ddr2/ldc/storage_14_reg_0_15_0_5/WE
    SLICE_X66Y102        RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.500    18.719    ddr2/ldc/storage_14_reg_0_15_0_5/WCLK
    SLICE_X66Y102        RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.507    19.226    
                         clock uncertainty           -0.057    19.169    
    SLICE_X66Y102        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.636    ddr2/ldc/storage_14_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -17.902    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_14_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 2.563ns (29.622%)  route 6.089ns (70.378%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.719ns = ( 18.719 - 10.000 ) 
    Source Clock Delay      (SCD):    9.250ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.619     9.250    ddr2/ldc/FD_7_0
    SLICE_X66Y105        FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.478     9.728 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/Q
                         net (fo=2, routed)           0.595    10.323    ddr2/ldc/read_ar_buffer_source_payload_addr[5]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.296    10.619 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_26/O
                         net (fo=1, routed)           0.000    10.619    ddr2/ldc/storage_2_reg_0_15_0_5_i_26_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.169    ddr2/ldc/storage_2_reg_0_15_0_5_i_13_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.482 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/O[3]
                         net (fo=5, routed)           1.426    12.908    ddr2/ldc/read_ar_payload_addr[11]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.306    13.214 f  ddr2/ldc/subfragments_roundrobin5_grant_i_4/O
                         net (fo=2, routed)           0.825    14.039    ddr2/ldc/subfragments_roundrobin5_grant_i_4_n_0
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124    14.163 f  ddr2/ldc/subfragments_roundrobin7_grant_i_2/O
                         net (fo=3, routed)           0.435    14.598    ddr2/ldc/subfragments_roundrobin7_grant_i_2_n_0
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124    14.722 r  ddr2/ldc/storage_10_reg_0_i_82/O
                         net (fo=2, routed)           0.825    15.547    ddr2/ldc/storage_10_reg_0_i_82_n_0
    SLICE_X65Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.671 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.788    16.459    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I5_O)        0.124    16.583 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.509    17.092    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X69Y106        LUT6 (Prop_lut6_I0_O)        0.124    17.216 r  ddr2/ldc/storage_14_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.687    17.902    ddr2/ldc/storage_14_reg_0_15_0_5/WE
    SLICE_X66Y102        RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.500    18.719    ddr2/ldc/storage_14_reg_0_15_0_5/WCLK
    SLICE_X66Y102        RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.507    19.226    
                         clock uncertainty           -0.057    19.169    
    SLICE_X66Y102        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.636    ddr2/ldc/storage_14_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -17.902    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_14_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 2.563ns (29.622%)  route 6.089ns (70.378%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.719ns = ( 18.719 - 10.000 ) 
    Source Clock Delay      (SCD):    9.250ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.619     9.250    ddr2/ldc/FD_7_0
    SLICE_X66Y105        FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.478     9.728 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/Q
                         net (fo=2, routed)           0.595    10.323    ddr2/ldc/read_ar_buffer_source_payload_addr[5]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.296    10.619 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_26/O
                         net (fo=1, routed)           0.000    10.619    ddr2/ldc/storage_2_reg_0_15_0_5_i_26_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.169    ddr2/ldc/storage_2_reg_0_15_0_5_i_13_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.482 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/O[3]
                         net (fo=5, routed)           1.426    12.908    ddr2/ldc/read_ar_payload_addr[11]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.306    13.214 f  ddr2/ldc/subfragments_roundrobin5_grant_i_4/O
                         net (fo=2, routed)           0.825    14.039    ddr2/ldc/subfragments_roundrobin5_grant_i_4_n_0
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124    14.163 f  ddr2/ldc/subfragments_roundrobin7_grant_i_2/O
                         net (fo=3, routed)           0.435    14.598    ddr2/ldc/subfragments_roundrobin7_grant_i_2_n_0
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124    14.722 r  ddr2/ldc/storage_10_reg_0_i_82/O
                         net (fo=2, routed)           0.825    15.547    ddr2/ldc/storage_10_reg_0_i_82_n_0
    SLICE_X65Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.671 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.788    16.459    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I5_O)        0.124    16.583 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.509    17.092    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X69Y106        LUT6 (Prop_lut6_I0_O)        0.124    17.216 r  ddr2/ldc/storage_14_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.687    17.902    ddr2/ldc/storage_14_reg_0_15_0_5/WE
    SLICE_X66Y102        RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.500    18.719    ddr2/ldc/storage_14_reg_0_15_0_5/WCLK
    SLICE_X66Y102        RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.507    19.226    
                         clock uncertainty           -0.057    19.169    
    SLICE_X66Y102        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.636    ddr2/ldc/storage_14_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -17.902    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_14_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 2.563ns (29.622%)  route 6.089ns (70.378%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.719ns = ( 18.719 - 10.000 ) 
    Source Clock Delay      (SCD):    9.250ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.619     9.250    ddr2/ldc/FD_7_0
    SLICE_X66Y105        FDRE                                         r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y105        FDRE (Prop_fdre_C_Q)         0.478     9.728 r  ddr2/ldc/read_ar_buffer_source_payload_addr_reg[5]/Q
                         net (fo=2, routed)           0.595    10.323    ddr2/ldc/read_ar_buffer_source_payload_addr[5]
    SLICE_X68Y105        LUT2 (Prop_lut2_I0_O)        0.296    10.619 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_26/O
                         net (fo=1, routed)           0.000    10.619    ddr2/ldc/storage_2_reg_0_15_0_5_i_26_n_0
    SLICE_X68Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.169 r  ddr2/ldc/storage_2_reg_0_15_0_5_i_13/CO[3]
                         net (fo=1, routed)           0.000    11.169    ddr2/ldc/storage_2_reg_0_15_0_5_i_13_n_0
    SLICE_X68Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.482 r  ddr2/ldc/storage_2_reg_0_15_6_11_i_7/O[3]
                         net (fo=5, routed)           1.426    12.908    ddr2/ldc/read_ar_payload_addr[11]
    SLICE_X64Y115        LUT6 (Prop_lut6_I5_O)        0.306    13.214 f  ddr2/ldc/subfragments_roundrobin5_grant_i_4/O
                         net (fo=2, routed)           0.825    14.039    ddr2/ldc/subfragments_roundrobin5_grant_i_4_n_0
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.124    14.163 f  ddr2/ldc/subfragments_roundrobin7_grant_i_2/O
                         net (fo=3, routed)           0.435    14.598    ddr2/ldc/subfragments_roundrobin7_grant_i_2_n_0
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124    14.722 r  ddr2/ldc/storage_10_reg_0_i_82/O
                         net (fo=2, routed)           0.825    15.547    ddr2/ldc/storage_10_reg_0_i_82_n_0
    SLICE_X65Y115        LUT6 (Prop_lut6_I0_O)        0.124    15.671 f  ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4/O
                         net (fo=5, routed)           0.788    16.459    ddr2/ldc/read_ar_buffer_source_payload_size[2]_i_4_n_0
    SLICE_X65Y107        LUT6 (Prop_lut6_I5_O)        0.124    16.583 r  ddr2/ldc/read_beat_count[7]_i_2/O
                         net (fo=21, routed)          0.509    17.092    ddr2/ldc/read_beat_count[7]_i_2_n_0
    SLICE_X69Y106        LUT6 (Prop_lut6_I0_O)        0.124    17.216 r  ddr2/ldc/storage_14_reg_0_15_0_5_i_1/O
                         net (fo=20, routed)          0.687    17.902    ddr2/ldc/storage_14_reg_0_15_0_5/WE
    SLICE_X66Y102        RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.500    18.719    ddr2/ldc/storage_14_reg_0_15_0_5/WCLK
    SLICE_X66Y102        RAMD32                                       r  ddr2/ldc/storage_14_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.507    19.226    
                         clock uncertainty           -0.057    19.169    
    SLICE_X66Y102        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    18.636    ddr2/ldc/storage_14_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                         -17.902    
  -------------------------------------------------------------------
                         slack                                  0.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.282%)  route 0.259ns (64.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.729ns
    Source Clock Delay      (SCD):    2.883ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.596     2.883    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y98         FDCE (Prop_fdce_C_Q)         0.141     3.024 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/Q
                         net (fo=2, routed)           0.259     3.283    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[49]
    SLICE_X73Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.862     3.729    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[49]/C
                         clock pessimism             -0.578     3.150    
    SLICE_X73Y103        FDCE (Hold_fdce_C_D)         0.070     3.220    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.554     2.841    ddr2/ldc/FD_7_0
    SLICE_X63Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDRE (Prop_fdre_C_Q)         0.128     2.969 r  ddr2/ldc/write_id_buffer_produce_reg[1]/Q
                         net (fo=11, routed)          0.209     3.179    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD1
    SLICE_X62Y121        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.822     3.689    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X62Y121        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.834     2.854    
    SLICE_X62Y121        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.109    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.554     2.841    ddr2/ldc/FD_7_0
    SLICE_X63Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDRE (Prop_fdre_C_Q)         0.128     2.969 r  ddr2/ldc/write_id_buffer_produce_reg[1]/Q
                         net (fo=11, routed)          0.209     3.179    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD1
    SLICE_X62Y121        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.822     3.689    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X62Y121        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.834     2.854    
    SLICE_X62Y121        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.109    ddr2/ldc/storage_11_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.554     2.841    ddr2/ldc/FD_7_0
    SLICE_X63Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDRE (Prop_fdre_C_Q)         0.128     2.969 r  ddr2/ldc/write_id_buffer_produce_reg[1]/Q
                         net (fo=11, routed)          0.209     3.179    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD1
    SLICE_X62Y121        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.822     3.689    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X62Y121        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.834     2.854    
    SLICE_X62Y121        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.109    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.554     2.841    ddr2/ldc/FD_7_0
    SLICE_X63Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDRE (Prop_fdre_C_Q)         0.128     2.969 r  ddr2/ldc/write_id_buffer_produce_reg[1]/Q
                         net (fo=11, routed)          0.209     3.179    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD1
    SLICE_X62Y121        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.822     3.689    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X62Y121        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.834     2.854    
    SLICE_X62Y121        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.109    ddr2/ldc/storage_11_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.554     2.841    ddr2/ldc/FD_7_0
    SLICE_X63Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDRE (Prop_fdre_C_Q)         0.128     2.969 r  ddr2/ldc/write_id_buffer_produce_reg[1]/Q
                         net (fo=11, routed)          0.209     3.179    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD1
    SLICE_X62Y121        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.822     3.689    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X62Y121        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.834     2.854    
    SLICE_X62Y121        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.109    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.554     2.841    ddr2/ldc/FD_7_0
    SLICE_X63Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDRE (Prop_fdre_C_Q)         0.128     2.969 r  ddr2/ldc/write_id_buffer_produce_reg[1]/Q
                         net (fo=11, routed)          0.209     3.179    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD1
    SLICE_X62Y121        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.822     3.689    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X62Y121        RAMD32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.834     2.854    
    SLICE_X62Y121        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     3.109    ddr2/ldc/storage_11_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.554     2.841    ddr2/ldc/FD_7_0
    SLICE_X63Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDRE (Prop_fdre_C_Q)         0.128     2.969 r  ddr2/ldc/write_id_buffer_produce_reg[1]/Q
                         net (fo=11, routed)          0.209     3.179    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD1
    SLICE_X62Y121        RAMS32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.822     3.689    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X62Y121        RAMS32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.834     2.854    
    SLICE_X62Y121        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     3.109    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ddr2/ldc/write_id_buffer_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.965%)  route 0.209ns (62.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.689ns
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.554     2.841    ddr2/ldc/FD_7_0
    SLICE_X63Y121        FDRE                                         r  ddr2/ldc/write_id_buffer_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y121        FDRE (Prop_fdre_C_Q)         0.128     2.969 r  ddr2/ldc/write_id_buffer_produce_reg[1]/Q
                         net (fo=11, routed)          0.209     3.179    ddr2/ldc/storage_11_reg_0_15_0_5/ADDRD1
    SLICE_X62Y121        RAMS32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.822     3.689    ddr2/ldc/storage_11_reg_0_15_0_5/WCLK
    SLICE_X62Y121        RAMS32                                       r  ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.834     2.854    
    SLICE_X62Y121        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     3.109    ddr2/ldc/storage_11_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.109    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.549%)  route 0.267ns (65.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.733ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.599     2.886    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X79Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y98         FDCE (Prop_fdce_C_Q)         0.141     3.027 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/Q
                         net (fo=2, routed)           0.267     3.294    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg_n_0_[34]
    SLICE_X75Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.867     3.733    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X75Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]/C
                         clock pessimism             -0.578     3.154    
    SLICE_X75Y101        FDCE (Hold_fdce_C_D)         0.070     3.224    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y42    ddr2/ldc/storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y42    ddr2/ldc/storage_10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18    ddr2/ldc/storage_13_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18    ddr2/ldc/storage_13_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y50    ddr2/ldc/serv_rf_top/rf_ram/memory_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y20    ddr2/ldc/storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y20    ddr2/ldc/storage_10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y24    ddr2/ldc/mem_1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y23    ddr2/ldc/mem_1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y24    ddr2/ldc/memdat_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_3_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_3_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_3_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_3_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_3_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_3_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_3_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X84Y110   ddr2/ldc/storage_3_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y116   ddr2/ldc/storage_8_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y116   ddr2/ldc/storage_8_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y116   ddr2/ldc/storage_8_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y116   ddr2/ldc/storage_8_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y116   ddr2/ldc/storage_8_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y116   ddr2/ldc/storage_8_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y116   ddr2/ldc/storage_8_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X80Y116   ddr2/ldc/storage_8_reg_0_15_6_11/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.694ns  (logic 14.167ns (71.937%)  route 5.527ns (28.063%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.050ns = ( 32.050 - 20.000 ) 
    Source Clock Delay      (SCD):    12.800ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.623    12.800    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X58Y63         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.518    13.318 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/Q
                         net (fo=1, routed)           0.605    13.923    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/Q[12]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      3.841    17.764 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5/P[20]
                         net (fo=1, routed)           0.861    18.625    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5_n_85
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[20]_P[2])
                                                      3.841    22.466 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4/P[2]
                         net (fo=1, routed)           0.788    23.254    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4_n_103
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124    23.378 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30/O
                         net (fo=1, routed)           0.000    23.378    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.911 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.911    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.028 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.028    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.145 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.145    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.262 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.379 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.379    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.702 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_1/O[1]
                         net (fo=1, routed)           0.560    25.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp3[22]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[22]_P[23])
                                                      4.023    29.285 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2/P[23]
                         net (fo=2, routed)           1.042    30.327    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2__0[23]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    30.451 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_7/O
                         net (fo=1, routed)           0.517    30.968    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_7_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    31.092 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_5/O
                         net (fo=1, routed)           0.436    31.528    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_5_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    31.652 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_3/O
                         net (fo=16, routed)          0.718    32.370    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_3_n_0
    SLICE_X61Y68         LUT3 (Prop_lut3_I1_O)        0.124    32.494 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[8]_i_1/O
                         net (fo=1, routed)           0.000    32.494    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y[8]
    SLICE_X61Y68         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.496    32.050    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X61Y68         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[8]/C
                         clock pessimism              0.720    32.770    
                         clock uncertainty           -0.062    32.708    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.032    32.740    swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         32.740    
                         arrival time                         -32.494    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.604ns  (logic 14.167ns (72.266%)  route 5.437ns (27.734%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.050ns = ( 32.050 - 20.000 ) 
    Source Clock Delay      (SCD):    12.800ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.623    12.800    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X58Y63         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.518    13.318 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/Q
                         net (fo=1, routed)           0.605    13.923    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/Q[12]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      3.841    17.764 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5/P[20]
                         net (fo=1, routed)           0.861    18.625    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5_n_85
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[20]_P[2])
                                                      3.841    22.466 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4/P[2]
                         net (fo=1, routed)           0.788    23.254    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4_n_103
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124    23.378 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30/O
                         net (fo=1, routed)           0.000    23.378    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.911 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.911    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.028 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.028    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.145 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.145    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.262 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.379 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.379    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.702 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_1/O[1]
                         net (fo=1, routed)           0.560    25.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp3[22]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[22]_P[23])
                                                      4.023    29.285 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2/P[23]
                         net (fo=2, routed)           1.042    30.327    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2__0[23]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    30.451 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_7/O
                         net (fo=1, routed)           0.517    30.968    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_7_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    31.092 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_5/O
                         net (fo=1, routed)           0.436    31.528    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_5_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    31.652 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_3/O
                         net (fo=16, routed)          0.628    32.280    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_3_n_0
    SLICE_X61Y68         LUT3 (Prop_lut3_I1_O)        0.124    32.404 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[11]_i_1/O
                         net (fo=1, routed)           0.000    32.404    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y[11]
    SLICE_X61Y68         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.496    32.050    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X61Y68         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[11]/C
                         clock pessimism              0.720    32.770    
                         clock uncertainty           -0.062    32.708    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    32.739    swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[11]
  -------------------------------------------------------------------
                         required time                         32.739    
                         arrival time                         -32.404    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.640ns  (logic 14.167ns (72.132%)  route 5.473ns (27.868%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.053ns = ( 32.053 - 20.000 ) 
    Source Clock Delay      (SCD):    12.800ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.623    12.800    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X58Y63         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.518    13.318 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/Q
                         net (fo=1, routed)           0.605    13.923    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/Q[12]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      3.841    17.764 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5/P[20]
                         net (fo=1, routed)           0.861    18.625    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5_n_85
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[20]_P[2])
                                                      3.841    22.466 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4/P[2]
                         net (fo=1, routed)           0.788    23.254    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4_n_103
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124    23.378 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30/O
                         net (fo=1, routed)           0.000    23.378    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.911 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.911    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.028 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.028    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.145 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.145    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.262 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.379 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.379    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.702 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_1/O[1]
                         net (fo=1, routed)           0.560    25.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp3[22]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[22]_P[23])
                                                      4.023    29.285 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2/P[23]
                         net (fo=2, routed)           1.042    30.327    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2__0[23]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    30.451 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_7/O
                         net (fo=1, routed)           0.517    30.968    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_7_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    31.092 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_5/O
                         net (fo=1, routed)           0.436    31.528    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_5_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    31.652 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_3/O
                         net (fo=16, routed)          0.665    32.317    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_3_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I1_O)        0.124    32.441 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000    32.441    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y[0]
    SLICE_X60Y66         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.499    32.053    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X60Y66         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[0]/C
                         clock pessimism              0.720    32.773    
                         clock uncertainty           -0.062    32.711    
    SLICE_X60Y66         FDCE (Setup_fdce_C_D)        0.077    32.788    swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                         -32.441    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.637ns  (logic 14.167ns (72.143%)  route 5.470ns (27.857%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.053ns = ( 32.053 - 20.000 ) 
    Source Clock Delay      (SCD):    12.800ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.623    12.800    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X58Y63         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.518    13.318 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/Q
                         net (fo=1, routed)           0.605    13.923    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/Q[12]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      3.841    17.764 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5/P[20]
                         net (fo=1, routed)           0.861    18.625    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5_n_85
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[20]_P[2])
                                                      3.841    22.466 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4/P[2]
                         net (fo=1, routed)           0.788    23.254    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4_n_103
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124    23.378 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30/O
                         net (fo=1, routed)           0.000    23.378    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.911 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.911    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.028 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.028    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.145 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.145    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.262 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.379 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.379    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.702 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_1/O[1]
                         net (fo=1, routed)           0.560    25.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp3[22]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[22]_P[23])
                                                      4.023    29.285 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2/P[23]
                         net (fo=2, routed)           1.042    30.327    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2__0[23]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    30.451 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_7/O
                         net (fo=1, routed)           0.517    30.968    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_7_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    31.092 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_5/O
                         net (fo=1, routed)           0.436    31.528    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_5_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    31.652 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_3/O
                         net (fo=16, routed)          0.662    32.314    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_3_n_0
    SLICE_X60Y66         LUT3 (Prop_lut3_I1_O)        0.124    32.438 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    32.438    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y[1]
    SLICE_X60Y66         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.499    32.053    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X60Y66         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[1]/C
                         clock pessimism              0.720    32.773    
                         clock uncertainty           -0.062    32.711    
    SLICE_X60Y66         FDCE (Setup_fdce_C_D)        0.081    32.792    swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         32.792    
                         arrival time                         -32.438    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.553ns  (logic 14.167ns (72.455%)  route 5.386ns (27.545%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.050ns = ( 32.050 - 20.000 ) 
    Source Clock Delay      (SCD):    12.800ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.623    12.800    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X58Y63         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.518    13.318 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/Q
                         net (fo=1, routed)           0.605    13.923    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/Q[12]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      3.841    17.764 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5/P[20]
                         net (fo=1, routed)           0.861    18.625    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5_n_85
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[20]_P[2])
                                                      3.841    22.466 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4/P[2]
                         net (fo=1, routed)           0.788    23.254    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4_n_103
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124    23.378 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30/O
                         net (fo=1, routed)           0.000    23.378    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.911 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.911    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.028 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.028    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.145 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.145    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.262 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.379 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.379    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.702 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_1/O[1]
                         net (fo=1, routed)           0.560    25.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp3[22]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[22]_P[23])
                                                      4.023    29.285 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2/P[23]
                         net (fo=2, routed)           1.042    30.327    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2__0[23]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    30.451 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_7/O
                         net (fo=1, routed)           0.517    30.968    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_7_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    31.092 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_5/O
                         net (fo=1, routed)           0.436    31.528    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_5_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    31.652 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_3/O
                         net (fo=16, routed)          0.577    32.229    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_3_n_0
    SLICE_X61Y68         LUT3 (Prop_lut3_I1_O)        0.124    32.353 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[10]_i_1/O
                         net (fo=1, routed)           0.000    32.353    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y[10]
    SLICE_X61Y68         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.496    32.050    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X61Y68         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[10]/C
                         clock pessimism              0.720    32.770    
                         clock uncertainty           -0.062    32.708    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.029    32.737    swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         32.737    
                         arrival time                         -32.353    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.488ns  (logic 14.167ns (72.696%)  route 5.321ns (27.304%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.050ns = ( 32.050 - 20.000 ) 
    Source Clock Delay      (SCD):    12.800ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.623    12.800    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X58Y63         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.518    13.318 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/Q
                         net (fo=1, routed)           0.605    13.923    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/Q[12]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      3.841    17.764 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5/P[20]
                         net (fo=1, routed)           0.861    18.625    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5_n_85
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[20]_P[2])
                                                      3.841    22.466 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4/P[2]
                         net (fo=1, routed)           0.788    23.254    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4_n_103
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124    23.378 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30/O
                         net (fo=1, routed)           0.000    23.378    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.911 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.911    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.028 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.028    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.145 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.145    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.262 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.379 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.379    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.702 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_1/O[1]
                         net (fo=1, routed)           0.560    25.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp3[22]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[22]_P[23])
                                                      4.023    29.285 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2/P[23]
                         net (fo=2, routed)           1.042    30.327    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2__0[23]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    30.451 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_7/O
                         net (fo=1, routed)           0.517    30.968    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_7_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    31.092 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_5/O
                         net (fo=1, routed)           0.436    31.528    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_5_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    31.652 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_3/O
                         net (fo=16, routed)          0.512    32.164    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_3_n_0
    SLICE_X61Y68         LUT3 (Prop_lut3_I1_O)        0.124    32.288 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_2/O
                         net (fo=1, routed)           0.000    32.288    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y[15]
    SLICE_X61Y68         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.496    32.050    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X61Y68         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[15]/C
                         clock pessimism              0.720    32.770    
                         clock uncertainty           -0.062    32.708    
    SLICE_X61Y68         FDCE (Setup_fdce_C_D)        0.031    32.739    swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         32.739    
                         arrival time                         -32.288    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.212ns  (logic 3.900ns (20.300%)  route 15.312ns (79.700%))
  Logic Levels:           21  (CARRY4=1 LUT3=4 LUT4=3 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.057ns = ( 32.057 - 20.000 ) 
    Source Clock Delay      (SCD):    12.991ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.814    12.991    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X32Y47         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.456    13.447 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[16]/Q
                         net (fo=72, routed)          0.919    14.366    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[16]_3
    SLICE_X32Y48         LUT4 (Prop_lut4_I2_O)        0.152    14.518 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__2/O
                         net (fo=1, routed)           0.807    15.325    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_6__2_n_0
    SLICE_X33Y49         LUT6 (Prop_lut6_I4_O)        0.332    15.657 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23/O
                         net (fo=5, routed)           0.783    16.440    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[4]_i_2__23_n_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.124    16.564 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[66]_i_2__0/O
                         net (fo=7, routed)           0.458    17.022    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[6]_0
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.124    17.146 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[56]_i_1__3/O
                         net (fo=4, routed)           0.811    17.957    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[8]_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.124    18.081 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21/O
                         net (fo=1, routed)           0.000    18.081    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[10]_i_21_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.613 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[10]_i_16/CO[3]
                         net (fo=2, routed)           0.810    19.423    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/CO[0]
    SLICE_X34Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.547 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[10]_i_13/O
                         net (fo=3, routed)           0.538    20.085    swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout_reg[52]_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.124    20.209 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp0ff/genblock.dff/dffs/dout[3]_i_2__8/O
                         net (fo=113, routed)         0.763    20.973    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout_reg[0]_22
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.124    21.097 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[52]_i_18/O
                         net (fo=3, routed)           0.979    22.076    swervolf/swerv_eh1/swerv/dec/decode/i1_wbc_ff/dffs/dout[31]_i_61_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I2_O)        0.124    22.200 f  swervolf/swerv_eh1/swerv/dec/decode/i1_wbc_ff/dffs/dout[31]_i_71/O
                         net (fo=1, routed)           0.794    22.994    swervolf/swerv_eh1/swerv/dec/decode/i1_e2c_ff/dffs/dout[31]_i_39_1
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.124    23.118 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e2c_ff/dffs/dout[31]_i_61/O
                         net (fo=1, routed)           0.616    23.734    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_16__1_0
    SLICE_X36Y57         LUT3 (Prop_lut3_I1_O)        0.118    23.852 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_39/O
                         net (fo=68, routed)          0.996    24.848    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_39_n_0
    SLICE_X38Y57         LUT4 (Prop_lut4_I2_O)        0.326    25.174 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_15__3/O
                         net (fo=5, routed)           0.741    25.915    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout_reg[2]_2
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.124    26.039 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_34/O
                         net (fo=32, routed)          0.845    26.885    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[52]_i_9
    SLICE_X30Y60         LUT6 (Prop_lut6_I0_O)        0.124    27.009 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_9/O
                         net (fo=1, routed)           0.715    27.724    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_9_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I0_O)        0.124    27.848 r  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[15]_i_3/O
                         net (fo=4, routed)           1.100    28.948    swervolf/swerv_eh1/swerv/exu/i0_rs2_bypass_data_d[15]
    SLICE_X30Y69         LUT6 (Prop_lut6_I1_O)        0.124    29.072 r  swervolf/swerv_eh1/swerv/exu/dout[15]_i_1__4/O
                         net (fo=2, routed)           0.817    29.889    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/div_rs2_d[15]
    SLICE_X33Y70         LUT4 (Prop_lut4_I2_O)        0.124    30.013 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_9__11/O
                         net (fo=1, routed)           0.820    30.833    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_9__11_n_0
    SLICE_X35Y71         LUT5 (Prop_lut5_I4_O)        0.124    30.957 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_7__11/O
                         net (fo=1, routed)           0.582    31.539    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_7__11_n_0
    SLICE_X32Y71         LUT6 (Prop_lut6_I5_O)        0.124    31.663 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_3__29/O
                         net (fo=1, routed)           0.416    32.079    swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_3__29_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I1_O)        0.124    32.203 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib0ff/genblock.dff/dffs/dout[1]_i_1__127/O
                         net (fo=1, routed)           0.000    32.203    swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]_7[0]
    SLICE_X32Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.503    32.057    swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/clk_core_BUFG
    SLICE_X32Y72         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]/C
                         clock pessimism              0.631    32.688    
                         clock uncertainty           -0.062    32.626    
    SLICE_X32Y72         FDCE (Setup_fdce_C_D)        0.032    32.658    swervolf/swerv_eh1/swerv/exu/div_e1/miscf/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.658    
                         arrival time                         -32.203    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.535ns  (logic 15.208ns (77.848%)  route 4.327ns (22.152%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=3 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.052ns = ( 32.052 - 20.000 ) 
    Source Clock Delay      (SCD):    12.800ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.623    12.800    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X58Y63         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.518    13.318 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/Q
                         net (fo=1, routed)           0.605    13.923    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/Q[12]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      3.841    17.764 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5/P[20]
                         net (fo=1, routed)           0.861    18.625    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5_n_85
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[20]_P[2])
                                                      3.841    22.466 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4/P[2]
                         net (fo=1, routed)           0.788    23.254    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4_n_103
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124    23.378 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30/O
                         net (fo=1, routed)           0.000    23.378    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.911 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.911    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.028 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.028    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.145 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.145    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.262 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.379 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.379    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.702 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_1/O[1]
                         net (fo=1, routed)           0.560    25.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp3[22]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[22]_P[11])
                                                      4.023    29.285 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2/P[11]
                         net (fo=2, routed)           0.783    30.068    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2__0[11]
    SLICE_X59Y65         LUT1 (Prop_lut1_I0_O)        0.124    30.192 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp0_carry_i_1/O
                         net (fo=1, routed)           0.000    30.192    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp0_carry_i_1_n_0
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.742 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.742    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp0_carry_n_0
    SLICE_X59Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.856    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp0_carry__0_n_0
    SLICE_X59Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.970 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.970    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp0_carry__1_n_0
    SLICE_X59Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.084 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    31.084    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp0_carry__2_n_0
    SLICE_X59Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.306 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp0_carry__3/O[0]
                         net (fo=1, routed)           0.731    32.037    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp0[26]
    SLICE_X60Y67         LUT3 (Prop_lut3_I0_O)        0.299    32.336 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[14]_i_1/O
                         net (fo=1, routed)           0.000    32.336    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y[14]
    SLICE_X60Y67         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.498    32.052    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X60Y67         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[14]/C
                         clock pessimism              0.720    32.772    
                         clock uncertainty           -0.062    32.710    
    SLICE_X60Y67         FDCE (Setup_fdce_C_D)        0.081    32.791    swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         32.791    
                         arrival time                         -32.336    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.518ns  (logic 14.167ns (72.586%)  route 5.351ns (27.414%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.052ns = ( 32.052 - 20.000 ) 
    Source Clock Delay      (SCD):    12.800ns
    Clock Pessimism Removal (CPR):    0.720ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.623    12.800    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X58Y63         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDCE (Prop_fdce_C_Q)         0.518    13.318 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[12]/Q
                         net (fo=1, routed)           0.605    13.923    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/Q[12]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[12]_P[20])
                                                      3.841    17.764 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5/P[20]
                         net (fo=1, routed)           0.861    18.625    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp5_n_85
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[20]_P[2])
                                                      3.841    22.466 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4/P[2]
                         net (fo=1, routed)           0.788    23.254    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp4_n_103
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124    23.378 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30/O
                         net (fo=1, routed)           0.000    23.378    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_30_n_0
    SLICE_X58Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.911 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.911    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_6_n_0
    SLICE_X58Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.028 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.028    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_5_n_0
    SLICE_X58Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.145 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.145    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_4_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.262 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.379 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.379    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_2_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.702 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2_i_1/O[1]
                         net (fo=1, routed)           0.560    25.262    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp3[22]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[22]_P[23])
                                                      4.023    29.285 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2/P[23]
                         net (fo=2, routed)           1.042    30.327    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/y_temp2__0[23]
    SLICE_X61Y65         LUT4 (Prop_lut4_I3_O)        0.124    30.451 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_7/O
                         net (fo=1, routed)           0.517    30.968    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_7_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    31.092 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_5/O
                         net (fo=1, routed)           0.436    31.528    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_5_n_0
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    31.652 f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_3/O
                         net (fo=16, routed)          0.542    32.194    swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[15]_i_3_n_0
    SLICE_X60Y67         LUT3 (Prop_lut3_I1_O)        0.124    32.318 r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/newt_raph_inst/data_out[13]_i_1/O
                         net (fo=1, routed)           0.000    32.318    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y[13]
    SLICE_X60Y67         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.498    32.052    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X60Y67         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[13]/C
                         clock pessimism              0.720    32.772    
                         clock uncertainty           -0.062    32.710    
    SLICE_X60Y67         FDCE (Setup_fdce_C_D)        0.077    32.787    swervolf/fastInvSqrt/fastInvSqrt_q12_4/data_out_reg[13]
  -------------------------------------------------------------------
                         required time                         32.787    
                         arrival time                         -32.318    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        19.193ns  (logic 4.448ns (23.175%)  route 14.745ns (76.825%))
  Logic Levels:           20  (CARRY4=1 LUT2=1 LUT3=4 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.060ns = ( 32.060 - 20.000 ) 
    Source Clock Delay      (SCD):    12.990ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.813    12.990    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X28Y45         FDCE                                         r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDCE (Prop_fdce_C_Q)         0.456    13.446 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]/Q
                         net (fo=58, routed)          0.856    14.302    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[16]_0
    SLICE_X28Y46         LUT5 (Prop_lut5_I1_O)        0.152    14.454 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2/O
                         net (fo=2, routed)           0.663    15.117    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_4__2_n_0
    SLICE_X29Y46         LUT6 (Prop_lut6_I1_O)        0.326    15.443 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24/O
                         net (fo=4, routed)           0.520    15.963    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[4]_i_2__24_n_0
    SLICE_X28Y46         LUT3 (Prop_lut3_I0_O)        0.124    16.087 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[66]_i_2__3/O
                         net (fo=6, routed)           0.457    16.544    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout_reg[6]_3
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    16.668 r  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[58]_i_1__5/O
                         net (fo=4, routed)           0.621    17.289    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6_0
    SLICE_X30Y45         LUT6 (Prop_lut6_I1_O)        0.124    17.413 r  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2/O
                         net (fo=1, routed)           0.000    17.413    swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout[7]_i_10__2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.926 f  swervolf/swerv_eh1/swerv/dec/instbuff/bp1ff/genblock.dff/dffs/dout_reg[7]_i_6/CO[3]
                         net (fo=2, routed)           0.753    18.679    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/CO[0]
    SLICE_X31Y49         LUT6 (Prop_lut6_I4_O)        0.124    18.803 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0/O
                         net (fo=2, routed)           0.986    19.789    swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_6__0_n_0
    SLICE_X30Y50         LUT6 (Prop_lut6_I2_O)        0.124    19.913 f  swervolf/swerv_eh1/swerv/dec/instbuff/ib1ff/genblock.dff/dffs/dout[13]_i_4__1/O
                         net (fo=62, routed)          1.152    21.065    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dec_i1_rs1_en_d
    SLICE_X35Y60         LUT3 (Prop_lut3_I2_O)        0.150    21.215 f  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[8]_i_13/O
                         net (fo=8, routed)           0.857    22.072    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[8]_1
    SLICE_X33Y61         LUT6 (Prop_lut6_I5_O)        0.326    22.398 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[8]_i_5__3/O
                         net (fo=13, routed)          0.739    23.137    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[51]_0
    SLICE_X32Y61         LUT2 (Prop_lut2_I0_O)        0.150    23.287 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_40__1/O
                         net (fo=1, routed)           0.586    23.873    swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[31]_i_22__0_3
    SLICE_X30Y61         LUT6 (Prop_lut6_I5_O)        0.326    24.199 r  swervolf/swerv_eh1/swerv/dec/decode/e3ff/genblock.dff/dffs/dout[31]_i_35/O
                         net (fo=1, routed)           0.849    25.048    swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_12__1
    SLICE_X15Y61         LUT5 (Prop_lut5_I4_O)        0.150    25.198 f  swervolf/swerv_eh1/swerv/dec/decode/i1_e1c_ff/dffs/dout[31]_i_22__0/O
                         net (fo=9, routed)           1.075    26.273    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_3__3_1
    SLICE_X29Y60         LUT6 (Prop_lut6_I4_O)        0.332    26.605 f  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[31]_i_13__5/O
                         net (fo=33, routed)          1.060    27.664    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout_reg[0]
    SLICE_X13Y58         LUT6 (Prop_lut6_I0_O)        0.124    27.788 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[19]_i_4__0/O
                         net (fo=1, routed)           0.639    28.427    swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[19]_i_4__0_n_0
    SLICE_X15Y60         LUT6 (Prop_lut6_I4_O)        0.124    28.551 r  swervolf/swerv_eh1/swerv/dec/decode/e4ff/genblock.dff/dffs/dout[19]_i_2__5/O
                         net (fo=2, routed)           0.473    29.024    swervolf/swerv_eh1/swerv/exu/dout_reg[75]_5[18]
    SLICE_X15Y60         LUT3 (Prop_lut3_I0_O)        0.119    29.143 r  swervolf/swerv_eh1/swerv/exu/dout[19]_i_4__1/O
                         net (fo=3, routed)           1.052    30.196    swervolf/swerv_eh1/swerv/exu/dout[19]_i_4__1_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I4_O)        0.332    30.528 r  swervolf/swerv_eh1/swerv/exu/dout[19]_i_4__0/O
                         net (fo=1, routed)           0.955    31.483    swervolf/swerv_eh1/swerv/exu/div_e1/runff/div_rs1_d[1]
    SLICE_X30Y72         LUT5 (Prop_lut5_I0_O)        0.124    31.607 r  swervolf/swerv_eh1/swerv/exu/div_e1/runff/dout[19]_i_3__15/O
                         net (fo=1, routed)           0.452    32.059    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[19]_5
    SLICE_X29Y71         LUT6 (Prop_lut6_I5_O)        0.124    32.183 r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[19]_i_1__82/O
                         net (fo=1, routed)           0.000    32.183    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout[19]_i_1__82_n_0
    SLICE_X29Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.506    32.060    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y71         FDCE                                         r  swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[19]/C
                         clock pessimism              0.631    32.691    
                         clock uncertainty           -0.062    32.629    
    SLICE_X29Y71         FDCE (Setup_fdce_C_D)        0.029    32.658    swervolf/swerv_eh1/swerv/exu/div_e1/qff/genblock.dff/dffs/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         32.658    
                         arrival time                         -32.183    
  -------------------------------------------------------------------
                         slack                                  0.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[burst][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[burst][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.058%)  route 0.239ns (62.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    3.993ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.559     3.993    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X51Y111        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[burst][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDCE (Prop_fdce_C_Q)         0.141     4.134 r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[burst][0]/Q
                         net (fo=2, routed)           0.239     4.373    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[burst_n_0_][0]
    SLICE_X52Y116        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[burst][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.822     5.157    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X52Y116        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[burst][0]/C
                         clock pessimism             -0.905     4.252    
    SLICE_X52Y116        FDCE (Hold_fdce_C_D)         0.072     4.324    swervolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[burst][0]
  -------------------------------------------------------------------
                         required time                         -4.324    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.736%)  route 0.243ns (63.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.564     3.998    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X51Y98         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141     4.139 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][20]/Q
                         net (fo=2, routed)           0.243     4.382    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][20]
    SLICE_X50Y102        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.832     5.166    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X50Y102        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][20]/C
                         clock pessimism             -0.900     4.266    
    SLICE_X50Y102        FDCE (Hold_fdce_C_D)         0.063     4.329    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][20]
  -------------------------------------------------------------------
                         required time                         -4.329    
                         arrival time                           4.382    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.815%)  route 0.242ns (63.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.165ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.564     3.998    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X51Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     4.139 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][14]/Q
                         net (fo=2, routed)           0.242     4.381    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][14]
    SLICE_X50Y105        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.831     5.165    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X50Y105        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][14]/C
                         clock pessimism             -0.900     4.265    
    SLICE_X50Y105        FDCE (Hold_fdce_C_D)         0.059     4.324    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][14]
  -------------------------------------------------------------------
                         required time                         -4.324    
                         arrival time                           4.381    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.346%)  route 0.247ns (63.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.165ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.564     3.998    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X51Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.141     4.139 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][9]/Q
                         net (fo=2, routed)           0.247     4.386    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][addr][9]
    SLICE_X50Y105        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.831     5.165    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/clk_core_BUFG
    SLICE_X50Y105        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][9]/C
                         clock pessimism             -0.900     4.265    
    SLICE_X50Y105        FDCE (Hold_fdce_C_D)         0.063     4.328    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_data_q_reg[aw_chan][addr][9]
  -------------------------------------------------------------------
                         required time                         -4.328    
                         arrival time                           4.386    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.560%)  route 0.256ns (64.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.563     3.997    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X55Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDCE (Prop_fdce_C_Q)         0.141     4.138 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][10]/Q
                         net (fo=2, routed)           0.256     4.393    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][10]
    SLICE_X53Y105        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.829     5.164    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X53Y105        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][10]/C
                         clock pessimism             -0.900     4.264    
    SLICE_X53Y105        FDCE (Hold_fdce_C_D)         0.070     4.334    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][10]
  -------------------------------------------------------------------
                         required time                         -4.334    
                         arrival time                           4.393    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way0_data_out/genblock.dff/dffs/dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.032%)  route 0.236ns (55.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.908ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.626     4.060    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dffs/clk_core_BUFG
    SLICE_X52Y10         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDCE (Prop_fdce_C_Q)         0.141     4.201 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.236     4.438    swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dffs/p_21_out[11]
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.045     4.483 r  swervolf/swerv_eh1/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dffs/dout[11]_i_1__163/O
                         net (fo=1, routed)           0.000     4.483    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way0_data_out/genblock.dff/dffs/dout_reg[11]_0
    SLICE_X51Y11         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way0_data_out/genblock.dff/dffs/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.901     5.235    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way0_data_out/genblock.dff/dffs/clk_core_BUFG
    SLICE_X51Y11         FDCE                                         r  swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way0_data_out/genblock.dff/dffs/dout_reg[11]/C
                         clock pessimism             -0.908     4.326    
    SLICE_X51Y11         FDCE (Hold_fdce_C_D)         0.092     4.418    swervolf/swerv_eh1/swerv/ifu/bp/btb_bank2_way0_data_out/genblock.dff/dffs/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.418    
                         arrival time                           4.483    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc4ff/dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.192%)  route 0.271ns (65.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.166ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.565     3.999    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X49Y52         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.141     4.140 r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc3ff/genblock.dff/dffs/dout_reg[20]/Q
                         net (fo=8, routed)           0.271     4.411    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc4ff/dout_reg[20]_0
    SLICE_X54Y54         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc4ff/dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.832     5.166    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc4ff/clk_core_BUFG
    SLICE_X54Y54         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc4ff/dout_reg[20]/C
                         clock pessimism             -0.905     4.261    
    SLICE_X54Y54         FDCE (Hold_fdce_C_D)         0.085     4.346    swervolf/swerv_eh1/swerv/lsu/lsu_lsc_ctl/sadc4ff/dout_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.346    
                         arrival time                           4.411    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.662%)  route 0.266ns (65.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.168ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.564     3.998    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X57Y98         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDCE (Prop_fdce_C_Q)         0.141     4.139 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][24]/Q
                         net (fo=2, routed)           0.266     4.405    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][24]
    SLICE_X59Y100        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.833     5.168    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X59Y100        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][24]/C
                         clock pessimism             -0.900     4.268    
    SLICE_X59Y100        FDCE (Hold_fdce_C_D)         0.070     4.338    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][24]
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.854%)  route 0.264ns (65.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.164ns
    Source Clock Delay      (SCD):    3.997ns
    Clock Pessimism Removal (CPR):    0.900ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.563     3.997    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X55Y99         FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDCE (Prop_fdce_C_Q)         0.141     4.138 r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][5]/Q
                         net (fo=2, routed)           0.264     4.401    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][addr][5]
    SLICE_X52Y104        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.829     5.164    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/clk_core_BUFG
    SLICE_X52Y104        FDCE                                         r  swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]/C
                         clock pessimism             -0.900     4.264    
    SLICE_X52Y104        FDCE (Hold_fdce_C_D)         0.070     4.334    swervolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]
  -------------------------------------------------------------------
                         required time                         -4.334    
                         arrival time                           4.401    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/dout_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.417%)  route 0.176ns (48.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.209ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.905ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.668     4.102    swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X5Y49          FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/dout_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDCE (Prop_fdce_C_Q)         0.141     4.243 r  swervolf/swerv_eh1/swerv/exu/i1_src_e2_ff/genblock.dff/dffs/dout_reg[38]/Q
                         net (fo=1, routed)           0.176     4.419    swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout_reg[38]_3
    SLICE_X3Y54          LUT5 (Prop_lut5_I4_O)        0.045     4.464 r  swervolf/swerv_eh1/swerv/dec/decode/e2ff/genblock.dff/dffs/dout[38]_i_1__14/O
                         net (fo=1, routed)           0.000     4.464    swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[38]_1
    SLICE_X3Y54          FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.875     5.209    swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X3Y54          FDCE                                         r  swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[38]/C
                         clock pessimism             -0.905     4.304    
    SLICE_X3Y54          FDCE (Hold_fdce_C_D)         0.092     4.396    swervolf/swerv_eh1/swerv/exu/i1_src_e3_ff/genblock.dff/dffs/dout_reg[38]
  -------------------------------------------------------------------
                         required time                         -4.396    
                         arrival time                           4.464    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_core
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y23    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y23    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[0].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[1].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y15    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y15    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[2].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y23    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y23    swervolf/swerv_eh1/mem/icm/ic_data_inst/WAYS[3].SUBBANKS[3].ic_bank_sb_way_data/ram_core_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y18    swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y18    swervolf/swerv_eh1/mem/icm/ic_tag_inst/WAYS[0].ICACHE_SZ_16.ic_way_tag/ram_core_reg/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y97    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y97    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y97    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y97    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y97    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y97    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y97    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X84Y97    swervolf/spi/rfifo/mem_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X88Y91    swervolf/spi2/wfifo/mem_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X88Y91    swervolf/spi2/wfifo/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y131   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y131   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y131   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y131   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y131   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y131   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y131   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y131   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y131   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y131   swervolf/uart16550_0/regs/receiver/fifo_rx/rfifo/ram_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  clk_gen/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1   ddr2/ldc/BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y54    ddr2/ldc/ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y59    ddr2/ldc/ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y80    ddr2/ldc/ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         5.000       3.333      ILOGIC_X1Y84    ddr2/ldc/ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         5.000       3.333      ILOGIC_X1Y79    ddr2/ldc/ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3   ddr2/ldc/BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y58    ddr2/ldc/OSERDESE2_24/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y82    ddr2/ldc/OSERDESE2_25/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  subfragments_pll_fb
  To Clock:  subfragments_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         subfragments_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ddr2/ldc/PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  ddr2/ldc/PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tck_dmi
  To Clock:  tck_dmi

Setup :            0  Failing Endpoints,  Worst Slack       98.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.627ns  (required time - arrival time)
  Source:                 tap/dmi_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.456ns (36.089%)  route 0.808ns (63.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.702     3.498    tap/dmi_tck
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.456     3.954 r  tap/dmi_reg[28]/Q
                         net (fo=1, routed)           0.808     4.762    tap/dmi[28]
    SLICE_X2Y122         FDRE                                         r  tap/dmi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.578   103.128    tap/dmi_tck
    SLICE_X2Y122         FDRE                                         r  tap/dmi_reg[27]/C
                         clock pessimism              0.324   103.452    
                         clock uncertainty           -0.035   103.417    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)       -0.028   103.389    tap/dmi_reg[27]
  -------------------------------------------------------------------
                         required time                        103.389    
                         arrival time                          -4.762    
  -------------------------------------------------------------------
                         slack                                 98.627    

Slack (MET) :             98.642ns  (required time - arrival time)
  Source:                 tap/dmi_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.456ns (36.736%)  route 0.785ns (63.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.694     3.490    tap/dmi_tck
    SLICE_X0Y122         FDRE                                         r  tap/dmi_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     3.946 r  tap/dmi_reg[19]/Q
                         net (fo=1, routed)           0.785     4.731    tap/dmi[19]
    SLICE_X0Y122         FDRE                                         r  tap/dmi_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.578   103.128    tap/dmi_tck
    SLICE_X0Y122         FDRE                                         r  tap/dmi_reg[18]/C
                         clock pessimism              0.362   103.490    
                         clock uncertainty           -0.035   103.455    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)       -0.081   103.374    tap/dmi_reg[18]
  -------------------------------------------------------------------
                         required time                        103.374    
                         arrival time                          -4.731    
  -------------------------------------------------------------------
                         slack                                 98.642    

Slack (MET) :             98.645ns  (required time - arrival time)
  Source:                 tap/dmi_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.518ns (41.641%)  route 0.726ns (58.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 103.135 - 100.000 ) 
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.694     3.490    tap/dmi_tck
    SLICE_X2Y122         FDRE                                         r  tap/dmi_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     4.008 r  tap/dmi_reg[7]/Q
                         net (fo=1, routed)           0.726     4.734    tap/dmi[7]
    SLICE_X3Y116         FDSE                                         r  tap/dmi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.585   103.135    tap/dmi_tck
    SLICE_X3Y116         FDSE                                         r  tap/dmi_reg[6]/C
                         clock pessimism              0.340   103.475    
                         clock uncertainty           -0.035   103.440    
    SLICE_X3Y116         FDSE (Setup_fdse_C_D)       -0.061   103.379    tap/dmi_reg[6]
  -------------------------------------------------------------------
                         required time                        103.379    
                         arrival time                          -4.734    
  -------------------------------------------------------------------
                         slack                                 98.645    

Slack (MET) :             98.648ns  (required time - arrival time)
  Source:                 tap/dmi_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.518ns (40.291%)  route 0.768ns (59.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 103.127 - 100.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.693     3.489    tap/dmi_tck
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     4.007 r  tap/dmi_reg[13]/Q
                         net (fo=1, routed)           0.768     4.775    tap/dmi[13]
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.577   103.127    tap/dmi_tck
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[12]/C
                         clock pessimism              0.362   103.489    
                         clock uncertainty           -0.035   103.454    
    SLICE_X2Y123         FDRE (Setup_fdre_C_D)       -0.031   103.423    tap/dmi_reg[12]
  -------------------------------------------------------------------
                         required time                        103.423    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                 98.648    

Slack (MET) :             98.648ns  (required time - arrival time)
  Source:                 tap/dmi_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.518ns (40.291%)  route 0.768ns (59.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.694     3.490    tap/dmi_tck
    SLICE_X2Y122         FDRE                                         r  tap/dmi_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     4.008 r  tap/dmi_reg[26]/Q
                         net (fo=1, routed)           0.768     4.776    tap/dmi[26]
    SLICE_X2Y122         FDRE                                         r  tap/dmi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.578   103.128    tap/dmi_tck
    SLICE_X2Y122         FDRE                                         r  tap/dmi_reg[25]/C
                         clock pessimism              0.362   103.490    
                         clock uncertainty           -0.035   103.455    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)       -0.031   103.424    tap/dmi_reg[25]
  -------------------------------------------------------------------
                         required time                        103.424    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                 98.648    

Slack (MET) :             98.655ns  (required time - arrival time)
  Source:                 tap/dmi_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.456ns (36.682%)  route 0.787ns (63.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.694     3.490    tap/dmi_tck
    SLICE_X0Y122         FDRE                                         r  tap/dmi_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     3.946 r  tap/dmi_reg[18]/Q
                         net (fo=1, routed)           0.787     4.733    tap/dmi[18]
    SLICE_X0Y122         FDRE                                         r  tap/dmi_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.578   103.128    tap/dmi_tck
    SLICE_X0Y122         FDRE                                         r  tap/dmi_reg[17]/C
                         clock pessimism              0.362   103.490    
                         clock uncertainty           -0.035   103.455    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)       -0.067   103.388    tap/dmi_reg[17]
  -------------------------------------------------------------------
                         required time                        103.388    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                 98.655    

Slack (MET) :             98.663ns  (required time - arrival time)
  Source:                 tap/dmi_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.419ns (40.527%)  route 0.615ns (59.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 103.133 - 100.000 ) 
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.702     3.498    tap/dmi_tck
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.419     3.917 r  tap/dmi_reg[30]/Q
                         net (fo=1, routed)           0.615     4.532    tap/dmi[30]
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.583   103.133    tap/dmi_tck
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[29]/C
                         clock pessimism              0.365   103.498    
                         clock uncertainty           -0.035   103.463    
    SLICE_X4Y116         FDRE (Setup_fdre_C_D)       -0.268   103.195    tap/dmi_reg[29]
  -------------------------------------------------------------------
                         required time                        103.195    
                         arrival time                          -4.532    
  -------------------------------------------------------------------
                         slack                                 98.663    

Slack (MET) :             98.663ns  (required time - arrival time)
  Source:                 tap/dmi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.767%)  route 0.784ns (63.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.694     3.490    tap/dmi_tck
    SLICE_X0Y122         FDRE                                         r  tap/dmi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.456     3.946 r  tap/dmi_reg[20]/Q
                         net (fo=1, routed)           0.784     4.730    tap/dmi[20]
    SLICE_X0Y122         FDRE                                         r  tap/dmi_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.578   103.128    tap/dmi_tck
    SLICE_X0Y122         FDRE                                         r  tap/dmi_reg[19]/C
                         clock pessimism              0.362   103.490    
                         clock uncertainty           -0.035   103.455    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)       -0.061   103.394    tap/dmi_reg[19]
  -------------------------------------------------------------------
                         required time                        103.394    
                         arrival time                          -4.730    
  -------------------------------------------------------------------
                         slack                                 98.663    

Slack (MET) :             98.746ns  (required time - arrival time)
  Source:                 tap/dmi_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.518ns (46.426%)  route 0.598ns (53.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 103.127 - 100.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.693     3.489    tap/dmi_tck
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.518     4.007 r  tap/dmi_reg[12]/Q
                         net (fo=1, routed)           0.598     4.605    tap/dmi[12]
    SLICE_X3Y123         FDRE                                         r  tap/dmi_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.577   103.127    tap/dmi_tck
    SLICE_X3Y123         FDRE                                         r  tap/dmi_reg[11]/C
                         clock pessimism              0.340   103.467    
                         clock uncertainty           -0.035   103.432    
    SLICE_X3Y123         FDRE (Setup_fdre_C_D)       -0.081   103.351    tap/dmi_reg[11]
  -------------------------------------------------------------------
                         required time                        103.351    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                 98.746    

Slack (MET) :             98.783ns  (required time - arrival time)
  Source:                 tap/dmi_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dmi rise@100.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.915%)  route 0.659ns (59.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    3.490ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.700     1.700    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.796 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.694     3.490    tap/dmi_tck
    SLICE_X1Y122         FDRE                                         r  tap/dmi_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.456     3.946 r  tap/dmi_reg[22]/Q
                         net (fo=1, routed)           0.659     4.605    tap/dmi[22]
    SLICE_X1Y122         FDRE                                         r  tap/dmi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)  100.000   100.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000   100.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           1.459   101.459    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091   101.550 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          1.578   103.128    tap/dmi_tck
    SLICE_X1Y122         FDRE                                         r  tap/dmi_reg[21]/C
                         clock pessimism              0.362   103.490    
                         clock uncertainty           -0.035   103.455    
    SLICE_X1Y122         FDRE (Setup_fdre_C_D)       -0.067   103.388    tap/dmi_reg[21]
  -------------------------------------------------------------------
                         required time                        103.388    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                 98.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 tap/dmi_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.590     1.274    tap/dmi_tck
    SLICE_X2Y122         FDRE                                         r  tap/dmi_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.164     1.438 r  tap/dmi_reg[25]/Q
                         net (fo=1, routed)           0.099     1.537    tap/dmi[25]
    SLICE_X1Y122         FDRE                                         r  tap/dmi_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.859     1.653    tap/dmi_tck
    SLICE_X1Y122         FDRE                                         r  tap/dmi_reg[24]/C
                         clock pessimism             -0.366     1.287    
    SLICE_X1Y122         FDRE (Hold_fdre_C_D)         0.072     1.359    tap/dmi_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 tap/dmi_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.516%)  route 0.169ns (54.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.595     1.279    tap/dmi_tck
    SLICE_X3Y116         FDSE                                         r  tap/dmi_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDSE (Prop_fdse_C_Q)         0.141     1.420 r  tap/dmi_reg[4]/Q
                         net (fo=1, routed)           0.169     1.589    tap/dmi[4]
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.862     1.656    tap/dmi_tck
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[3]/C
                         clock pessimism             -0.343     1.313    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.076     1.389    tap/dmi_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 tap/dmi_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.588     1.272    tap/dmi_tck
    SLICE_X3Y123         FDRE                                         r  tap/dmi_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.413 r  tap/dmi_reg[10]/Q
                         net (fo=1, routed)           0.144     1.557    tap/dmi[10]
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.857     1.651    tap/dmi_tck
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[9]/C
                         clock pessimism             -0.366     1.285    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.063     1.348    tap/dmi_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.557    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 tap/dmi_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.696%)  route 0.122ns (46.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.594     1.278    tap/dmi_tck
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.141     1.419 r  tap/dmi_reg[2]/Q
                         net (fo=1, routed)           0.122     1.540    tap/dmi[2]
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.862     1.656    tap/dmi_tck
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[1]/C
                         clock pessimism             -0.378     1.278    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.046     1.324    tap/dmi_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 tap/dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.387%)  route 0.116ns (47.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.594     1.278    tap/dmi_tck
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.128     1.406 r  tap/dmi_reg[3]/Q
                         net (fo=1, routed)           0.116     1.522    tap/dmi[3]
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.862     1.656    tap/dmi_tck
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[2]/C
                         clock pessimism             -0.378     1.278    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.019     1.297    tap/dmi_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 tap/dmi_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.588     1.272    tap/dmi_tck
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.436 r  tap/dmi_reg[8]/Q
                         net (fo=1, routed)           0.145     1.581    tap/dmi[8]
    SLICE_X2Y122         FDRE                                         r  tap/dmi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.859     1.653    tap/dmi_tck
    SLICE_X2Y122         FDRE                                         r  tap/dmi_reg[7]/C
                         clock pessimism             -0.366     1.287    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.063     1.350    tap/dmi_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tap/dmi_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.594     1.278    tap/dmi_tck
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.128     1.406 r  tap/dmi_reg[31]/Q
                         net (fo=1, routed)           0.126     1.532    tap/dmi[31]
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.862     1.656    tap/dmi_tck
    SLICE_X4Y116         FDRE                                         r  tap/dmi_reg[30]/C
                         clock pessimism             -0.378     1.278    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.022     1.300    tap/dmi_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 tap/dmi_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.279ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.595     1.279    tap/dmi_tck
    SLICE_X3Y116         FDSE                                         r  tap/dmi_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDSE (Prop_fdse_C_Q)         0.141     1.420 r  tap/dmi_reg[6]/Q
                         net (fo=1, routed)           0.176     1.596    tap/dmi[6]
    SLICE_X3Y116         FDSE                                         r  tap/dmi_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.866     1.659    tap/dmi_tck
    SLICE_X3Y116         FDSE                                         r  tap/dmi_reg[5]/C
                         clock pessimism             -0.380     1.279    
    SLICE_X3Y116         FDSE (Hold_fdse_C_D)         0.066     1.345    tap/dmi_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 tap/dmi_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.684%)  route 0.175ns (55.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.590     1.274    tap/dmi_tck
    SLICE_X3Y122         FDRE                                         r  tap/dmi_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     1.415 r  tap/dmi_reg[14]/Q
                         net (fo=1, routed)           0.175     1.589    tap/dmi[14]
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.857     1.651    tap/dmi_tck
    SLICE_X2Y123         FDRE                                         r  tap/dmi_reg[13]/C
                         clock pessimism             -0.366     1.285    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.052     1.337    tap/dmi_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 tap/dmi_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dmi_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dmi  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dmi rise@0.000ns - tck_dmi rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.591%)  route 0.198ns (58.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.658     0.658    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.684 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.590     1.274    tap/dmi_tck
    SLICE_X3Y122         FDRE                                         r  tap/dmi_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     1.415 r  tap/dmi_reg[15]/Q
                         net (fo=1, routed)           0.198     1.613    tap/dmi[15]
    SLICE_X3Y122         FDRE                                         r  tap/dmi_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dmi rise edge)    0.000     0.000 r  
    BSCAN_X0Y3           BSCANE2                      0.000     0.000 r  tap/tap_dmi/TCK
                         net (fo=1, routed)           0.764     0.764    tap_n_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.793 r  dmi_reg[31]_i_3/O
                         net (fo=32, routed)          0.859     1.653    tap/dmi_tck
    SLICE_X3Y122         FDRE                                         r  tap/dmi_reg[14]/C
                         clock pessimism             -0.379     1.274    
    SLICE_X3Y122         FDRE (Hold_fdre_C_D)         0.070     1.344    tap/dmi_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dmi
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dmi/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y6  dmi_reg[31]_i_3/I
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X5Y116   tap/dmi_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y123   tap/dmi_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y123   tap/dmi_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y123   tap/dmi_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y123   tap/dmi_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y122   tap/dmi_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y122   tap/dmi_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y122   tap/dmi_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y122   tap/dmi_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y123   tap/dmi_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y123   tap/dmi_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y123   tap/dmi_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y123   tap/dmi_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y122   tap/dmi_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y122   tap/dmi_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y122   tap/dmi_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y122   tap/dmi_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y122   tap/dmi_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y122   tap/dmi_reg[19]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y116   tap/dmi_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X5Y116   tap/dmi_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y123   tap/dmi_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y123   tap/dmi_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y123   tap/dmi_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y123   tap/dmi_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y122   tap/dmi_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y122   tap/dmi_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y122   tap/dmi_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y122   tap/dmi_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack       97.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.895ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.773ns (35.983%)  route 1.375ns (64.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.706     3.494    tap/dtmcs_tck
    SLICE_X76Y82         FDRE                                         r  tap/dtmcs_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.478     3.972 r  tap/dtmcs_reg[25]/Q
                         net (fo=2, routed)           1.375     5.348    tap/dtmcs[25]
    SLICE_X76Y82         LUT3 (Prop_lut3_I2_O)        0.295     5.643 r  tap/dtmcs[24]_i_1/O
                         net (fo=1, routed)           0.000     5.643    tap/dtmcs[24]_i_1_n_0
    SLICE_X76Y82         FDRE                                         r  tap/dtmcs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.128    tap/dtmcs_tck
    SLICE_X76Y82         FDRE                                         r  tap/dtmcs_reg[24]/C
                         clock pessimism              0.366   103.494    
                         clock uncertainty           -0.035   103.459    
    SLICE_X76Y82         FDRE (Setup_fdre_C_D)        0.079   103.538    tap/dtmcs_reg[24]
  -------------------------------------------------------------------
                         required time                        103.538    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                 97.895    

Slack (MET) :             98.128ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.419ns (26.225%)  route 1.179ns (73.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 103.123 - 100.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.620     3.408    tap/dtmcs_tck
    SLICE_X68Y81         FDRE                                         r  tap/dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.419     3.827 r  tap/dtmcs_reg[5]/Q
                         net (fo=2, routed)           1.179     5.006    tap/dtmcs[5]
    SLICE_X72Y79         FDRE                                         r  tap/dtmcs_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.581   103.123    tap/dtmcs_tck
    SLICE_X72Y79         FDRE                                         r  tap/dtmcs_r_reg[5]/C
                         clock pessimism              0.326   103.449    
                         clock uncertainty           -0.035   103.414    
    SLICE_X72Y79         FDRE (Setup_fdre_C_D)       -0.280   103.134    tap/dtmcs_r_reg[5]
  -------------------------------------------------------------------
                         required time                        103.134    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 98.128    

Slack (MET) :             98.139ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.608ns (31.230%)  route 1.339ns (68.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 103.126 - 100.000 ) 
    Source Clock Delay      (SCD):    3.406ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.618     3.406    tap/dtmcs_tck
    SLICE_X69Y79         FDRE                                         r  tap/dtmcs_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y79         FDRE (Prop_fdre_C_Q)         0.456     3.862 r  tap/dtmcs_reg[34]/Q
                         net (fo=2, routed)           1.339     5.201    tap/dtmcs[34]
    SLICE_X73Y82         LUT3 (Prop_lut3_I2_O)        0.152     5.353 r  tap/dtmcs[33]_i_2/O
                         net (fo=1, routed)           0.000     5.353    tap/dtmcs[33]_i_2_n_0
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.584   103.126    tap/dtmcs_tck
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_reg[33]/C
                         clock pessimism              0.326   103.452    
                         clock uncertainty           -0.035   103.417    
    SLICE_X73Y82         FDRE (Setup_fdre_C_D)        0.075   103.492    tap/dtmcs_reg[33]
  -------------------------------------------------------------------
                         required time                        103.492    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                 98.139    

Slack (MET) :             98.209ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.580ns (32.851%)  route 1.186ns (67.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 103.046 - 100.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.620     3.408    tap/dtmcs_tck
    SLICE_X69Y81         FDRE                                         r  tap/dtmcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y81         FDRE (Prop_fdre_C_Q)         0.456     3.864 r  tap/dtmcs_reg[0]/Q
                         net (fo=2, routed)           1.186     5.050    tap/dtmcs_reg_n_0_[0]
    SLICE_X71Y85         LUT3 (Prop_lut3_I0_O)        0.124     5.174 r  tap/dtmcs_r[0]_i_1/O
                         net (fo=1, routed)           0.000     5.174    tap/dtmcs_r[0]_i_1_n_0
    SLICE_X71Y85         FDRE                                         r  tap/dtmcs_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.504   103.046    tap/dtmcs_tck
    SLICE_X71Y85         FDRE                                         r  tap/dtmcs_r_reg[0]/C
                         clock pessimism              0.343   103.389    
                         clock uncertainty           -0.035   103.354    
    SLICE_X71Y85         FDRE (Setup_fdre_C_D)        0.029   103.383    tap/dtmcs_r_reg[0]
  -------------------------------------------------------------------
                         required time                        103.383    
                         arrival time                          -5.174    
  -------------------------------------------------------------------
                         slack                                 98.209    

Slack (MET) :             98.210ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.743ns (43.564%)  route 0.963ns (56.436%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 103.039 - 100.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.701     3.489    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.419     3.908 r  tap/dtmcs_reg[21]/Q
                         net (fo=2, routed)           0.963     4.871    tap/dtmcs[21]
    SLICE_X69Y78         LUT3 (Prop_lut3_I2_O)        0.324     5.195 r  tap/dtmcs[20]_i_1/O
                         net (fo=1, routed)           0.000     5.195    tap/dtmcs[20]_i_1_n_0
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.039    tap/dtmcs_tck
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[20]/C
                         clock pessimism              0.326   103.365    
                         clock uncertainty           -0.035   103.330    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.075   103.405    tap/dtmcs_reg[20]
  -------------------------------------------------------------------
                         required time                        103.405    
                         arrival time                          -5.195    
  -------------------------------------------------------------------
                         slack                                 98.210    

Slack (MET) :             98.236ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.801ns  (logic 0.580ns (32.197%)  route 1.221ns (67.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 103.124 - 100.000 ) 
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.620     3.408    tap/dtmcs_tck
    SLICE_X68Y81         FDRE                                         r  tap/dtmcs_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.456     3.864 r  tap/dtmcs_reg[18]/Q
                         net (fo=2, routed)           1.221     5.086    tap/dtmcs[18]
    SLICE_X75Y78         LUT3 (Prop_lut3_I2_O)        0.124     5.210 r  tap/dtmcs[17]_i_1/O
                         net (fo=1, routed)           0.000     5.210    tap/dtmcs[17]_i_1_n_0
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.124    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[17]/C
                         clock pessimism              0.326   103.450    
                         clock uncertainty           -0.035   103.415    
    SLICE_X75Y78         FDRE (Setup_fdre_C_D)        0.031   103.446    tap/dtmcs_reg[17]
  -------------------------------------------------------------------
                         required time                        103.446    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                 98.236    

Slack (MET) :             98.265ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.744ns (45.073%)  route 0.907ns (54.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 103.039 - 100.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.701     3.489    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.419     3.908 r  tap/dtmcs_reg[3]/Q
                         net (fo=2, routed)           0.907     4.815    tap/dtmcs[3]
    SLICE_X69Y78         LUT3 (Prop_lut3_I2_O)        0.325     5.140 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000     5.140    tap/dtmcs[2]_i_1_n_0
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.039    tap/dtmcs_tck
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.326   103.365    
                         clock uncertainty           -0.035   103.330    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.075   103.405    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        103.405    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                 98.265    

Slack (MET) :             98.283ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.636ns (36.791%)  route 1.093ns (63.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 103.124 - 100.000 ) 
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.706     3.494    tap/dtmcs_tck
    SLICE_X76Y82         FDRE                                         r  tap/dtmcs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.518     4.012 r  tap/dtmcs_reg[22]/Q
                         net (fo=2, routed)           1.093     5.105    tap/dtmcs[22]
    SLICE_X75Y78         LUT3 (Prop_lut3_I2_O)        0.118     5.223 r  tap/dtmcs[21]_i_1/O
                         net (fo=1, routed)           0.000     5.223    tap/dtmcs[21]_i_1_n_0
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.124    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[21]/C
                         clock pessimism              0.342   103.466    
                         clock uncertainty           -0.035   103.431    
    SLICE_X75Y78         FDRE (Setup_fdre_C_D)        0.075   103.506    tap/dtmcs_reg[21]
  -------------------------------------------------------------------
                         required time                        103.506    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                 98.283    

Slack (MET) :             98.288ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.419ns (31.100%)  route 0.928ns (68.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns = ( 103.040 - 100.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.701     3.489    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.419     3.908 r  tap/dtmcs_reg[21]/Q
                         net (fo=2, routed)           0.928     4.837    tap/dtmcs[21]
    SLICE_X70Y80         FDRE                                         r  tap/dtmcs_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.498   103.040    tap/dtmcs_tck
    SLICE_X70Y80         FDRE                                         r  tap/dtmcs_r_reg[21]/C
                         clock pessimism              0.326   103.366    
                         clock uncertainty           -0.035   103.331    
    SLICE_X70Y80         FDRE (Setup_fdre_C_D)       -0.206   103.125    tap/dtmcs_r_reg[21]
  -------------------------------------------------------------------
                         required time                        103.125    
                         arrival time                          -4.837    
  -------------------------------------------------------------------
                         slack                                 98.288    

Slack (MET) :             98.296ns  (required time - arrival time)
  Source:                 tap/dtmcs_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_dtmcs rise@100.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.718ns (42.775%)  route 0.961ns (57.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 103.041 - 100.000 ) 
    Source Clock Delay      (SCD):    3.405ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.617     3.405    tap/dtmcs_tck
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDRE (Prop_fdre_C_Q)         0.419     3.824 r  tap/dtmcs_reg[20]/Q
                         net (fo=2, routed)           0.961     4.785    tap/dtmcs[20]
    SLICE_X68Y81         LUT3 (Prop_lut3_I2_O)        0.299     5.084 r  tap/dtmcs[19]_i_1/O
                         net (fo=1, routed)           0.000     5.084    tap/dtmcs[19]_i_1_n_0
    SLICE_X68Y81         FDRE                                         r  tap/dtmcs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.499   103.041    tap/dtmcs_tck
    SLICE_X68Y81         FDRE                                         r  tap/dtmcs_reg[19]/C
                         clock pessimism              0.343   103.384    
                         clock uncertainty           -0.035   103.349    
    SLICE_X68Y81         FDRE (Setup_fdre_C_D)        0.031   103.380    tap/dtmcs_reg[19]
  -------------------------------------------------------------------
                         required time                        103.380    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                 98.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.446%)  route 0.065ns (31.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.260    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.141     1.401 r  tap/dtmcs_reg[17]/Q
                         net (fo=2, routed)           0.065     1.466    tap/dtmcs[17]
    SLICE_X74Y78         FDRE                                         r  tap/dtmcs_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.640    tap/dtmcs_tck
    SLICE_X74Y78         FDRE                                         r  tap/dtmcs_r_reg[17]/C
                         clock pessimism             -0.367     1.273    
    SLICE_X74Y78         FDRE (Hold_fdre_C_D)         0.076     1.349    tap/dtmcs_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.234ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.559     1.234    tap/dtmcs_tck
    SLICE_X68Y81         FDRE                                         r  tap/dtmcs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y81         FDRE (Prop_fdre_C_Q)         0.141     1.375 r  tap/dtmcs_reg[19]/Q
                         net (fo=2, routed)           0.128     1.503    tap/dtmcs[19]
    SLICE_X66Y81         FDRE                                         r  tap/dtmcs_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.829     1.613    tap/dtmcs_tck
    SLICE_X66Y81         FDRE                                         r  tap/dtmcs_r_reg[19]/C
                         clock pessimism             -0.343     1.270    
    SLICE_X66Y81         FDRE (Hold_fdre_C_D)         0.059     1.329    tap/dtmcs_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.680%)  route 0.108ns (43.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.556     1.231    tap/dtmcs_tck
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDRE (Prop_fdre_C_Q)         0.141     1.372 r  tap/dtmcs_reg[10]/Q
                         net (fo=2, routed)           0.108     1.479    tap/dtmcs[10]
    SLICE_X68Y78         FDRE                                         r  tap/dtmcs_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.610    tap/dtmcs_tck
    SLICE_X68Y78         FDRE                                         r  tap/dtmcs_r_reg[10]/C
                         clock pessimism             -0.366     1.244    
    SLICE_X68Y78         FDRE (Hold_fdre_C_D)         0.057     1.301    tap/dtmcs_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.400%)  route 0.109ns (43.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.641ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.587     1.262    tap/dtmcs_tck
    SLICE_X73Y82         FDRE                                         r  tap/dtmcs_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.141     1.403 r  tap/dtmcs_reg[32]/Q
                         net (fo=2, routed)           0.109     1.512    tap/dtmcs[32]
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.857     1.641    tap/dtmcs_tck
    SLICE_X72Y82         FDRE                                         r  tap/dtmcs_r_reg[32]/C
                         clock pessimism             -0.366     1.275    
    SLICE_X72Y82         FDRE (Hold_fdre_C_D)         0.057     1.332    tap/dtmcs_r_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.148ns (66.589%)  route 0.074ns (33.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.266    tap/dtmcs_tck
    SLICE_X74Y84         FDRE                                         r  tap/dtmcs_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDRE (Prop_fdre_C_Q)         0.148     1.414 r  tap/dtmcs_reg[31]/Q
                         net (fo=2, routed)           0.074     1.488    tap/dtmcs[31]
    SLICE_X75Y84         FDRE                                         r  tap/dtmcs_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.646    tap/dtmcs_tck
    SLICE_X75Y84         FDRE                                         r  tap/dtmcs_r_reg[31]/C
                         clock pessimism             -0.367     1.279    
    SLICE_X75Y84         FDRE (Hold_fdre_C_D)         0.018     1.297    tap/dtmcs_r_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.253%)  route 0.151ns (51.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.260    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.141     1.401 r  tap/dtmcs_reg[16]/Q
                         net (fo=2, routed)           0.151     1.552    tap/dtmcs[16]
    SLICE_X74Y78         FDRE                                         r  tap/dtmcs_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.640    tap/dtmcs_tck
    SLICE_X74Y78         FDRE                                         r  tap/dtmcs_r_reg[16]/C
                         clock pessimism             -0.367     1.273    
    SLICE_X74Y78         FDRE (Hold_fdre_C_D)         0.087     1.360    tap/dtmcs_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.686%)  route 0.125ns (43.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.589     1.264    tap/dtmcs_tck
    SLICE_X76Y82         FDRE                                         r  tap/dtmcs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82         FDRE (Prop_fdre_C_Q)         0.164     1.428 r  tap/dtmcs_reg[24]/Q
                         net (fo=2, routed)           0.125     1.553    tap/dtmcs[24]
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.646    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_r_reg[24]/C
                         clock pessimism             -0.366     1.280    
    SLICE_X76Y84         FDRE (Hold_fdre_C_D)         0.076     1.356    tap/dtmcs_r_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.356    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.963%)  route 0.114ns (41.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    1.266ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.591     1.266    tap/dtmcs_tck
    SLICE_X74Y84         FDRE                                         r  tap/dtmcs_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDRE (Prop_fdre_C_Q)         0.164     1.430 r  tap/dtmcs_reg[28]/Q
                         net (fo=2, routed)           0.114     1.544    tap/dtmcs[28]
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.646    tap/dtmcs_tck
    SLICE_X76Y84         FDRE                                         r  tap/dtmcs_r_reg[28]/C
                         clock pessimism             -0.366     1.280    
    SLICE_X76Y84         FDRE (Hold_fdre_C_D)         0.053     1.333    tap/dtmcs_r_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.432%)  route 0.169ns (54.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.260    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.141     1.401 r  tap/dtmcs_reg[15]/Q
                         net (fo=2, routed)           0.169     1.570    tap/dtmcs[15]
    SLICE_X72Y79         FDRE                                         r  tap/dtmcs_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.854     1.638    tap/dtmcs_tck
    SLICE_X72Y79         FDRE                                         r  tap/dtmcs_r_reg[15]/C
                         clock pessimism             -0.343     1.295    
    SLICE_X72Y79         FDRE (Hold_fdre_C_D)         0.057     1.352    tap/dtmcs_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tap/dtmcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.230ns (69.666%)  route 0.100ns (30.334%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.585     1.260    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y78         FDRE (Prop_fdre_C_Q)         0.128     1.388 r  tap/dtmcs_reg[4]/Q
                         net (fo=2, routed)           0.100     1.488    tap/dtmcs[4]
    SLICE_X75Y78         LUT3 (Prop_lut3_I2_O)        0.102     1.590 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000     1.590    tap/dtmcs[3]_i_1_n_0
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.640    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism             -0.380     1.260    
    SLICE_X75Y78         FDRE (Hold_fdre_C_D)         0.107     1.367    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_dtmcs
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_dtmcs/TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y5  dtmcs_reg[33]_i_3/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X71Y85   tap/dtmcs_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X68Y78   tap/dtmcs_r_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X68Y77   tap/dtmcs_r_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X68Y76   tap/dtmcs_r_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X68Y77   tap/dtmcs_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X68Y77   tap/dtmcs_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X72Y79   tap/dtmcs_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X74Y78   tap/dtmcs_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X74Y78   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y85   tap/dtmcs_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y78   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y78   tap/dtmcs_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y76   tap/dtmcs_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y79   tap/dtmcs_r_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y78   tap/dtmcs_r_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y78   tap/dtmcs_r_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y78   tap/dtmcs_r_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y85   tap/dtmcs_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y78   tap/dtmcs_r_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y85   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X71Y85   tap/dtmcs_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y78   tap/dtmcs_r_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y77   tap/dtmcs_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y77   tap/dtmcs_r_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y76   tap/dtmcs_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y76   tap/dtmcs_r_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y77   tap/dtmcs_r_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y77   tap/dtmcs_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y77   tap/dtmcs_r_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  tck_idcode
  To Clock:  tck_idcode

Setup :            0  Failing Endpoints,  Worst Slack       98.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.890ns  (required time - arrival time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (tck_idcode rise@100.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.929ns = ( 100.929 - 100.000 ) 
    Source Clock Delay      (SCD):    1.093ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           1.093     1.093    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.456     1.549 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.524     2.073    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.124     2.197 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.197    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000   100.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.929   100.929    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism              0.164   101.093    
                         clock uncertainty           -0.035   101.057    
    SLICE_X28Y80         FDRE (Setup_fdre_C_D)        0.029   101.086    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                        101.086    
                         arrival time                          -2.197    
  -------------------------------------------------------------------
                         slack                                 98.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 tap/idcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/idcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by tck_idcode  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_idcode
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_idcode rise@0.000ns - tck_idcode rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.479ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    0.069ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.410     0.410    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  tap/idcode_reg[0]/Q
                         net (fo=2, routed)           0.187     0.738    tap/idcode[0]
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.045     0.783 r  tap/idcode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.783    tap/idcode[0]_i_1_n_0
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_idcode rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  tap/tap_idcode/DRCK
                         net (fo=1, routed)           0.479     0.479    tap/idcode_tck
    SLICE_X28Y80         FDRE                                         r  tap/idcode_reg[0]/C
                         clock pessimism             -0.069     0.410    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.091     0.501    tap/idcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tck_idcode
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { tap/tap_idcode/DRCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y80  tap/idcode_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        4.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][49]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.716ns (38.618%)  route 1.138ns (61.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.815ns = ( 18.815 - 10.000 ) 
    Source Clock Delay      (SCD):    12.892ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.715    12.892    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y96         FDRE (Prop_fdre_C_Q)         0.419    13.311 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][49]/Q
                         net (fo=1, routed)           1.138    14.449    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][49]
    SLICE_X77Y98         LUT4 (Prop_lut4_I3_O)        0.297    14.746 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[49]_i_1/O
                         net (fo=1, routed)           0.000    14.746    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[48]
    SLICE_X77Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.595    18.815    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]/C
                         clock pessimism              0.412    19.227    
                         clock uncertainty           -0.172    19.054    
    SLICE_X77Y98         FDCE (Setup_fdce_C_D)        0.031    19.085    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[49]
  -------------------------------------------------------------------
                         required time                         19.085    
                         arrival time                         -14.746    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.417ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.580ns (32.728%)  route 1.192ns (67.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.800ns = ( 18.800 - 10.000 ) 
    Source Clock Delay      (SCD):    12.879ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.702    12.879    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y102        FDRE (Prop_fdre_C_Q)         0.456    13.335 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][31]/Q
                         net (fo=1, routed)           1.192    14.527    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][31]
    SLICE_X73Y107        LUT4 (Prop_lut4_I0_O)        0.124    14.651 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[31]_i_1/O
                         net (fo=1, routed)           0.000    14.651    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[30]
    SLICE_X73Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.581    18.800    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]/C
                         clock pessimism              0.412    19.212    
                         clock uncertainty           -0.172    19.039    
    SLICE_X73Y107        FDCE (Setup_fdce_C_D)        0.029    19.068    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[31]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                         -14.651    
  -------------------------------------------------------------------
                         slack                                  4.417    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][42]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.580ns (32.096%)  route 1.227ns (67.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.807ns = ( 18.807 - 10.000 ) 
    Source Clock Delay      (SCD):    12.897ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.720    12.897    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X79Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y99         FDRE (Prop_fdre_C_Q)         0.456    13.353 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][42]/Q
                         net (fo=1, routed)           1.227    14.580    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][42]
    SLICE_X78Y101        LUT4 (Prop_lut4_I0_O)        0.124    14.704 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[42]_i_1/O
                         net (fo=1, routed)           0.000    14.704    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[41]
    SLICE_X78Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.588    18.807    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]/C
                         clock pessimism              0.412    19.219    
                         clock uncertainty           -0.172    19.046    
    SLICE_X78Y101        FDCE (Setup_fdce_C_D)        0.081    19.127    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[42]
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                         -14.704    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][59]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.774ns (44.423%)  route 0.968ns (55.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.802ns = ( 18.802 - 10.000 ) 
    Source Clock Delay      (SCD):    12.881ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.704    12.881    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X76Y100        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y100        FDRE (Prop_fdre_C_Q)         0.478    13.359 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][59]/Q
                         net (fo=1, routed)           0.968    14.327    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][59]
    SLICE_X73Y101        LUT4 (Prop_lut4_I3_O)        0.296    14.623 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[59]_i_1/O
                         net (fo=1, routed)           0.000    14.623    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[58]
    SLICE_X73Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.583    18.802    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism              0.412    19.214    
                         clock uncertainty           -0.172    19.041    
    SLICE_X73Y101        FDCE (Setup_fdce_C_D)        0.031    19.072    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                         -14.623    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.642ns (37.069%)  route 1.090ns (62.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.803ns = ( 18.803 - 10.000 ) 
    Source Clock Delay      (SCD):    12.880ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.703    12.880    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X74Y105        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y105        FDRE (Prop_fdre_C_Q)         0.518    13.398 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][72]/Q
                         net (fo=1, routed)           1.090    14.488    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][72]
    SLICE_X77Y103        LUT4 (Prop_lut4_I0_O)        0.124    14.612 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[72]_i_1/O
                         net (fo=1, routed)           0.000    14.612    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[71]
    SLICE_X77Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.584    18.803    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]/C
                         clock pessimism              0.412    19.215    
                         clock uncertainty           -0.172    19.042    
    SLICE_X77Y103        FDCE (Setup_fdce_C_D)        0.031    19.073    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[72]
  -------------------------------------------------------------------
                         required time                         19.073    
                         arrival time                         -14.612    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][70]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.716ns (41.633%)  route 1.004ns (58.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.804ns = ( 18.804 - 10.000 ) 
    Source Clock Delay      (SCD):    12.893ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.716    12.893    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.419    13.312 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][70]/Q
                         net (fo=1, routed)           1.004    14.316    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][70]
    SLICE_X77Y100        LUT4 (Prop_lut4_I0_O)        0.297    14.613 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[70]_i_1/O
                         net (fo=1, routed)           0.000    14.613    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[69]
    SLICE_X77Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.585    18.804    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y100        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]/C
                         clock pessimism              0.412    19.216    
                         clock uncertainty           -0.172    19.043    
    SLICE_X77Y100        FDCE (Setup_fdce_C_D)        0.032    19.075    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                         19.075    
                         arrival time                         -14.613    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][63]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.718ns (40.372%)  route 1.060ns (59.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.717ns = ( 18.717 - 10.000 ) 
    Source Clock Delay      (SCD):    12.792ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.615    12.792    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X61Y108        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.419    13.211 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][63]/Q
                         net (fo=1, routed)           1.060    14.271    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][32]
    SLICE_X62Y106        LUT4 (Prop_lut4_I0_O)        0.299    14.570 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[63]_i_1/O
                         net (fo=1, routed)           0.000    14.570    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[32]
    SLICE_X62Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.498    18.717    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X62Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism              0.412    19.129    
                         clock uncertainty           -0.172    18.956    
    SLICE_X62Y106        FDCE (Setup_fdce_C_D)        0.079    19.035    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         19.035    
                         arrival time                         -14.570    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.580ns (33.684%)  route 1.142ns (66.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.803ns = ( 18.803 - 10.000 ) 
    Source Clock Delay      (SCD):    12.880ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.703    12.880    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X75Y106        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y106        FDRE (Prop_fdre_C_Q)         0.456    13.336 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][54]/Q
                         net (fo=1, routed)           1.142    14.478    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][54]
    SLICE_X77Y103        LUT4 (Prop_lut4_I0_O)        0.124    14.602 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[54]_i_1/O
                         net (fo=1, routed)           0.000    14.602    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[53]
    SLICE_X77Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.584    18.803    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X77Y103        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]/C
                         clock pessimism              0.412    19.215    
                         clock uncertainty           -0.172    19.042    
    SLICE_X77Y103        FDCE (Setup_fdce_C_D)        0.029    19.071    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[54]
  -------------------------------------------------------------------
                         required time                         19.071    
                         arrival time                         -14.602    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.642ns (36.265%)  route 1.128ns (63.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.815ns = ( 18.815 - 10.000 ) 
    Source Clock Delay      (SCD):    12.892ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.715    12.892    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X76Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y96         FDRE (Prop_fdre_C_Q)         0.518    13.410 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][45]/Q
                         net (fo=1, routed)           1.128    14.539    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][45]
    SLICE_X76Y97         LUT4 (Prop_lut4_I0_O)        0.124    14.663 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[45]_i_1/O
                         net (fo=1, routed)           0.000    14.663    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[44]
    SLICE_X76Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.595    18.815    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism              0.412    19.227    
                         clock uncertainty           -0.172    19.054    
    SLICE_X76Y97         FDCE (Setup_fdce_C_D)        0.079    19.133    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                         19.133    
                         arrival time                         -14.663    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clk_core rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.773ns (43.884%)  route 0.988ns (56.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.715ns = ( 18.715 - 10.000 ) 
    Source Clock Delay      (SCD):    12.793ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.616    12.793    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X60Y105        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_fdre_C_Q)         0.478    13.271 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[0].data_q_reg[0][45]/Q
                         net (fo=1, routed)           0.988    14.259    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67]_0[19]
    SLICE_X60Y106        LUT4 (Prop_lut4_I1_O)        0.295    14.554 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[45]_i_1/O
                         net (fo=1, routed)           0.000    14.554    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[19]
    SLICE_X60Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.496    18.715    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X60Y106        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism              0.412    19.127    
                         clock uncertainty           -0.172    18.954    
    SLICE_X60Y106        FDCE (Setup_fdce_C_D)        0.079    19.033    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                         19.033    
                         arrival time                         -14.554    
  -------------------------------------------------------------------
                         slack                                  4.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][56]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns
    Source Clock Delay      (SCD):    3.998ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.564     3.998    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X71Y104        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y104        FDRE (Prop_fdre_C_Q)         0.141     4.139 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][56]/Q
                         net (fo=1, routed)           0.056     4.195    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][56]
    SLICE_X70Y104        LUT4 (Prop_lut4_I3_O)        0.045     4.240 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[56]_i_1/O
                         net (fo=1, routed)           0.000     4.240    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[55]
    SLICE_X70Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.836     3.702    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X70Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]/C
                         clock pessimism             -0.578     3.123    
                         clock uncertainty            0.172     3.296    
    SLICE_X70Y104        FDCE (Hold_fdce_C_D)         0.120     3.416    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[56]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.590     4.024    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X72Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y107        FDRE (Prop_fdre_C_Q)         0.141     4.165 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][8]/Q
                         net (fo=1, routed)           0.054     4.219    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][8]
    SLICE_X73Y107        LUT4 (Prop_lut4_I0_O)        0.045     4.264 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[8]_i_1/O
                         net (fo=1, routed)           0.000     4.264    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[7]
    SLICE_X73Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.861     3.728    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]/C
                         clock pessimism             -0.578     3.149    
                         clock uncertainty            0.172     3.322    
    SLICE_X73Y107        FDCE (Hold_fdce_C_D)         0.092     3.414    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           4.264    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.855ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.596     4.030    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X77Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y99         FDRE (Prop_fdre_C_Q)         0.141     4.171 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][36]/Q
                         net (fo=1, routed)           0.089     4.260    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][36]
    SLICE_X76Y99         LUT4 (Prop_lut4_I0_O)        0.045     4.305 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[36]_i_1/O
                         net (fo=1, routed)           0.000     4.305    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[35]
    SLICE_X76Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     3.735    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.578     3.156    
                         clock uncertainty            0.172     3.329    
    SLICE_X76Y99         FDCE (Hold_fdce_C_D)         0.121     3.450    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -3.450    
                         arrival time                           4.305    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][34]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.562     3.996    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X59Y103        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y103        FDRE (Prop_fdre_C_Q)         0.141     4.137 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][34]/Q
                         net (fo=1, routed)           0.098     4.235    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][8]
    SLICE_X60Y104        LUT4 (Prop_lut4_I0_O)        0.045     4.280 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[34]_i_1/O
                         net (fo=1, routed)           0.000     4.280    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[8]
    SLICE_X60Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.832     3.699    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X60Y104        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism             -0.578     3.120    
                         clock uncertainty            0.172     3.293    
    SLICE_X60Y104        FDCE (Hold_fdce_C_D)         0.121     3.414    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           4.280    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.871ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][59]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.686ns
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.552     3.986    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/clk_core_BUFG
    SLICE_X53Y119        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y119        FDRE (Prop_fdre_C_Q)         0.141     4.127 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_src/gen_word[0].data_q_reg[0][59]/Q
                         net (fo=1, routed)           0.099     4.226    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q_reg[73]_0[27]
    SLICE_X54Y119        LUT4 (Prop_lut4_I1_O)        0.045     4.271 r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/gen_spill_reg.a_data_q[59]_i_1/O
                         net (fo=1, routed)           0.000     4.271    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/D[27]
    SLICE_X54Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.819     3.686    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X54Y119        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]/C
                         clock pessimism             -0.578     3.107    
                         clock uncertainty            0.172     3.280    
    SLICE_X54Y119        FDCE (Hold_fdce_C_D)         0.121     3.401    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[59]
  -------------------------------------------------------------------
                         required time                         -3.401    
                         arrival time                           4.271    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.177%)  route 0.113ns (37.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.733ns
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.592     4.026    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X73Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y102        FDRE (Prop_fdre_C_Q)         0.141     4.167 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][43]/Q
                         net (fo=1, routed)           0.113     4.280    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][43]
    SLICE_X74Y102        LUT4 (Prop_lut4_I0_O)        0.045     4.325 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[43]_i_1/O
                         net (fo=1, routed)           0.000     4.325    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[42]
    SLICE_X74Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.867     3.733    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism             -0.578     3.154    
                         clock uncertainty            0.172     3.327    
    SLICE_X74Y102        FDCE (Hold_fdce_C_D)         0.121     3.448    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           4.325    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.732ns
    Source Clock Delay      (SCD):    4.028ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.594     4.028    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X72Y97         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y97         FDRE (Prop_fdre_C_Q)         0.141     4.169 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][10]/Q
                         net (fo=1, routed)           0.086     4.255    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][10]
    SLICE_X73Y97         LUT4 (Prop_lut4_I0_O)        0.045     4.300 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[10]_i_1/O
                         net (fo=1, routed)           0.000     4.300    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[9]
    SLICE_X73Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.866     3.732    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y97         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]/C
                         clock pessimism             -0.578     3.153    
                         clock uncertainty            0.172     3.326    
    SLICE_X73Y97         FDCE (Hold_fdce_C_D)         0.091     3.417    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.417    
                         arrival time                           4.300    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.728ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.590     4.024    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X72Y107        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y107        FDRE (Prop_fdre_C_Q)         0.141     4.165 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg[0][39]/Q
                         net (fo=1, routed)           0.087     4.252    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[0].data_q_reg_n_0_[0][39]
    SLICE_X73Y107        LUT4 (Prop_lut4_I0_O)        0.045     4.297 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[39]_i_1/O
                         net (fo=1, routed)           0.000     4.297    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[38]
    SLICE_X73Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.861     3.728    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X73Y107        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism             -0.578     3.149    
                         clock uncertainty            0.172     3.322    
    SLICE_X73Y107        FDCE (Hold_fdce_C_D)         0.092     3.414    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         -3.414    
                         arrival time                           4.297    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][41]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.209ns (67.819%)  route 0.099ns (32.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.733ns
    Source Clock Delay      (SCD):    4.028ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.594     4.028    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/clk_core_BUFG
    SLICE_X76Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y102        FDRE (Prop_fdre_C_Q)         0.164     4.192 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg[1][41]/Q
                         net (fo=1, routed)           0.099     4.291    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_word[1].data_q_reg_n_0_[1][41]
    SLICE_X74Y102        LUT4 (Prop_lut4_I3_O)        0.045     4.336 r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_src/gen_spill_reg.a_data_q[41]_i_1/O
                         net (fo=1, routed)           0.000     4.336    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/D[40]
    SLICE_X74Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.867     3.733    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X74Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism             -0.578     3.154    
                         clock uncertainty            0.172     3.327    
    SLICE_X74Y102        FDCE (Hold_fdce_C_D)         0.121     3.448    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                         -3.448    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][40]/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.322%)  route 0.103ns (35.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    3.999ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.565     3.999    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/clk_core_BUFG
    SLICE_X65Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y101        FDRE (Prop_fdre_C_Q)         0.141     4.140 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_src/gen_word[1].data_q_reg[1][40]/Q
                         net (fo=1, routed)           0.103     4.243    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q_reg[67][14]
    SLICE_X65Y102        LUT4 (Prop_lut4_I0_O)        0.045     4.288 r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/gen_spill_reg.a_data_q[40]_i_1/O
                         net (fo=1, routed)           0.000     4.288    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/D[14]
    SLICE_X65Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.837     3.703    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/user_clk
    SLICE_X65Y102        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]/C
                         clock pessimism             -0.578     3.124    
                         clock uncertainty            0.172     3.297    
    SLICE_X65Y102        FDCE (Hold_fdce_C_D)         0.092     3.389    cdc/i_axi_cdc/i_cdc_fifo_gray_ar/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[40]
  -------------------------------------------------------------------
                         required time                         -3.389    
                         arrival time                           4.288    
  -------------------------------------------------------------------
                         slack                                  0.900    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][57]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.185ns  (logic 0.718ns (7.817%)  route 8.467ns (92.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.154ns = ( 32.154 - 20.000 ) 
    Source Clock Delay      (SCD):    9.355ns = ( 19.355 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.723    19.355    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y97         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDRE (Prop_fdre_C_Q)         0.419    19.774 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][57]/Q
                         net (fo=1, routed)           8.467    28.241    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][57]
    SLICE_X81Y96         LUT4 (Prop_lut4_I3_O)        0.299    28.540 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[57]_i_1__0/O
                         net (fo=1, routed)           0.000    28.540    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[54]
    SLICE_X81Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.600    32.154    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]/C
                         clock pessimism              0.412    32.566    
                         clock uncertainty           -0.173    32.393    
    SLICE_X81Y96         FDCE (Setup_fdce_C_D)        0.031    32.424    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         32.424    
                         arrival time                         -28.540    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][47]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.148ns  (logic 0.580ns (6.340%)  route 8.568ns (93.660%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.159ns = ( 32.159 - 20.000 ) 
    Source Clock Delay      (SCD):    9.359ns = ( 19.359 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.727    19.359    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X83Y92         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDRE (Prop_fdre_C_Q)         0.456    19.815 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][47]/Q
                         net (fo=1, routed)           8.568    28.383    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][47]
    SLICE_X82Y90         LUT4 (Prop_lut4_I0_O)        0.124    28.507 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[47]_i_1__0/O
                         net (fo=1, routed)           0.000    28.507    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[44]
    SLICE_X82Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.605    32.159    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y90         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism              0.412    32.571    
                         clock uncertainty           -0.173    32.398    
    SLICE_X82Y90         FDCE (Setup_fdce_C_D)        0.031    32.429    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         32.429    
                         arrival time                         -28.507    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][32]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.085ns  (logic 0.580ns (6.384%)  route 8.505ns (93.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.154ns = ( 32.154 - 20.000 ) 
    Source Clock Delay      (SCD):    9.354ns = ( 19.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.722    19.354    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.456    19.810 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][32]/Q
                         net (fo=1, routed)           8.505    28.315    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][32]
    SLICE_X80Y95         LUT4 (Prop_lut4_I3_O)        0.124    28.439 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[32]_i_1__0/O
                         net (fo=1, routed)           0.000    28.439    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[29]
    SLICE_X80Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.600    32.154    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]/C
                         clock pessimism              0.412    32.566    
                         clock uncertainty           -0.173    32.393    
    SLICE_X80Y95         FDCE (Setup_fdce_C_D)        0.081    32.474    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[32]
  -------------------------------------------------------------------
                         required time                         32.474    
                         arrival time                         -28.439    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][28]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.024ns  (logic 0.580ns (6.427%)  route 8.444ns (93.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.153ns = ( 32.153 - 20.000 ) 
    Source Clock Delay      (SCD):    9.354ns = ( 19.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.722    19.354    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y95         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDRE (Prop_fdre_C_Q)         0.456    19.810 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][28]/Q
                         net (fo=1, routed)           8.444    28.254    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][28]
    SLICE_X81Y92         LUT4 (Prop_lut4_I3_O)        0.124    28.378 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[28]_i_1__0/O
                         net (fo=1, routed)           0.000    28.378    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[25]
    SLICE_X81Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.599    32.153    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y92         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism              0.412    32.565    
                         clock uncertainty           -0.173    32.392    
    SLICE_X81Y92         FDCE (Setup_fdce_C_D)        0.031    32.423    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         32.423    
                         arrival time                         -28.378    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.048ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][60]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        9.070ns  (logic 0.716ns (7.894%)  route 8.354ns (92.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.153ns = ( 32.153 - 20.000 ) 
    Source Clock Delay      (SCD):    9.353ns = ( 19.353 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.721    19.353    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y91         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y91         FDRE (Prop_fdre_C_Q)         0.419    19.772 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][60]/Q
                         net (fo=1, routed)           8.354    28.126    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][60]
    SLICE_X80Y91         LUT4 (Prop_lut4_I3_O)        0.297    28.423 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[60]_i_1__0/O
                         net (fo=1, routed)           0.000    28.423    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[57]
    SLICE_X80Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.599    32.153    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism              0.412    32.565    
                         clock uncertainty           -0.173    32.392    
    SLICE_X80Y91         FDCE (Setup_fdce_C_D)        0.079    32.471    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                         32.471    
                         arrival time                         -28.423    
  -------------------------------------------------------------------
                         slack                                  4.048    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][64]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.622ns  (logic 0.716ns (8.304%)  route 7.906ns (91.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.154ns = ( 32.154 - 20.000 ) 
    Source Clock Delay      (SCD):    9.354ns = ( 19.354 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.722    19.354    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_fdre_C_Q)         0.419    19.773 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][64]/Q
                         net (fo=1, routed)           7.906    27.679    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][64]
    SLICE_X81Y93         LUT4 (Prop_lut4_I0_O)        0.297    27.976 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[64]_i_1__0/O
                         net (fo=1, routed)           0.000    27.976    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[61]
    SLICE_X81Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.600    32.154    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]/C
                         clock pessimism              0.412    32.566    
                         clock uncertainty           -0.173    32.393    
    SLICE_X81Y93         FDCE (Setup_fdce_C_D)        0.032    32.425    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[64]
  -------------------------------------------------------------------
                         required time                         32.425    
                         arrival time                         -27.976    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.426ns  (logic 0.580ns (6.883%)  route 7.846ns (93.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.160ns = ( 32.160 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns = ( 19.360 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.728    19.360    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X87Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456    19.816 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][36]/Q
                         net (fo=1, routed)           7.846    27.662    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][36]
    SLICE_X87Y88         LUT4 (Prop_lut4_I3_O)        0.124    27.786 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[36]_i_1__0/O
                         net (fo=1, routed)           0.000    27.786    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[33]
    SLICE_X87Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.606    32.160    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism              0.412    32.572    
                         clock uncertainty           -0.173    32.399    
    SLICE_X87Y88         FDCE (Setup_fdce_C_D)        0.032    32.431    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         32.431    
                         arrival time                         -27.786    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][63]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.324ns  (logic 0.580ns (6.968%)  route 7.744ns (93.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.155ns = ( 32.155 - 20.000 ) 
    Source Clock Delay      (SCD):    9.361ns = ( 19.361 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.729    19.361    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y99         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y99         FDRE (Prop_fdre_C_Q)         0.456    19.817 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][63]/Q
                         net (fo=1, routed)           7.744    27.560    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][63]
    SLICE_X80Y99         LUT4 (Prop_lut4_I0_O)        0.124    27.684 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[63]_i_1__0/O
                         net (fo=1, routed)           0.000    27.684    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[60]
    SLICE_X80Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.601    32.155    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]/C
                         clock pessimism              0.412    32.567    
                         clock uncertainty           -0.173    32.394    
    SLICE_X80Y99         FDCE (Setup_fdce_C_D)        0.079    32.473    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[63]
  -------------------------------------------------------------------
                         required time                         32.473    
                         arrival time                         -27.684    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.232ns  (logic 0.580ns (7.046%)  route 7.652ns (92.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.161ns = ( 32.161 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns = ( 19.360 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.728    19.360    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y93         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y93         FDRE (Prop_fdre_C_Q)         0.456    19.816 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][39]/Q
                         net (fo=1, routed)           7.652    27.467    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][39]
    SLICE_X83Y93         LUT4 (Prop_lut4_I0_O)        0.124    27.591 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[39]_i_1__0/O
                         net (fo=1, routed)           0.000    27.591    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[36]
    SLICE_X83Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.607    32.161    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism              0.412    32.573    
                         clock uncertainty           -0.173    32.400    
    SLICE_X83Y93         FDCE (Setup_fdce_C_D)        0.031    32.431    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         32.431    
                         arrival time                         -27.591    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.962ns  (required time - arrival time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_core rise@20.000ns - clkout1 rise@10.000ns)
  Data Path Delay:        8.108ns  (logic 0.580ns (7.153%)  route 7.528ns (92.847%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.160ns = ( 32.160 - 20.000 ) 
    Source Clock Delay      (SCD):    9.360ns = ( 19.360 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    15.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    15.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    17.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    17.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.728    19.360    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X87Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.456    19.816 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][30]/Q
                         net (fo=1, routed)           7.528    27.344    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][30]
    SLICE_X87Y88         LUT4 (Prop_lut4_I3_O)        0.124    27.468 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[30]_i_1__0/O
                         net (fo=1, routed)           0.000    27.468    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[27]
    SLICE_X87Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.606    32.160    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X87Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]/C
                         clock pessimism              0.412    32.572    
                         clock uncertainty           -0.173    32.399    
    SLICE_X87Y88         FDCE (Setup_fdce_C_D)        0.031    32.430    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         32.430    
                         arrival time                         -27.468    
  -------------------------------------------------------------------
                         slack                                  4.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.467ns (11.214%)  route 3.697ns (88.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.797ns
    Source Clock Delay      (SCD):    8.719ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.500     8.719    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X67Y102        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y102        FDRE (Prop_fdre_C_Q)         0.367     9.086 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][1]/Q
                         net (fo=1, routed)           3.697    12.783    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][1]
    SLICE_X67Y101        LUT4 (Prop_lut4_I0_O)        0.100    12.883 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.883    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[0]
    SLICE_X67Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.620    12.797    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X67Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]/C
                         clock pessimism             -0.412    12.385    
                         clock uncertainty            0.173    12.558    
    SLICE_X67Y101        FDCE (Hold_fdce_C_D)         0.270    12.828    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                        -12.828    
                         arrival time                          12.883    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][23]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.467ns (11.208%)  route 3.699ns (88.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.899ns
    Source Clock Delay      (SCD):    8.821ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.601     8.821    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X81Y97         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDRE (Prop_fdre_C_Q)         0.367     9.188 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][23]/Q
                         net (fo=1, routed)           3.699    12.887    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][23]
    SLICE_X81Y96         LUT4 (Prop_lut4_I3_O)        0.100    12.987 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[23]_i_1__0/O
                         net (fo=1, routed)           0.000    12.987    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[20]
    SLICE_X81Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.722    12.899    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism             -0.412    12.488    
                         clock uncertainty            0.173    12.660    
    SLICE_X81Y96         FDCE (Hold_fdce_C_D)         0.269    12.929    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                        -12.929    
                         arrival time                          12.987    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.576ns (13.815%)  route 3.593ns (86.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.905ns
    Source Clock Delay      (SCD):    8.827ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.607     8.827    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.337     9.164 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][7]/Q
                         net (fo=1, routed)           3.593    12.757    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][7]
    SLICE_X83Y93         LUT4 (Prop_lut4_I3_O)        0.239    12.996 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    12.996    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[4]
    SLICE_X83Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.728    12.905    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X83Y93         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]/C
                         clock pessimism             -0.412    12.494    
                         clock uncertainty            0.173    12.666    
    SLICE_X83Y93         FDCE (Hold_fdce_C_D)         0.271    12.937    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[7]
  -------------------------------------------------------------------
                         required time                        -12.937    
                         arrival time                          12.996    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.578ns (13.622%)  route 3.665ns (86.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.898ns
    Source Clock Delay      (SCD):    8.816ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.596     8.816    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X79Y91         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y91         FDRE (Prop_fdre_C_Q)         0.337     9.153 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][34]/Q
                         net (fo=1, routed)           3.665    12.818    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][34]
    SLICE_X80Y91         LUT4 (Prop_lut4_I0_O)        0.241    13.059 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[34]_i_1__0/O
                         net (fo=1, routed)           0.000    13.059    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[31]
    SLICE_X80Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.721    12.898    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X80Y91         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism             -0.412    12.487    
                         clock uncertainty            0.173    12.659    
    SLICE_X80Y91         FDCE (Hold_fdce_C_D)         0.333    12.992    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                        -12.992    
                         arrival time                          13.059    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][68]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.467ns (11.170%)  route 3.714ns (88.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.797ns
    Source Clock Delay      (SCD):    8.719ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.500     8.719    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X68Y101        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y101        FDRE (Prop_fdre_C_Q)         0.367     9.086 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][68]/Q
                         net (fo=1, routed)           3.714    12.800    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][68]
    SLICE_X67Y101        LUT4 (Prop_lut4_I0_O)        0.100    12.900 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[68]_i_1__0/O
                         net (fo=1, routed)           0.000    12.900    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[65]
    SLICE_X67Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.620    12.797    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X67Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]/C
                         clock pessimism             -0.412    12.385    
                         clock uncertainty            0.173    12.558    
    SLICE_X67Y101        FDCE (Hold_fdce_C_D)         0.270    12.828    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[68]
  -------------------------------------------------------------------
                         required time                        -12.828    
                         arrival time                          12.900    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][48]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.467ns (11.144%)  route 3.724ns (88.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.899ns
    Source Clock Delay      (SCD):    8.827ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.607     8.827    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y96         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y96         FDRE (Prop_fdre_C_Q)         0.367     9.194 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][48]/Q
                         net (fo=1, routed)           3.724    12.917    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][48]
    SLICE_X81Y96         LUT4 (Prop_lut4_I0_O)        0.100    13.017 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[48]_i_1__0/O
                         net (fo=1, routed)           0.000    13.017    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[45]
    SLICE_X81Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.722    12.899    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X81Y96         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism             -0.412    12.488    
                         clock uncertainty            0.173    12.660    
    SLICE_X81Y96         FDCE (Hold_fdce_C_D)         0.270    12.930    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                        -12.930    
                         arrival time                          13.017    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.186ns (8.886%)  route 1.907ns (91.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.604     2.891    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X82Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_fdre_C_Q)         0.141     3.032 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][15]/Q
                         net (fo=1, routed)           1.907     4.939    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][15]
    SLICE_X82Y95         LUT4 (Prop_lut4_I0_O)        0.045     4.984 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     4.984    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[12]
    SLICE_X82Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.876     5.210    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X82Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/C
                         clock pessimism             -0.578     4.632    
                         clock uncertainty            0.173     4.804    
    SLICE_X82Y95         FDCE (Hold_fdce_C_D)         0.091     4.895    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.895    
                         arrival time                           4.984    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][45]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.246ns (11.683%)  route 1.860ns (88.317%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.209ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     2.890    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X88Y89         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.148     3.038 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg[0][45]/Q
                         net (fo=1, routed)           1.860     4.898    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[0].data_q_reg_n_0_[0][45]
    SLICE_X86Y88         LUT4 (Prop_lut4_I0_O)        0.098     4.996 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[45]_i_1__0/O
                         net (fo=1, routed)           0.000     4.996    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[42]
    SLICE_X86Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.875     5.209    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y88         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]/C
                         clock pessimism             -0.578     4.631    
                         clock uncertainty            0.173     4.803    
    SLICE_X86Y88         FDCE (Hold_fdce_C_D)         0.092     4.895    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[45]
  -------------------------------------------------------------------
                         required time                         -4.895    
                         arrival time                           4.996    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.467ns (11.079%)  route 3.748ns (88.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.907ns
    Source Clock Delay      (SCD):    8.827ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.607     8.827    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/user_clk
    SLICE_X85Y94         FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_fdre_C_Q)         0.367     9.194 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg[1][13]/Q
                         net (fo=1, routed)           3.748    12.942    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_word[1].data_q_reg_n_0_[1][13]
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.100    13.042 r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_src/gen_spill_reg.a_data_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000    13.042    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[73]_1[10]
    SLICE_X86Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.730    12.907    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X86Y95         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]/C
                         clock pessimism             -0.412    12.496    
                         clock uncertainty            0.173    12.668    
    SLICE_X86Y95         FDCE (Hold_fdce_C_D)         0.270    12.938    cdc/i_axi_cdc/i_cdc_fifo_gray_r/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[13]
  -------------------------------------------------------------------
                         required time                        -12.938    
                         arrival time                          13.042    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.467ns (11.063%)  route 3.754ns (88.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.775ns
    Source Clock Delay      (SCD):    8.701ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705     5.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918     7.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.482     8.701    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/user_clk
    SLICE_X64Y124        FDRE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y124        FDRE (Prop_fdre_C_Q)         0.367     9.068 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_word[0].data_q_reg[0][5]/Q
                         net (fo=1, routed)           3.754    12.822    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q_reg[8]_0[4]
    SLICE_X63Y125        LUT4 (Prop_lut4_I1_O)        0.100    12.922 r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/gen_spill_reg.a_data_q[5]_i_1/O
                         net (fo=1, routed)           0.000    12.922    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/D[4]
    SLICE_X63Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.598    12.775    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/clk_core_BUFG
    SLICE_X63Y125        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]/C
                         clock pessimism             -0.412    12.363    
                         clock uncertainty            0.173    12.536    
    SLICE_X63Y125        FDCE (Hold_fdce_C_D)         0.269    12.805    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.805    
                         arrival time                          12.922    
  -------------------------------------------------------------------
                         slack                                  0.117    





---------------------------------------------------------------------------------------------------
From Clock:  tck_dtmcs
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack       12.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.947ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        15.568ns  (logic 0.456ns (2.929%)  route 15.112ns (97.071%))
  Logic Levels:           0  
  Clock Path Skew:        8.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.140ns = ( 32.140 - 20.000 ) 
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.626     3.414    tap/dtmcs_tck
    SLICE_X71Y85         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.456     3.870 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)          15.112    18.983    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X72Y84         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.586    32.140    tap/clk_core_BUFG
    SLICE_X72Y84         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000    32.140    
                         clock uncertainty           -0.140    32.000    
    SLICE_X72Y84         FDCE (Setup_fdce_C_D)       -0.071    31.929    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         31.929    
                         arrival time                         -18.983    
  -------------------------------------------------------------------
                         slack                                 12.947    

Slack (MET) :             15.046ns  (required time - arrival time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        13.293ns  (logic 0.419ns (3.152%)  route 12.874ns (96.848%))
  Logic Levels:           0  
  Clock Path Skew:        8.725ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.139ns = ( 32.139 - 20.000 ) 
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.692     1.692    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     1.788 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.626     3.414    tap/dtmcs_tck
    SLICE_X71Y85         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.419     3.833 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          12.874    16.707    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X72Y83         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.585    32.139    tap/clk_core_BUFG
    SLICE_X72Y83         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    32.139    
                         clock uncertainty           -0.140    31.999    
    SLICE_X72Y83         FDCE (Setup_fdce_C_D)       -0.246    31.753    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                         31.753    
                         arrival time                         -16.707    
  -------------------------------------------------------------------
                         slack                                 15.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.288ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/wren_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        11.311ns  (logic 0.337ns (2.980%)  route 10.974ns (97.020%))
  Logic Levels:           0  
  Clock Path Skew:        9.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.882ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451     1.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     1.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.504     3.046    tap/dtmcs_tck
    SLICE_X71Y85         FDRE                                         r  tap/dtmcs_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.337     3.383 r  tap/dtmcs_r_reg[1]/Q
                         net (fo=1, routed)          10.974    14.357    tap/dtmcs_r_reg_n_0_[1]
    SLICE_X72Y83         FDCE                                         r  tap/wren_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.705    12.882    tap/clk_core_BUFG
    SLICE_X72Y83         FDCE                                         r  tap/wren_reg[0]/C
                         clock pessimism              0.000    12.882    
                         clock uncertainty            0.140    13.022    
    SLICE_X72Y83         FDCE (Hold_fdce_C_D)         0.047    13.069    tap/wren_reg[0]
  -------------------------------------------------------------------
                         required time                        -13.069    
                         arrival time                          14.357    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             2.527ns  (arrival time - required time)
  Source:                 tap/dtmcs_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tap/rden_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - tck_dtmcs rise@0.000ns)
  Data Path Delay:        6.680ns  (logic 0.141ns (2.111%)  route 6.539ns (97.889%))
  Logic Levels:           0  
  Clock Path Skew:        3.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.193ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.649     0.649    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.675 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.562     1.237    tap/dtmcs_tck
    SLICE_X71Y85         FDRE                                         r  tap/dtmcs_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.141     1.378 r  tap/dtmcs_r_reg[0]/Q
                         net (fo=1, routed)           6.539     7.917    tap/dtmcs_r_reg_n_0_[0]
    SLICE_X72Y84         FDCE                                         r  tap/rden_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.859     5.193    tap/clk_core_BUFG
    SLICE_X72Y84         FDCE                                         r  tap/rden_reg[0]/C
                         clock pessimism              0.000     5.193    
                         clock uncertainty            0.140     5.333    
    SLICE_X72Y84         FDCE (Hold_fdce_C_D)         0.057     5.390    tap/rden_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.390    
                         arrival time                           7.917    
  -------------------------------------------------------------------
                         slack                                  2.527    





---------------------------------------------------------------------------------------------------
From Clock:  clk_core
  To Clock:  tck_dtmcs

Setup :            0  Failing Endpoints,  Worst Slack        8.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.466ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.298ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.803ns  (logic 0.610ns (33.836%)  route 1.193ns (66.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 103.039 - 100.000 ) 
    Source Clock Delay      (SCD):    12.873ns = ( 92.873 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.696    92.873    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X72Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDCE (Prop_fdce_C_Q)         0.456    93.329 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[0]/Q
                         net (fo=1, routed)           1.193    94.522    tap/dmi_reg_rdata[0]
    SLICE_X69Y78         LUT3 (Prop_lut3_I0_O)        0.154    94.676 r  tap/dtmcs[2]_i_1/O
                         net (fo=1, routed)           0.000    94.676    tap/dtmcs[2]_i_1_n_0
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.039    tap/dtmcs_tck
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[2]/C
                         clock pessimism              0.000   103.039    
                         clock uncertainty           -0.140   102.900    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.075   102.975    tap/dtmcs_reg[2]
  -------------------------------------------------------------------
                         required time                        102.975    
                         arrival time                         -94.676    
  -------------------------------------------------------------------
                         slack                                  8.298    

Slack (MET) :             8.345ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.706ns  (logic 0.642ns (37.624%)  route 1.064ns (62.376%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 103.041 - 100.000 ) 
    Source Clock Delay      (SCD):    12.881ns = ( 92.881 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.704    92.881    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y81         FDCE (Prop_fdce_C_Q)         0.518    93.399 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[5]/Q
                         net (fo=1, routed)           1.064    94.464    tap/dmi_reg_rdata[5]
    SLICE_X68Y81         LUT3 (Prop_lut3_I0_O)        0.124    94.588 r  tap/dtmcs[7]_i_1/O
                         net (fo=1, routed)           0.000    94.588    tap/dtmcs[7]_i_1_n_0
    SLICE_X68Y81         FDRE                                         r  tap/dtmcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.499   103.041    tap/dtmcs_tck
    SLICE_X68Y81         FDRE                                         r  tap/dtmcs_reg[7]/C
                         clock pessimism              0.000   103.041    
                         clock uncertainty           -0.140   102.902    
    SLICE_X68Y81         FDRE (Setup_fdre_C_D)        0.031   102.933    tap/dtmcs_reg[7]
  -------------------------------------------------------------------
                         required time                        102.933    
                         arrival time                         -94.588    
  -------------------------------------------------------------------
                         slack                                  8.345    

Slack (MET) :             8.425ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.717ns  (logic 0.580ns (33.788%)  route 1.137ns (66.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 103.039 - 100.000 ) 
    Source Clock Delay      (SCD):    12.790ns = ( 92.790 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.613    92.790    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X71Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         FDCE (Prop_fdce_C_Q)         0.456    93.246 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[12]/Q
                         net (fo=1, routed)           1.137    94.383    tap/dmi_reg_rdata[12]
    SLICE_X69Y78         LUT3 (Prop_lut3_I0_O)        0.124    94.507 r  tap/dtmcs[14]_i_1/O
                         net (fo=1, routed)           0.000    94.507    tap/dtmcs[14]_i_1_n_0
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.039    tap/dtmcs_tck
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[14]/C
                         clock pessimism              0.000   103.039    
                         clock uncertainty           -0.140   102.900    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.032   102.932    tap/dtmcs_reg[14]
  -------------------------------------------------------------------
                         required time                        102.932    
                         arrival time                         -94.507    
  -------------------------------------------------------------------
                         slack                                  8.425    

Slack (MET) :             8.437ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.748ns  (logic 0.670ns (38.331%)  route 1.078ns (61.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.750ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 103.124 - 100.000 ) 
    Source Clock Delay      (SCD):    12.874ns = ( 92.874 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.697    92.874    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y76         FDCE (Prop_fdce_C_Q)         0.518    93.392 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[1]/Q
                         net (fo=1, routed)           1.078    94.470    tap/dmi_reg_rdata[1]
    SLICE_X75Y78         LUT3 (Prop_lut3_I0_O)        0.152    94.622 r  tap/dtmcs[3]_i_1/O
                         net (fo=1, routed)           0.000    94.622    tap/dtmcs[3]_i_1_n_0
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.582   103.124    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[3]/C
                         clock pessimism              0.000   103.124    
                         clock uncertainty           -0.140   102.985    
    SLICE_X75Y78         FDRE (Setup_fdre_C_D)        0.075   103.060    tap/dtmcs_reg[3]
  -------------------------------------------------------------------
                         required time                        103.060    
                         arrival time                         -94.622    
  -------------------------------------------------------------------
                         slack                                  8.437    

Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.695ns  (logic 0.671ns (39.586%)  route 1.024ns (60.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    12.885ns = ( 92.885 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.708    92.885    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X78Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         FDCE (Prop_fdce_C_Q)         0.518    93.403 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[24]/Q
                         net (fo=1, routed)           1.024    94.427    tap/dmi_reg_rdata[24]
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.153    94.580 r  tap/dtmcs[26]_i_1/O
                         net (fo=1, routed)           0.000    94.580    tap/dtmcs[26]_i_1_n_0
    SLICE_X76Y82         FDRE                                         r  tap/dtmcs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.128    tap/dtmcs_tck
    SLICE_X76Y82         FDRE                                         r  tap/dtmcs_reg[26]/C
                         clock pessimism              0.000   103.128    
                         clock uncertainty           -0.140   102.989    
    SLICE_X76Y82         FDRE (Setup_fdre_C_D)        0.118   103.107    tap/dtmcs_reg[26]
  -------------------------------------------------------------------
                         required time                        103.107    
                         arrival time                         -94.580    
  -------------------------------------------------------------------
                         slack                                  8.526    

Slack (MET) :             8.537ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.645ns  (logic 0.642ns (39.016%)  route 1.003ns (60.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    12.883ns = ( 92.883 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.706    92.883    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y82         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDCE (Prop_fdce_C_Q)         0.518    93.401 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[20]/Q
                         net (fo=1, routed)           1.003    94.405    tap/dmi_reg_rdata[20]
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.124    94.529 r  tap/dtmcs[22]_i_1/O
                         net (fo=1, routed)           0.000    94.529    tap/dtmcs[22]_i_1_n_0
    SLICE_X76Y82         FDRE                                         r  tap/dtmcs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.128    tap/dtmcs_tck
    SLICE_X76Y82         FDRE                                         r  tap/dtmcs_reg[22]/C
                         clock pessimism              0.000   103.128    
                         clock uncertainty           -0.140   102.989    
    SLICE_X76Y82         FDRE (Setup_fdre_C_D)        0.077   103.066    tap/dtmcs_reg[22]
  -------------------------------------------------------------------
                         required time                        103.066    
                         arrival time                         -94.529    
  -------------------------------------------------------------------
                         slack                                  8.537    

Slack (MET) :             8.554ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.671ns  (logic 0.670ns (40.101%)  route 1.001ns (59.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    12.881ns = ( 92.881 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.704    92.881    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y81         FDCE (Prop_fdce_C_Q)         0.518    93.399 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[25]/Q
                         net (fo=1, routed)           1.001    94.400    tap/dmi_reg_rdata[25]
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.152    94.552 r  tap/dtmcs[27]_i_1/O
                         net (fo=1, routed)           0.000    94.552    tap/dtmcs[27]_i_1_n_0
    SLICE_X76Y82         FDRE                                         r  tap/dtmcs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.128    tap/dtmcs_tck
    SLICE_X76Y82         FDRE                                         r  tap/dtmcs_reg[27]/C
                         clock pessimism              0.000   103.128    
                         clock uncertainty           -0.140   102.989    
    SLICE_X76Y82         FDRE (Setup_fdre_C_D)        0.118   103.107    tap/dtmcs_reg[27]
  -------------------------------------------------------------------
                         required time                        103.107    
                         arrival time                         -94.552    
  -------------------------------------------------------------------
                         slack                                  8.554    

Slack (MET) :             8.566ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.622ns  (logic 0.642ns (39.586%)  route 0.980ns (60.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 103.128 - 100.000 ) 
    Source Clock Delay      (SCD):    12.881ns = ( 92.881 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.704    92.881    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X76Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y81         FDCE (Prop_fdce_C_Q)         0.518    93.399 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[21]/Q
                         net (fo=1, routed)           0.980    94.379    tap/dmi_reg_rdata[21]
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.124    94.503 r  tap/dtmcs[23]_i_1/O
                         net (fo=1, routed)           0.000    94.503    tap/dtmcs[23]_i_1_n_0
    SLICE_X76Y82         FDRE                                         r  tap/dtmcs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.586   103.128    tap/dtmcs_tck
    SLICE_X76Y82         FDRE                                         r  tap/dtmcs_reg[23]/C
                         clock pessimism              0.000   103.128    
                         clock uncertainty           -0.140   102.989    
    SLICE_X76Y82         FDRE (Setup_fdre_C_D)        0.081   103.070    tap/dtmcs_reg[23]
  -------------------------------------------------------------------
                         required time                        103.070    
                         arrival time                         -94.503    
  -------------------------------------------------------------------
                         slack                                  8.566    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.512ns  (logic 0.608ns (40.208%)  route 0.904ns (59.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 103.041 - 100.000 ) 
    Source Clock Delay      (SCD):    12.879ns = ( 92.879 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.702    92.879    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X73Y81         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y81         FDCE (Prop_fdce_C_Q)         0.456    93.335 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[4]/Q
                         net (fo=1, routed)           0.904    94.239    tap/dmi_reg_rdata[4]
    SLICE_X68Y81         LUT3 (Prop_lut3_I0_O)        0.152    94.391 r  tap/dtmcs[6]_i_1/O
                         net (fo=1, routed)           0.000    94.391    tap/dtmcs[6]_i_1_n_0
    SLICE_X68Y81         FDRE                                         r  tap/dtmcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.499   103.041    tap/dtmcs_tck
    SLICE_X68Y81         FDRE                                         r  tap/dtmcs_reg[6]/C
                         clock pessimism              0.000   103.041    
                         clock uncertainty           -0.140   102.902    
    SLICE_X68Y81         FDRE (Setup_fdre_C_D)        0.075   102.977    tap/dtmcs_reg[6]
  -------------------------------------------------------------------
                         required time                        102.977    
                         arrival time                         -94.391    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.613ns  (required time - arrival time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (tck_dtmcs rise@100.000ns - clk_core rise@80.000ns)
  Data Path Delay:        1.527ns  (logic 0.580ns (37.976%)  route 0.947ns (62.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -9.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.039ns = ( 103.039 - 100.000 ) 
    Source Clock Delay      (SCD):    12.790ns = ( 92.790 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                     80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832    85.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    85.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    87.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    87.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657    89.288    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    89.376 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    91.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    91.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.613    92.790    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X71Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         FDCE (Prop_fdce_C_Q)         0.456    93.246 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[10]/Q
                         net (fo=1, routed)           0.947    94.194    tap/dmi_reg_rdata[10]
    SLICE_X69Y78         LUT3 (Prop_lut3_I0_O)        0.124    94.318 r  tap/dtmcs[12]_i_1/O
                         net (fo=1, routed)           0.000    94.318    tap/dtmcs[12]_i_1_n_0
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                    100.000   100.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000   100.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           1.451   101.451    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   101.542 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          1.497   103.039    tap/dtmcs_tck
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[12]/C
                         clock pessimism              0.000   103.039    
                         clock uncertainty           -0.140   102.900    
    SLICE_X69Y78         FDRE (Setup_fdre_C_D)        0.031   102.931    tap/dtmcs_reg[12]
  -------------------------------------------------------------------
                         required time                        102.931    
                         arrival time                         -94.318    
  -------------------------------------------------------------------
                         slack                                  8.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.466ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.212ns (59.025%)  route 0.147ns (40.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.590     4.024    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y83         FDCE (Prop_fdce_C_Q)         0.164     4.188 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[29]/Q
                         net (fo=1, routed)           0.147     4.335    tap/dmi_reg_rdata[29]
    SLICE_X74Y84         LUT3 (Prop_lut3_I0_O)        0.048     4.383 r  tap/dtmcs[31]_i_1/O
                         net (fo=1, routed)           0.000     4.383    tap/dtmcs[31]_i_1_n_0
    SLICE_X74Y84         FDRE                                         r  tap/dtmcs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.646    tap/dtmcs_tck
    SLICE_X74Y84         FDRE                                         r  tap/dtmcs_reg[31]/C
                         clock pessimism              0.000     1.646    
                         clock uncertainty            0.140     1.786    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.131     1.917    tap/dtmcs_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           4.383    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.474ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.432%)  route 0.128ns (37.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    3.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.556     3.990    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDCE (Prop_fdce_C_Q)         0.164     4.154 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[11]/Q
                         net (fo=1, routed)           0.128     4.282    tap/dmi_reg_rdata[11]
    SLICE_X69Y78         LUT3 (Prop_lut3_I0_O)        0.049     4.331 r  tap/dtmcs[13]_i_1/O
                         net (fo=1, routed)           0.000     4.331    tap/dtmcs[13]_i_1_n_0
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.610    tap/dtmcs_tck
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[13]/C
                         clock pessimism              0.000     1.610    
                         clock uncertainty            0.140     1.750    
    SLICE_X69Y78         FDRE (Hold_fdre_C_D)         0.107     1.857    tap/dtmcs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           4.331    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.503ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.074%)  route 0.181ns (48.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    3.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.556     3.990    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X71Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y77         FDCE (Prop_fdce_C_Q)         0.141     4.131 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[7]/Q
                         net (fo=1, routed)           0.181     4.312    tap/dmi_reg_rdata[7]
    SLICE_X69Y78         LUT3 (Prop_lut3_I0_O)        0.048     4.360 r  tap/dtmcs[9]_i_1/O
                         net (fo=1, routed)           0.000     4.360    tap/dtmcs[9]_i_1_n_0
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.610    tap/dtmcs_tck
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[9]/C
                         clock pessimism              0.000     1.610    
                         clock uncertainty            0.140     1.750    
    SLICE_X69Y78         FDRE (Hold_fdre_C_D)         0.107     1.857    tap/dtmcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           4.360    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.515ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.308%)  route 0.199ns (51.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.583     4.017    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X73Y78         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y78         FDCE (Prop_fdce_C_Q)         0.141     4.158 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[2]/Q
                         net (fo=1, routed)           0.199     4.357    tap/dmi_reg_rdata[2]
    SLICE_X75Y78         LUT3 (Prop_lut3_I0_O)        0.045     4.402 r  tap/dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000     4.402    tap/dtmcs[4]_i_1_n_0
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.640    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[4]/C
                         clock pessimism              0.000     1.640    
                         clock uncertainty            0.140     1.780    
    SLICE_X75Y78         FDRE (Hold_fdre_C_D)         0.107     1.887    tap/dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           4.402    
  -------------------------------------------------------------------
                         slack                                  2.515    

Slack (MET) :             2.523ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.583%)  route 0.196ns (48.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.590     4.024    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y83         FDCE (Prop_fdce_C_Q)         0.164     4.188 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[26]/Q
                         net (fo=1, routed)           0.196     4.384    tap/dmi_reg_rdata[26]
    SLICE_X74Y84         LUT3 (Prop_lut3_I0_O)        0.045     4.429 r  tap/dtmcs[28]_i_1/O
                         net (fo=1, routed)           0.000     4.429    tap/dtmcs[28]_i_1_n_0
    SLICE_X74Y84         FDRE                                         r  tap/dtmcs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.646    tap/dtmcs_tck
    SLICE_X74Y84         FDRE                                         r  tap/dtmcs_reg[28]/C
                         clock pessimism              0.000     1.646    
                         clock uncertainty            0.140     1.786    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.120     1.906    tap/dtmcs_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           4.429    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.531ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.207ns (48.801%)  route 0.217ns (51.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.646ns
    Source Clock Delay      (SCD):    4.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.590     4.024    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X74Y83         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y83         FDCE (Prop_fdce_C_Q)         0.164     4.188 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[27]/Q
                         net (fo=1, routed)           0.217     4.405    tap/dmi_reg_rdata[27]
    SLICE_X74Y84         LUT3 (Prop_lut3_I0_O)        0.043     4.448 r  tap/dtmcs[29]_i_1/O
                         net (fo=1, routed)           0.000     4.448    tap/dtmcs[29]_i_1_n_0
    SLICE_X74Y84         FDRE                                         r  tap/dtmcs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.862     1.646    tap/dtmcs_tck
    SLICE_X74Y84         FDRE                                         r  tap/dtmcs_reg[29]/C
                         clock pessimism              0.000     1.646    
                         clock uncertainty            0.140     1.786    
    SLICE_X74Y84         FDRE (Hold_fdre_C_D)         0.131     1.917    tap/dtmcs_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           4.448    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.536ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.948%)  route 0.178ns (46.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    3.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.556     3.990    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y77         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y77         FDCE (Prop_fdce_C_Q)         0.164     4.154 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[9]/Q
                         net (fo=1, routed)           0.178     4.332    tap/dmi_reg_rdata[9]
    SLICE_X69Y78         LUT3 (Prop_lut3_I0_O)        0.045     4.377 r  tap/dtmcs[11]_i_1/O
                         net (fo=1, routed)           0.000     4.377    tap/dtmcs[11]_i_1_n_0
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.826     1.610    tap/dtmcs_tck
    SLICE_X69Y78         FDRE                                         r  tap/dtmcs_reg[11]/C
                         clock pessimism              0.000     1.610    
                         clock uncertainty            0.140     1.750    
    SLICE_X69Y78         FDRE (Hold_fdre_C_D)         0.092     1.842    tap/dtmcs_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           4.377    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.539ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.212ns (51.956%)  route 0.196ns (48.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.557     3.991    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X70Y79         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y79         FDCE (Prop_fdce_C_Q)         0.164     4.155 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[3]/Q
                         net (fo=1, routed)           0.196     4.351    tap/dmi_reg_rdata[3]
    SLICE_X68Y81         LUT3 (Prop_lut3_I0_O)        0.048     4.399 r  tap/dtmcs[5]_i_1/O
                         net (fo=1, routed)           0.000     4.399    tap/dtmcs[5]_i_1_n_0
    SLICE_X68Y81         FDRE                                         r  tap/dtmcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.829     1.613    tap/dtmcs_tck
    SLICE_X68Y81         FDRE                                         r  tap/dtmcs_reg[5]/C
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.140     1.753    
    SLICE_X68Y81         FDRE (Hold_fdre_C_D)         0.107     1.860    tap/dtmcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           4.399    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.541ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.187ns (43.434%)  route 0.244ns (56.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    4.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.591     4.025    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y85         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y85         FDCE (Prop_fdce_C_Q)         0.141     4.166 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[23]/Q
                         net (fo=1, routed)           0.244     4.409    tap/dmi_reg_rdata[23]
    SLICE_X76Y82         LUT3 (Prop_lut3_I0_O)        0.046     4.455 r  tap/dtmcs[25]_i_1/O
                         net (fo=1, routed)           0.000     4.455    tap/dtmcs[25]_i_1_n_0
    SLICE_X76Y82         FDRE                                         r  tap/dtmcs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.860     1.644    tap/dtmcs_tck
    SLICE_X76Y82         FDRE                                         r  tap/dtmcs_reg[25]/C
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.140     1.784    
    SLICE_X76Y82         FDRE (Hold_fdre_C_D)         0.131     1.915    tap/dtmcs_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           4.455    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.549ns  (arrival time - required time)
  Source:                 swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tap/dtmcs_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tck_dtmcs  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck_dtmcs
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tck_dtmcs rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.221%)  route 0.216ns (53.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.583     4.017    swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/clk_core_BUFG
    SLICE_X75Y76         FDCE                                         r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y76         FDCE (Prop_fdce_C_Q)         0.141     4.158 r  swervolf/swerv_eh1/swerv/dbg/dmi_rddata_reg/dffs/dout_reg[13]/Q
                         net (fo=1, routed)           0.216     4.374    tap/dmi_reg_rdata[13]
    SLICE_X75Y78         LUT3 (Prop_lut3_I0_O)        0.045     4.419 r  tap/dtmcs[15]_i_1/O
                         net (fo=1, routed)           0.000     4.419    tap/dtmcs[15]_i_1_n_0
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tck_dtmcs rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y2           BSCANE2                      0.000     0.000 r  tap/tap_dtmcs/TCK
                         net (fo=1, routed)           0.755     0.755    tap_n_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.784 r  dtmcs_reg[33]_i_3/O
                         net (fo=82, routed)          0.856     1.640    tap/dtmcs_tck
    SLICE_X75Y78         FDRE                                         r  tap/dtmcs_reg[15]/C
                         clock pessimism              0.000     1.640    
                         clock uncertainty            0.140     1.780    
    SLICE_X75Y78         FDRE (Hold_fdre_C_D)         0.091     1.871    tap/dtmcs_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           4.419    
  -------------------------------------------------------------------
                         slack                                  2.549    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_core
  To Clock:  clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.215ns  (logic 0.574ns (4.038%)  route 13.641ns (95.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.239ns = ( 32.239 - 20.000 ) 
    Source Clock Delay      (SCD):    12.882ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.705    12.882    clk_gen/clk_core_BUFG
    SLICE_X7Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456    13.338 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2621, routed)        4.333    17.671    clk_gen/rst_core
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.118    17.789 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)        9.308    27.097    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X28Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.685    32.239    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X28Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[1]/C
                         clock pessimism              0.623    32.862    
                         clock uncertainty           -0.062    32.800    
    SLICE_X28Y2          FDCE (Recov_fdce_C_CLR)     -0.607    32.193    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.193    
                         arrival time                         -27.097    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.215ns  (logic 0.574ns (4.038%)  route 13.641ns (95.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.239ns = ( 32.239 - 20.000 ) 
    Source Clock Delay      (SCD):    12.882ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.705    12.882    clk_gen/clk_core_BUFG
    SLICE_X7Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456    13.338 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2621, routed)        4.333    17.671    clk_gen/rst_core
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.118    17.789 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)        9.308    27.097    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X28Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.685    32.239    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X28Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[6]/C
                         clock pessimism              0.623    32.862    
                         clock uncertainty           -0.062    32.800    
    SLICE_X28Y2          FDCE (Recov_fdce_C_CLR)     -0.607    32.193    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         32.193    
                         arrival time                         -27.097    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.211ns  (logic 0.574ns (4.039%)  route 13.637ns (95.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.239ns = ( 32.239 - 20.000 ) 
    Source Clock Delay      (SCD):    12.882ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.705    12.882    clk_gen/clk_core_BUFG
    SLICE_X7Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456    13.338 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2621, routed)        4.333    17.671    clk_gen/rst_core
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.118    17.789 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)        9.304    27.093    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X29Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.685    32.239    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[1]/C
                         clock pessimism              0.623    32.862    
                         clock uncertainty           -0.062    32.800    
    SLICE_X29Y2          FDCE (Recov_fdce_C_CLR)     -0.607    32.193    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.193    
                         arrival time                         -27.093    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.211ns  (logic 0.574ns (4.039%)  route 13.637ns (95.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.239ns = ( 32.239 - 20.000 ) 
    Source Clock Delay      (SCD):    12.882ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.705    12.882    clk_gen/clk_core_BUFG
    SLICE_X7Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456    13.338 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2621, routed)        4.333    17.671    clk_gen/rst_core
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.118    17.789 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)        9.304    27.093    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X29Y2          FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.685    32.239    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y2          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[6]/C
                         clock pessimism              0.623    32.862    
                         clock uncertainty           -0.062    32.800    
    SLICE_X29Y2          FDCE (Recov_fdce_C_CLR)     -0.607    32.193    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         32.193    
                         arrival time                         -27.093    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.133ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.178ns  (logic 0.574ns (4.049%)  route 13.604ns (95.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.239ns = ( 32.239 - 20.000 ) 
    Source Clock Delay      (SCD):    12.882ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.705    12.882    clk_gen/clk_core_BUFG
    SLICE_X7Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456    13.338 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2621, routed)        4.333    17.671    clk_gen/rst_core
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.118    17.789 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)        9.271    27.060    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X24Y6          FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.685    32.239    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X24Y6          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism              0.623    32.862    
                         clock uncertainty           -0.062    32.800    
    SLICE_X24Y6          FDCE (Recov_fdce_C_CLR)     -0.607    32.193    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[3].stbuf_dataff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.193    
                         arrival time                         -27.060    
  -------------------------------------------------------------------
                         slack                                  5.133    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.173ns  (logic 0.574ns (4.050%)  route 13.599ns (95.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.239ns = ( 32.239 - 20.000 ) 
    Source Clock Delay      (SCD):    12.882ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.705    12.882    clk_gen/clk_core_BUFG
    SLICE_X7Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456    13.338 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2621, routed)        4.333    17.671    clk_gen/rst_core
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.118    17.789 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)        9.266    27.055    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X25Y6          FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.685    32.239    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X25Y6          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism              0.623    32.862    
                         clock uncertainty           -0.062    32.800    
    SLICE_X25Y6          FDCE (Recov_fdce_C_CLR)     -0.607    32.193    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[2].stbuf_dataff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.193    
                         arrival time                         -27.055    
  -------------------------------------------------------------------
                         slack                                  5.137    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.155ns  (logic 0.574ns (4.055%)  route 13.581ns (95.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.239ns = ( 32.239 - 20.000 ) 
    Source Clock Delay      (SCD):    12.882ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.705    12.882    clk_gen/clk_core_BUFG
    SLICE_X7Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456    13.338 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2621, routed)        4.333    17.671    clk_gen/rst_core
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.118    17.789 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)        9.248    27.037    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[0]_2
    SLICE_X28Y1          FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.685    32.239    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X28Y1          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.862    
                         clock uncertainty           -0.062    32.800    
    SLICE_X28Y1          FDCE (Recov_fdce_C_CLR)     -0.607    32.193    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[4].stbuf_dataff/genblock.dff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.193    
                         arrival time                         -27.037    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.141ns  (logic 0.574ns (4.059%)  route 13.567ns (95.941%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.238ns = ( 32.238 - 20.000 ) 
    Source Clock Delay      (SCD):    12.882ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.705    12.882    clk_gen/clk_core_BUFG
    SLICE_X7Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456    13.338 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2621, routed)        4.333    17.671    clk_gen/rst_core
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.118    17.789 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)        9.233    27.022    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X28Y5          FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.684    32.238    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X28Y5          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[4]/C
                         clock pessimism              0.623    32.861    
                         clock uncertainty           -0.062    32.799    
    SLICE_X28Y5          FDCE (Recov_fdce_C_CLR)     -0.607    32.192    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         32.192    
                         arrival time                         -27.022    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        14.017ns  (logic 0.574ns (4.095%)  route 13.443ns (95.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.238ns = ( 32.238 - 20.000 ) 
    Source Clock Delay      (SCD):    12.882ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.705    12.882    clk_gen/clk_core_BUFG
    SLICE_X7Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456    13.338 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2621, routed)        4.333    17.671    clk_gen/rst_core
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.118    17.789 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)        9.110    26.899    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[0]_1
    SLICE_X29Y6          FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.684    32.238    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/clk_core_BUFG
    SLICE_X29Y6          FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[5]/C
                         clock pessimism              0.623    32.861    
                         clock uncertainty           -0.062    32.799    
    SLICE_X29Y6          FDCE (Recov_fdce_C_CLR)     -0.607    32.192    swervolf/swerv_eh1/swerv/lsu/stbuf/stbuf_fwddata_lo_dc3ff/genblock.dff/dffs/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.192    
                         arrival time                         -26.899    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 clk_gen/o_rst_core_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_addr_in_picff/dffs/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_core rise@20.000ns - clk_core rise@0.000ns)
  Data Path Delay:        13.978ns  (logic 0.574ns (4.106%)  route 13.404ns (95.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    12.233ns = ( 32.233 - 20.000 ) 
    Source Clock Delay      (SCD):    12.882ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.657     9.289    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     9.377 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.704    11.081    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    11.177 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.705    12.882    clk_gen/clk_core_BUFG
    SLICE_X7Y114         FDRE                                         r  clk_gen/o_rst_core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.456    13.338 f  clk_gen/o_rst_core_reg/Q
                         net (fo=2621, routed)        4.333    17.671    clk_gen/rst_core
    SLICE_X69Y79         LUT2 (Prop_lut2_I0_O)        0.118    17.789 f  clk_gen/dout[36]_i_3__5/O
                         net (fo=9058, routed)        9.071    26.860    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_addr_in_picff/dffs/dout_reg[0]_0
    SLICE_X26Y15         FDCE                                         f  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_addr_in_picff/dffs/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    25.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    25.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    27.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    27.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.535    28.755    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    28.838 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.625    30.463    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    30.554 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       1.679    32.233    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_addr_in_picff/dffs/clk_core_BUFG
    SLICE_X26Y15         FDCE                                         r  swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_addr_in_picff/dffs/dout_reg[0]/C
                         clock pessimism              0.623    32.856    
                         clock uncertainty           -0.062    32.794    
    SLICE_X26Y15         FDCE (Recov_fdce_C_CLR)     -0.607    32.187    swervolf/swerv_eh1/swerv/lsu/stbuf/GenStBuf[7].stbuf_addr_in_picff/dffs/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.187    
                         arrival time                         -26.860    
  -------------------------------------------------------------------
                         slack                                  5.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[24]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.555%)  route 0.167ns (50.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.196ns
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.592     4.026    swervolf/fastInvSqrt/clk_core_BUFG
    SLICE_X78Y67         FDPE                                         r  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDPE (Prop_fdpe_C_Q)         0.164     4.190 f  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/Q
                         net (fo=70, routed)          0.167     4.357    swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[0]_0
    SLICE_X79Y67         FDCE                                         f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.862     5.196    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X79Y67         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[24]/C
                         clock pessimism             -1.157     4.039    
    SLICE_X79Y67         FDCE (Remov_fdce_C_CLR)     -0.092     3.947    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[25]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.555%)  route 0.167ns (50.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.196ns
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.592     4.026    swervolf/fastInvSqrt/clk_core_BUFG
    SLICE_X78Y67         FDPE                                         r  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDPE (Prop_fdpe_C_Q)         0.164     4.190 f  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/Q
                         net (fo=70, routed)          0.167     4.357    swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[0]_0
    SLICE_X79Y67         FDCE                                         f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.862     5.196    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X79Y67         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[25]/C
                         clock pessimism             -1.157     4.039    
    SLICE_X79Y67         FDCE (Remov_fdce_C_CLR)     -0.092     3.947    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[26]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.555%)  route 0.167ns (50.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.196ns
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.592     4.026    swervolf/fastInvSqrt/clk_core_BUFG
    SLICE_X78Y67         FDPE                                         r  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDPE (Prop_fdpe_C_Q)         0.164     4.190 f  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/Q
                         net (fo=70, routed)          0.167     4.357    swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[0]_0
    SLICE_X79Y67         FDCE                                         f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.862     5.196    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X79Y67         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[26]/C
                         clock pessimism             -1.157     4.039    
    SLICE_X79Y67         FDCE (Remov_fdce_C_CLR)     -0.092     3.947    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[27]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.555%)  route 0.167ns (50.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.196ns
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.592     4.026    swervolf/fastInvSqrt/clk_core_BUFG
    SLICE_X78Y67         FDPE                                         r  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDPE (Prop_fdpe_C_Q)         0.164     4.190 f  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/Q
                         net (fo=70, routed)          0.167     4.357    swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[0]_0
    SLICE_X79Y67         FDCE                                         f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.862     5.196    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X79Y67         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[27]/C
                         clock pessimism             -1.157     4.039    
    SLICE_X79Y67         FDCE (Remov_fdce_C_CLR)     -0.092     3.947    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.947    
                         arrival time                           4.357    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[20]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.290%)  route 0.183ns (52.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.197ns
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.592     4.026    swervolf/fastInvSqrt/clk_core_BUFG
    SLICE_X78Y67         FDPE                                         r  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDPE (Prop_fdpe_C_Q)         0.164     4.190 f  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/Q
                         net (fo=70, routed)          0.183     4.373    swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[0]_0
    SLICE_X79Y66         FDCE                                         f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.863     5.197    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X79Y66         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[20]/C
                         clock pessimism             -1.156     4.041    
    SLICE_X79Y66         FDCE (Remov_fdce_C_CLR)     -0.092     3.949    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[21]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.290%)  route 0.183ns (52.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.197ns
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.592     4.026    swervolf/fastInvSqrt/clk_core_BUFG
    SLICE_X78Y67         FDPE                                         r  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDPE (Prop_fdpe_C_Q)         0.164     4.190 f  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/Q
                         net (fo=70, routed)          0.183     4.373    swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[0]_0
    SLICE_X79Y66         FDCE                                         f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.863     5.197    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X79Y66         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[21]/C
                         clock pessimism             -1.156     4.041    
    SLICE_X79Y66         FDCE (Remov_fdce_C_CLR)     -0.092     3.949    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[22]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.290%)  route 0.183ns (52.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.197ns
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.592     4.026    swervolf/fastInvSqrt/clk_core_BUFG
    SLICE_X78Y67         FDPE                                         r  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDPE (Prop_fdpe_C_Q)         0.164     4.190 f  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/Q
                         net (fo=70, routed)          0.183     4.373    swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[0]_0
    SLICE_X79Y66         FDCE                                         f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.863     5.197    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X79Y66         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[22]/C
                         clock pessimism             -1.156     4.041    
    SLICE_X79Y66         FDCE (Remov_fdce_C_CLR)     -0.092     3.949    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[23]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.164ns (47.290%)  route 0.183ns (52.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.197ns
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.592     4.026    swervolf/fastInvSqrt/clk_core_BUFG
    SLICE_X78Y67         FDPE                                         r  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDPE (Prop_fdpe_C_Q)         0.164     4.190 f  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/Q
                         net (fo=70, routed)          0.183     4.373    swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[0]_0
    SLICE_X79Y66         FDCE                                         f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.863     5.197    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X79Y66         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[23]/C
                         clock pessimism             -1.156     4.041    
    SLICE_X79Y66         FDCE (Remov_fdce_C_CLR)     -0.092     3.949    swervolf/fastInvSqrt/fastInvSqrt_q12_4/y0_single_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.075%)  route 0.235ns (58.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.197ns
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.592     4.026    swervolf/fastInvSqrt/clk_core_BUFG
    SLICE_X78Y67         FDPE                                         r  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDPE (Prop_fdpe_C_Q)         0.164     4.190 f  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/Q
                         net (fo=70, routed)          0.235     4.425    swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[0]_0
    SLICE_X80Y68         FDCE                                         f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.863     5.197    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X80Y68         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/FSM_sequential_state_reg[2]/C
                         clock pessimism             -1.134     4.063    
    SLICE_X80Y68         FDCE (Remov_fdce_C_CLR)     -0.067     3.996    swervolf/fastInvSqrt/fastInvSqrt_q12_4/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.996    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            swervolf/fastInvSqrt/fastInvSqrt_q12_4/valid_out_reg/CLR
                            (removal check against rising-edge clock clk_core  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_core rise@0.000ns - clk_core rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.075%)  route 0.235ns (58.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.197ns
    Source Clock Delay      (SCD):    4.026ns
    Clock Pessimism Removal (CPR):    1.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.561     2.848    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.898 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.510     3.408    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.434 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.592     4.026    swervolf/fastInvSqrt/clk_core_BUFG
    SLICE_X78Y67         FDPE                                         r  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDPE (Prop_fdpe_C_Q)         0.164     4.190 f  swervolf/fastInvSqrt/rst_fastInvSqrt_reg/Q
                         net (fo=70, routed)          0.235     4.425    swervolf/fastInvSqrt/fastInvSqrt_q12_4/x_half_reg[0]_0
    SLICE_X80Y68         FDCE                                         f  swervolf/fastInvSqrt/fastInvSqrt_q12_4/valid_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_core rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.831     3.697    clk_gen/user_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.750 r  clk_gen/PLLE2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.556     4.305    lopt_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.334 r  clk_core_BUFG_inst/O
                         net (fo=16609, routed)       0.863     5.197    swervolf/fastInvSqrt/fastInvSqrt_q12_4/clk_core_BUFG
    SLICE_X80Y68         FDCE                                         r  swervolf/fastInvSqrt/fastInvSqrt_q12_4/valid_out_reg/C
                         clock pessimism             -1.134     4.063    
    SLICE_X80Y68         FDCE (Remov_fdce_C_CLR)     -0.067     3.996    swervolf/fastInvSqrt/fastInvSqrt_q12_4/valid_out_reg
  -------------------------------------------------------------------
                         required time                         -3.996    
                         arrival time                           4.425    
  -------------------------------------------------------------------
                         slack                                  0.429    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        2.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 0.419ns (5.905%)  route 6.677ns (94.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.717     9.348    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.419     9.767 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.677    16.444    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X58Y114        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X58Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism              0.490    19.200    
                         clock uncertainty           -0.057    19.143    
    SLICE_X58Y114        FDCE (Recov_fdce_C_CLR)     -0.494    18.649    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -16.444    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 0.419ns (5.905%)  route 6.677ns (94.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.717     9.348    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.419     9.767 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.677    16.444    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X58Y114        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X58Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]/C
                         clock pessimism              0.490    19.200    
                         clock uncertainty           -0.057    19.143    
    SLICE_X58Y114        FDCE (Recov_fdce_C_CLR)     -0.494    18.649    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[39]
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -16.444    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 0.419ns (5.905%)  route 6.677ns (94.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.717     9.348    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.419     9.767 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.677    16.444    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X58Y114        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X58Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]/C
                         clock pessimism              0.490    19.200    
                         clock uncertainty           -0.057    19.143    
    SLICE_X58Y114        FDCE (Recov_fdce_C_CLR)     -0.494    18.649    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[46]
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -16.444    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.096ns  (logic 0.419ns (5.905%)  route 6.677ns (94.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.717     9.348    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.419     9.767 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.677    16.444    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X58Y114        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X58Y114        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]/C
                         clock pessimism              0.490    19.200    
                         clock uncertainty           -0.057    19.143    
    SLICE_X58Y114        FDCE (Recov_fdce_C_CLR)     -0.494    18.649    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[47]
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -16.444    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 0.419ns (5.911%)  route 6.670ns (94.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.710ns = ( 18.710 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.717     9.348    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.419     9.767 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.670    16.437    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X62Y116        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.491    18.710    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X62Y116        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]/C
                         clock pessimism              0.490    19.200    
                         clock uncertainty           -0.057    19.143    
    SLICE_X62Y116        FDCE (Recov_fdce_C_CLR)     -0.494    18.649    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.b_data_q_reg[57]
  -------------------------------------------------------------------
                         required time                         18.649    
                         arrival time                         -16.437    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 0.419ns (6.024%)  route 6.536ns (93.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.709ns = ( 18.709 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.717     9.348    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.419     9.767 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.536    16.303    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X59Y115        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.490    18.709    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]/C
                         clock pessimism              0.490    19.199    
                         clock uncertainty           -0.057    19.142    
    SLICE_X59Y115        FDCE (Recov_fdce_C_CLR)     -0.580    18.562    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[41]
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                         -16.303    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 0.419ns (6.024%)  route 6.536ns (93.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.709ns = ( 18.709 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.717     9.348    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.419     9.767 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.536    16.303    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X59Y115        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.490    18.709    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]/C
                         clock pessimism              0.490    19.199    
                         clock uncertainty           -0.057    19.142    
    SLICE_X59Y115        FDCE (Recov_fdce_C_CLR)     -0.580    18.562    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[43]
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                         -16.303    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 0.419ns (6.024%)  route 6.536ns (93.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.709ns = ( 18.709 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.717     9.348    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.419     9.767 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.536    16.303    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X59Y115        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.490    18.709    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]/C
                         clock pessimism              0.490    19.199    
                         clock uncertainty           -0.057    19.142    
    SLICE_X59Y115        FDCE (Recov_fdce_C_CLR)     -0.580    18.562    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[44]
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                         -16.303    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 0.419ns (6.024%)  route 6.536ns (93.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.709ns = ( 18.709 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.717     9.348    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.419     9.767 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.536    16.303    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_rst
    SLICE_X59Y115        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.490    18.709    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/user_clk
    SLICE_X59Y115        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]/C
                         clock pessimism              0.490    19.199    
                         clock uncertainty           -0.057    19.142    
    SLICE_X59Y115        FDCE (Recov_fdce_C_CLR)     -0.580    18.562    cdc/i_axi_cdc/i_cdc_fifo_gray_aw/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[48]
  -------------------------------------------------------------------
                         required time                         18.562    
                         arrival time                         -16.303    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout1 rise@10.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.662ns  (logic 0.419ns (6.289%)  route 6.243ns (93.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.706ns = ( 18.706 - 10.000 ) 
    Source Clock Delay      (SCD):    9.348ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.832     5.435    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.523 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012     7.535    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.631 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.717     9.348    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.419     9.767 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        6.243    16.010    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_rst
    SLICE_X64Y128        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           1.705    15.127    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    15.210 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           1.918    17.128    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.219 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        1.487    18.706    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/user_clk
    SLICE_X64Y128        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.490    19.196    
                         clock uncertainty           -0.057    19.139    
    SLICE_X64Y128        FDCE (Recov_fdce_C_CLR)     -0.580    18.559    cdc/i_axi_cdc/i_cdc_fifo_gray_b/i_src/gen_sync[1].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  2.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.128ns (20.133%)  route 0.508ns (79.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.508     3.526    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X79Y98         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.871     3.737    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X79Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]/C
                         clock pessimism             -0.578     3.158    
    SLICE_X79Y98         FDCE (Remov_fdce_C_CLR)     -0.146     3.012    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.526    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.128ns (20.133%)  route 0.508ns (79.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.508     3.526    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X79Y98         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.871     3.737    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X79Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]/C
                         clock pessimism             -0.578     3.158    
    SLICE_X79Y98         FDCE (Remov_fdce_C_CLR)     -0.146     3.012    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.526    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.128ns (20.133%)  route 0.508ns (79.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.508     3.526    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X79Y98         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.871     3.737    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X79Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]/C
                         clock pessimism             -0.578     3.158    
    SLICE_X79Y98         FDCE (Remov_fdce_C_CLR)     -0.146     3.012    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.526    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.128ns (20.133%)  route 0.508ns (79.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.737ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.508     3.526    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X79Y98         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.871     3.737    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X79Y98         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]/C
                         clock pessimism             -0.578     3.158    
    SLICE_X79Y98         FDCE (Remov_fdce_C_CLR)     -0.146     3.012    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[55]
  -------------------------------------------------------------------
                         required time                         -3.012    
                         arrival time                           3.526    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.128ns (17.692%)  route 0.595ns (82.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.595     3.614    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y99         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     3.735    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]/C
                         clock pessimism             -0.578     3.156    
    SLICE_X76Y99         FDCE (Remov_fdce_C_CLR)     -0.121     3.035    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.128ns (17.692%)  route 0.595ns (82.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.595     3.614    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y99         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     3.735    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]/C
                         clock pessimism             -0.578     3.156    
    SLICE_X76Y99         FDCE (Remov_fdce_C_CLR)     -0.121     3.035    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.128ns (17.692%)  route 0.595ns (82.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.595     3.614    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y99         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     3.735    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]/C
                         clock pessimism             -0.578     3.156    
    SLICE_X76Y99         FDCE (Remov_fdce_C_CLR)     -0.121     3.035    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[36]
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.128ns (17.692%)  route 0.595ns (82.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.595     3.614    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X76Y99         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     3.735    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X76Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]/C
                         clock pessimism             -0.578     3.156    
    SLICE_X76Y99         FDCE (Remov_fdce_C_CLR)     -0.121     3.035    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[60]
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/rptr_q_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.128ns (17.692%)  route 0.595ns (82.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.595     3.614    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/user_rst
    SLICE_X76Y99         FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/rptr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.869     3.735    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/user_clk
    SLICE_X76Y99         FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/rptr_q_reg[1]/C
                         clock pessimism             -0.578     3.156    
    SLICE_X76Y99         FDCE (Remov_fdce_C_CLR)     -0.121     3.035    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/rptr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 ddr2/ldc/FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.128ns (25.610%)  route 0.372ns (74.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.735ns
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.812ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.629     1.549    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.599 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     2.262    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.288 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.603     2.890    ddr2/ldc/FD_7_0
    SLICE_X85Y101        FDPE                                         r  ddr2/ldc/FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDPE (Prop_fdpe_C_Q)         0.128     3.018 f  ddr2/ldc/FDPE_3/Q
                         net (fo=1446, routed)        0.372     3.390    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_rst
    SLICE_X78Y101        FDCE                                         f  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=9, routed)           0.903     2.068    ddr2/ldc/clk_IBUF_BUFG
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.121 r  ddr2/ldc/PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.716     2.837    ddr2/ldc/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.866 r  ddr2/ldc/BUFG_1/O
                         net (fo=3187, routed)        0.868     3.735    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/user_clk
    SLICE_X78Y101        FDCE                                         r  cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]/C
                         clock pessimism             -0.812     2.922    
    SLICE_X78Y101        FDCE (Remov_fdce_C_CLR)     -0.121     2.801    cdc/i_axi_cdc/i_cdc_fifo_gray_w/i_dst/i_spill_register/gen_spill_reg.a_data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.801    
                         arrival time                           3.390    
  -------------------------------------------------------------------
                         slack                                  0.589    





