do ocproject.txt
# divider32.v GenProp.v fastAdder32.v multiplier32.v ariRightShift.v fastAdder4.v mux2.v arithmeticRightShift.v helperAND.v bitwiseAND.v leftShift.v rightShift.v bitwiseNOT.v lessThan.v subtractor32.v bitwiseOR.v logicalLeftShift.v testbench.v bitwiseXOR.v logicalRightShift.v equalTo.v main.v twoscomplement.v 
# testbench
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:16:08 on Apr 17,2024
# vlog -reportprogress 300 divider32.v GenProp.v fastAdder32.v multiplier32.v ariRightShift.v fastAdder4.v mux2.v arithmeticRightShift.v helperAND.v bitwiseAND.v leftShift.v rightShift.v bitwiseNOT.v lessThan.v subtractor32.v bitwiseOR.v logicalLeftShift.v testbench.v bitwiseXOR.v logicalRightShift.v equalTo.v main.v twoscomplement.v 
# -- Compiling module Assigner1
# -- Compiling module comparator
# -- Compiling module Compare1
# -- Compiling module divider
# -- Compiling module GenProp
# -- Compiling module fastAdder32
# -- Compiling module multiplier32
# -- Compiling module ariRightShift
# -- Compiling module fastAdder4
# -- Compiling module mux2
# -- Compiling module arithmeticRightShift
# -- Compiling module helperAND
# -- Compiling module bitwiseAND
# -- Compiling module leftShift
# -- Compiling module rightShift
# -- Compiling module bitwiseNOT
# -- Compiling module lessThan
# -- Compiling module subtractor32
# -- Compiling module bitwiseOR
# -- Compiling module logicalLeftShift
# -- Compiling module testbench
# ** Warning: testbench.v(33): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(177): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(193): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(219): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(224): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(225): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(245): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(250): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(251): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(274): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(292): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(297): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(298): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(302): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(323): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(324): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module bitwiseXOR
# -- Compiling module logicalRightShift
# -- Compiling module equalTo
# -- Compiling module main
# -- Compiling module twoscomplement
# 
# Top level modules:
# 	ariRightShift
# 	helperAND
# 	lessThan
# 	testbench
# 	equalTo
# 	twoscomplement
# End time: 14:16:08 on Apr 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 16
# vsim -voptargs="+acc" testbench 
# Start time: 14:16:09 on Apr 17,2024
# Loading work.testbench
# Loading work.main
# Loading work.fastAdder32
# Loading work.GenProp
# Loading work.multiplier32
# Loading work.subtractor32
# Loading work.bitwiseNOT
# Loading work.logicalLeftShift
# Loading work.logicalRightShift
# Loading work.arithmeticRightShift
# Loading work.bitwiseAND
# Loading work.bitwiseOR
# Loading work.bitwiseXOR
# Loading work.divider
# Loading work.comparator
# Loading work.Compare1
# Loading work.Assigner1
# Loading work.fastAdder4
# Loading work.leftShift
# Loading work.mux2
# ** Warning: (vsim-3017) divider32.v(221): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s1 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(221): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(227): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s2 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(227): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(233): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s3 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(233): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(239): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s4 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(239): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(245): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s5 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(245): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(251): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s6 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(251): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(257): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s7 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(257): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(263): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s8 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(263): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(269): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s9 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(269): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(275): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s10 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(275): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(281): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s11 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(281): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(287): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s12 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(287): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(293): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s13 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(293): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(299): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s14 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(299): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(305): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s15 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(305): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(311): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s16 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(311): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(316): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s17 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(316): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(322): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s18 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(322): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(328): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s19 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(328): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(334): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s20 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(334): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(340): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s21 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(340): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(346): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s22 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(346): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(352): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s23 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(352): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(358): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s24 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(358): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(364): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s25 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(364): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(370): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s26 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(370): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(376): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s27 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(376): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(382): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s28 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(382): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(388): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s29 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(388): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(394): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s30 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(394): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(400): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s31 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(400): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(406): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s32 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(406): [TFMPC] - Missing connection for port 'Cout'.
# A=         5 B=         5 control= 1 S=        25 carry=0 overflow=0 zero=0
# A=         5 B=         9 control= 1 S=        45 carry=0 overflow=0 zero=0
# A=         7 B=         9 control= 0 S=        16 carry=0 overflow=0 zero=0
# A=        18 B=         9 control=10 S=         2 carry=0 overflow=0 zero=0
# adunare A=4294967295 B=         2 control= 0 S=         1 carry=1 overflow=0 zero=0
# adunare A=         0 B=         0 control= 0 S=         0 carry=0 overflow=0 zero=1
# adunare A=   6748256 B=  64396834 control= 0 S=  71145090 carry=0 overflow=0 zero=0
# adunare A=     67539 B=       235 control= 0 S=     67774 carry=0 overflow=0 zero=0
# adunare A=      2348 B=    243235 control= 0 S=    245583 carry=0 overflow=0 zero=0
# adunare A=   5904357 B=     13334 control= 0 S=   5917691 carry=0 overflow=0 zero=0
# inmultire A=     36544 B=       262 control= 1 S=   9574528 carry=0 overflow=0 zero=0
# inmultire A=     33333 B=         0 control= 1 S=         0 carry=0 overflow=0 zero=1
# inmultire A=         0 B=    333333 control= 1 S=         0 carry=0 overflow=0 zero=1
# inmultire A=    743896 B=   3333583 control= 1 S=1642929576 carry=0 overflow=1 zero=0
# inmultire A=       679 B=    234234 control= 1 S= 159044886 carry=0 overflow=0 zero=0
# inmultire A=     89655 B=     54255 control= 1 S= 569264729 carry=0 overflow=0 zero=0
# inmultire A=       245 B=      4525 control= 1 S=   1108625 carry=0 overflow=0 zero=0
# inmultire A=       874 B=     25535 control= 1 S=  22317590 carry=0 overflow=0 zero=0
# scadere A=     57439 B=       232 control= 2 S=     57207 carry=0 overflow=0 zero=0
# scadere A=      4567 B=      4567 control= 2 S=         0 carry=0 overflow=0 zero=1
# scadere A=      6843 B=      4567 control= 2 S=      2276 carry=0 overflow=0 zero=0
# scadere A=     23525 B=       255 control= 2 S=     23270 carry=0 overflow=0 zero=0
# scadere A=   5255425 B=   5235255 control= 2 S=     20170 carry=0 overflow=0 zero=0
# scadere A=   8678059 B=     24235 control= 2 S=   8653824 carry=0 overflow=0 zero=0
# left shift A=        32 B=         0 control= 3 S=        64 carry=0 overflow=0 zero=0
# left shift A=         0 B=         0 control= 3 S=         0 carry=0 overflow=0 zero=1
# left shift A=   5327852 B=         0 control= 3 S=  10655704 carry=0 overflow=0 zero=0
# left shift A=   2348923 B=         0 control= 3 S=   4697846 carry=0 overflow=0 zero=0
# left shift A=    567428 B=         0 control= 3 S=   1134856 carry=0 overflow=0 zero=0
# left shift A=     45436 B=         0 control= 3 S=     90872 carry=0 overflow=0 zero=0
# right shift A=        32 B=         0 control= 4 S=        16 carry=0 overflow=0 zero=0
# right shift A=         0 B=         0 control= 4 S=         0 carry=0 overflow=0 zero=1
# right shift A=4294967295 B=         0 control= 4 S=2147483647 carry=0 overflow=0 zero=0
# arithmetic right shift A=        32 B=         0 control= 5 S=        16 carry=0 overflow=0 zero=0
# arithmetic right shift A=         0 B=         0 control= 5 S=         0 carry=0 overflow=0 zero=1
# arithmetic right shift A=4294967295 B=         0 control= 5 S=4294967295 carry=0 overflow=0 zero=0
# arithmetic right shift A=    923847 B=         0 control= 5 S=    461923 carry=0 overflow=0 zero=0
# arithmetic right shift A=   5437593 B=         0 control= 5 S=   2718796 carry=0 overflow=0 zero=0
# arithmetic right shift A=     64896 B=         0 control= 5 S=     32448 carry=0 overflow=0 zero=0
# And A=     65563 B=         1 control= 6 S=         1 carry=0 overflow=0 zero=0
# And A=4294967295 B=       456 control= 6 S=       456 carry=0 overflow=0 zero=0
# And A=4294967295 B=4294967295 control= 6 S=4294967295 carry=0 overflow=0 zero=0
# And A=    756433 B=         0 control= 6 S=         0 carry=0 overflow=0 zero=1
# And A=         0 B=         0 control= 6 S=         0 carry=0 overflow=0 zero=1
# Or A=     65562 B=         1 control= 7 S=     65563 carry=0 overflow=0 zero=0
# Or A=4294967295 B=    645663 control= 7 S=4294967295 carry=0 overflow=0 zero=0
# Or A=4294967295 B=4294967295 control= 7 S=4294967295 carry=0 overflow=0 zero=0
# Or A=   9826433 B=         0 control= 7 S=   9826433 carry=0 overflow=0 zero=0
# Or A=         0 B=         0 control= 7 S=         0 carry=0 overflow=0 zero=1
# Not A=    543222 control= 8 S=4294424073 carry=0 overflow=0 zero=0
# Not A=  65633395 control= 8 S=4229333900 carry=0 overflow=0 zero=0
# Not A=4294967295  control= 8 S=         0 carry=0 overflow=0 zero=1
# Not A=   9826433 control= 8 S=4285140862 carry=0 overflow=0 zero=0
# Not A=         0 control= 8 S=4294967295 carry=0 overflow=0 zero=0
# Xor A=   2345566 B=         1 control= 9 S=   2345567 carry=0 overflow=0 zero=0
# Xor A=4294967295 B=     54677 control= 9 S=4294912618 carry=0 overflow=0 zero=0
# Xor A=4294967295 B=4294967295 control= 9 S=         0 carry=0 overflow=0 zero=1
# Xor A=4294967295 B=         0 control= 9 S=4294967295 carry=0 overflow=0 zero=0
# Xor A=         0 B=         0 control= 9 S=         0 carry=0 overflow=0 zero=1
# Division A=        15 B=         1 control=10 S=        15 carry=0 overflow=0 zero=0
# Division A=       503 B=        10 control=10 S=        50 carry=0 overflow=0 zero=0
# Division A=4294967295 B=4294967295 control=10 S=         1 carry=0 overflow=0 zero=0
# Division A=         0 B=    564633 control=10 S=         0 carry=0 overflow=0 zero=0
# End time: 14:16:13 on Apr 17,2024, Elapsed time: 0:00:04
# Errors: 0, Warnings: 64
do ocproject.txt
# divider32.v GenProp.v fastAdder32.v multiplier32.v ariRightShift.v fastAdder4.v mux2.v arithmeticRightShift.v helperAND.v bitwiseAND.v leftShift.v rightShift.v bitwiseNOT.v lessThan.v subtractor32.v bitwiseOR.v logicalLeftShift.v testbench.v bitwiseXOR.v logicalRightShift.v equalTo.v main.v twoscomplement.v 
# testbench
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:51 on Apr 17,2024
# vlog -reportprogress 300 divider32.v GenProp.v fastAdder32.v multiplier32.v ariRightShift.v fastAdder4.v mux2.v arithmeticRightShift.v helperAND.v bitwiseAND.v leftShift.v rightShift.v bitwiseNOT.v lessThan.v subtractor32.v bitwiseOR.v logicalLeftShift.v testbench.v bitwiseXOR.v logicalRightShift.v equalTo.v main.v twoscomplement.v 
# -- Compiling module Assigner1
# -- Compiling module comparator
# -- Compiling module Compare1
# -- Compiling module divider
# -- Compiling module GenProp
# -- Compiling module fastAdder32
# -- Compiling module multiplier32
# -- Compiling module ariRightShift
# -- Compiling module fastAdder4
# -- Compiling module mux2
# -- Compiling module arithmeticRightShift
# -- Compiling module helperAND
# -- Compiling module bitwiseAND
# -- Compiling module leftShift
# -- Compiling module rightShift
# -- Compiling module bitwiseNOT
# -- Compiling module lessThan
# -- Compiling module subtractor32
# -- Compiling module bitwiseOR
# -- Compiling module logicalLeftShift
# -- Compiling module testbench
# ** Warning: testbench.v(33): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(177): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(193): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(219): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(224): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(225): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(245): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(250): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(251): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(274): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(292): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(297): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(298): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(302): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(323): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(324): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module bitwiseXOR
# -- Compiling module logicalRightShift
# -- Compiling module equalTo
# -- Compiling module main
# -- Compiling module twoscomplement
# 
# Top level modules:
# 	ariRightShift
# 	helperAND
# 	lessThan
# 	testbench
# 	equalTo
# 	twoscomplement
# End time: 14:17:51 on Apr 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 16
# vsim -voptargs="+acc" testbench 
# Start time: 14:17:51 on Apr 17,2024
# Loading work.testbench
# Loading work.main
# Loading work.fastAdder32
# Loading work.GenProp
# Loading work.multiplier32
# Loading work.subtractor32
# Loading work.bitwiseNOT
# Loading work.logicalLeftShift
# Loading work.logicalRightShift
# Loading work.arithmeticRightShift
# Loading work.bitwiseAND
# Loading work.bitwiseOR
# Loading work.bitwiseXOR
# Loading work.divider
# Loading work.comparator
# Loading work.Compare1
# Loading work.Assigner1
# Loading work.fastAdder4
# Loading work.leftShift
# Loading work.mux2
# ** Warning: (vsim-3017) divider32.v(221): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s1 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(221): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(227): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s2 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(227): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(233): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s3 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(233): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(239): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s4 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(239): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(245): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s5 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(245): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(251): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s6 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(251): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(257): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s7 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(257): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(263): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s8 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(263): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(269): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s9 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(269): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(275): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s10 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(275): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(281): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s11 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(281): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(287): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s12 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(287): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(293): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s13 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(293): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(299): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s14 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(299): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(305): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s15 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(305): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(311): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s16 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(311): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(316): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s17 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(316): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(322): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s18 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(322): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(328): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s19 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(328): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(334): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s20 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(334): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(340): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s21 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(340): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(346): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s22 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(346): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(352): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s23 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(352): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(358): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s24 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(358): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(364): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s25 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(364): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(370): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s26 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(370): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(376): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s27 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(376): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(382): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s28 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(382): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(388): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s29 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(388): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(394): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s30 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(394): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(400): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s31 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(400): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(406): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s32 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(406): [TFMPC] - Missing connection for port 'Cout'.
# A=         5 B=         5 control= 1 S=        25 carry=0 overflow=0 zero=0
# A=         5 B=         9 control= 1 S=        45 carry=0 overflow=0 zero=0
# A=         7 B=         9 control= 0 S=        16 carry=0 overflow=0 zero=0
# A=        18 B=         9 control=10 S=         2 carry=0 overflow=0 zero=0
# adunare A=4294967295 B=         2 control= 0 S=         1 carry=1 overflow=0 zero=0
# adunare A=         0 B=         0 control= 0 S=         0 carry=0 overflow=0 zero=1
# adunare A=   6748256 B=  64396834 control= 0 S=  71145090 carry=0 overflow=0 zero=0
# adunare A=     67539 B=       235 control= 0 S=     67774 carry=0 overflow=0 zero=0
# adunare A=      2348 B=    243235 control= 0 S=    245583 carry=0 overflow=0 zero=0
# adunare A=   5904357 B=     13334 control= 0 S=   5917691 carry=0 overflow=0 zero=0
# inmultire A=     36544 B=       262 control= 1 S=   9574528 carry=0 overflow=0 zero=0
# inmultire A=     33333 B=         0 control= 1 S=         0 carry=0 overflow=0 zero=1
# inmultire A=         0 B=    333333 control= 1 S=         0 carry=0 overflow=0 zero=1
# inmultire A=    743896 B=   3333583 control= 1 S=1642929576 carry=0 overflow=1 zero=0
# inmultire A=       679 B=    234234 control= 1 S= 159044886 carry=0 overflow=0 zero=0
# inmultire A=     89655 B=     54255 control= 1 S= 569264729 carry=0 overflow=0 zero=0
# inmultire A=       245 B=      4525 control= 1 S=   1108625 carry=0 overflow=0 zero=0
# inmultire A=       874 B=     25535 control= 1 S=  22317590 carry=0 overflow=0 zero=0
# scadere A=     57439 B=       232 control= 2 S=     57207 carry=0 overflow=0 zero=0
# scadere A=      4567 B=      4567 control= 2 S=         0 carry=0 overflow=0 zero=1
# scadere A=      6843 B=      4567 control= 2 S=      2276 carry=0 overflow=0 zero=0
# scadere A=     23525 B=       255 control= 2 S=     23270 carry=0 overflow=0 zero=0
# scadere A=   5255425 B=   5235255 control= 2 S=     20170 carry=0 overflow=0 zero=0
# scadere A=   8678059 B=     24235 control= 2 S=   8653824 carry=0 overflow=0 zero=0
# left shift A=        32 B=         0 control= 3 S=        64 carry=0 overflow=0 zero=0
# left shift A=         0 B=         0 control= 3 S=         0 carry=0 overflow=0 zero=1
# left shift A=   5327852 B=         0 control= 3 S=  10655704 carry=0 overflow=0 zero=0
# left shift A=   2348923 B=         0 control= 3 S=   4697846 carry=0 overflow=0 zero=0
# left shift A=    567428 B=         0 control= 3 S=   1134856 carry=0 overflow=0 zero=0
# left shift A=     45436 B=         0 control= 3 S=     90872 carry=0 overflow=0 zero=0
# right shift A=        32 B=         0 control= 4 S=        16 carry=0 overflow=0 zero=0
# right shift A=         0 B=         0 control= 4 S=         0 carry=0 overflow=0 zero=1
# right shift A=4294967295 B=         0 control= 4 S=2147483647 carry=0 overflow=0 zero=0
# arithmetic right shift A=        32 B=         0 control= 5 S=        16 carry=0 overflow=0 zero=0
# arithmetic right shift A=         0 B=         0 control= 5 S=         0 carry=0 overflow=0 zero=1
# arithmetic right shift A=4294967295 B=         0 control= 5 S=4294967295 carry=0 overflow=0 zero=0
# arithmetic right shift A=    923847 B=         0 control= 5 S=    461923 carry=0 overflow=0 zero=0
# arithmetic right shift A=   5437593 B=         0 control= 5 S=   2718796 carry=0 overflow=0 zero=0
# arithmetic right shift A=     64896 B=         0 control= 5 S=     32448 carry=0 overflow=0 zero=0
# And A=     65563 B=         1 control= 6 S=         1 carry=0 overflow=0 zero=0
# And A=4294967295 B=       456 control= 6 S=       456 carry=0 overflow=0 zero=0
# And A=4294967295 B=4294967295 control= 6 S=4294967295 carry=0 overflow=0 zero=0
# And A=    756433 B=         0 control= 6 S=         0 carry=0 overflow=0 zero=1
# And A=         0 B=         0 control= 6 S=         0 carry=0 overflow=0 zero=1
# Or A=     65562 B=         1 control= 7 S=     65563 carry=0 overflow=0 zero=0
# Or A=4294967295 B=    645663 control= 7 S=4294967295 carry=0 overflow=0 zero=0
# Or A=4294967295 B=4294967295 control= 7 S=4294967295 carry=0 overflow=0 zero=0
# Or A=   9826433 B=         0 control= 7 S=   9826433 carry=0 overflow=0 zero=0
# Or A=         0 B=         0 control= 7 S=         0 carry=0 overflow=0 zero=1
# Not A=    543222 control= 8 S=4294424073 carry=0 overflow=0 zero=0
# Not A=  65633395 control= 8 S=4229333900 carry=0 overflow=0 zero=0
# Not A=4294967295  control= 8 S=         0 carry=0 overflow=0 zero=1
# Not A=   9826433 control= 8 S=4285140862 carry=0 overflow=0 zero=0
# Not A=         0 control= 8 S=4294967295 carry=0 overflow=0 zero=0
# Xor A=   2345566 B=         1 control= 9 S=   2345567 carry=0 overflow=0 zero=0
# Xor A=4294967295 B=     54677 control= 9 S=4294912618 carry=0 overflow=0 zero=0
# Xor A=4294967295 B=4294967295 control= 9 S=         0 carry=0 overflow=0 zero=1
# Xor A=4294967295 B=         0 control= 9 S=4294967295 carry=0 overflow=0 zero=0
# Xor A=         0 B=         0 control= 9 S=         0 carry=0 overflow=0 zero=1
# Division A=        15 B=         1 control=10 S=        15 carry=0 overflow=0 zero=0
# Division A=       503 B=        10 control=10 S=        50 carry=0 overflow=0 zero=0
# Division A=4294967295 B=4294967295 control=10 S=         1 carry=0 overflow=0 zero=0
# Division A=         0 B=    564633 control=10 S=         0 carry=0 overflow=0 zero=0
# End time: 14:17:54 on Apr 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 64
do ocproject.txt
# divider32.v GenProp.v fastAdder32.v multiplier32.v ariRightShift.v fastAdder4.v mux2.v arithmeticRightShift.v helperAND.v bitwiseAND.v leftShift.v rightShift.v bitwiseNOT.v lessThan.v subtractor32.v bitwiseOR.v logicalLeftShift.v testbench.v bitwiseXOR.v logicalRightShift.v equalTo.v main.v twoscomplement.v 
# testbench
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:42 on Apr 17,2024
# vlog -reportprogress 300 divider32.v GenProp.v fastAdder32.v multiplier32.v ariRightShift.v fastAdder4.v mux2.v arithmeticRightShift.v helperAND.v bitwiseAND.v leftShift.v rightShift.v bitwiseNOT.v lessThan.v subtractor32.v bitwiseOR.v logicalLeftShift.v testbench.v bitwiseXOR.v logicalRightShift.v equalTo.v main.v twoscomplement.v 
# -- Compiling module Assigner1
# -- Compiling module comparator
# -- Compiling module Compare1
# -- Compiling module divider
# -- Compiling module GenProp
# -- Compiling module fastAdder32
# -- Compiling module multiplier32
# -- Compiling module ariRightShift
# -- Compiling module fastAdder4
# -- Compiling module mux2
# -- Compiling module arithmeticRightShift
# -- Compiling module helperAND
# -- Compiling module bitwiseAND
# -- Compiling module leftShift
# -- Compiling module rightShift
# -- Compiling module bitwiseNOT
# -- Compiling module lessThan
# -- Compiling module subtractor32
# -- Compiling module bitwiseOR
# -- Compiling module logicalLeftShift
# -- Compiling module testbench
# ** Warning: testbench.v(33): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(177): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(193): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(219): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(224): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(225): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(245): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(250): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(251): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(274): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(292): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(297): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(298): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(302): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(323): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# ** Warning: testbench.v(324): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
# -- Compiling module bitwiseXOR
# -- Compiling module logicalRightShift
# -- Compiling module equalTo
# -- Compiling module main
# -- Compiling module twoscomplement
# 
# Top level modules:
# 	ariRightShift
# 	helperAND
# 	lessThan
# 	testbench
# 	equalTo
# 	twoscomplement
# End time: 14:55:42 on Apr 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 16
# vsim -voptargs="+acc" testbench 
# Start time: 14:55:43 on Apr 17,2024
# Loading work.testbench
# Loading work.main
# Loading work.fastAdder32
# Loading work.GenProp
# Loading work.multiplier32
# Loading work.subtractor32
# Loading work.bitwiseNOT
# Loading work.logicalLeftShift
# Loading work.logicalRightShift
# Loading work.arithmeticRightShift
# Loading work.bitwiseAND
# Loading work.bitwiseOR
# Loading work.bitwiseXOR
# Loading work.divider
# Loading work.comparator
# Loading work.Compare1
# Loading work.Assigner1
# Loading work.fastAdder4
# Loading work.leftShift
# Loading work.mux2
# ** Warning: (vsim-3017) divider32.v(221): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s1 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(221): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(227): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s2 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(227): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(233): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s3 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(233): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(239): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s4 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(239): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(245): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s5 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(245): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(251): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s6 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(251): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(257): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s7 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(257): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(263): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s8 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(263): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(269): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s9 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(269): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(275): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s10 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(275): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(281): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s11 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(281): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(287): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s12 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(287): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(293): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s13 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(293): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(299): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s14 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(299): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(305): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s15 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(305): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(311): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s16 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(311): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(316): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s17 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(316): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(322): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s18 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(322): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(328): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s19 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(328): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(334): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s20 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(334): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(340): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s21 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(340): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(346): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s22 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(346): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(352): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s23 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(352): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(358): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s24 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(358): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(364): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s25 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(364): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(370): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s26 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(370): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(376): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s27 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(376): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(382): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s28 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(382): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(388): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s29 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(388): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(394): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s30 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(394): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(400): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s31 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(400): [TFMPC] - Missing connection for port 'Cout'.
# ** Warning: (vsim-3017) divider32.v(406): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/unit/U11/s32 File: subtractor32.v
# ** Warning: (vsim-3722) divider32.v(406): [TFMPC] - Missing connection for port 'Cout'.
# A=         5 B=         5 control= 1 S=        25 carry=0 overflow=0 zero=0
# A=         5 B=         9 control= 1 S=        45 carry=0 overflow=0 zero=0
# A=         7 B=         9 control= 0 S=        16 carry=0 overflow=0 zero=0
# A=        18 B=         9 control=10 S=         2 carry=0 overflow=0 zero=0
# adunare A=4294967295 B=         2 control= 0 S=         1 carry=1 overflow=0 zero=0
# adunare A=         0 B=         0 control= 0 S=         0 carry=0 overflow=0 zero=1
# adunare A=   6748256 B=  64396834 control= 0 S=  71145090 carry=0 overflow=0 zero=0
# adunare A=     67539 B=       235 control= 0 S=     67774 carry=0 overflow=0 zero=0
# adunare A=      2348 B=    243235 control= 0 S=    245583 carry=0 overflow=0 zero=0
# adunare A=   5904357 B=     13334 control= 0 S=   5917691 carry=0 overflow=0 zero=0
# inmultire A=     36544 B=       262 control= 1 S=   9574528 carry=0 overflow=0 zero=0
# inmultire A=     33333 B=         0 control= 1 S=         0 carry=0 overflow=0 zero=1
# inmultire A=         0 B=    333333 control= 1 S=         0 carry=0 overflow=0 zero=1
# inmultire A=    743896 B=   3333583 control= 1 S=1642929576 carry=0 overflow=1 zero=0
# inmultire A=       679 B=    234234 control= 1 S= 159044886 carry=0 overflow=0 zero=0
# inmultire A=     89655 B=     54255 control= 1 S= 569264729 carry=0 overflow=0 zero=0
# inmultire A=       245 B=      4525 control= 1 S=   1108625 carry=0 overflow=0 zero=0
# inmultire A=       874 B=     25535 control= 1 S=  22317590 carry=0 overflow=0 zero=0
# scadere A=     57439 B=       232 control= 2 S=     57207 carry=0 overflow=0 zero=0
# scadere A=      4567 B=      4567 control= 2 S=         0 carry=0 overflow=0 zero=1
# scadere A=      6843 B=      4567 control= 2 S=      2276 carry=0 overflow=0 zero=0
# scadere A=     23525 B=       255 control= 2 S=     23270 carry=0 overflow=0 zero=0
# scadere A=   5255425 B=   5235255 control= 2 S=     20170 carry=0 overflow=0 zero=0
# scadere A=   8678059 B=     24235 control= 2 S=   8653824 carry=0 overflow=0 zero=0
# left shift A=        32 B=         0 control= 3 S=        64 carry=0 overflow=0 zero=0
# left shift A=         0 B=         0 control= 3 S=         0 carry=0 overflow=0 zero=1
# left shift A=   5327852 B=         0 control= 3 S=  10655704 carry=0 overflow=0 zero=0
# left shift A=   2348923 B=         0 control= 3 S=   4697846 carry=0 overflow=0 zero=0
# left shift A=    567428 B=         0 control= 3 S=   1134856 carry=0 overflow=0 zero=0
# left shift A=     45436 B=         0 control= 3 S=     90872 carry=0 overflow=0 zero=0
# right shift A=        32 B=         0 control= 4 S=        16 carry=0 overflow=0 zero=0
# right shift A=         0 B=         0 control= 4 S=         0 carry=0 overflow=0 zero=1
# right shift A=4294967295 B=         0 control= 4 S=2147483647 carry=0 overflow=0 zero=0
# arithmetic right shift A=        32 B=         0 control= 5 S=        16 carry=0 overflow=0 zero=0
# arithmetic right shift A=         0 B=         0 control= 5 S=         0 carry=0 overflow=0 zero=1
# arithmetic right shift A=4294967295 B=         0 control= 5 S=4294967295 carry=0 overflow=0 zero=0
# arithmetic right shift A=    923847 B=         0 control= 5 S=    461923 carry=0 overflow=0 zero=0
# arithmetic right shift A=   5437593 B=         0 control= 5 S=   2718796 carry=0 overflow=0 zero=0
# arithmetic right shift A=     64896 B=         0 control= 5 S=     32448 carry=0 overflow=0 zero=0
# And A=     65563 B=         1 control= 6 S=         1 carry=0 overflow=0 zero=0
# And A=4294967295 B=       456 control= 6 S=       456 carry=0 overflow=0 zero=0
# And A=4294967295 B=4294967295 control= 6 S=4294967295 carry=0 overflow=0 zero=0
# And A=    756433 B=         0 control= 6 S=         0 carry=0 overflow=0 zero=1
# And A=         0 B=         0 control= 6 S=         0 carry=0 overflow=0 zero=1
# Or A=     65562 B=         1 control= 7 S=     65563 carry=0 overflow=0 zero=0
# Or A=4294967295 B=    645663 control= 7 S=4294967295 carry=0 overflow=0 zero=0
# Or A=4294967295 B=4294967295 control= 7 S=4294967295 carry=0 overflow=0 zero=0
# Or A=   9826433 B=         0 control= 7 S=   9826433 carry=0 overflow=0 zero=0
# Or A=         0 B=         0 control= 7 S=         0 carry=0 overflow=0 zero=1
# Not A=    543222 control= 8 S=4294424073 carry=0 overflow=0 zero=0
# Not A=  65633395 control= 8 S=4229333900 carry=0 overflow=0 zero=0
# Not A=4294967295  control= 8 S=         0 carry=0 overflow=0 zero=1
# Not A=   9826433 control= 8 S=4285140862 carry=0 overflow=0 zero=0
# Not A=         0 control= 8 S=4294967295 carry=0 overflow=0 zero=0
# Xor A=   2345566 B=         1 control= 9 S=   2345567 carry=0 overflow=0 zero=0
# Xor A=4294967295 B=     54677 control= 9 S=4294912618 carry=0 overflow=0 zero=0
# Xor A=4294967295 B=4294967295 control= 9 S=         0 carry=0 overflow=0 zero=1
# Xor A=4294967295 B=         0 control= 9 S=4294967295 carry=0 overflow=0 zero=0
# Xor A=         0 B=         0 control= 9 S=         0 carry=0 overflow=0 zero=1
# Division A=        15 B=         1 control=10 S=        15 carry=0 overflow=0 zero=0
# Division A=       503 B=        10 control=10 S=        50 carry=0 overflow=0 zero=0
# Division A=4294967295 B=4294967295 control=10 S=         1 carry=0 overflow=0 zero=0
# Division A=         0 B=    564633 control=10 S=         0 carry=0 overflow=0 zero=0
# End time: 14:55:46 on Apr 17,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 64
