// Seed: 713764968
module module_0 (
    input wire id_0,
    output supply0 id_1,
    input wor id_2
);
  logic id_4;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    output uwire id_2,
    input wor id_3,
    input wor id_4,
    output logic id_5,
    output supply1 id_6,
    output tri0 id_7,
    output tri id_8,
    output tri1 id_9,
    output logic id_10,
    output wor id_11,
    input wand id_12,
    input supply1 id_13
);
  assign id_0  = 1;
  assign id_10 = -1;
  wire id_15;
  always_comb
    if (1) id_5 <= id_1;
    else begin : LABEL_0
      @(posedge id_12 + (-1) or posedge id_3) begin : LABEL_1
        id_10 <= ~id_1;
      end
      id_10 = id_12;
    end
  module_0 modCall_1 (
      id_13,
      id_11,
      id_4
  );
  wire id_16, id_17, id_18, id_19, id_20, id_21;
  assign id_7 = id_1;
endmodule
