// Seed: 396336026
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    input  tri0 id_2
);
  assign id_1 = id_0;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wor id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri1 id_10,
    output tri0 id_11,
    input wire id_12,
    input wire id_13,
    output wand id_14,
    input logic id_15,
    input supply1 id_16,
    output supply1 id_17,
    input wand id_18,
    input tri1 id_19,
    inout logic id_20,
    output supply0 id_21,
    input wire id_22,
    input tri0 id_23,
    input tri1 id_24,
    output tri0 id_25,
    input wor id_26,
    input supply0 id_27,
    input wire id_28
);
  assign id_17 = id_28;
  wire id_30;
  parameter id_31 = -1'b0;
  always $display;
  wire id_32;
  always_comb
    if (id_20) return id_3;
    else id_20 <= id_15;
  wire id_33, id_34;
  module_0 modCall_1 (
      id_4,
      id_21,
      id_26
  );
endmodule
