
PulseOximeter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000009c8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000b50  08000b58  00001b58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000b50  08000b50  00001b58  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000b50  08000b50  00001b58  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000b50  08000b58  00001b58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b50  08000b50  00001b50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000b54  08000b54  00001b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001b58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001b58  2**0
                  CONTENTS
 10 .bss          00000038  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000038  20000038  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001b58  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001954  00000000  00000000  00001b82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000059b  00000000  00000000  000034d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001c0  00000000  00000000  00003a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000141  00000000  00000000  00003c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001bd5  00000000  00000000  00003d79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001d93  00000000  00000000  0000594e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00006846  00000000  00000000  000076e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000df27  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000644  00000000  00000000  0000df6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0000e5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000b38 	.word	0x08000b38

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000b38 	.word	0x08000b38

080001c8 <SPI2_GPIOInits>:
 * PB13 -->	SCK
 * PB15	-->	MOSI
 * Alternate function mode 5
 */

void SPI2_GPIOInits(void) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b084      	sub	sp, #16
 80001cc:	af00      	add	r7, sp, #0

	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 80001ce:	4b11      	ldr	r3, [pc, #68]	@ (8000214 <SPI2_GPIOInits+0x4c>)
 80001d0:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 80001d2:	2302      	movs	r3, #2
 80001d4:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 80001d6:	2305      	movs	r3, #5
 80001d8:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80001da:	2300      	movs	r3, #0
 80001dc:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80001de:	2300      	movs	r3, #0
 80001e0:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80001e2:	2302      	movs	r3, #2
 80001e4:	72bb      	strb	r3, [r7, #10]

	// SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_10;
 80001e6:	230a      	movs	r3, #10
 80001e8:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80001ea:	1d3b      	adds	r3, r7, #4
 80001ec:	4618      	mov	r0, r3
 80001ee:	f000 f8a5 	bl	800033c <GPIO_Init>

	// MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 80001f2:	230f      	movs	r3, #15
 80001f4:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 80001f6:	1d3b      	adds	r3, r7, #4
 80001f8:	4618      	mov	r0, r3
 80001fa:	f000 f89f 	bl	800033c <GPIO_Init>

	// NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_9;
 80001fe:	2309      	movs	r3, #9
 8000200:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000202:	1d3b      	adds	r3, r7, #4
 8000204:	4618      	mov	r0, r3
 8000206:	f000 f899 	bl	800033c <GPIO_Init>

}
 800020a:	bf00      	nop
 800020c:	3710      	adds	r7, #16
 800020e:	46bd      	mov	sp, r7
 8000210:	bd80      	pop	{r7, pc}
 8000212:	bf00      	nop
 8000214:	40020400 	.word	0x40020400

08000218 <SPI2_Inits>:


void SPI2_Inits(void) {
 8000218:	b580      	push	{r7, lr}
 800021a:	b088      	sub	sp, #32
 800021c:	af00      	add	r7, sp, #0

	SPI_Handle_t SPI2Handle;

	SPI2Handle.pSPIx = SPI2;
 800021e:	4b0c      	ldr	r3, [pc, #48]	@ (8000250 <SPI2_Inits+0x38>)
 8000220:	603b      	str	r3, [r7, #0]
	SPI2Handle.SPI_Config.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000222:	2301      	movs	r3, #1
 8000224:	713b      	strb	r3, [r7, #4]
	SPI2Handle.SPI_Config.SPI_BusConfig = SPI_BUS_CONFIG_HD;		// half duplex mode
 8000226:	2302      	movs	r3, #2
 8000228:	717b      	strb	r3, [r7, #5]
	SPI2Handle.SPI_Config.SPI_DFF = SPI_DFF_8BITS;
 800022a:	2300      	movs	r3, #0
 800022c:	71fb      	strb	r3, [r7, #7]
	SPI2Handle.SPI_Config.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV2;		// 8 MHz
 800022e:	2300      	movs	r3, #0
 8000230:	71bb      	strb	r3, [r7, #6]
	SPI2Handle.SPI_Config.SPI_CPOL = SPI_CPOL_LOW;
 8000232:	2300      	movs	r3, #0
 8000234:	723b      	strb	r3, [r7, #8]
	SPI2Handle.SPI_Config.SPI_CPHA = SPI_CPHA_LOW;
 8000236:	2300      	movs	r3, #0
 8000238:	727b      	strb	r3, [r7, #9]
	SPI2Handle.SPI_Config.SPI_SSM = SPI_SSM_EN; 		// software slave management enabled for NSS pin;
 800023a:	2301      	movs	r3, #1
 800023c:	72bb      	strb	r3, [r7, #10]

	SPI_Init(&SPI2Handle);
 800023e:	463b      	mov	r3, r7
 8000240:	4618      	mov	r0, r3
 8000242:	f000 fb2d 	bl	80008a0 <SPI_Init>
}
 8000246:	bf00      	nop
 8000248:	3720      	adds	r7, #32
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}
 800024e:	bf00      	nop
 8000250:	40003800 	.word	0x40003800

08000254 <main>:


int main(void) {
 8000254:	b580      	push	{r7, lr}
 8000256:	b082      	sub	sp, #8
 8000258:	af00      	add	r7, sp, #0

	uint8_t command;

	// initialise SPI2 GPIOs
	SPI2_GPIOInits();
 800025a:	f7ff ffb5 	bl	80001c8 <SPI2_GPIOInits>

	// initialise SPI2 peripheral
	SPI2_Inits();
 800025e:	f7ff ffdb 	bl	8000218 <SPI2_Inits>

	// sets SSI bit to 1 to avoid error with the NSS during software slave management
	SPI_SSIConfig(SPI2, ENABLE);
 8000262:	2101      	movs	r1, #1
 8000264:	4809      	ldr	r0, [pc, #36]	@ (800028c <main+0x38>)
 8000266:	f000 fc28 	bl	8000aba <SPI_SSIConfig>

	// enable the SPI2 peripheral before data is sent
	SPI_PeripheralControl(SPI2, ENABLE);
 800026a:	2101      	movs	r1, #1
 800026c:	4807      	ldr	r0, [pc, #28]	@ (800028c <main+0x38>)
 800026e:	f000 fc09 	bl	8000a84 <SPI_PeripheralControl>

	// send command to OLED
	command = 0xAE;
 8000272:	23ae      	movs	r3, #174	@ 0xae
 8000274:	71fb      	strb	r3, [r7, #7]
	SSD1306_SendCommand(&SSD1306Handle, command);
 8000276:	79fb      	ldrb	r3, [r7, #7]
 8000278:	4619      	mov	r1, r3
 800027a:	4805      	ldr	r0, [pc, #20]	@ (8000290 <main+0x3c>)
 800027c:	f000 f833 	bl	80002e6 <SSD1306_SendCommand>


	return 0;
 8000280:	2300      	movs	r3, #0
}
 8000282:	4618      	mov	r0, r3
 8000284:	3708      	adds	r7, #8
 8000286:	46bd      	mov	sp, r7
 8000288:	bd80      	pop	{r7, pc}
 800028a:	bf00      	nop
 800028c:	40003800 	.word	0x40003800
 8000290:	2000001c 	.word	0x2000001c

08000294 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000294:	480d      	ldr	r0, [pc, #52]	@ (80002cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000296:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000298:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800029c:	480c      	ldr	r0, [pc, #48]	@ (80002d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800029e:	490d      	ldr	r1, [pc, #52]	@ (80002d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002a0:	4a0d      	ldr	r2, [pc, #52]	@ (80002d8 <LoopForever+0xe>)
  movs r3, #0
 80002a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002a4:	e002      	b.n	80002ac <LoopCopyDataInit>

080002a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002aa:	3304      	adds	r3, #4

080002ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002b0:	d3f9      	bcc.n	80002a6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002b2:	4a0a      	ldr	r2, [pc, #40]	@ (80002dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80002b4:	4c0a      	ldr	r4, [pc, #40]	@ (80002e0 <LoopForever+0x16>)
  movs r3, #0
 80002b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002b8:	e001      	b.n	80002be <LoopFillZerobss>

080002ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002bc:	3204      	adds	r2, #4

080002be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002c0:	d3fb      	bcc.n	80002ba <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80002c2:	f000 fc15 	bl	8000af0 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80002c6:	f7ff ffc5 	bl	8000254 <main>

080002ca <LoopForever>:

LoopForever:
  b LoopForever
 80002ca:	e7fe      	b.n	80002ca <LoopForever>
  ldr   r0, =_estack
 80002cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002d4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002d8:	08000b58 	.word	0x08000b58
  ldr r2, =_sbss
 80002dc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002e0:	20000038 	.word	0x20000038

080002e4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002e4:	e7fe      	b.n	80002e4 <ADC_IRQHandler>

080002e6 <SSD1306_SendCommand>:
 * Notes:					This is a blocking call.
 *
 */


void SSD1306_SendCommand(SSD1306_Handle_t *pSSD1306Handle, uint8_t command) {
 80002e6:	b580      	push	{r7, lr}
 80002e8:	b082      	sub	sp, #8
 80002ea:	af00      	add	r7, sp, #0
 80002ec:	6078      	str	r0, [r7, #4]
 80002ee:	460b      	mov	r3, r1
 80002f0:	70fb      	strb	r3, [r7, #3]

	// pull DC pin low for command
	GPIO_WriteToOuputPin(pSSD1306Handle->pDC_port, pSSD1306Handle->DC_pin, LOW);
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	6858      	ldr	r0, [r3, #4]
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	7a1b      	ldrb	r3, [r3, #8]
 80002fa:	2200      	movs	r2, #0
 80002fc:	4619      	mov	r1, r3
 80002fe:	f000 faab 	bl	8000858 <GPIO_WriteToOuputPin>

	// pull CS pin low to select OLED as slave
	GPIO_WriteToOuputPin(pSSD1306Handle->pCS_port, pSSD1306Handle->CS_pin, LOW);
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	68d8      	ldr	r0, [r3, #12]
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	7c1b      	ldrb	r3, [r3, #16]
 800030a:	2200      	movs	r2, #0
 800030c:	4619      	mov	r1, r3
 800030e:	f000 faa3 	bl	8000858 <GPIO_WriteToOuputPin>

	// send command over SPI
	SPI_SendData(pSSD1306Handle->pSPIHandle->pSPIx, &command, 1);
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	1cf9      	adds	r1, r7, #3
 800031a:	2201      	movs	r2, #1
 800031c:	4618      	mov	r0, r3
 800031e:	f000 fb7a 	bl	8000a16 <SPI_SendData>

	// pull CS back to high
	GPIO_WriteToOuputPin(pSSD1306Handle->pCS_port, pSSD1306Handle->CS_pin, HIGH);
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	68d8      	ldr	r0, [r3, #12]
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	7c1b      	ldrb	r3, [r3, #16]
 800032a:	2201      	movs	r2, #1
 800032c:	4619      	mov	r1, r3
 800032e:	f000 fa93 	bl	8000858 <GPIO_WriteToOuputPin>
}
 8000332:	bf00      	nop
 8000334:	3708      	adds	r7, #8
 8000336:	46bd      	mov	sp, r7
 8000338:	bd80      	pop	{r7, pc}
	...

0800033c <GPIO_Init>:
 *
 * Notes:					None
 *
 */

void GPIO_Init(GPIO_Handle_t *pGPIOHandle) {
 800033c:	b580      	push	{r7, lr}
 800033e:	b086      	sub	sp, #24
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 8000344:	2300      	movs	r3, #0
 8000346:	617b      	str	r3, [r7, #20]

	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	2101      	movs	r1, #1
 800034e:	4618      	mov	r0, r3
 8000350:	f000 f99a 	bl	8000688 <GPIO_PeriClockControl>

	//1. configure GPIO pin mode
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)		// non-interrupt mode
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	795b      	ldrb	r3, [r3, #5]
 8000358:	2b03      	cmp	r3, #3
 800035a:	d81f      	bhi.n	800039c <GPIO_Init+0x60>
	{
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	795b      	ldrb	r3, [r3, #5]
 8000360:	461a      	mov	r2, r3
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	791b      	ldrb	r3, [r3, #4]
 8000366:	005b      	lsls	r3, r3, #1
 8000368:	fa02 f303 	lsl.w	r3, r2, r3
 800036c:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);		//clearing bit fields
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	681a      	ldr	r2, [r3, #0]
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	791b      	ldrb	r3, [r3, #4]
 8000378:	4619      	mov	r1, r3
 800037a:	2303      	movs	r3, #3
 800037c:	408b      	lsls	r3, r1
 800037e:	43db      	mvns	r3, r3
 8000380:	4619      	mov	r1, r3
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	400a      	ands	r2, r1
 8000388:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	6819      	ldr	r1, [r3, #0]
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	697a      	ldr	r2, [r7, #20]
 8000396:	430a      	orrs	r2, r1
 8000398:	601a      	str	r2, [r3, #0]
 800039a:	e0d1      	b.n	8000540 <GPIO_Init+0x204>
	}
	else		// interrupt mode
	{
		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_FT) {
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	795b      	ldrb	r3, [r3, #5]
 80003a0:	2b04      	cmp	r3, #4
 80003a2:	d817      	bhi.n	80003d4 <GPIO_Init+0x98>
			// configure the FTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003a4:	4b4a      	ldr	r3, [pc, #296]	@ (80004d0 <GPIO_Init+0x194>)
 80003a6:	68db      	ldr	r3, [r3, #12]
 80003a8:	687a      	ldr	r2, [r7, #4]
 80003aa:	7912      	ldrb	r2, [r2, #4]
 80003ac:	4611      	mov	r1, r2
 80003ae:	2201      	movs	r2, #1
 80003b0:	408a      	lsls	r2, r1
 80003b2:	4611      	mov	r1, r2
 80003b4:	4a46      	ldr	r2, [pc, #280]	@ (80004d0 <GPIO_Init+0x194>)
 80003b6:	430b      	orrs	r3, r1
 80003b8:	60d3      	str	r3, [r2, #12]
			// clear corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003ba:	4b45      	ldr	r3, [pc, #276]	@ (80004d0 <GPIO_Init+0x194>)
 80003bc:	689b      	ldr	r3, [r3, #8]
 80003be:	687a      	ldr	r2, [r7, #4]
 80003c0:	7912      	ldrb	r2, [r2, #4]
 80003c2:	4611      	mov	r1, r2
 80003c4:	2201      	movs	r2, #1
 80003c6:	408a      	lsls	r2, r1
 80003c8:	43d2      	mvns	r2, r2
 80003ca:	4611      	mov	r1, r2
 80003cc:	4a40      	ldr	r2, [pc, #256]	@ (80004d0 <GPIO_Init+0x194>)
 80003ce:	400b      	ands	r3, r1
 80003d0:	6093      	str	r3, [r2, #8]
 80003d2:	e035      	b.n	8000440 <GPIO_Init+0x104>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RT) {
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	795b      	ldrb	r3, [r3, #5]
 80003d8:	2b05      	cmp	r3, #5
 80003da:	d817      	bhi.n	800040c <GPIO_Init+0xd0>
			// configure the RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003dc:	4b3c      	ldr	r3, [pc, #240]	@ (80004d0 <GPIO_Init+0x194>)
 80003de:	689b      	ldr	r3, [r3, #8]
 80003e0:	687a      	ldr	r2, [r7, #4]
 80003e2:	7912      	ldrb	r2, [r2, #4]
 80003e4:	4611      	mov	r1, r2
 80003e6:	2201      	movs	r2, #1
 80003e8:	408a      	lsls	r2, r1
 80003ea:	4611      	mov	r1, r2
 80003ec:	4a38      	ldr	r2, [pc, #224]	@ (80004d0 <GPIO_Init+0x194>)
 80003ee:	430b      	orrs	r3, r1
 80003f0:	6093      	str	r3, [r2, #8]
			// clear corresponding FTSR bit
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003f2:	4b37      	ldr	r3, [pc, #220]	@ (80004d0 <GPIO_Init+0x194>)
 80003f4:	68db      	ldr	r3, [r3, #12]
 80003f6:	687a      	ldr	r2, [r7, #4]
 80003f8:	7912      	ldrb	r2, [r2, #4]
 80003fa:	4611      	mov	r1, r2
 80003fc:	2201      	movs	r2, #1
 80003fe:	408a      	lsls	r2, r1
 8000400:	43d2      	mvns	r2, r2
 8000402:	4611      	mov	r1, r2
 8000404:	4a32      	ldr	r2, [pc, #200]	@ (80004d0 <GPIO_Init+0x194>)
 8000406:	400b      	ands	r3, r1
 8000408:	60d3      	str	r3, [r2, #12]
 800040a:	e019      	b.n	8000440 <GPIO_Init+0x104>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RFT) {
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	795b      	ldrb	r3, [r3, #5]
 8000410:	2b06      	cmp	r3, #6
 8000412:	d815      	bhi.n	8000440 <GPIO_Init+0x104>
			// configure both registers
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000414:	4b2e      	ldr	r3, [pc, #184]	@ (80004d0 <GPIO_Init+0x194>)
 8000416:	68db      	ldr	r3, [r3, #12]
 8000418:	687a      	ldr	r2, [r7, #4]
 800041a:	7912      	ldrb	r2, [r2, #4]
 800041c:	4611      	mov	r1, r2
 800041e:	2201      	movs	r2, #1
 8000420:	408a      	lsls	r2, r1
 8000422:	4611      	mov	r1, r2
 8000424:	4a2a      	ldr	r2, [pc, #168]	@ (80004d0 <GPIO_Init+0x194>)
 8000426:	430b      	orrs	r3, r1
 8000428:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800042a:	4b29      	ldr	r3, [pc, #164]	@ (80004d0 <GPIO_Init+0x194>)
 800042c:	689b      	ldr	r3, [r3, #8]
 800042e:	687a      	ldr	r2, [r7, #4]
 8000430:	7912      	ldrb	r2, [r2, #4]
 8000432:	4611      	mov	r1, r2
 8000434:	2201      	movs	r2, #1
 8000436:	408a      	lsls	r2, r1
 8000438:	4611      	mov	r1, r2
 800043a:	4a25      	ldr	r2, [pc, #148]	@ (80004d0 <GPIO_Init+0x194>)
 800043c:	430b      	orrs	r3, r1
 800043e:	6093      	str	r3, [r2, #8]
		}

		// configure GPIO Port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;		// index for EXTI control register
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	791b      	ldrb	r3, [r3, #4]
 8000444:	089b      	lsrs	r3, r3, #2
 8000446:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;		// offset within register
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	791b      	ldrb	r3, [r3, #4]
 800044c:	f003 0303 	and.w	r3, r3, #3
 8000450:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);		// GPIO port code
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	4a1f      	ldr	r2, [pc, #124]	@ (80004d4 <GPIO_Init+0x198>)
 8000458:	4293      	cmp	r3, r2
 800045a:	d04d      	beq.n	80004f8 <GPIO_Init+0x1bc>
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	4a1d      	ldr	r2, [pc, #116]	@ (80004d8 <GPIO_Init+0x19c>)
 8000462:	4293      	cmp	r3, r2
 8000464:	d032      	beq.n	80004cc <GPIO_Init+0x190>
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	4a1c      	ldr	r2, [pc, #112]	@ (80004dc <GPIO_Init+0x1a0>)
 800046c:	4293      	cmp	r3, r2
 800046e:	d02b      	beq.n	80004c8 <GPIO_Init+0x18c>
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a1a      	ldr	r2, [pc, #104]	@ (80004e0 <GPIO_Init+0x1a4>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d024      	beq.n	80004c4 <GPIO_Init+0x188>
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	4a19      	ldr	r2, [pc, #100]	@ (80004e4 <GPIO_Init+0x1a8>)
 8000480:	4293      	cmp	r3, r2
 8000482:	d01d      	beq.n	80004c0 <GPIO_Init+0x184>
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	4a17      	ldr	r2, [pc, #92]	@ (80004e8 <GPIO_Init+0x1ac>)
 800048a:	4293      	cmp	r3, r2
 800048c:	d016      	beq.n	80004bc <GPIO_Init+0x180>
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	4a16      	ldr	r2, [pc, #88]	@ (80004ec <GPIO_Init+0x1b0>)
 8000494:	4293      	cmp	r3, r2
 8000496:	d00f      	beq.n	80004b8 <GPIO_Init+0x17c>
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	4a14      	ldr	r2, [pc, #80]	@ (80004f0 <GPIO_Init+0x1b4>)
 800049e:	4293      	cmp	r3, r2
 80004a0:	d008      	beq.n	80004b4 <GPIO_Init+0x178>
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	4a13      	ldr	r2, [pc, #76]	@ (80004f4 <GPIO_Init+0x1b8>)
 80004a8:	4293      	cmp	r3, r2
 80004aa:	d101      	bne.n	80004b0 <GPIO_Init+0x174>
 80004ac:	2308      	movs	r3, #8
 80004ae:	e024      	b.n	80004fa <GPIO_Init+0x1be>
 80004b0:	2300      	movs	r3, #0
 80004b2:	e022      	b.n	80004fa <GPIO_Init+0x1be>
 80004b4:	2307      	movs	r3, #7
 80004b6:	e020      	b.n	80004fa <GPIO_Init+0x1be>
 80004b8:	2306      	movs	r3, #6
 80004ba:	e01e      	b.n	80004fa <GPIO_Init+0x1be>
 80004bc:	2305      	movs	r3, #5
 80004be:	e01c      	b.n	80004fa <GPIO_Init+0x1be>
 80004c0:	2304      	movs	r3, #4
 80004c2:	e01a      	b.n	80004fa <GPIO_Init+0x1be>
 80004c4:	2303      	movs	r3, #3
 80004c6:	e018      	b.n	80004fa <GPIO_Init+0x1be>
 80004c8:	2302      	movs	r3, #2
 80004ca:	e016      	b.n	80004fa <GPIO_Init+0x1be>
 80004cc:	2301      	movs	r3, #1
 80004ce:	e014      	b.n	80004fa <GPIO_Init+0x1be>
 80004d0:	40013c00 	.word	0x40013c00
 80004d4:	40020000 	.word	0x40020000
 80004d8:	40020400 	.word	0x40020400
 80004dc:	40020800 	.word	0x40020800
 80004e0:	40020c00 	.word	0x40020c00
 80004e4:	40021000 	.word	0x40021000
 80004e8:	40021400 	.word	0x40021400
 80004ec:	40021800 	.word	0x40021800
 80004f0:	40021c00 	.word	0x40021c00
 80004f4:	40022000 	.word	0x40022000
 80004f8:	2300      	movs	r3, #0
 80004fa:	747b      	strb	r3, [r7, #17]

		SYSCFG_PCLK_EN();		// enable SYSCFG peripheral clock
 80004fc:	4b5f      	ldr	r3, [pc, #380]	@ (800067c <GPIO_Init+0x340>)
 80004fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000500:	4a5e      	ldr	r2, [pc, #376]	@ (800067c <GPIO_Init+0x340>)
 8000502:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000506:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] |= (portcode << (temp2 * 4));
 8000508:	4a5d      	ldr	r2, [pc, #372]	@ (8000680 <GPIO_Init+0x344>)
 800050a:	7cfb      	ldrb	r3, [r7, #19]
 800050c:	3302      	adds	r3, #2
 800050e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000512:	7c79      	ldrb	r1, [r7, #17]
 8000514:	7cbb      	ldrb	r3, [r7, #18]
 8000516:	009b      	lsls	r3, r3, #2
 8000518:	fa01 f303 	lsl.w	r3, r1, r3
 800051c:	4618      	mov	r0, r3
 800051e:	4958      	ldr	r1, [pc, #352]	@ (8000680 <GPIO_Init+0x344>)
 8000520:	7cfb      	ldrb	r3, [r7, #19]
 8000522:	4302      	orrs	r2, r0
 8000524:	3302      	adds	r3, #2
 8000526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		// enable EXTI interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800052a:	4b56      	ldr	r3, [pc, #344]	@ (8000684 <GPIO_Init+0x348>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	687a      	ldr	r2, [r7, #4]
 8000530:	7912      	ldrb	r2, [r2, #4]
 8000532:	4611      	mov	r1, r2
 8000534:	2201      	movs	r2, #1
 8000536:	408a      	lsls	r2, r1
 8000538:	4611      	mov	r1, r2
 800053a:	4a52      	ldr	r2, [pc, #328]	@ (8000684 <GPIO_Init+0x348>)
 800053c:	430b      	orrs	r3, r1
 800053e:	6013      	str	r3, [r2, #0]

	}

	temp = 0;
 8000540:	2300      	movs	r3, #0
 8000542:	617b      	str	r3, [r7, #20]

	//2. configure pin output speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	799b      	ldrb	r3, [r3, #6]
 8000548:	461a      	mov	r2, r3
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	791b      	ldrb	r3, [r3, #4]
 800054e:	005b      	lsls	r3, r3, #1
 8000550:	fa02 f303 	lsl.w	r3, r2, r3
 8000554:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	689a      	ldr	r2, [r3, #8]
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	791b      	ldrb	r3, [r3, #4]
 8000560:	4619      	mov	r1, r3
 8000562:	2303      	movs	r3, #3
 8000564:	408b      	lsls	r3, r1
 8000566:	43db      	mvns	r3, r3
 8000568:	4619      	mov	r1, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	400a      	ands	r2, r1
 8000570:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	6899      	ldr	r1, [r3, #8]
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	697a      	ldr	r2, [r7, #20]
 800057e:	430a      	orrs	r2, r1
 8000580:	609a      	str	r2, [r3, #8]

	temp = 0;
 8000582:	2300      	movs	r3, #0
 8000584:	617b      	str	r3, [r7, #20]

	//3. configure the pull-up / pull-down settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	79db      	ldrb	r3, [r3, #7]
 800058a:	461a      	mov	r2, r3
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	791b      	ldrb	r3, [r3, #4]
 8000590:	005b      	lsls	r3, r3, #1
 8000592:	fa02 f303 	lsl.w	r3, r2, r3
 8000596:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	68da      	ldr	r2, [r3, #12]
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	791b      	ldrb	r3, [r3, #4]
 80005a2:	4619      	mov	r1, r3
 80005a4:	2303      	movs	r3, #3
 80005a6:	408b      	lsls	r3, r1
 80005a8:	43db      	mvns	r3, r3
 80005aa:	4619      	mov	r1, r3
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	400a      	ands	r2, r1
 80005b2:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	68d9      	ldr	r1, [r3, #12]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	681b      	ldr	r3, [r3, #0]
 80005be:	697a      	ldr	r2, [r7, #20]
 80005c0:	430a      	orrs	r2, r1
 80005c2:	60da      	str	r2, [r3, #12]

	temp = 0;
 80005c4:	2300      	movs	r3, #0
 80005c6:	617b      	str	r3, [r7, #20]

	//4. configure the output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	7a1b      	ldrb	r3, [r3, #8]
 80005cc:	461a      	mov	r2, r3
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	791b      	ldrb	r3, [r3, #4]
 80005d2:	fa02 f303 	lsl.w	r3, r2, r3
 80005d6:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	685a      	ldr	r2, [r3, #4]
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	791b      	ldrb	r3, [r3, #4]
 80005e2:	4619      	mov	r1, r3
 80005e4:	2301      	movs	r3, #1
 80005e6:	408b      	lsls	r3, r1
 80005e8:	43db      	mvns	r3, r3
 80005ea:	4619      	mov	r1, r3
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	400a      	ands	r2, r1
 80005f2:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	6859      	ldr	r1, [r3, #4]
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	697a      	ldr	r2, [r7, #20]
 8000600:	430a      	orrs	r2, r1
 8000602:	605a      	str	r2, [r3, #4]

	temp = 0;
 8000604:	2300      	movs	r3, #0
 8000606:	617b      	str	r3, [r7, #20]

	//5. configure the alternate functionality
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode == GPIO_MODE_ALTFN) {
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	7a5b      	ldrb	r3, [r3, #9]
 800060c:	2b02      	cmp	r3, #2
 800060e:	d131      	bne.n	8000674 <GPIO_Init+0x338>
		// configure the alternate function mode
		uint8_t temp3, temp4;

		temp3 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;		// alternate function low or high register
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	791b      	ldrb	r3, [r3, #4]
 8000614:	08db      	lsrs	r3, r3, #3
 8000616:	743b      	strb	r3, [r7, #16]
		temp4 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;		// offset in the register
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	791b      	ldrb	r3, [r3, #4]
 800061c:	f003 0307 	and.w	r3, r3, #7
 8000620:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp3] &= ~(0xF << (4 * temp4));
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	7c3a      	ldrb	r2, [r7, #16]
 8000628:	3208      	adds	r2, #8
 800062a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800062e:	7bfb      	ldrb	r3, [r7, #15]
 8000630:	009b      	lsls	r3, r3, #2
 8000632:	220f      	movs	r2, #15
 8000634:	fa02 f303 	lsl.w	r3, r2, r3
 8000638:	43db      	mvns	r3, r3
 800063a:	4618      	mov	r0, r3
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	7c3a      	ldrb	r2, [r7, #16]
 8000642:	4001      	ands	r1, r0
 8000644:	3208      	adds	r2, #8
 8000646:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp3] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp4));
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	7c3a      	ldrb	r2, [r7, #16]
 8000650:	3208      	adds	r2, #8
 8000652:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	7a5b      	ldrb	r3, [r3, #9]
 800065a:	461a      	mov	r2, r3
 800065c:	7bfb      	ldrb	r3, [r7, #15]
 800065e:	009b      	lsls	r3, r3, #2
 8000660:	fa02 f303 	lsl.w	r3, r2, r3
 8000664:	4618      	mov	r0, r3
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	7c3a      	ldrb	r2, [r7, #16]
 800066c:	4301      	orrs	r1, r0
 800066e:	3208      	adds	r2, #8
 8000670:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 8000674:	bf00      	nop
 8000676:	3718      	adds	r7, #24
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	40023800 	.word	0x40023800
 8000680:	40013800 	.word	0x40013800
 8000684:	40013c00 	.word	0x40013c00

08000688 <GPIO_PeriClockControl>:
 * Notes:					None
 *
 */

void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000688:	b480      	push	{r7}
 800068a:	b083      	sub	sp, #12
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
 8000690:	460b      	mov	r3, r1
 8000692:	70fb      	strb	r3, [r7, #3]

	if (EnorDi == ENABLE)
 8000694:	78fb      	ldrb	r3, [r7, #3]
 8000696:	2b01      	cmp	r3, #1
 8000698:	d162      	bne.n	8000760 <GPIO_PeriClockControl+0xd8>
	{
		if (pGPIOx == GPIOA)
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	4a64      	ldr	r2, [pc, #400]	@ (8000830 <GPIO_PeriClockControl+0x1a8>)
 800069e:	4293      	cmp	r3, r2
 80006a0:	d106      	bne.n	80006b0 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 80006a2:	4b64      	ldr	r3, [pc, #400]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a6:	4a63      	ldr	r2, [pc, #396]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80006a8:	f043 0301 	orr.w	r3, r3, #1
 80006ac:	6313      	str	r3, [r2, #48]	@ 0x30
		else if (pGPIOx == GPIOI)
		{
			GPIOI_PCLK_DI();
		}
	}
}
 80006ae:	e0b9      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOB)
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	4a61      	ldr	r2, [pc, #388]	@ (8000838 <GPIO_PeriClockControl+0x1b0>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d106      	bne.n	80006c6 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80006b8:	4b5e      	ldr	r3, [pc, #376]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80006ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006bc:	4a5d      	ldr	r2, [pc, #372]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80006be:	f043 0302 	orr.w	r3, r3, #2
 80006c2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006c4:	e0ae      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOC)
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	4a5c      	ldr	r2, [pc, #368]	@ (800083c <GPIO_PeriClockControl+0x1b4>)
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d106      	bne.n	80006dc <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80006ce:	4b59      	ldr	r3, [pc, #356]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	4a58      	ldr	r2, [pc, #352]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80006d4:	f043 0304 	orr.w	r3, r3, #4
 80006d8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006da:	e0a3      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOD)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	4a58      	ldr	r2, [pc, #352]	@ (8000840 <GPIO_PeriClockControl+0x1b8>)
 80006e0:	4293      	cmp	r3, r2
 80006e2:	d106      	bne.n	80006f2 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 80006e4:	4b53      	ldr	r3, [pc, #332]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80006e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006e8:	4a52      	ldr	r2, [pc, #328]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80006ea:	f043 0308 	orr.w	r3, r3, #8
 80006ee:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006f0:	e098      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOE)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4a53      	ldr	r2, [pc, #332]	@ (8000844 <GPIO_PeriClockControl+0x1bc>)
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d106      	bne.n	8000708 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80006fa:	4b4e      	ldr	r3, [pc, #312]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fe:	4a4d      	ldr	r2, [pc, #308]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 8000700:	f043 0310 	orr.w	r3, r3, #16
 8000704:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000706:	e08d      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOF)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	4a4f      	ldr	r2, [pc, #316]	@ (8000848 <GPIO_PeriClockControl+0x1c0>)
 800070c:	4293      	cmp	r3, r2
 800070e:	d106      	bne.n	800071e <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000710:	4b48      	ldr	r3, [pc, #288]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 8000712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000714:	4a47      	ldr	r2, [pc, #284]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 8000716:	f043 0320 	orr.w	r3, r3, #32
 800071a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800071c:	e082      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOG)
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	4a4a      	ldr	r2, [pc, #296]	@ (800084c <GPIO_PeriClockControl+0x1c4>)
 8000722:	4293      	cmp	r3, r2
 8000724:	d106      	bne.n	8000734 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000726:	4b43      	ldr	r3, [pc, #268]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072a:	4a42      	ldr	r2, [pc, #264]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 800072c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000730:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000732:	e077      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOH)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	4a46      	ldr	r2, [pc, #280]	@ (8000850 <GPIO_PeriClockControl+0x1c8>)
 8000738:	4293      	cmp	r3, r2
 800073a:	d106      	bne.n	800074a <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 800073c:	4b3d      	ldr	r3, [pc, #244]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 800073e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000740:	4a3c      	ldr	r2, [pc, #240]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 8000742:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000746:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000748:	e06c      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOI)
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	4a41      	ldr	r2, [pc, #260]	@ (8000854 <GPIO_PeriClockControl+0x1cc>)
 800074e:	4293      	cmp	r3, r2
 8000750:	d168      	bne.n	8000824 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 8000752:	4b38      	ldr	r3, [pc, #224]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	4a37      	ldr	r2, [pc, #220]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 8000758:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800075c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800075e:	e061      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		if (pGPIOx == GPIOA)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	4a33      	ldr	r2, [pc, #204]	@ (8000830 <GPIO_PeriClockControl+0x1a8>)
 8000764:	4293      	cmp	r3, r2
 8000766:	d106      	bne.n	8000776 <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 8000768:	4b32      	ldr	r3, [pc, #200]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 800076a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076c:	4a31      	ldr	r2, [pc, #196]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 800076e:	f023 0301 	bic.w	r3, r3, #1
 8000772:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000774:	e056      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOB)
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	4a2f      	ldr	r2, [pc, #188]	@ (8000838 <GPIO_PeriClockControl+0x1b0>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d106      	bne.n	800078c <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 800077e:	4b2d      	ldr	r3, [pc, #180]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	4a2c      	ldr	r2, [pc, #176]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 8000784:	f023 0302 	bic.w	r3, r3, #2
 8000788:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800078a:	e04b      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOC)
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	4a2b      	ldr	r2, [pc, #172]	@ (800083c <GPIO_PeriClockControl+0x1b4>)
 8000790:	4293      	cmp	r3, r2
 8000792:	d106      	bne.n	80007a2 <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 8000794:	4b27      	ldr	r3, [pc, #156]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 8000796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000798:	4a26      	ldr	r2, [pc, #152]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 800079a:	f023 0304 	bic.w	r3, r3, #4
 800079e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007a0:	e040      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOD)
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	4a26      	ldr	r2, [pc, #152]	@ (8000840 <GPIO_PeriClockControl+0x1b8>)
 80007a6:	4293      	cmp	r3, r2
 80007a8:	d106      	bne.n	80007b8 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 80007aa:	4b22      	ldr	r3, [pc, #136]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ae:	4a21      	ldr	r2, [pc, #132]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80007b0:	f023 0308 	bic.w	r3, r3, #8
 80007b4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007b6:	e035      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOE)
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	4a22      	ldr	r2, [pc, #136]	@ (8000844 <GPIO_PeriClockControl+0x1bc>)
 80007bc:	4293      	cmp	r3, r2
 80007be:	d106      	bne.n	80007ce <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 80007c0:	4b1c      	ldr	r3, [pc, #112]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80007c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c4:	4a1b      	ldr	r2, [pc, #108]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80007c6:	f023 0310 	bic.w	r3, r3, #16
 80007ca:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007cc:	e02a      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOF)
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	4a1d      	ldr	r2, [pc, #116]	@ (8000848 <GPIO_PeriClockControl+0x1c0>)
 80007d2:	4293      	cmp	r3, r2
 80007d4:	d106      	bne.n	80007e4 <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 80007d6:	4b17      	ldr	r3, [pc, #92]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007da:	4a16      	ldr	r2, [pc, #88]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80007dc:	f023 0320 	bic.w	r3, r3, #32
 80007e0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007e2:	e01f      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOG)
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	4a19      	ldr	r2, [pc, #100]	@ (800084c <GPIO_PeriClockControl+0x1c4>)
 80007e8:	4293      	cmp	r3, r2
 80007ea:	d106      	bne.n	80007fa <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 80007ec:	4b11      	ldr	r3, [pc, #68]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80007ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f0:	4a10      	ldr	r2, [pc, #64]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 80007f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80007f6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007f8:	e014      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOH)
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	4a14      	ldr	r2, [pc, #80]	@ (8000850 <GPIO_PeriClockControl+0x1c8>)
 80007fe:	4293      	cmp	r3, r2
 8000800:	d106      	bne.n	8000810 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 8000802:	4b0c      	ldr	r3, [pc, #48]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a0b      	ldr	r2, [pc, #44]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 8000808:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800080e:	e009      	b.n	8000824 <GPIO_PeriClockControl+0x19c>
		else if (pGPIOx == GPIOI)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	4a10      	ldr	r2, [pc, #64]	@ (8000854 <GPIO_PeriClockControl+0x1cc>)
 8000814:	4293      	cmp	r3, r2
 8000816:	d105      	bne.n	8000824 <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 8000818:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 800081a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081c:	4a05      	ldr	r2, [pc, #20]	@ (8000834 <GPIO_PeriClockControl+0x1ac>)
 800081e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000822:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000824:	bf00      	nop
 8000826:	370c      	adds	r7, #12
 8000828:	46bd      	mov	sp, r7
 800082a:	bc80      	pop	{r7}
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	40020000 	.word	0x40020000
 8000834:	40023800 	.word	0x40023800
 8000838:	40020400 	.word	0x40020400
 800083c:	40020800 	.word	0x40020800
 8000840:	40020c00 	.word	0x40020c00
 8000844:	40021000 	.word	0x40021000
 8000848:	40021400 	.word	0x40021400
 800084c:	40021800 	.word	0x40021800
 8000850:	40021c00 	.word	0x40021c00
 8000854:	40022000 	.word	0x40022000

08000858 <GPIO_WriteToOuputPin>:
 * Notes:					None
 *
 */

void GPIO_WriteToOuputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber, uint8_t Value)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
 8000860:	460b      	mov	r3, r1
 8000862:	70fb      	strb	r3, [r7, #3]
 8000864:	4613      	mov	r3, r2
 8000866:	70bb      	strb	r3, [r7, #2]
	if (Value == 1)
 8000868:	78bb      	ldrb	r3, [r7, #2]
 800086a:	2b01      	cmp	r3, #1
 800086c:	d109      	bne.n	8000882 <GPIO_WriteToOuputPin+0x2a>
	{
		pGPIOx->ODR |= (1 << PinNumber);
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	695b      	ldr	r3, [r3, #20]
 8000872:	78fa      	ldrb	r2, [r7, #3]
 8000874:	2101      	movs	r1, #1
 8000876:	fa01 f202 	lsl.w	r2, r1, r2
 800087a:	431a      	orrs	r2, r3
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	615a      	str	r2, [r3, #20]
	else
	{
		pGPIOx->ODR &= ~(1 << PinNumber);
	}

}
 8000880:	e009      	b.n	8000896 <GPIO_WriteToOuputPin+0x3e>
		pGPIOx->ODR &= ~(1 << PinNumber);
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	695b      	ldr	r3, [r3, #20]
 8000886:	78fa      	ldrb	r2, [r7, #3]
 8000888:	2101      	movs	r1, #1
 800088a:	fa01 f202 	lsl.w	r2, r1, r2
 800088e:	43d2      	mvns	r2, r2
 8000890:	401a      	ands	r2, r3
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	615a      	str	r2, [r3, #20]
}
 8000896:	bf00      	nop
 8000898:	370c      	adds	r7, #12
 800089a:	46bd      	mov	sp, r7
 800089c:	bc80      	pop	{r7}
 800089e:	4770      	bx	lr

080008a0 <SPI_Init>:
 *
 * Notes:					None
 *
 */

void SPI_Init(SPI_Handle_t *pSPIHandle) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b084      	sub	sp, #16
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]

	// configure the SPI_CR1 register
	uint32_t tempreg = 0;
 80008a8:	2300      	movs	r3, #0
 80008aa:	60fb      	str	r3, [r7, #12]

	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	2101      	movs	r1, #1
 80008b2:	4618      	mov	r0, r3
 80008b4:	f000 f844 	bl	8000940 <SPI_PeriClockControl>

	// configure the device mode
	tempreg |= (pSPIHandle->SPI_Config.SPI_DeviceMode << SPI_CR1_MSTR);
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	791b      	ldrb	r3, [r3, #4]
 80008bc:	009b      	lsls	r3, r3, #2
 80008be:	68fa      	ldr	r2, [r7, #12]
 80008c0:	4313      	orrs	r3, r2
 80008c2:	60fb      	str	r3, [r7, #12]

	// configure bus config
	if (pSPIHandle->SPI_Config.SPI_BusConfig == SPI_BUS_CONFIG_FD) {
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	795b      	ldrb	r3, [r3, #5]
 80008c8:	2b01      	cmp	r3, #1
 80008ca:	d104      	bne.n	80008d6 <SPI_Init+0x36>
		// bidi mode should be cleared
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80008d2:	60fb      	str	r3, [r7, #12]
 80008d4:	e014      	b.n	8000900 <SPI_Init+0x60>
	} else if (pSPIHandle->SPI_Config.SPI_DeviceMode == SPI_BUS_CONFIG_HD) {
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	791b      	ldrb	r3, [r3, #4]
 80008da:	2b02      	cmp	r3, #2
 80008dc:	d104      	bne.n	80008e8 <SPI_Init+0x48>
		// bidi mode should be set
		tempreg |= (1 << SPI_CR1_BIDIMODE);
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80008e4:	60fb      	str	r3, [r7, #12]
 80008e6:	e00b      	b.n	8000900 <SPI_Init+0x60>
	} else if (pSPIHandle->SPI_Config.SPI_DeviceMode == SPI_BUS_CONFIG_S_RXONLY) {
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	791b      	ldrb	r3, [r3, #4]
 80008ec:	2b03      	cmp	r3, #3
 80008ee:	d107      	bne.n	8000900 <SPI_Init+0x60>
		// bidi mode should be cleared and RXONLY bit must be set
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80008f6:	60fb      	str	r3, [r7, #12]
		tempreg |= (1 << SPI_CR1_RXONLY);
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80008fe:	60fb      	str	r3, [r7, #12]
	}

	// configure the SPI serial clock speed (baud rate)
	tempreg |= (pSPIHandle->SPI_Config.SPI_SclkSpeed << SPI_CR1_BR);
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	799b      	ldrb	r3, [r3, #6]
 8000904:	00db      	lsls	r3, r3, #3
 8000906:	68fa      	ldr	r2, [r7, #12]
 8000908:	4313      	orrs	r3, r2
 800090a:	60fb      	str	r3, [r7, #12]

	// configure the DFF
	tempreg |= (pSPIHandle->SPI_Config.SPI_DFF << SPI_CR1_DFF);
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	79db      	ldrb	r3, [r3, #7]
 8000910:	02db      	lsls	r3, r3, #11
 8000912:	68fa      	ldr	r2, [r7, #12]
 8000914:	4313      	orrs	r3, r2
 8000916:	60fb      	str	r3, [r7, #12]

	// configure the CPOL
	tempreg |= (pSPIHandle->SPI_Config.SPI_CPOL << SPI_CR1_CPOL);
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	7a1b      	ldrb	r3, [r3, #8]
 800091c:	005b      	lsls	r3, r3, #1
 800091e:	68fa      	ldr	r2, [r7, #12]
 8000920:	4313      	orrs	r3, r2
 8000922:	60fb      	str	r3, [r7, #12]

	// configure the CPHA
	tempreg |= (pSPIHandle->SPI_Config.SPI_CPHA << SPI_CR1_CPHA);
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	7a5b      	ldrb	r3, [r3, #9]
 8000928:	461a      	mov	r2, r3
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	4313      	orrs	r3, r2
 800092e:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	68fa      	ldr	r2, [r7, #12]
 8000936:	601a      	str	r2, [r3, #0]
}
 8000938:	bf00      	nop
 800093a:	3710      	adds	r7, #16
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}

08000940 <SPI_PeriClockControl>:
 *
 * Notes:					None
 *
 */

void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi) {
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
 8000948:	460b      	mov	r3, r1
 800094a:	70fb      	strb	r3, [r7, #3]

	if (EnorDi == ENABLE)
 800094c:	78fb      	ldrb	r3, [r7, #3]
 800094e:	2b01      	cmp	r3, #1
 8000950:	d120      	bne.n	8000994 <SPI_PeriClockControl+0x54>
	{
		if (pSPIx == SPI1)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4a22      	ldr	r2, [pc, #136]	@ (80009e0 <SPI_PeriClockControl+0xa0>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d106      	bne.n	8000968 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 800095a:	4b22      	ldr	r3, [pc, #136]	@ (80009e4 <SPI_PeriClockControl+0xa4>)
 800095c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800095e:	4a21      	ldr	r2, [pc, #132]	@ (80009e4 <SPI_PeriClockControl+0xa4>)
 8000960:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000964:	6453      	str	r3, [r2, #68]	@ 0x44
		else if (pSPIx == SPI3)
		{
			SPI3_PCLK_DI();
		}
	}
}
 8000966:	e035      	b.n	80009d4 <SPI_PeriClockControl+0x94>
		else if (pSPIx == SPI2)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	4a1f      	ldr	r2, [pc, #124]	@ (80009e8 <SPI_PeriClockControl+0xa8>)
 800096c:	4293      	cmp	r3, r2
 800096e:	d106      	bne.n	800097e <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 8000970:	4b1c      	ldr	r3, [pc, #112]	@ (80009e4 <SPI_PeriClockControl+0xa4>)
 8000972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000974:	4a1b      	ldr	r2, [pc, #108]	@ (80009e4 <SPI_PeriClockControl+0xa4>)
 8000976:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800097a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800097c:	e02a      	b.n	80009d4 <SPI_PeriClockControl+0x94>
		else if (pSPIx == SPI3)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	4a1a      	ldr	r2, [pc, #104]	@ (80009ec <SPI_PeriClockControl+0xac>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d126      	bne.n	80009d4 <SPI_PeriClockControl+0x94>
			SPI3_PCLK_EN();
 8000986:	4b17      	ldr	r3, [pc, #92]	@ (80009e4 <SPI_PeriClockControl+0xa4>)
 8000988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800098a:	4a16      	ldr	r2, [pc, #88]	@ (80009e4 <SPI_PeriClockControl+0xa4>)
 800098c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000990:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000992:	e01f      	b.n	80009d4 <SPI_PeriClockControl+0x94>
		if (pSPIx == SPI1)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	4a12      	ldr	r2, [pc, #72]	@ (80009e0 <SPI_PeriClockControl+0xa0>)
 8000998:	4293      	cmp	r3, r2
 800099a:	d106      	bne.n	80009aa <SPI_PeriClockControl+0x6a>
			SPI1_PCLK_DI();
 800099c:	4b11      	ldr	r3, [pc, #68]	@ (80009e4 <SPI_PeriClockControl+0xa4>)
 800099e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009a0:	4a10      	ldr	r2, [pc, #64]	@ (80009e4 <SPI_PeriClockControl+0xa4>)
 80009a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80009a6:	6453      	str	r3, [r2, #68]	@ 0x44
}
 80009a8:	e014      	b.n	80009d4 <SPI_PeriClockControl+0x94>
		else if (pSPIx == SPI2)
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	4a0e      	ldr	r2, [pc, #56]	@ (80009e8 <SPI_PeriClockControl+0xa8>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d106      	bne.n	80009c0 <SPI_PeriClockControl+0x80>
			SPI2_PCLK_DI();
 80009b2:	4b0c      	ldr	r3, [pc, #48]	@ (80009e4 <SPI_PeriClockControl+0xa4>)
 80009b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009b6:	4a0b      	ldr	r2, [pc, #44]	@ (80009e4 <SPI_PeriClockControl+0xa4>)
 80009b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80009bc:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80009be:	e009      	b.n	80009d4 <SPI_PeriClockControl+0x94>
		else if (pSPIx == SPI3)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	4a0a      	ldr	r2, [pc, #40]	@ (80009ec <SPI_PeriClockControl+0xac>)
 80009c4:	4293      	cmp	r3, r2
 80009c6:	d105      	bne.n	80009d4 <SPI_PeriClockControl+0x94>
			SPI3_PCLK_DI();
 80009c8:	4b06      	ldr	r3, [pc, #24]	@ (80009e4 <SPI_PeriClockControl+0xa4>)
 80009ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009cc:	4a05      	ldr	r2, [pc, #20]	@ (80009e4 <SPI_PeriClockControl+0xa4>)
 80009ce:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80009d2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80009d4:	bf00      	nop
 80009d6:	370c      	adds	r7, #12
 80009d8:	46bd      	mov	sp, r7
 80009da:	bc80      	pop	{r7}
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	40013000 	.word	0x40013000
 80009e4:	40023800 	.word	0x40023800
 80009e8:	40003800 	.word	0x40003800
 80009ec:	40003c00 	.word	0x40003c00

080009f0 <SPI_GetFlagStatus>:
 *
 * Notes:					None
 *
 */

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName) {
 80009f0:	b480      	push	{r7}
 80009f2:	b083      	sub	sp, #12
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
 80009f8:	6039      	str	r1, [r7, #0]

	if (pSPIx->SR & FlagName) {
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	689a      	ldr	r2, [r3, #8]
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	4013      	ands	r3, r2
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <SPI_GetFlagStatus+0x1a>
		return FLAG_SET;
 8000a06:	2301      	movs	r3, #1
 8000a08:	e000      	b.n	8000a0c <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000a0a:	2300      	movs	r3, #0
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	370c      	adds	r7, #12
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bc80      	pop	{r7}
 8000a14:	4770      	bx	lr

08000a16 <SPI_SendData>:
 *
 * Notes:					This is a blocking call.
 *
 */

void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len) {
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b084      	sub	sp, #16
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	60f8      	str	r0, [r7, #12]
 8000a1e:	60b9      	str	r1, [r7, #8]
 8000a20:	607a      	str	r2, [r7, #4]

	while (Len > 0) {
 8000a22:	e027      	b.n	8000a74 <SPI_SendData+0x5e>
		// 1. wait until TXE is set
		while (SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET);
 8000a24:	bf00      	nop
 8000a26:	2102      	movs	r1, #2
 8000a28:	68f8      	ldr	r0, [r7, #12]
 8000a2a:	f7ff ffe1 	bl	80009f0 <SPI_GetFlagStatus>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d0f8      	beq.n	8000a26 <SPI_SendData+0x10>

		// 2. check the DFF
		if (pSPIx->CR1 & (1 << SPI_CR1_DFF)) {
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d00e      	beq.n	8000a5e <SPI_SendData+0x48>
			// 16 bit DFF
			// load the data into the DR
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	881b      	ldrh	r3, [r3, #0]
 8000a44:	461a      	mov	r2, r3
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	60da      	str	r2, [r3, #12]
			Len--;
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	3b01      	subs	r3, #1
 8000a4e:	607b      	str	r3, [r7, #4]
			Len--;		// twice since 2 bytes of data were sent out.
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	3b01      	subs	r3, #1
 8000a54:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;		// increment to get next byte of data.
 8000a56:	68bb      	ldr	r3, [r7, #8]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	60bb      	str	r3, [r7, #8]
 8000a5c:	e00a      	b.n	8000a74 <SPI_SendData+0x5e>
		} else {
			// 8 bit DFF
			// load the data into the DR
			pSPIx->DR = *pTxBuffer;
 8000a5e:	68bb      	ldr	r3, [r7, #8]
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	461a      	mov	r2, r3
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	60da      	str	r2, [r3, #12]
			Len--;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 8000a6e:	68bb      	ldr	r3, [r7, #8]
 8000a70:	3301      	adds	r3, #1
 8000a72:	60bb      	str	r3, [r7, #8]
	while (Len > 0) {
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d1d4      	bne.n	8000a24 <SPI_SendData+0xe>
		}
	}
}
 8000a7a:	bf00      	nop
 8000a7c:	bf00      	nop
 8000a7e:	3710      	adds	r7, #16
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <SPI_PeripheralControl>:
 *
 * Notes:					None
 *
 */

void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi) {
 8000a84:	b480      	push	{r7}
 8000a86:	b083      	sub	sp, #12
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
 8000a8c:	460b      	mov	r3, r1
 8000a8e:	70fb      	strb	r3, [r7, #3]

	if (EnOrDi == ENABLE) {
 8000a90:	78fb      	ldrb	r3, [r7, #3]
 8000a92:	2b01      	cmp	r3, #1
 8000a94:	d106      	bne.n	8000aa4 <SPI_PeripheralControl+0x20>
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	601a      	str	r2, [r3, #0]
	} else {
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 8000aa2:	e005      	b.n	8000ab0 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	601a      	str	r2, [r3, #0]
}
 8000ab0:	bf00      	nop
 8000ab2:	370c      	adds	r7, #12
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bc80      	pop	{r7}
 8000ab8:	4770      	bx	lr

08000aba <SPI_SSIConfig>:
 *
 * Notes:					None
 *
 */

void SPI_SSIConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi) {
 8000aba:	b480      	push	{r7}
 8000abc:	b083      	sub	sp, #12
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
 8000ac2:	460b      	mov	r3, r1
 8000ac4:	70fb      	strb	r3, [r7, #3]

	if (EnOrDi == ENABLE) {
 8000ac6:	78fb      	ldrb	r3, [r7, #3]
 8000ac8:	2b01      	cmp	r3, #1
 8000aca:	d106      	bne.n	8000ada <SPI_SSIConfig+0x20>
		pSPIx->CR1 |= (1 << SPI_CR1_SSI);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	601a      	str	r2, [r3, #0]
	} else {
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
	}
}
 8000ad8:	e005      	b.n	8000ae6 <SPI_SSIConfig+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SSI);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	601a      	str	r2, [r3, #0]
}
 8000ae6:	bf00      	nop
 8000ae8:	370c      	adds	r7, #12
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bc80      	pop	{r7}
 8000aee:	4770      	bx	lr

08000af0 <__libc_init_array>:
 8000af0:	b570      	push	{r4, r5, r6, lr}
 8000af2:	4d0d      	ldr	r5, [pc, #52]	@ (8000b28 <__libc_init_array+0x38>)
 8000af4:	4c0d      	ldr	r4, [pc, #52]	@ (8000b2c <__libc_init_array+0x3c>)
 8000af6:	1b64      	subs	r4, r4, r5
 8000af8:	10a4      	asrs	r4, r4, #2
 8000afa:	2600      	movs	r6, #0
 8000afc:	42a6      	cmp	r6, r4
 8000afe:	d109      	bne.n	8000b14 <__libc_init_array+0x24>
 8000b00:	4d0b      	ldr	r5, [pc, #44]	@ (8000b30 <__libc_init_array+0x40>)
 8000b02:	4c0c      	ldr	r4, [pc, #48]	@ (8000b34 <__libc_init_array+0x44>)
 8000b04:	f000 f818 	bl	8000b38 <_init>
 8000b08:	1b64      	subs	r4, r4, r5
 8000b0a:	10a4      	asrs	r4, r4, #2
 8000b0c:	2600      	movs	r6, #0
 8000b0e:	42a6      	cmp	r6, r4
 8000b10:	d105      	bne.n	8000b1e <__libc_init_array+0x2e>
 8000b12:	bd70      	pop	{r4, r5, r6, pc}
 8000b14:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b18:	4798      	blx	r3
 8000b1a:	3601      	adds	r6, #1
 8000b1c:	e7ee      	b.n	8000afc <__libc_init_array+0xc>
 8000b1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b22:	4798      	blx	r3
 8000b24:	3601      	adds	r6, #1
 8000b26:	e7f2      	b.n	8000b0e <__libc_init_array+0x1e>
 8000b28:	08000b50 	.word	0x08000b50
 8000b2c:	08000b50 	.word	0x08000b50
 8000b30:	08000b50 	.word	0x08000b50
 8000b34:	08000b54 	.word	0x08000b54

08000b38 <_init>:
 8000b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b3a:	bf00      	nop
 8000b3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b3e:	bc08      	pop	{r3}
 8000b40:	469e      	mov	lr, r3
 8000b42:	4770      	bx	lr

08000b44 <_fini>:
 8000b44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b46:	bf00      	nop
 8000b48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b4a:	bc08      	pop	{r3}
 8000b4c:	469e      	mov	lr, r3
 8000b4e:	4770      	bx	lr
