

================================================================
== Vivado HLS Report for 'meanFilterInTime'
================================================================
* Date:           Thu Mar 23 11:58:15 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       sweepMinNoFilter
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   18|   10|   18|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- lp33c   |    7|    7|         1|          1|          1|     7|    yes   |
        |- lp33b   |    7|    7|         2|          1|          1|     7|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 2
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	3  / (!reset_read)
	2  / (reset_read)
2 --> 
	3  / (tmp_s)
	2  / (!tmp_s)
3 --> 
	4  / true
4 --> 
	6  / (tmp_2)
	5  / (!tmp_2)
5 --> 
	4  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: reset_read (4)  [1/1] 0.00ns
.preheader.preheader:0  %reset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset)

ST_1: x_V_read (5)  [1/1] 0.00ns
.preheader.preheader:1  %x_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_V)

ST_1: StgValue_9 (6)  [1/1] 0.00ns  loc: axi_algorithm.cpp:366
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecMemCore([8 x i32]* @aux_array_V, [1 x i8]* @p_str1, [12 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: StgValue_10 (7)  [1/1] 0.00ns  loc: axi_algorithm.cpp:369
.preheader.preheader:3  br i1 %reset_read, label %.preheader.preheader26, label %.loopexit

ST_1: StgValue_11 (9)  [1/1] 1.77ns  loc: axi_algorithm.cpp:372
.preheader.preheader26:0  br label %.preheader


 <State 2>: 3.25ns
ST_2: i (11)  [1/1] 0.00ns
.preheader:0  %i = phi i3 [ %i_7, %0 ], [ 0, %.preheader.preheader26 ]

ST_2: tmp_s (12)  [1/1] 2.07ns  loc: axi_algorithm.cpp:372
.preheader:1  %tmp_s = icmp eq i3 %i, -1

ST_2: i_7 (13)  [1/1] 2.53ns  loc: axi_algorithm.cpp:372
.preheader:2  %i_7 = add i3 %i, 1

ST_2: StgValue_15 (14)  [1/1] 0.00ns  loc: axi_algorithm.cpp:372
.preheader:3  br i1 %tmp_s, label %.loopexit.loopexit, label %0

ST_2: i_cast2 (16)  [1/1] 0.00ns  loc: axi_algorithm.cpp:372
:0  %i_cast2 = zext i3 %i to i32

ST_2: empty (17)  [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

ST_2: StgValue_18 (18)  [1/1] 0.00ns  loc: axi_algorithm.cpp:373
:2  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str10) nounwind

ST_2: tmp_12 (19)  [1/1] 0.00ns  loc: axi_algorithm.cpp:373
:3  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str10)

ST_2: StgValue_20 (20)  [1/1] 0.00ns  loc: axi_algorithm.cpp:374
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: aux_array_V_addr (21)  [1/1] 0.00ns  loc: axi_algorithm.cpp:375
:5  %aux_array_V_addr = getelementptr [8 x i32]* @aux_array_V, i32 0, i32 %i_cast2

ST_2: StgValue_22 (22)  [1/1] 3.25ns  loc: axi_algorithm.cpp:375
:6  store i32 0, i32* %aux_array_V_addr, align 4

ST_2: empty_11 (23)  [1/1] 0.00ns  loc: axi_algorithm.cpp:376
:7  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str10, i32 %tmp_12)

ST_2: StgValue_24 (24)  [1/1] 0.00ns  loc: axi_algorithm.cpp:372
:8  br label %.preheader


 <State 3>: 1.77ns
ST_3: StgValue_25 (26)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit

ST_3: StgValue_26 (28)  [1/1] 1.77ns  loc: axi_algorithm.cpp:380
.loopexit:0  br label %1


 <State 4>: 5.79ns
ST_4: i_1 (30)  [1/1] 0.00ns
:0  %i_1 = phi i3 [ 0, %.loopexit ], [ %i_8, %2 ]

ST_4: tmp_2 (31)  [1/1] 2.07ns  loc: axi_algorithm.cpp:380
:1  %tmp_2 = icmp eq i3 %i_1, -1

ST_4: i_8 (32)  [1/1] 2.53ns  loc: axi_algorithm.cpp:383
:2  %i_8 = add i3 %i_1, 1

ST_4: StgValue_30 (33)  [1/1] 0.00ns  loc: axi_algorithm.cpp:380
:3  br i1 %tmp_2, label %3, label %2

ST_4: i_8_cast (40)  [1/1] 0.00ns  loc: axi_algorithm.cpp:383
:5  %i_8_cast = zext i3 %i_8 to i32

ST_4: aux_array_V_addr_1 (41)  [1/1] 0.00ns  loc: axi_algorithm.cpp:383
:6  %aux_array_V_addr_1 = getelementptr [8 x i32]* @aux_array_V, i32 0, i32 %i_8_cast

ST_4: p_Val2_s (42)  [2/2] 3.25ns  loc: axi_algorithm.cpp:383
:7  %p_Val2_s = load i32* %aux_array_V_addr_1, align 4


 <State 5>: 6.51ns
ST_5: i_1_cast1 (35)  [1/1] 0.00ns  loc: axi_algorithm.cpp:380
:0  %i_1_cast1 = zext i3 %i_1 to i32

ST_5: empty_12 (36)  [1/1] 0.00ns
:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

ST_5: StgValue_36 (37)  [1/1] 0.00ns  loc: axi_algorithm.cpp:381
:2  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str11) nounwind

ST_5: tmp_13 (38)  [1/1] 0.00ns  loc: axi_algorithm.cpp:381
:3  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str11)

ST_5: StgValue_38 (39)  [1/1] 0.00ns  loc: axi_algorithm.cpp:382
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: p_Val2_s (42)  [1/2] 3.25ns  loc: axi_algorithm.cpp:383
:7  %p_Val2_s = load i32* %aux_array_V_addr_1, align 4

ST_5: aux_array_V_addr_2 (43)  [1/1] 0.00ns  loc: axi_algorithm.cpp:383
:8  %aux_array_V_addr_2 = getelementptr [8 x i32]* @aux_array_V, i32 0, i32 %i_1_cast1

ST_5: StgValue_41 (44)  [1/1] 3.25ns  loc: axi_algorithm.cpp:383
:9  store i32 %p_Val2_s, i32* %aux_array_V_addr_2, align 4

ST_5: empty_13 (45)  [1/1] 0.00ns  loc: axi_algorithm.cpp:385
:10  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str11, i32 %tmp_13)

ST_5: StgValue_43 (46)  [1/1] 0.00ns  loc: axi_algorithm.cpp:380
:11  br label %1


 <State 6>: 3.25ns
ST_6: StgValue_44 (48)  [1/1] 3.25ns  loc: axi_algorithm.cpp:386
:0  store i32 %x_V_read, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 7), align 4

ST_6: StgValue_45 (49)  [1/1] 0.00ns
:1  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', axi_algorithm.cpp:372) [11]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', axi_algorithm.cpp:372) [11]  (0 ns)
	'getelementptr' operation ('aux_array_V_addr', axi_algorithm.cpp:375) [21]  (0 ns)
	'store' operation (axi_algorithm.cpp:375) of constant 0 on array 'aux_array_V' [22]  (3.25 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', axi_algorithm.cpp:383) [30]  (1.77 ns)

 <State 4>: 5.79ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', axi_algorithm.cpp:383) [30]  (0 ns)
	'add' operation ('i', axi_algorithm.cpp:383) [32]  (2.53 ns)
	'getelementptr' operation ('aux_array_V_addr_1', axi_algorithm.cpp:383) [41]  (0 ns)
	'load' operation ('__Val2__', axi_algorithm.cpp:383) on array 'aux_array_V' [42]  (3.25 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('__Val2__', axi_algorithm.cpp:383) on array 'aux_array_V' [42]  (3.25 ns)
	'store' operation (axi_algorithm.cpp:383) of variable '__Val2__', axi_algorithm.cpp:383 on array 'aux_array_V' [44]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'store' operation (axi_algorithm.cpp:386) of variable 'op.V' on array 'aux_array_V' [48]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
