# vsim -vopt -voptargs="+acc" -c -do " log -r /* ;run -all; exit" -l test1.log -sv_seed random work.top 
# Start time: 04:29:59 on Jul 05,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.ram_test_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading /home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# Sv_Seed = 598725082
#  log -r /* 
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test ram_random_test...
# UVM_INFO ../tb/ram_env.sv(62) @ 0: uvm_test_top.ram_envh [RAM_ram_env] This is build phase of RAM_ram_env
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ram_random_test         -     @467 
#   ram_envh                 ram_env                 -     @479 
#     wr_agnth               ram_wr_agent            -     @486 
#       drvh                 ram_wr_driver           -     @502 
#         rsp_port           uvm_analysis_port       -     @517 
#         seq_item_port      uvm_seq_item_pull_port  -     @509 
#       monh                 ram_wr_monitor          -     @495 
#       seqrh                ram_wr_sequencer        -     @525 
#         rsp_export         uvm_analysis_export     -     @532 
#         seq_item_export    uvm_seq_item_pull_imp   -     @626 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
# --------------------------------------------------------------
# 
# UVM_INFO ../wr_agt_top/ram_wr_monitor.sv(54) @ 0: uvm_test_top.ram_envh.wr_agnth.monh [RAM_WR_MONITOR] This is MONITOR in RUN
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(77) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @646                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd55                                         
#   address                      integral   12    'd69                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd13783194457736661068                       
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(77) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @653                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd79                                         
#   address                      integral   12    'd119                                        
#   write                        integral   -1    'd0                                          
#   xtn_delay                    integral   65    'd13913939213477539398                       
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(77) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @657                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd51                                         
#   address                      integral   12    'd1904                                       
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd233996668797914247                         
#   xtn_type                     addr_t     1     BAD_XTN                                      
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(77) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @661                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd71                                         
#   address                      integral   12    'd1904                                       
#   write                        integral   -1    'd0                                          
#   xtn_delay                    integral   65    'd11827246992517887103                       
#   xtn_type                     addr_t     1     BAD_XTN                                      
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(77) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @667                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd40                                         
#   address                      integral   12    'd76                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd5186661297427866560                        
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(77) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @671                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd32                                         
#   address                      integral   12    'd22                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd5234439306884019314                        
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(77) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @675                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd74                                         
#   address                      integral   12    'd40                                         
#   write                        integral   -1    'd0                                          
#   xtn_delay                    integral   65    'd11994429944411480400                       
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(77) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @681                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd40                                         
#   address                      integral   12    'd97                                         
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd16057849865473902712                       
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(77) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @685                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd77                                         
#   address                      integral   12    'd86                                         
#   write                        integral   -1    'd0                                          
#   xtn_delay                    integral   65    'd2664231701922720092                        
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO ../wr_agt_top/ram_wr_driver.sv(77) @ 0: uvm_test_top.ram_envh.wr_agnth.drvh [DRIVER] Displaying the Driver Data
# ---------------------------------------------------------------------------------------------
# Name                           Type       Size  Value                                        
# ---------------------------------------------------------------------------------------------
# req                            write_xtn  -     @689                                         
#   begin_time                   time       64    0                                            
#   depth                        int        32    'd2                                          
#   parent sequence (name)       string     8     ram_seqh                                     
#   parent sequence (full name)  string     45    uvm_test_top.ram_envh.wr_agnth.seqrh.ram_seqh
#   sequencer                    string     36    uvm_test_top.ram_envh.wr_agnth.seqrh         
#   data                         integral   64    'd50                                         
#   address                      integral   12    'd101                                        
#   write                        integral   -1    'd1                                          
#   xtn_delay                    integral   65    'd11209762469481688061                       
#   xtn_type                     addr_t     1     GOOD_XTN                                     
# ---------------------------------------------------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   17
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRIVER]    10
# [Questa UVM]     2
# [RAM_WR_MONITOR]     1
# [RAM_ram_env]     1
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# ** Note: $finish    : /home/cad/eda/Mentor_Graphics/Questasim/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 250  Instance: /top
# End time: 04:30:03 on Jul 05,2025, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
