// Seed: 4052221591
module module_0 (
    id_1,
    id_2
);
  output uwire id_2;
  input wire id_1;
  logic id_3;
  ;
  assign id_2 = -1;
  wire  id_4 = id_4;
  logic id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1
);
  wire id_3;
  ;
  assign id_1 = 1 == id_0;
  parameter id_4 = -1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  localparam id_5 = -1'd0;
  wire id_6;
endmodule
module module_2 #(
    parameter id_4 = 32'd14
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output logic [7:0] id_2;
  input wire id_1;
  parameter id_4 = -1'b0;
  assign id_2[1] = id_4 - -1;
  initial begin : LABEL_0
    id_2[1] = id_1;
  end
  wire [1 'b0 : (  id_4  )] id_5;
  wire [-1 : 1] id_6;
  module_0 modCall_1 (
      id_3,
      id_6
  );
  assign id_2[1] = 1 ? id_6 : id_6;
endmodule
