FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2018 Renesas Electronics Corp.
 */
#ifndef __DT_BINDINGS_POWER_R8A77990_SYSC_H__
#define __DT_BINDINGS_POWER_R8A77990_SYSC_H__

/*
 * These power domain indices match the numbers of the interrupt bits
 * representing the power areas in the various Interrupt Registers
 * (e.g. SYSCISR, Interrupt Status Register)
 */

#define R8A77990_PD_CA53_CPU0		5
/* bench 22844.3.0 1bab877f0f56 */
/* bench 22844.3.1 a468b1a9e6e6 */
/* bench 22844.3.2 a4852787f817 */
/* bench 22844.3.3 1e44825aadc6 */
/* bench 22844.3.4 f13db8ebcb3c */
/* bench 22844.3.5 40a4ef097514 */
#define R8A77990_PD_A3VC		14
#define R8A77990_PD_3DG_A		17
#define R8A77990_PD_3DG_B		18
#define R8A77990_PD_CA53_SCU		21
#define R8A77990_PD_A2VC1		26

/* Always-on power area */
#define R8A77990_PD_ALWAYS_ON		32

#endif /* __DT_BINDINGS_POWER_R8A77990_SYSC_H__ */
