// Seed: 560151852
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    output tri1 id_2,
    output tri0 id_3
);
  id_5(
      id_2, 1 <-> 1, 1, 1
  );
  reg id_6, id_7;
  assign id_5 = id_5;
  `define pp_8 0
  assign id_6 = 1;
  reg id_9, id_10;
  id_11 :
  assert property (@(1) 1) if (1) id_7 <= id_9;
  assign id_2 = 1;
  reg id_12;
  always if (1) id_12 = 1;
  assign id_3 = 1;
  initial id_12 <= 1;
endmodule
module module_1 (
    output wand id_0,
    output logic id_1
    , id_24,
    output uwire id_2,
    input wor id_3,
    output wor id_4,
    output tri0 id_5,
    input wor id_6
    , id_25,
    input wand id_7,
    input supply0 id_8,
    output tri1 id_9,
    output wor id_10,
    output supply0 id_11,
    output supply1 id_12,
    input logic id_13,
    output uwire id_14,
    output wire id_15,
    output supply1 id_16,
    input logic id_17,
    input wor id_18,
    output wor id_19,
    output wire id_20,
    input tri id_21,
    output wor id_22
);
  assign id_24 = id_13;
  initial id_25 <= id_21 ? id_17 : 1;
  initial id_1 <= 1'd0 == id_3 ? ("") == 1 : 1;
  module_0 modCall_1 (
      id_20,
      id_6,
      id_12,
      id_19
  );
  assign modCall_1.id_7 = 0;
  wire id_26;
  assign id_2 = id_25 ^ id_13;
  wire id_27;
  wire id_28;
endmodule
