

================================================================
== Vitis HLS Report for 'Array2xfMat_32_0_1080_1920_1_s'
================================================================
* Date:           Thu Mar 25 14:59:48 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_dense_optical_flow_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 5.044 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |       79|  2073678| 0.527 us | 13.825 ms |   79|  2073678|   none  |
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+---------+---------+----------+-----------+-----+---------+----------+
        |                     |           |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
        |       Instance      |   Module  |   min   |   max   |    min   |    max    | min |   max   |   Type   |
        +---------------------+-----------+---------+---------+----------+-----------+-----+---------+----------+
        |grp_Axi2Mat_1_fu_56  |Axi2Mat_1  |       78|  2073677| 0.520 us | 13.825 ms |    6|  2073605| dataflow |
        +---------------------+-----------+---------+---------+----------+-----------+-----+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     5|    1870|    3358|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      60|    -|
|Register         |        -|     -|      70|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     5|    1940|    3424|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------+---------+----+------+------+-----+
    |       Instance      |   Module  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------+-----------+---------+----+------+------+-----+
    |grp_Axi2Mat_1_fu_56  |Axi2Mat_1  |        0|   5|  1870|  3358|    0|
    +---------------------+-----------+---------+----+------+------+-----+
    |Total                |           |        0|   5|  1870|  3358|    0|
    +---------------------+-----------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                       |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_Axi2Mat_1_fu_56_ap_done   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_Axi2Mat_1_fu_56_ap_ready  |    or    |   0|  0|   2|           1|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0|   6|           3|           3|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  15|          3|    1|          3|
    |ap_done                    |   9|          2|    1|          2|
    |current_img_mat_434_write  |   9|          2|    1|          2|
    |m_axi_gmem1_ARVALID        |   9|          2|    1|          2|
    |m_axi_gmem1_RREADY         |   9|          2|    1|          2|
    |srcPtr_blk_n               |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  60|         13|    6|         13|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   2|   0|    2|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_sync_reg_grp_Axi2Mat_1_fu_56_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_Axi2Mat_1_fu_56_ap_ready  |   1|   0|    1|          0|
    |grp_Axi2Mat_1_fu_56_ap_start_reg          |   1|   0|    1|          0|
    |srcPtr_read_reg_80                        |  64|   0|   64|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  70|   0|   70|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | Array2xfMat<32, 0, 1080, 1920, 1> | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | Array2xfMat<32, 0, 1080, 1920, 1> | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | Array2xfMat<32, 0, 1080, 1920, 1> | return value |
|ap_done                     | out |    1| ap_ctrl_hs | Array2xfMat<32, 0, 1080, 1920, 1> | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs | Array2xfMat<32, 0, 1080, 1920, 1> | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | Array2xfMat<32, 0, 1080, 1920, 1> | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | Array2xfMat<32, 0, 1080, 1920, 1> | return value |
|m_axi_gmem1_AWVALID         | out |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_AWREADY         |  in |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_AWADDR          | out |   64|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_AWID            | out |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_AWLEN           | out |   32|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_AWSIZE          | out |    3|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_AWBURST         | out |    2|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_AWLOCK          | out |    2|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_AWCACHE         | out |    4|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_AWPROT          | out |    3|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_AWQOS           | out |    4|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_AWREGION        | out |    4|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_AWUSER          | out |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_WVALID          | out |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_WREADY          |  in |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_WDATA           | out |   32|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_WSTRB           | out |    4|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_WLAST           | out |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_WID             | out |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_WUSER           | out |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_ARVALID         | out |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_ARREADY         |  in |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_ARADDR          | out |   64|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_ARID            | out |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_ARLEN           | out |   32|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_ARSIZE          | out |    3|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_ARBURST         | out |    2|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_ARLOCK          | out |    2|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_ARCACHE         | out |    4|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_ARPROT          | out |    3|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_ARQOS           | out |    4|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_ARREGION        | out |    4|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_ARUSER          | out |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_RVALID          |  in |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_RREADY          | out |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_RDATA           |  in |   32|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_RLAST           |  in |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_RID             |  in |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_RUSER           |  in |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_RRESP           |  in |    2|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_BVALID          |  in |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_BREADY          | out |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_BRESP           |  in |    2|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_BID             |  in |    1|    m_axi   |               gmem1               |    pointer   |
|m_axi_gmem1_BUSER           |  in |    1|    m_axi   |               gmem1               |    pointer   |
|current_img_mat_434_din     | out |    8|   ap_fifo  |        current_img_mat_434        |    pointer   |
|current_img_mat_434_full_n  |  in |    1|   ap_fifo  |        current_img_mat_434        |    pointer   |
|current_img_mat_434_write   | out |    1|   ap_fifo  |        current_img_mat_434        |    pointer   |
|srcPtr_dout                 |  in |   64|   ap_fifo  |               srcPtr              |    pointer   |
|srcPtr_empty_n              |  in |    1|   ap_fifo  |               srcPtr              |    pointer   |
|srcPtr_read                 | out |    1|   ap_fifo  |               srcPtr              |    pointer   |
|p_read                      |  in |   32|   ap_none  |               p_read              |    scalar    |
|p_read1                     |  in |   32|   ap_none  |              p_read1              |    scalar    |
+----------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1192]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1192]   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%srcPtr_read = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %srcPtr" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1192]   --->   Operation 5 'read' 'srcPtr_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln1192 = call void @Axi2Mat.1, i32 %gmem1, i8 %current_img_mat_434, i64 %srcPtr_read, i32 %p_read_2, i32 %p_read_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1192]   --->   Operation 6 'call' 'call_ln1192' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_21, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %current_img_mat_434, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %srcPtr, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %current_img_mat_434, void @empty_35, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_21, i32, i32, void @empty_25, i32, i32, void @empty_25, void @empty_25, void @empty_25, i32, i32, i32, i32, void @empty_25, void @empty_25"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln1192 = call void @Axi2Mat.1, i32 %gmem1, i8 %current_img_mat_434, i64 %srcPtr_read, i32 %p_read_2, i32 %p_read_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1192]   --->   Operation 12 'call' 'call_ln1192' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 13 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ current_img_mat_434]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcPtr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1          (read         ) [ 001]
p_read_2          (read         ) [ 001]
srcPtr_read       (read         ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln1192       (call         ) [ 000]
ret_ln0           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="current_img_mat_434">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_img_mat_434"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="srcPtr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcPtr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Axi2Mat.1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="p_read_1_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_read_2_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="srcPtr_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="64" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcPtr_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_Axi2Mat_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="0" index="3" bw="64" slack="0"/>
<pin id="61" dir="0" index="4" bw="32" slack="0"/>
<pin id="62" dir="0" index="5" bw="32" slack="0"/>
<pin id="63" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1192/1 "/>
</bind>
</comp>

<comp id="70" class="1005" name="p_read_1_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="75" class="1005" name="p_read_2_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="srcPtr_read_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="1"/>
<pin id="82" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="srcPtr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="50" pin="2"/><net_sink comp="56" pin=3"/></net>

<net id="68"><net_src comp="44" pin="2"/><net_sink comp="56" pin=4"/></net>

<net id="69"><net_src comp="38" pin="2"/><net_sink comp="56" pin=5"/></net>

<net id="73"><net_src comp="38" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="56" pin=5"/></net>

<net id="78"><net_src comp="44" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="56" pin=4"/></net>

<net id="83"><net_src comp="50" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="56" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: current_img_mat_434 | {1 2 }
 - Input state : 
	Port: Array2xfMat<32, 0, 1080, 1920, 1> : gmem1 | {1 2 }
	Port: Array2xfMat<32, 0, 1080, 1920, 1> : srcPtr | {1 }
	Port: Array2xfMat<32, 0, 1080, 1920, 1> : p_read | {1 }
	Port: Array2xfMat<32, 0, 1080, 1920, 1> : p_read1 | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   call   |   grp_Axi2Mat_1_fu_56  |    5    |  1.312  |   1059  |   1379  |
|----------|------------------------|---------|---------|---------|---------|
|          |   p_read_1_read_fu_38  |    0    |    0    |    0    |    0    |
|   read   |   p_read_2_read_fu_44  |    0    |    0    |    0    |    0    |
|          | srcPtr_read_read_fu_50 |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    5    |  1.312  |   1059  |   1379  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  p_read_1_reg_70 |   32   |
|  p_read_2_reg_75 |   32   |
|srcPtr_read_reg_80|   64   |
+------------------+--------+
|       Total      |   128  |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_Axi2Mat_1_fu_56 |  p3  |   2  |  64  |   128  ||    9    |
| grp_Axi2Mat_1_fu_56 |  p4  |   2  |  32  |   64   ||    9    |
| grp_Axi2Mat_1_fu_56 |  p5  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   256  ||  1.968  ||    27   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    1   |  1059  |  1379  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |  1187  |  1406  |
+-----------+--------+--------+--------+--------+
