Flow report for top_clock
Fri Dec 14 11:09:34 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Fri Dec 14 11:09:34 2018       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; top_clock                                   ;
; Top-level Entity Name           ; top_clock                                   ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Preliminary                                 ;
; Logic utilization (in ALMs)     ; 170 / 32,070 ( < 1 % )                      ;
; Total registers                 ; 96                                          ;
; Total pins                      ; 51 / 457 ( 11 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0 / 4,065,280 ( 0 % )                       ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/14/2018 10:51:38 ;
; Main task         ; Compilation         ;
; Revision Name     ; top_clock           ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                    ;
+-------------------------------------+--------------------------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                                                          ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+--------------------------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 277375804652359.154475589806644                                                ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                                                            ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR       ; D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                                                                    ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)                                                      ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                                                           ; --            ; --          ; eda_simulation ;
; ENABLE_OCT_DONE                     ; Off                                                                            ; On            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                                                             ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                                                              ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                                                                       ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                                          ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                                         ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                   ; --            ; --          ; --             ;
+-------------------------------------+--------------------------------------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 572 MB              ; 00:00:02                           ;
; Fitter                    ; 00:01:01     ; 1.4                     ; 1772 MB             ; 00:01:18                           ;
; Assembler                 ; 00:00:13     ; 1.0                     ; 647 MB              ; 00:00:13                           ;
; TimeQuest Timing Analyzer ; 00:00:10     ; 1.0                     ; 860 MB              ; 00:00:10                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 533 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 537 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 553 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 537 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 553 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 537 MB              ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 553 MB              ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 537 MB              ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 553 MB              ; 00:00:04                           ;
; Total                     ; 00:01:43     ; --                      ; --                  ; 00:02:09                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; DESKTOP-722DI75  ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; DESKTOP-722DI75  ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; DESKTOP-722DI75  ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; DESKTOP-722DI75  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-722DI75  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-722DI75  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-722DI75  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-722DI75  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-722DI75  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-722DI75  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-722DI75  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-722DI75  ; Windows 7 ; 6.2        ; x86_64         ;
; EDA Netlist Writer        ; DESKTOP-722DI75  ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off top_clock -c top_clock
quartus_fit --read_settings_files=off --write_settings_files=off top_clock -c top_clock
quartus_asm --read_settings_files=off --write_settings_files=off top_clock -c top_clock
quartus_sta top_clock -c top_clock
quartus_eda --read_settings_files=off --write_settings_files=off top_clock -c top_clock
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog top_clock -c top_clock --vector_source=D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/Waveform.vwf --testbench_file=D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/simulation/qsim/ top_clock -c top_clock
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog top_clock -c top_clock --vector_source=D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/Waveform.vwf --testbench_file=D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/simulation/qsim/ top_clock -c top_clock
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog top_clock -c top_clock --vector_source=D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/Waveform.vwf --testbench_file=D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/simulation/qsim/ top_clock -c top_clock
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog top_clock -c top_clock --vector_source=D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/Waveform.vwf --testbench_file=D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/simulation/qsim/Waveform.vwf.vt
quartus_eda --functional=off --flatten_buses=off --timescale=1ps --simulation=on --tool=modelsim_oem --format=verilog --output_directory=D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6_1/simulation/qsim/ top_clock -c top_clock



