Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: reg6.def
Notice 0: Design: reg1
Notice 0:     Created 3 pins.
Notice 0:     Created 8 components and 39 component-terminals.
Notice 0:     Created 2 special nets and 16 connections.
Notice 0:     Created 10 nets and 20 connections.
Notice 0: Finished DEF file: reg6.def
Startpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.02    0.02 ^ c2/Z (BUF_X1)
   0.00    0.02 ^ r2/CK (DFF_X1)
   0.11    0.12 ^ r2/Q (DFF_X1)
   0.09    0.22 ^ u1/Z (BUF_X1)
   0.12    0.33 ^ u2/ZN (AND2_X1)
   0.01    0.34 ^ r3/D (DFF_X1)
           0.34   data arrival time

  10.00   10.00   clock clk (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.02   10.02 ^ c3/Z (BUF_X1)
   0.00   10.02 ^ r3/CK (DFF_X1)
   0.00   10.02   clock reconvergence pessimism
  -0.04    9.98   library setup time
           9.98   data required time
---------------------------------------------------------
           9.98   data required time
          -0.34   data arrival time
---------------------------------------------------------
           9.63   slack (MET)


