# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf ../../src/altera_mf 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:46 on Dec 15,2019
# vcom -reportprogress 300 -93 -work work ../../src/rom_data/rom_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: (vcom-13) Recompile altera_mf.altera_mf_components because ieee.std_logic_1164 has changed.
# ** Error (suppressible): ../../src/rom_data/rom_data.vhd(41): (vcom-1195) Cannot find expanded name "altera_mf.altera_mf_components".
# ** Error: ../../src/rom_data/rom_data.vhd(41): Unknown expanded name.
# ** Error: ../../src/rom_data/rom_data.vhd(43): VHDL Compiler exiting
# End time: 10:52:46 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 3
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../../src/rom_data/rom_data.vhd"
vlog -work ../../src/altera_mf -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:31 on Dec 15,2019
# vlog -reportprogress 300 -work ../../src/altera_mf -refresh -force_refresh 
# -- Skipping entity a_graycounter
# -- Skipping entity alt3pram
# -- Skipping entity alt_aeq_s4
# -- Skipping package alt_aeq_s4_func
# -- Skipping entity alt_cal
# -- Skipping entity alt_cal_av
# -- Skipping entity alt_cal_c3gxb
# -- Skipping entity alt_cal_mm
# -- Skipping entity alt_cal_sv
# -- Skipping entity alt_dfe
# -- Skipping package alt_dfe_func
# -- Skipping entity alt_eyemon
# -- Skipping package alt_eyemon_func
# -- Skipping entity alt_fault_injection
# -- Skipping entity altaccumulate
# -- Skipping entity altclklock
# -- Skipping entity altddio_bidir
# -- Skipping entity altddio_in
# -- Skipping entity altddio_out
# -- Skipping entity altdpram
# -- Skipping package altera_common_conversion
# -- Skipping package altera_device_families
# -- Skipping package altera_mf_components
# -- Skipping package altera_mf_hint_evaluation
# -- Skipping entity altera_std_synchronizer
# -- Skipping entity altera_std_synchronizer_bundle
# -- Skipping entity altfp_mult
# -- Skipping entity altlvds_rx
# -- Skipping entity altlvds_tx
# -- Skipping entity altmult_accum
# -- Skipping entity altmult_add
# -- Skipping entity altparallel_flash_loader
# -- Skipping entity altpll
# -- Skipping entity altserial_flash_loader
# -- Skipping entity altshift_taps
# -- Skipping entity altsource_probe
# -- Skipping entity altsqrt
# -- Skipping entity altsquare
# -- Skipping entity altstratixii_oct
# -- Skipping entity altsyncram
# -- Skipping entity arm_m_cntr
# -- Skipping entity arm_n_cntr
# -- Skipping entity arm_scale_cntr
# -- Skipping entity dcfifo
# -- Skipping entity dcfifo_async
# -- Skipping entity dcfifo_dffpipe
# -- Skipping entity dcfifo_fefifo
# -- Skipping entity dcfifo_low_latency
# -- Skipping entity dcfifo_mixed_widths
# -- Skipping entity dcfifo_sync
# -- Skipping entity dffp
# -- Skipping entity dummy_hub
# -- Skipping entity flexible_lvds_rx
# -- Skipping entity flexible_lvds_tx
# -- Skipping entity jtag_tap_controller
# -- Skipping entity lcell
# -- Skipping entity mf_cda_mn_cntr
# -- Skipping entity mf_cda_scale_cntr
# -- Skipping entity mf_cycloneiii_pll
# -- Skipping entity mf_cycloneiiigl_pll
# -- Skipping entity mf_m_cntr
# -- Skipping entity mf_n_cntr
# -- Skipping entity mf_pll_reg
# -- Skipping package mf_pllpack
# -- Skipping entity mf_stingray_mn_cntr
# -- Skipping entity mf_stingray_post_divider
# -- Skipping entity mf_stingray_scale_cntr
# -- Skipping entity mf_stratix_pll
# -- Skipping entity mf_stratixii_pll
# -- Skipping entity mf_stratixiii_pll
# -- Skipping entity mf_ttn_mn_cntr
# -- Skipping entity mf_ttn_scale_cntr
# -- Skipping entity parallel_add
# -- Skipping entity pll_iobuf
# -- Skipping entity scfifo
# -- Skipping entity signal_gen
# -- Skipping package sld_node
# -- Skipping entity sld_signaltap
# -- Skipping entity sld_virtual_jtag
# -- Skipping entity sld_virtual_jtag_basic
# -- Skipping entity stratix_tx_outclk
# -- Skipping entity stratixii_lvds_rx
# -- Skipping entity stratixii_tx_outclk
# -- Skipping entity stratixiii_lvds_rx
# -- Skipping entity stratixiii_lvds_rx_channel
# -- Skipping entity stratixiii_lvds_rx_dpa
# -- Skipping entity stratixv_local_clk_divider
# -- Skipping entity stx_scale_cntr
# End time: 10:53:31 on Dec 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work ../../src/altera_mf -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:53:31 on Dec 15,2019
# vcom -reportprogress 300 -work ../../src/altera_mf -refresh -force_refresh 
# ** Error: c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf.vhd: This version of the compiler is incompatible with the library .dat file.
# -- Loading package STANDARD
# ** Error: c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf.vhd(1): near "<byte 0x01>": illegal character found in source
# ** Error: c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf.vhd(1): near "p ": Identifier may not contain non-graphic character.
# ** Error: c:/intelfpga/18.1/quartus/eda/sim_lib/altera_mf.vhd(1): VHDL Compiler exiting
# End time: 10:53:32 on Dec 15,2019, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
