Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 28 00:35:05 2021
| Host         : DESKTOP-8PEBONS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/BALL_1_Dx_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/BALL_1_Dx_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: graph_inst/BALL_1_Dy_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.031        0.000                      0                  191        0.154        0.000                      0                  191        3.000        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       30.031        0.000                      0                  185        0.154        0.000                      0                  185       19.363        0.000                       0                   123  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       36.571        0.000                      0                    6        0.648        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.031ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.473ns  (logic 1.926ns (20.331%)  route 7.547ns (79.669%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.200 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.785    -0.967    graph_inst/CLK
    SLICE_X102Y61        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        FDCE (Prop_fdce_C_Q)         0.518    -0.449 r  graph_inst/ball1_x_reg_reg[3]/Q
                         net (fo=36, routed)          1.769     1.321    graph_inst/Q[1]
    SLICE_X101Y57        LUT6 (Prop_lut6_I3_O)        0.124     1.445 f  graph_inst/i__carry_i_7__5/O
                         net (fo=10, routed)          1.284     2.728    graph_inst/i__carry_i_7__5_n_0
    SLICE_X99Y58         LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  graph_inst/ball13_xC2_carry__0_i_1/O
                         net (fo=1, routed)           0.519     3.372    graph_inst/ball13_xC3[10]
    SLICE_X98Y58         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     3.828 r  graph_inst/ball13_xC2_carry__0/CO[1]
                         net (fo=2, routed)           1.023     4.851    graph_inst/ball13_xC2
    SLICE_X104Y60        LUT4 (Prop_lut4_I1_O)        0.332     5.183 r  graph_inst/BALL_1_Dx[1]_i_8/O
                         net (fo=2, routed)           1.087     6.270    graph_inst/BALL_1_Dx[1]_i_8_n_0
    SLICE_X105Y60        LUT6 (Prop_lut6_I4_O)        0.124     6.394 f  graph_inst/BALL_1_Dx[1]_i_3/O
                         net (fo=12, routed)          0.665     7.059    graph_inst/BALL_1_Dx[1]_i_3_n_0
    SLICE_X104Y62        LUT4 (Prop_lut4_I1_O)        0.124     7.183 r  graph_inst/BALL_1_Dy[1]_i_4/O
                         net (fo=2, routed)           0.686     7.869    graph_inst/BALL_1_Dy[1]_i_4_n_0
    SLICE_X108Y63        LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  graph_inst/ball1_vy_reg[9]_C_i_1/O
                         net (fo=2, routed)           0.514     8.507    graph_inst/ball1_vy_reg[9]_C_i_1_n_0
    SLICE_X107Y63        FDCE                                         r  graph_inst/ball1_vy_reg_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.681    38.200    graph_inst/CLK
    SLICE_X107Y63        FDCE                                         r  graph_inst/ball1_vy_reg_reg[9]_C/C
                         clock pessimism              0.568    38.768    
                         clock uncertainty           -0.164    38.605    
    SLICE_X107Y63        FDCE (Setup_fdce_C_D)       -0.067    38.538    graph_inst/ball1_vy_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         38.538    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                 30.031    

Slack (MET) :             30.331ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_1_Dy_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.333ns  (logic 1.948ns (20.872%)  route 7.385ns (79.128%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 38.201 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.785    -0.967    graph_inst/CLK
    SLICE_X102Y61        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        FDCE (Prop_fdce_C_Q)         0.518    -0.449 r  graph_inst/ball1_x_reg_reg[3]/Q
                         net (fo=36, routed)          1.769     1.321    graph_inst/Q[1]
    SLICE_X101Y57        LUT6 (Prop_lut6_I3_O)        0.124     1.445 f  graph_inst/i__carry_i_7__5/O
                         net (fo=10, routed)          1.284     2.728    graph_inst/i__carry_i_7__5_n_0
    SLICE_X99Y58         LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  graph_inst/ball13_xC2_carry__0_i_1/O
                         net (fo=1, routed)           0.519     3.372    graph_inst/ball13_xC3[10]
    SLICE_X98Y58         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     3.828 r  graph_inst/ball13_xC2_carry__0/CO[1]
                         net (fo=2, routed)           1.023     4.851    graph_inst/ball13_xC2
    SLICE_X104Y60        LUT4 (Prop_lut4_I1_O)        0.332     5.183 r  graph_inst/BALL_1_Dx[1]_i_8/O
                         net (fo=2, routed)           1.087     6.270    graph_inst/BALL_1_Dx[1]_i_8_n_0
    SLICE_X105Y60        LUT6 (Prop_lut6_I4_O)        0.124     6.394 f  graph_inst/BALL_1_Dx[1]_i_3/O
                         net (fo=12, routed)          0.665     7.059    graph_inst/BALL_1_Dx[1]_i_3_n_0
    SLICE_X104Y62        LUT4 (Prop_lut4_I1_O)        0.124     7.183 r  graph_inst/BALL_1_Dy[1]_i_4/O
                         net (fo=2, routed)           1.037     8.221    graph_inst/BALL_1_Dy[1]_i_4_n_0
    SLICE_X108Y62        LUT5 (Prop_lut5_I3_O)        0.146     8.367 r  graph_inst/BALL_1_Dy[1]_i_1/O
                         net (fo=1, routed)           0.000     8.367    graph_inst/BALL_1_Dy[1]_i_1_n_0
    SLICE_X108Y62        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.682    38.201    graph_inst/CLK
    SLICE_X108Y62        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
                         clock pessimism              0.568    38.769    
                         clock uncertainty           -0.164    38.606    
    SLICE_X108Y62        FDCE (Setup_fdce_C_D)        0.092    38.698    graph_inst/BALL_1_Dy_reg[1]
  -------------------------------------------------------------------
                         required time                         38.698    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                 30.331    

Slack (MET) :             30.650ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 1.802ns (20.669%)  route 6.916ns (79.331%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.202 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.785    -0.967    graph_inst/CLK
    SLICE_X102Y61        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        FDCE (Prop_fdce_C_Q)         0.518    -0.449 r  graph_inst/ball1_x_reg_reg[3]/Q
                         net (fo=36, routed)          1.769     1.321    graph_inst/Q[1]
    SLICE_X101Y57        LUT6 (Prop_lut6_I3_O)        0.124     1.445 f  graph_inst/i__carry_i_7__5/O
                         net (fo=10, routed)          1.284     2.728    graph_inst/i__carry_i_7__5_n_0
    SLICE_X99Y58         LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  graph_inst/ball13_xC2_carry__0_i_1/O
                         net (fo=1, routed)           0.519     3.372    graph_inst/ball13_xC3[10]
    SLICE_X98Y58         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     3.828 r  graph_inst/ball13_xC2_carry__0/CO[1]
                         net (fo=2, routed)           1.023     4.851    graph_inst/ball13_xC2
    SLICE_X104Y60        LUT4 (Prop_lut4_I1_O)        0.332     5.183 r  graph_inst/BALL_1_Dx[1]_i_8/O
                         net (fo=2, routed)           1.087     6.270    graph_inst/BALL_1_Dx[1]_i_8_n_0
    SLICE_X105Y60        LUT6 (Prop_lut6_I4_O)        0.124     6.394 f  graph_inst/BALL_1_Dx[1]_i_3/O
                         net (fo=12, routed)          0.514     6.908    graph_inst/BALL_1_Dx[1]_i_3_n_0
    SLICE_X103Y62        LUT4 (Prop_lut4_I2_O)        0.124     7.032 r  graph_inst/ball1_vx_reg[9]_P_i_1/O
                         net (fo=2, routed)           0.720     7.752    graph_inst/ball1_vx_reg
    SLICE_X106Y61        FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.683    38.202    graph_inst/CLK
    SLICE_X106Y61        FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]_P/C
                         clock pessimism              0.568    38.770    
                         clock uncertainty           -0.164    38.607    
    SLICE_X106Y61        FDPE (Setup_fdpe_C_CE)      -0.205    38.402    graph_inst/ball1_vx_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                         38.402    
                         arrival time                          -7.752    
  -------------------------------------------------------------------
                         slack                                 30.650    

Slack (MET) :             30.689ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.960ns  (logic 1.926ns (21.496%)  route 7.034ns (78.504%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.200 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.785    -0.967    graph_inst/CLK
    SLICE_X102Y61        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        FDCE (Prop_fdce_C_Q)         0.518    -0.449 r  graph_inst/ball1_x_reg_reg[3]/Q
                         net (fo=36, routed)          1.769     1.321    graph_inst/Q[1]
    SLICE_X101Y57        LUT6 (Prop_lut6_I3_O)        0.124     1.445 f  graph_inst/i__carry_i_7__5/O
                         net (fo=10, routed)          1.284     2.728    graph_inst/i__carry_i_7__5_n_0
    SLICE_X99Y58         LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  graph_inst/ball13_xC2_carry__0_i_1/O
                         net (fo=1, routed)           0.519     3.372    graph_inst/ball13_xC3[10]
    SLICE_X98Y58         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     3.828 r  graph_inst/ball13_xC2_carry__0/CO[1]
                         net (fo=2, routed)           1.023     4.851    graph_inst/ball13_xC2
    SLICE_X104Y60        LUT4 (Prop_lut4_I1_O)        0.332     5.183 r  graph_inst/BALL_1_Dx[1]_i_8/O
                         net (fo=2, routed)           1.087     6.270    graph_inst/BALL_1_Dx[1]_i_8_n_0
    SLICE_X105Y60        LUT6 (Prop_lut6_I4_O)        0.124     6.394 f  graph_inst/BALL_1_Dx[1]_i_3/O
                         net (fo=12, routed)          0.665     7.059    graph_inst/BALL_1_Dx[1]_i_3_n_0
    SLICE_X104Y62        LUT4 (Prop_lut4_I1_O)        0.124     7.183 r  graph_inst/BALL_1_Dy[1]_i_4/O
                         net (fo=2, routed)           0.686     7.869    graph_inst/BALL_1_Dy[1]_i_4_n_0
    SLICE_X108Y63        LUT5 (Prop_lut5_I1_O)        0.124     7.993 r  graph_inst/ball1_vy_reg[9]_C_i_1/O
                         net (fo=2, routed)           0.000     7.993    graph_inst/ball1_vy_reg[9]_C_i_1_n_0
    SLICE_X108Y63        FDPE                                         r  graph_inst/ball1_vy_reg_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.681    38.200    graph_inst/CLK
    SLICE_X108Y63        FDPE                                         r  graph_inst/ball1_vy_reg_reg[9]_P/C
                         clock pessimism              0.568    38.768    
                         clock uncertainty           -0.164    38.605    
    SLICE_X108Y63        FDPE (Setup_fdpe_C_D)        0.077    38.682    graph_inst/ball1_vy_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                         38.682    
                         arrival time                          -7.993    
  -------------------------------------------------------------------
                         slack                                 30.689    

Slack (MET) :             30.787ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_1_Dx_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 1.794ns (21.167%)  route 6.681ns (78.833%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 38.126 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.785    -0.967    graph_inst/CLK
    SLICE_X102Y61        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        FDCE (Prop_fdce_C_Q)         0.518    -0.449 r  graph_inst/ball1_x_reg_reg[3]/Q
                         net (fo=36, routed)          1.769     1.321    graph_inst/Q[1]
    SLICE_X101Y57        LUT6 (Prop_lut6_I3_O)        0.124     1.445 f  graph_inst/i__carry_i_7__5/O
                         net (fo=10, routed)          1.284     2.728    graph_inst/i__carry_i_7__5_n_0
    SLICE_X99Y58         LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  graph_inst/ball13_xC2_carry__0_i_1/O
                         net (fo=1, routed)           0.519     3.372    graph_inst/ball13_xC3[10]
    SLICE_X98Y58         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     3.828 r  graph_inst/ball13_xC2_carry__0/CO[1]
                         net (fo=2, routed)           1.023     4.851    graph_inst/ball13_xC2
    SLICE_X104Y60        LUT4 (Prop_lut4_I1_O)        0.332     5.183 r  graph_inst/BALL_1_Dx[1]_i_8/O
                         net (fo=2, routed)           1.087     6.270    graph_inst/BALL_1_Dx[1]_i_8_n_0
    SLICE_X105Y60        LUT6 (Prop_lut6_I4_O)        0.124     6.394 f  graph_inst/BALL_1_Dx[1]_i_3/O
                         net (fo=12, routed)          0.665     7.059    graph_inst/BALL_1_Dx[1]_i_3_n_0
    SLICE_X104Y62        LUT5 (Prop_lut5_I2_O)        0.116     7.175 r  graph_inst/BALL_1_Dx[0]_i_1/O
                         net (fo=1, routed)           0.333     7.509    graph_inst/BALL_1_Dx[0]_i_1_n_0
    SLICE_X104Y63        FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.607    38.126    graph_inst/CLK
    SLICE_X104Y63        FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
                         clock pessimism              0.568    38.694    
                         clock uncertainty           -0.164    38.531    
    SLICE_X104Y63        FDPE (Setup_fdpe_C_D)       -0.235    38.296    graph_inst/BALL_1_Dx_reg[0]
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 30.787    

Slack (MET) :             30.801ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.529ns  (logic 1.802ns (21.127%)  route 6.727ns (78.873%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.127 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.785    -0.967    graph_inst/CLK
    SLICE_X102Y61        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        FDCE (Prop_fdce_C_Q)         0.518    -0.449 r  graph_inst/ball1_x_reg_reg[3]/Q
                         net (fo=36, routed)          1.769     1.321    graph_inst/Q[1]
    SLICE_X101Y57        LUT6 (Prop_lut6_I3_O)        0.124     1.445 f  graph_inst/i__carry_i_7__5/O
                         net (fo=10, routed)          1.284     2.728    graph_inst/i__carry_i_7__5_n_0
    SLICE_X99Y58         LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  graph_inst/ball13_xC2_carry__0_i_1/O
                         net (fo=1, routed)           0.519     3.372    graph_inst/ball13_xC3[10]
    SLICE_X98Y58         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     3.828 r  graph_inst/ball13_xC2_carry__0/CO[1]
                         net (fo=2, routed)           1.023     4.851    graph_inst/ball13_xC2
    SLICE_X104Y60        LUT4 (Prop_lut4_I1_O)        0.332     5.183 r  graph_inst/BALL_1_Dx[1]_i_8/O
                         net (fo=2, routed)           1.087     6.270    graph_inst/BALL_1_Dx[1]_i_8_n_0
    SLICE_X105Y60        LUT6 (Prop_lut6_I4_O)        0.124     6.394 f  graph_inst/BALL_1_Dx[1]_i_3/O
                         net (fo=12, routed)          0.514     6.908    graph_inst/BALL_1_Dx[1]_i_3_n_0
    SLICE_X103Y62        LUT4 (Prop_lut4_I2_O)        0.124     7.032 r  graph_inst/ball1_vx_reg[9]_P_i_1/O
                         net (fo=2, routed)           0.531     7.563    graph_inst/ball1_vx_reg
    SLICE_X103Y62        FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.608    38.127    graph_inst/CLK
    SLICE_X103Y62        FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]_P/C
                         clock pessimism              0.605    38.732    
                         clock uncertainty           -0.164    38.569    
    SLICE_X103Y62        FDPE (Setup_fdpe_C_CE)      -0.205    38.364    graph_inst/ball1_vx_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                 30.801    

Slack (MET) :             30.846ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_3_Dy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 2.122ns (24.439%)  route 6.561ns (75.561%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 38.128 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.785    -0.967    graph_inst/CLK
    SLICE_X102Y61        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        FDCE (Prop_fdce_C_Q)         0.518    -0.449 r  graph_inst/ball1_x_reg_reg[3]/Q
                         net (fo=36, routed)          1.769     1.321    graph_inst/Q[1]
    SLICE_X101Y57        LUT6 (Prop_lut6_I3_O)        0.124     1.445 f  graph_inst/i__carry_i_7__5/O
                         net (fo=10, routed)          1.284     2.728    graph_inst/i__carry_i_7__5_n_0
    SLICE_X99Y58         LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  graph_inst/ball13_xC2_carry__0_i_1/O
                         net (fo=1, routed)           0.519     3.372    graph_inst/ball13_xC3[10]
    SLICE_X98Y58         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     3.828 r  graph_inst/ball13_xC2_carry__0/CO[1]
                         net (fo=2, routed)           1.023     4.851    graph_inst/ball13_xC2
    SLICE_X104Y60        LUT4 (Prop_lut4_I1_O)        0.332     5.183 r  graph_inst/BALL_1_Dx[1]_i_8/O
                         net (fo=2, routed)           1.087     6.270    graph_inst/BALL_1_Dx[1]_i_8_n_0
    SLICE_X105Y60        LUT6 (Prop_lut6_I4_O)        0.124     6.394 f  graph_inst/BALL_1_Dx[1]_i_3/O
                         net (fo=12, routed)          0.474     6.868    graph_inst/BALL_1_Dx[1]_i_3_n_0
    SLICE_X104Y60        LUT5 (Prop_lut5_I3_O)        0.116     6.984 r  graph_inst/BALL_3_Dy[1]_i_5/O
                         net (fo=1, routed)           0.405     7.388    graph_inst/BALL_3_Dy
    SLICE_X105Y61        LUT6 (Prop_lut6_I4_O)        0.328     7.716 r  graph_inst/BALL_3_Dy[1]_i_1/O
                         net (fo=1, routed)           0.000     7.716    graph_inst/BALL_3_Dy[1]_i_1_n_0
    SLICE_X105Y61        FDRE                                         r  graph_inst/BALL_3_Dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.609    38.128    graph_inst/CLK
    SLICE_X105Y61        FDRE                                         r  graph_inst/BALL_3_Dy_reg[1]/C
                         clock pessimism              0.568    38.696    
                         clock uncertainty           -0.164    38.533    
    SLICE_X105Y61        FDRE (Setup_fdre_C_D)        0.029    38.562    graph_inst/BALL_3_Dy_reg[1]
  -------------------------------------------------------------------
                         required time                         38.562    
                         arrival time                          -7.716    
  -------------------------------------------------------------------
                         slack                                 30.846    

Slack (MET) :             31.028ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_vx_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 1.926ns (22.557%)  route 6.613ns (77.443%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 38.129 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.785    -0.967    graph_inst/CLK
    SLICE_X102Y61        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        FDCE (Prop_fdce_C_Q)         0.518    -0.449 r  graph_inst/ball1_x_reg_reg[3]/Q
                         net (fo=36, routed)          1.769     1.321    graph_inst/Q[1]
    SLICE_X101Y57        LUT6 (Prop_lut6_I3_O)        0.124     1.445 f  graph_inst/i__carry_i_7__5/O
                         net (fo=10, routed)          1.284     2.728    graph_inst/i__carry_i_7__5_n_0
    SLICE_X99Y58         LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  graph_inst/ball13_xC2_carry__0_i_1/O
                         net (fo=1, routed)           0.519     3.372    graph_inst/ball13_xC3[10]
    SLICE_X98Y58         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     3.828 r  graph_inst/ball13_xC2_carry__0/CO[1]
                         net (fo=2, routed)           1.023     4.851    graph_inst/ball13_xC2
    SLICE_X104Y60        LUT4 (Prop_lut4_I1_O)        0.332     5.183 r  graph_inst/BALL_1_Dx[1]_i_8/O
                         net (fo=2, routed)           1.087     6.270    graph_inst/BALL_1_Dx[1]_i_8_n_0
    SLICE_X105Y60        LUT6 (Prop_lut6_I4_O)        0.124     6.394 f  graph_inst/BALL_1_Dx[1]_i_3/O
                         net (fo=12, routed)          0.474     6.868    graph_inst/BALL_1_Dx[1]_i_3_n_0
    SLICE_X104Y60        LUT4 (Prop_lut4_I3_O)        0.124     6.992 r  graph_inst/BALL_3_Dx[1]_i_3/O
                         net (fo=2, routed)           0.456     7.448    graph_inst/ball3_vx_reg
    SLICE_X103Y60        LUT3 (Prop_lut3_I1_O)        0.124     7.572 r  graph_inst/ball3_vx_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     7.572    graph_inst/ball3_vx_reg[9]_i_1_n_0
    SLICE_X103Y60        FDCE                                         r  graph_inst/ball3_vx_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.610    38.129    graph_inst/CLK
    SLICE_X103Y60        FDCE                                         r  graph_inst/ball3_vx_reg_reg[9]/C
                         clock pessimism              0.605    38.734    
                         clock uncertainty           -0.164    38.571    
    SLICE_X103Y60        FDCE (Setup_fdce_C_D)        0.029    38.600    graph_inst/ball3_vx_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.600    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                 31.028    

Slack (MET) :             31.200ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_3_Dx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 1.926ns (22.981%)  route 6.455ns (77.019%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.596ns = ( 38.129 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.785    -0.967    graph_inst/CLK
    SLICE_X102Y61        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        FDCE (Prop_fdce_C_Q)         0.518    -0.449 r  graph_inst/ball1_x_reg_reg[3]/Q
                         net (fo=36, routed)          1.769     1.321    graph_inst/Q[1]
    SLICE_X101Y57        LUT6 (Prop_lut6_I3_O)        0.124     1.445 f  graph_inst/i__carry_i_7__5/O
                         net (fo=10, routed)          1.284     2.728    graph_inst/i__carry_i_7__5_n_0
    SLICE_X99Y58         LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  graph_inst/ball13_xC2_carry__0_i_1/O
                         net (fo=1, routed)           0.519     3.372    graph_inst/ball13_xC3[10]
    SLICE_X98Y58         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     3.828 r  graph_inst/ball13_xC2_carry__0/CO[1]
                         net (fo=2, routed)           1.023     4.851    graph_inst/ball13_xC2
    SLICE_X104Y60        LUT4 (Prop_lut4_I1_O)        0.332     5.183 r  graph_inst/BALL_1_Dx[1]_i_8/O
                         net (fo=2, routed)           1.087     6.270    graph_inst/BALL_1_Dx[1]_i_8_n_0
    SLICE_X105Y60        LUT6 (Prop_lut6_I4_O)        0.124     6.394 f  graph_inst/BALL_1_Dx[1]_i_3/O
                         net (fo=12, routed)          0.474     6.868    graph_inst/BALL_1_Dx[1]_i_3_n_0
    SLICE_X104Y60        LUT4 (Prop_lut4_I3_O)        0.124     6.992 r  graph_inst/BALL_3_Dx[1]_i_3/O
                         net (fo=2, routed)           0.299     7.290    graph_inst/ball3_vx_reg
    SLICE_X104Y60        LUT5 (Prop_lut5_I2_O)        0.124     7.414 r  graph_inst/BALL_3_Dx[1]_i_1/O
                         net (fo=1, routed)           0.000     7.414    graph_inst/BALL_3_Dx[1]_i_1_n_0
    SLICE_X104Y60        FDRE                                         r  graph_inst/BALL_3_Dx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.610    38.129    graph_inst/CLK
    SLICE_X104Y60        FDRE                                         r  graph_inst/BALL_3_Dx_reg[1]/C
                         clock pessimism              0.568    38.697    
                         clock uncertainty           -0.164    38.534    
    SLICE_X104Y60        FDRE (Setup_fdre_C_D)        0.081    38.615    graph_inst/BALL_3_Dx_reg[1]
  -------------------------------------------------------------------
                         required time                         38.615    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 31.200    

Slack (MET) :             31.421ns  (required time - arrival time)
  Source:                 graph_inst/ball1_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 1.802ns (22.117%)  route 6.346ns (77.883%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 38.128 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.785    -0.967    graph_inst/CLK
    SLICE_X102Y61        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y61        FDCE (Prop_fdce_C_Q)         0.518    -0.449 r  graph_inst/ball1_x_reg_reg[3]/Q
                         net (fo=36, routed)          1.769     1.321    graph_inst/Q[1]
    SLICE_X101Y57        LUT6 (Prop_lut6_I3_O)        0.124     1.445 f  graph_inst/i__carry_i_7__5/O
                         net (fo=10, routed)          1.284     2.728    graph_inst/i__carry_i_7__5_n_0
    SLICE_X99Y58         LUT6 (Prop_lut6_I1_O)        0.124     2.852 r  graph_inst/ball13_xC2_carry__0_i_1/O
                         net (fo=1, routed)           0.519     3.372    graph_inst/ball13_xC3[10]
    SLICE_X98Y58         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     3.828 f  graph_inst/ball13_xC2_carry__0/CO[1]
                         net (fo=2, routed)           1.023     4.851    graph_inst/ball13_xC2
    SLICE_X104Y60        LUT4 (Prop_lut4_I1_O)        0.332     5.183 f  graph_inst/BALL_1_Dx[1]_i_8/O
                         net (fo=2, routed)           1.087     6.270    graph_inst/BALL_1_Dx[1]_i_8_n_0
    SLICE_X105Y60        LUT6 (Prop_lut6_I4_O)        0.124     6.394 r  graph_inst/BALL_1_Dx[1]_i_3/O
                         net (fo=12, routed)          0.663     7.057    graph_inst/BALL_1_Dx[1]_i_3_n_0
    SLICE_X103Y61        LUT6 (Prop_lut6_I2_O)        0.124     7.181 r  graph_inst/ball1_vx_reg[9]_C_i_1/O
                         net (fo=1, routed)           0.000     7.181    graph_inst/ball1_vx_reg[9]_C_i_1_n_0
    SLICE_X103Y61        FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.609    38.128    graph_inst/CLK
    SLICE_X103Y61        FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/C
                         clock pessimism              0.608    38.736    
                         clock uncertainty           -0.164    38.573    
    SLICE_X103Y61        FDCE (Setup_fdce_C_D)        0.029    38.602    graph_inst/ball1_vx_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         38.602    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                 31.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 graph_inst/BALL_3_Dy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_vy_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.608    -0.402    graph_inst/CLK
    SLICE_X105Y61        FDRE                                         r  graph_inst/BALL_3_Dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.261 r  graph_inst/BALL_3_Dy_reg[1]/Q
                         net (fo=2, routed)           0.102    -0.158    graph_inst/BALL_3_Dy_reg_n_0_[1]
    SLICE_X104Y61        LUT6 (Prop_lut6_I4_O)        0.045    -0.113 r  graph_inst/ball3_vy_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    graph_inst/ball3_vy_reg[9]_i_1_n_0
    SLICE_X104Y61        FDCE                                         r  graph_inst/ball3_vy_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.879    -0.497    graph_inst/CLK
    SLICE_X104Y61        FDCE                                         r  graph_inst/ball3_vy_reg_reg[9]/C
                         clock pessimism              0.108    -0.389    
    SLICE_X104Y61        FDCE (Hold_fdce_C_D)         0.121    -0.268    graph_inst/ball3_vy_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.580%)  route 0.136ns (45.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.606    -0.404    graph_inst/CLK
    SLICE_X104Y63        FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        FDPE (Prop_fdpe_C_Q)         0.164    -0.240 r  graph_inst/BALL_1_Dx_reg[0]/Q
                         net (fo=5, routed)           0.136    -0.103    graph_inst/BALL_1_Dx_reg_n_0_[0]
    SLICE_X103Y62        FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.876    -0.500    graph_inst/CLK
    SLICE_X103Y62        FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]_P/C
                         clock pessimism              0.132    -0.368    
    SLICE_X103Y62        FDPE (Hold_fdpe_C_D)         0.070    -0.298    graph_inst/ball1_vx_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 graph_inst/ball1_vx_reg_reg[9]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.788%)  route 0.114ns (31.212%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.608    -0.402    graph_inst/CLK
    SLICE_X103Y61        FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y61        FDCE (Prop_fdce_C_Q)         0.141    -0.261 r  graph_inst/ball1_vx_reg_reg[9]_C/Q
                         net (fo=8, routed)           0.114    -0.146    graph_inst/ball1_vx_reg_reg[9]_C_n_0
    SLICE_X102Y61        LUT4 (Prop_lut4_I1_O)        0.045    -0.101 r  graph_inst/ball1_x_reg0_carry_i_3/O
                         net (fo=1, routed)           0.000    -0.101    graph_inst/ball1_x_reg0_carry_i_3_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.035 r  graph_inst/ball1_x_reg0_carry/O[1]
                         net (fo=1, routed)           0.000    -0.035    graph_inst/ball1_x_reg0[3]
    SLICE_X102Y61        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.878    -0.498    graph_inst/CLK
    SLICE_X102Y61        FDCE                                         r  graph_inst/ball1_x_reg_reg[3]/C
                         clock pessimism              0.109    -0.389    
    SLICE_X102Y61        FDCE (Hold_fdce_C_D)         0.134    -0.255    graph_inst/ball1_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 graph_inst/ball1_x_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.142%)  route 0.068ns (18.858%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.607    -0.403    graph_inst/CLK
    SLICE_X102Y62        FDCE                                         r  graph_inst/ball1_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y62        FDCE (Prop_fdce_C_Q)         0.164    -0.239 r  graph_inst/ball1_x_reg_reg[6]/Q
                         net (fo=19, routed)          0.068    -0.170    graph_inst/Q[4]
    SLICE_X102Y62        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.041 r  graph_inst/ball1_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.041    graph_inst/ball1_x_reg0[7]
    SLICE_X102Y62        FDPE                                         r  graph_inst/ball1_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.876    -0.500    graph_inst/CLK
    SLICE_X102Y62        FDPE                                         r  graph_inst/ball1_x_reg_reg[7]/C
                         clock pessimism              0.097    -0.403    
    SLICE_X102Y62        FDPE (Hold_fdpe_C_D)         0.134    -0.269    graph_inst/ball1_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 graph_inst/ball3_y_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.633    -0.377    graph_inst/CLK
    SLICE_X106Y63        FDCE                                         r  graph_inst/ball3_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63        FDCE (Prop_fdce_C_Q)         0.141    -0.236 r  graph_inst/ball3_y_reg_reg[8]/Q
                         net (fo=19, routed)          0.082    -0.154    graph_inst/ball3_y_reg_reg__0[8]
    SLICE_X106Y63        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.027 r  graph_inst/ball3_y_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.027    graph_inst/ball3_y_reg0[9]
    SLICE_X106Y63        FDCE                                         r  graph_inst/ball3_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.902    -0.474    graph_inst/CLK
    SLICE_X106Y63        FDCE                                         r  graph_inst/ball3_y_reg_reg[9]/C
                         clock pessimism              0.097    -0.377    
    SLICE_X106Y63        FDCE (Hold_fdce_C_D)         0.105    -0.272    graph_inst/ball3_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 graph_inst/ball2_x_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_x_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.610    -0.400    graph_inst/CLK
    SLICE_X105Y54        FDPE                                         r  graph_inst/ball2_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y54        FDPE (Prop_fdpe_C_Q)         0.141    -0.259 f  graph_inst/ball2_x_reg_reg[2]/Q
                         net (fo=13, routed)          0.168    -0.090    graph_inst/ball2_x_reg_reg[9]_0[0]
    SLICE_X105Y54        LUT1 (Prop_lut1_I0_O)        0.042    -0.048 r  graph_inst/ball2_x_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.048    graph_inst/ball2_x_r[2]
    SLICE_X105Y54        FDPE                                         r  graph_inst/ball2_x_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X105Y54        FDPE                                         r  graph_inst/ball2_x_reg_reg[2]/C
                         clock pessimism              0.095    -0.400    
    SLICE_X105Y54        FDPE (Hold_fdpe_C_D)         0.105    -0.295    graph_inst/ball2_x_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 graph_inst/ball1_vy_reg_reg[9]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.685%)  route 0.196ns (51.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.633    -0.377    graph_inst/CLK
    SLICE_X107Y63        FDCE                                         r  graph_inst/ball1_vy_reg_reg[9]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y63        FDCE (Prop_fdce_C_Q)         0.141    -0.236 r  graph_inst/ball1_vy_reg_reg[9]_C/Q
                         net (fo=8, routed)           0.196    -0.040    graph_inst/ball1_vy_reg_reg[9]_C_n_0
    SLICE_X108Y63        LUT5 (Prop_lut5_I4_O)        0.045     0.005 r  graph_inst/ball1_vy_reg[9]_C_i_1/O
                         net (fo=2, routed)           0.000     0.005    graph_inst/ball1_vy_reg[9]_C_i_1_n_0
    SLICE_X108Y63        FDPE                                         r  graph_inst/ball1_vy_reg_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.902    -0.474    graph_inst/CLK
    SLICE_X108Y63        FDPE                                         r  graph_inst/ball1_vy_reg_reg[9]_P/C
                         clock pessimism              0.112    -0.362    
    SLICE_X108Y63        FDPE (Hold_fdpe_C_D)         0.120    -0.242    graph_inst/ball1_vy_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_1_Dy_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.634    -0.376    graph_inst/CLK
    SLICE_X108Y62        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.164    -0.212 r  graph_inst/BALL_1_Dy_reg[1]/Q
                         net (fo=4, routed)           0.175    -0.036    graph_inst/BALL_1_Dy_reg_n_0_[1]
    SLICE_X108Y62        LUT5 (Prop_lut5_I4_O)        0.043     0.007 r  graph_inst/BALL_1_Dy[1]_i_1/O
                         net (fo=1, routed)           0.000     0.007    graph_inst/BALL_1_Dy[1]_i_1_n_0
    SLICE_X108Y62        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.903    -0.473    graph_inst/CLK
    SLICE_X108Y62        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
                         clock pessimism              0.097    -0.376    
    SLICE_X108Y62        FDCE (Hold_fdce_C_D)         0.133    -0.243    graph_inst/BALL_1_Dy_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 graph_inst/ball2_y_reg_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_y_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    -0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.637    -0.373    graph_inst/CLK
    SLICE_X108Y55        FDPE                                         r  graph_inst/ball2_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y55        FDPE (Prop_fdpe_C_Q)         0.164    -0.209 r  graph_inst/ball2_y_reg_reg[7]/Q
                         net (fo=9, routed)           0.091    -0.117    graph_inst/ball2_y_reg_reg[9]_0[5]
    SLICE_X108Y55        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.012 r  graph_inst/ball2_y_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.012    graph_inst/ball2_y_reg0[8]
    SLICE_X108Y55        FDCE                                         r  graph_inst/ball2_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.907    -0.469    graph_inst/CLK
    SLICE_X108Y55        FDCE                                         r  graph_inst/ball2_y_reg_reg[8]/C
                         clock pessimism              0.096    -0.373    
    SLICE_X108Y55        FDCE (Hold_fdce_C_D)         0.134    -0.239    graph_inst/ball2_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 graph_inst/ball1_x_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.607    -0.403    graph_inst/CLK
    SLICE_X102Y62        FDCE                                         r  graph_inst/ball1_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y62        FDCE (Prop_fdce_C_Q)         0.164    -0.239 r  graph_inst/ball1_x_reg_reg[8]/Q
                         net (fo=15, routed)          0.091    -0.147    graph_inst/Q[6]
    SLICE_X102Y62        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.018 r  graph_inst/ball1_x_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000    -0.018    graph_inst/ball1_x_reg0[9]
    SLICE_X102Y62        FDCE                                         r  graph_inst/ball1_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.876    -0.500    graph_inst/CLK
    SLICE_X102Y62        FDCE                                         r  graph_inst/ball1_x_reg_reg[9]/C
                         clock pessimism              0.097    -0.403    
    SLICE_X102Y62        FDCE (Hold_fdce_C_D)         0.134    -0.269    graph_inst/ball1_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X105Y62    graph_inst/ball1_vx_reg_reg[2]_C/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X103Y62    graph_inst/ball1_vx_reg_reg[2]_P/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X103Y61    graph_inst/ball1_vx_reg_reg[9]_C/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X106Y61    graph_inst/ball1_vx_reg_reg[9]_P/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X107Y63    graph_inst/ball1_vy_reg_reg[9]_C/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X108Y63    graph_inst/ball1_vy_reg_reg[9]_P/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X110Y63    graph_inst/ball1_y_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X108Y64    graph_inst/ball1_y_reg_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X105Y62    graph_inst/ball1_vx_reg_reg[2]_C/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X103Y62    graph_inst/ball1_vx_reg_reg[2]_P/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X110Y63    graph_inst/ball1_y_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X107Y62    graph_inst/ball3_y_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X106Y62    graph_inst/ball3_y_reg_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X106Y62    graph_inst/ball3_y_reg_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X106Y62    graph_inst/ball3_y_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X102Y62    graph_inst/ball1_x_reg_reg[6]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X102Y62    graph_inst/ball1_x_reg_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X102Y62    graph_inst/ball1_x_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X105Y62    graph_inst/ball1_vx_reg_reg[2]_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X103Y62    graph_inst/ball1_vx_reg_reg[2]_P/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X103Y61    graph_inst/ball1_vx_reg_reg[9]_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X106Y61    graph_inst/ball1_vx_reg_reg[9]_P/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X107Y63    graph_inst/ball1_vy_reg_reg[9]_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X108Y63    graph_inst/ball1_vy_reg_reg[9]_P/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X110Y63    graph_inst/ball1_y_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X108Y64    graph_inst/ball1_y_reg_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X108Y64    graph_inst/ball1_y_reg_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X108Y64    graph_inst/ball1_y_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.571ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.667ns (27.391%)  route 1.768ns (72.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.202 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.785    -0.967    graph_inst/CLK
    SLICE_X104Y61        FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y61        FDPE (Prop_fdpe_C_Q)         0.518    -0.449 f  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=5, routed)           0.937     0.488    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X106Y61        LUT2 (Prop_lut2_I1_O)        0.149     0.637 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.831     1.469    graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0
    SLICE_X106Y61        FDPE                                         f  graph_inst/ball1_vx_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.683    38.202    graph_inst/CLK
    SLICE_X106Y61        FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]_P/C
                         clock pessimism              0.568    38.770    
                         clock uncertainty           -0.164    38.607    
    SLICE_X106Y61        FDPE (Recov_fdpe_C_PRE)     -0.567    38.040    graph_inst/ball1_vx_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                         38.040    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                 36.571    

Slack (MET) :             37.105ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 0.642ns (31.019%)  route 1.428ns (68.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.200 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.862    -0.890    graph_inst/CLK
    SLICE_X108Y62        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.518    -0.372 f  graph_inst/BALL_1_Dy_reg[1]/Q
                         net (fo=4, routed)           0.457     0.086    graph_inst/BALL_1_Dy_reg_n_0_[1]
    SLICE_X108Y63        LUT2 (Prop_lut2_I0_O)        0.124     0.210 f  graph_inst/ball1_vy_reg_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.970     1.180    graph_inst/ball1_vy_reg_reg[9]_LDC_i_1_n_0
    SLICE_X108Y63        FDPE                                         f  graph_inst/ball1_vy_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.681    38.200    graph_inst/CLK
    SLICE_X108Y63        FDPE                                         r  graph_inst/ball1_vy_reg_reg[9]_P/C
                         clock pessimism              0.609    38.809    
                         clock uncertainty           -0.164    38.646    
    SLICE_X108Y63        FDPE (Recov_fdpe_C_PRE)     -0.361    38.285    graph_inst/ball1_vy_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                         38.285    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                 37.105    

Slack (MET) :             37.138ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.642ns (32.221%)  route 1.350ns (67.779%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 38.200 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.890ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.862    -0.890    graph_inst/CLK
    SLICE_X108Y62        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.518    -0.372 r  graph_inst/BALL_1_Dy_reg[1]/Q
                         net (fo=4, routed)           0.841     0.470    graph_inst/BALL_1_Dy_reg_n_0_[1]
    SLICE_X108Y63        LUT2 (Prop_lut2_I1_O)        0.124     0.594 f  graph_inst/ball1_vy_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.509     1.103    graph_inst/ball1_vy_reg_reg[9]_LDC_i_2_n_0
    SLICE_X107Y63        FDCE                                         f  graph_inst/ball1_vy_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.681    38.200    graph_inst/CLK
    SLICE_X107Y63        FDCE                                         r  graph_inst/ball1_vy_reg_reg[9]_C/C
                         clock pessimism              0.609    38.809    
                         clock uncertainty           -0.164    38.646    
    SLICE_X107Y63        FDCE (Recov_fdce_C_CLR)     -0.405    38.241    graph_inst/ball1_vy_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         38.241    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 37.138    

Slack (MET) :             37.199ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.642ns (33.874%)  route 1.253ns (66.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 38.128 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.967ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.785    -0.967    graph_inst/CLK
    SLICE_X104Y61        FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y61        FDPE (Prop_fdpe_C_Q)         0.518    -0.449 r  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=5, routed)           0.854     0.405    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X103Y61        LUT2 (Prop_lut2_I1_O)        0.124     0.529 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.399     0.929    graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0
    SLICE_X103Y61        FDCE                                         f  graph_inst/ball1_vx_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.609    38.128    graph_inst/CLK
    SLICE_X103Y61        FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/C
                         clock pessimism              0.568    38.696    
                         clock uncertainty           -0.164    38.533    
    SLICE_X103Y61        FDCE (Recov_fdce_C_CLR)     -0.405    38.128    graph_inst/ball1_vx_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         38.128    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 37.199    

Slack (MET) :             37.347ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.642ns (35.963%)  route 1.143ns (64.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.127 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.783    -0.969    graph_inst/CLK
    SLICE_X104Y63        FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        FDPE (Prop_fdpe_C_Q)         0.518    -0.451 r  graph_inst/BALL_1_Dx_reg[0]/Q
                         net (fo=5, routed)           0.514     0.064    graph_inst/BALL_1_Dx_reg_n_0_[0]
    SLICE_X104Y62        LUT2 (Prop_lut2_I1_O)        0.124     0.188 f  graph_inst/ball1_vx_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.629     0.817    graph_inst/ball1_vx_reg_reg[2]_LDC_i_2_n_0
    SLICE_X105Y62        FDCE                                         f  graph_inst/ball1_vx_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.608    38.127    graph_inst/CLK
    SLICE_X105Y62        FDCE                                         r  graph_inst/ball1_vx_reg_reg[2]_C/C
                         clock pessimism              0.605    38.732    
                         clock uncertainty           -0.164    38.569    
    SLICE_X105Y62        FDCE (Recov_fdce_C_CLR)     -0.405    38.164    graph_inst/ball1_vx_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                         38.164    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                 37.347    

Slack (MET) :             37.419ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 0.642ns (37.266%)  route 1.081ns (62.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns = ( 38.127 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.783    -0.969    graph_inst/CLK
    SLICE_X104Y63        FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        FDPE (Prop_fdpe_C_Q)         0.518    -0.451 f  graph_inst/BALL_1_Dx_reg[0]/Q
                         net (fo=5, routed)           0.449    -0.001    graph_inst/BALL_1_Dx_reg_n_0_[0]
    SLICE_X103Y62        LUT2 (Prop_lut2_I1_O)        0.124     0.123 f  graph_inst/ball1_vx_reg_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.631     0.754    graph_inst/ball1_vx_reg_reg[2]_LDC_i_1_n_0
    SLICE_X103Y62        FDPE                                         f  graph_inst/ball1_vx_reg_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         1.608    38.127    graph_inst/CLK
    SLICE_X103Y62        FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]_P/C
                         clock pessimism              0.568    38.695    
                         clock uncertainty           -0.164    38.532    
    SLICE_X103Y62        FDPE (Recov_fdpe_C_PRE)     -0.359    38.173    graph_inst/ball1_vx_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                         38.173    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 37.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.209ns (35.498%)  route 0.380ns (64.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.606    -0.404    graph_inst/CLK
    SLICE_X104Y63        FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        FDPE (Prop_fdpe_C_Q)         0.164    -0.240 f  graph_inst/BALL_1_Dx_reg[0]/Q
                         net (fo=5, routed)           0.163    -0.076    graph_inst/BALL_1_Dx_reg_n_0_[0]
    SLICE_X103Y62        LUT2 (Prop_lut2_I1_O)        0.045    -0.031 f  graph_inst/ball1_vx_reg_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.216     0.185    graph_inst/ball1_vx_reg_reg[2]_LDC_i_1_n_0
    SLICE_X103Y62        FDPE                                         f  graph_inst/ball1_vx_reg_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.876    -0.500    graph_inst/CLK
    SLICE_X103Y62        FDPE                                         r  graph_inst/ball1_vx_reg_reg[2]_P/C
                         clock pessimism              0.132    -0.368    
    SLICE_X103Y62        FDPE (Remov_fdpe_C_PRE)     -0.095    -0.463    graph_inst/ball1_vx_reg_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.209ns (32.956%)  route 0.425ns (67.044%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.499ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    -0.111ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.606    -0.404    graph_inst/CLK
    SLICE_X104Y63        FDPE                                         r  graph_inst/BALL_1_Dx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y63        FDPE (Prop_fdpe_C_Q)         0.164    -0.240 r  graph_inst/BALL_1_Dx_reg[0]/Q
                         net (fo=5, routed)           0.214    -0.025    graph_inst/BALL_1_Dx_reg_n_0_[0]
    SLICE_X104Y62        LUT2 (Prop_lut2_I1_O)        0.045     0.020 f  graph_inst/ball1_vx_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.211     0.231    graph_inst/ball1_vx_reg_reg[2]_LDC_i_2_n_0
    SLICE_X105Y62        FDCE                                         f  graph_inst/ball1_vx_reg_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.877    -0.499    graph_inst/CLK
    SLICE_X105Y62        FDCE                                         r  graph_inst/ball1_vx_reg_reg[2]_C/C
                         clock pessimism              0.111    -0.388    
    SLICE_X105Y62        FDCE (Remov_fdce_C_CLR)     -0.092    -0.480    graph_inst/ball1_vx_reg_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.209ns (31.800%)  route 0.448ns (68.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.608    -0.402    graph_inst/CLK
    SLICE_X104Y61        FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y61        FDPE (Prop_fdpe_C_Q)         0.164    -0.238 r  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=5, routed)           0.317     0.079    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X103Y61        LUT2 (Prop_lut2_I1_O)        0.045     0.124 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.131     0.256    graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0
    SLICE_X103Y61        FDCE                                         f  graph_inst/ball1_vx_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.878    -0.498    graph_inst/CLK
    SLICE_X103Y61        FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/C
                         clock pessimism              0.132    -0.366    
    SLICE_X103Y61        FDCE (Remov_fdce_C_CLR)     -0.092    -0.458    graph_inst/ball1_vx_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.209ns (30.224%)  route 0.482ns (69.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.634    -0.376    graph_inst/CLK
    SLICE_X108Y62        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.164    -0.212 r  graph_inst/BALL_1_Dy_reg[1]/Q
                         net (fo=4, routed)           0.310     0.099    graph_inst/BALL_1_Dy_reg_n_0_[1]
    SLICE_X108Y63        LUT2 (Prop_lut2_I1_O)        0.045     0.144 f  graph_inst/ball1_vy_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.172     0.316    graph_inst/ball1_vy_reg_reg[9]_LDC_i_2_n_0
    SLICE_X107Y63        FDCE                                         f  graph_inst/ball1_vy_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.902    -0.474    graph_inst/CLK
    SLICE_X107Y63        FDCE                                         r  graph_inst/ball1_vy_reg_reg[9]_C/C
                         clock pessimism              0.112    -0.362    
    SLICE_X107Y63        FDCE (Remov_fdce_C_CLR)     -0.092    -0.454    graph_inst/ball1_vy_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.776ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vy_reg_reg[9]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.209ns (29.079%)  route 0.510ns (70.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    -0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.634    -0.376    graph_inst/CLK
    SLICE_X108Y62        FDCE                                         r  graph_inst/BALL_1_Dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.164    -0.212 f  graph_inst/BALL_1_Dy_reg[1]/Q
                         net (fo=4, routed)           0.176    -0.035    graph_inst/BALL_1_Dy_reg_n_0_[1]
    SLICE_X108Y63        LUT2 (Prop_lut2_I0_O)        0.045     0.010 f  graph_inst/ball1_vy_reg_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.333     0.343    graph_inst/ball1_vy_reg_reg[9]_LDC_i_1_n_0
    SLICE_X108Y63        FDPE                                         f  graph_inst/ball1_vy_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.902    -0.474    graph_inst/CLK
    SLICE_X108Y63        FDPE                                         r  graph_inst/ball1_vy_reg_reg[9]_P/C
                         clock pessimism              0.112    -0.362    
    SLICE_X108Y63        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.433    graph_inst/ball1_vy_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.208ns (20.192%)  route 0.822ns (79.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.608    -0.402    graph_inst/CLK
    SLICE_X104Y61        FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y61        FDPE (Prop_fdpe_C_Q)         0.164    -0.238 f  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=5, routed)           0.400     0.162    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X106Y61        LUT2 (Prop_lut2_I1_O)        0.044     0.206 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.422     0.629    graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0
    SLICE_X106Y61        FDPE                                         f  graph_inst/ball1_vx_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=121, routed)         0.905    -0.471    graph_inst/CLK
    SLICE_X106Y61        FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]_P/C
                         clock pessimism              0.132    -0.339    
    SLICE_X106Y61        FDPE (Remov_fdpe_C_PRE)     -0.162    -0.501    graph_inst/ball1_vx_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  1.129    





