version 3
demo.vhd
demo
VHDL
VHDL
demo_tb.xwv
Clocked
-
-
180000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
6000000
6000000
7000000
4000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
reset
clk
output
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_END
-X-X-X-
NOTE: This file was converted from the Granite version
