OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0223]     Created 24 technology layers
[INFO ODB-0224]     Created 9 technology vias
[INFO ODB-0226] Finished LEF file:  /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7_tech_1x_201209.lef
[INFO ODB-0222] Reading LEF file: /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7sc7p5t_27_R_1x_201211.lef
[INFO ODB-0225]     Created 212 library cells
[INFO ODB-0226] Finished LEF file:  /halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/lef/asap7sc7p5t_27_R_1x_201211.lef
number instances in verilog is 16754
[WARNING IFP-0028] Core area lower left (2.000, 2.000) snapped to (2.052, 2.160).
[INFO IFP-0001] Added 354 rows of 1776 sites.
[INFO RSZ-0026] Removed 1482 buffers.
Default units for flow
 time 1ps
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1pW
 distance 1um

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -18353.76

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -1153.05

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -1153.05

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_23004_/CLK ^
  60.35
_23004_/CLK ^
  28.01      0.00      32.33


==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23004_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    2.76                           rst_ni (net)
                  0.00    0.00  100.00 ^ _14908_/A (CKINVDCx5p33_ASAP7_75t_R)
                 14.78    8.51  108.51 v _14908_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   10.36                           _00016_ (net)
                 14.78    0.00  108.51 v _23004_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                108.51   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _23004_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         48.77   48.77   library removal time
                                 48.77   data required time
-----------------------------------------------------------------------------
                                 48.77   data required time
                               -108.51   data arrival time
-----------------------------------------------------------------------------
                                 59.73   slack (MET)


Startpoint: _22796_ (negative level-sensitive latch clocked by clk)
Endpoint: _14830_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _22796_/CLK (DLLx1_ASAP7_75t_R)
                  8.57   24.35  524.35 ^ _22796_/Q (DLLx1_ASAP7_75t_R)
     1    0.30                           cg_we_global.en_latch (net)
                  8.57    0.00  524.35 ^ _14830_/B (AND2x2_ASAP7_75t_R)
                                524.35   data arrival time

                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                          0.00  500.00   clock reconvergence pessimism
                                500.00 v _14830_/A (AND2x2_ASAP7_75t_R)
                          0.00  500.00   clock gating hold time
                                500.00   data required time
-----------------------------------------------------------------------------
                                500.00   data required time
                               -524.35   data arrival time
-----------------------------------------------------------------------------
                                 24.35   slack (MET)


Startpoint: we_a_i (input port clocked by clk)
Endpoint: _22796_ (negative level-sensitive latch clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v we_a_i (in)
    25   11.84                           we_a_i (net)
                  0.00    0.00  100.00 v _22796_/D (DLLx1_ASAP7_75t_R)
                                100.00   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _22796_/CLK (DLLx1_ASAP7_75t_R)
                          1.84    1.84   library hold time
                                  1.84   data required time
-----------------------------------------------------------------------------
                                  1.84   data required time
                               -100.00   data arrival time
-----------------------------------------------------------------------------
                                 98.16   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23004_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    3.70                           rst_ni (net)
                  0.00    0.00  100.00 ^ _14908_/A (CKINVDCx5p33_ASAP7_75t_R)
                 17.33    9.66  109.66 v _14908_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   12.22                           _00016_ (net)
                 17.33    0.00  109.66 v _23004_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                109.66   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23004_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.23 1030.23   library recovery time
                               1030.23   data required time
-----------------------------------------------------------------------------
                               1030.23   data required time
                               -109.66   data arrival time
-----------------------------------------------------------------------------
                                920.57   slack (MET)


Startpoint: _15405_ (negative level-sensitive latch clocked by clk)
Endpoint: _14276_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _15405_/CLK (DLLx1_ASAP7_75t_R)
                122.25   98.89  598.89 v _15405_/Q (DLLx1_ASAP7_75t_R)
    33   17.84                           gen_sub_units_scm[12].sub_unit_i.cg_we_global.en_latch (net)
                122.25    0.00  598.89 v _14276_/B (AND2x2_ASAP7_75t_R)
                                598.89   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14276_/A (AND2x2_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -598.89   data arrival time
-----------------------------------------------------------------------------
                                401.11   slack (MET)


Startpoint: raddr_a_i[4] (input port clocked by clk)
Endpoint: rdata_a_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[4] (in)
    13   10.66                           raddr_a_i[4] (net)
                  0.00    0.00  100.00 v _06967_/A (NOR2x1_ASAP7_75t_R)
               2573.61 1188.36 1288.36 ^ _06967_/Y (NOR2x1_ASAP7_75t_R)
   705  304.80                           _06847_ (net)
               2573.61    0.00 1288.36 ^ _07164_/D (AND4x1_ASAP7_75t_R)
                779.99  559.92 1848.28 ^ _07164_/Y (AND4x1_ASAP7_75t_R)
   198   89.39                           _00134_ (net)
                779.99    0.00 1848.28 ^ _10887_/B1 (AO32x1_ASAP7_75t_R)
                 39.17  101.07 1949.35 ^ _10887_/Y (AO32x1_ASAP7_75t_R)
     1    0.48                           _03850_ (net)
                 39.17    0.00 1949.35 ^ _10888_/C (AO221x1_ASAP7_75t_R)
                 25.59   27.45 1976.80 ^ _10888_/Y (AO221x1_ASAP7_75t_R)
     1    0.54                           _03851_ (net)
                 25.59    0.00 1976.80 ^ _10891_/C (OR4x1_ASAP7_75t_R)
                  8.88   19.94 1996.74 ^ _10891_/Y (OR4x1_ASAP7_75t_R)
     1    0.55                           _03854_ (net)
                  8.88    0.00 1996.74 ^ _10901_/A1 (OA21x2_ASAP7_75t_R)
                  9.70   19.70 2016.44 ^ _10901_/Y (OA21x2_ASAP7_75t_R)
     1    0.46                           _03864_ (net)
                  9.70    0.00 2016.44 ^ _10945_/D (OR5x1_ASAP7_75t_R)
                  9.63   19.31 2035.75 ^ _10945_/Y (OR5x1_ASAP7_75t_R)
     1    0.49                           _03908_ (net)
                  9.63    0.00 2035.75 ^ _10946_/E (OR5x1_ASAP7_75t_R)
                  5.54   17.30 2053.05 ^ _10946_/Y (OR5x1_ASAP7_75t_R)
     1    0.00                           rdata_a_o[8] (net)
                  5.54    0.00 2053.05 ^ rdata_a_o[8] (out)
                               2053.05   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -2053.05   data arrival time
-----------------------------------------------------------------------------
                               -1153.05   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk)
Endpoint: _23004_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ rst_ni (in)
     1    3.70                           rst_ni (net)
                  0.00    0.00  100.00 ^ _14908_/A (CKINVDCx5p33_ASAP7_75t_R)
                 17.33    9.66  109.66 v _14908_/Y (CKINVDCx5p33_ASAP7_75t_R)
    16   12.22                           _00016_ (net)
                 17.33    0.00  109.66 v _23004_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                109.66   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _23004_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         30.23 1030.23   library recovery time
                               1030.23   data required time
-----------------------------------------------------------------------------
                               1030.23   data required time
                               -109.66   data arrival time
-----------------------------------------------------------------------------
                                920.57   slack (MET)


Startpoint: _15405_ (negative level-sensitive latch clocked by clk)
Endpoint: _14276_ (rising clock gating-check end-point clocked by clk)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  500.00  500.00   clock clk (fall edge)
                          0.00  500.00   clock network delay (ideal)
                  0.00    0.00  500.00 v _15405_/CLK (DLLx1_ASAP7_75t_R)
                122.25   98.89  598.89 v _15405_/Q (DLLx1_ASAP7_75t_R)
    33   17.84                           gen_sub_units_scm[12].sub_unit_i.cg_we_global.en_latch (net)
                122.25    0.00  598.89 v _14276_/B (AND2x2_ASAP7_75t_R)
                                598.89   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                               1000.00 ^ _14276_/A (AND2x2_ASAP7_75t_R)
                          0.00 1000.00   clock gating setup time
                               1000.00   data required time
-----------------------------------------------------------------------------
                               1000.00   data required time
                               -598.89   data arrival time
-----------------------------------------------------------------------------
                                401.11   slack (MET)


Startpoint: raddr_a_i[4] (input port clocked by clk)
Endpoint: rdata_a_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[4] (in)
    13   10.66                           raddr_a_i[4] (net)
                  0.00    0.00  100.00 v _06967_/A (NOR2x1_ASAP7_75t_R)
               2573.61 1188.36 1288.36 ^ _06967_/Y (NOR2x1_ASAP7_75t_R)
   705  304.80                           _06847_ (net)
               2573.61    0.00 1288.36 ^ _07164_/D (AND4x1_ASAP7_75t_R)
                779.99  559.92 1848.28 ^ _07164_/Y (AND4x1_ASAP7_75t_R)
   198   89.39                           _00134_ (net)
                779.99    0.00 1848.28 ^ _10887_/B1 (AO32x1_ASAP7_75t_R)
                 39.17  101.07 1949.35 ^ _10887_/Y (AO32x1_ASAP7_75t_R)
     1    0.48                           _03850_ (net)
                 39.17    0.00 1949.35 ^ _10888_/C (AO221x1_ASAP7_75t_R)
                 25.59   27.45 1976.80 ^ _10888_/Y (AO221x1_ASAP7_75t_R)
     1    0.54                           _03851_ (net)
                 25.59    0.00 1976.80 ^ _10891_/C (OR4x1_ASAP7_75t_R)
                  8.88   19.94 1996.74 ^ _10891_/Y (OR4x1_ASAP7_75t_R)
     1    0.55                           _03854_ (net)
                  8.88    0.00 1996.74 ^ _10901_/A1 (OA21x2_ASAP7_75t_R)
                  9.70   19.70 2016.44 ^ _10901_/Y (OA21x2_ASAP7_75t_R)
     1    0.46                           _03864_ (net)
                  9.70    0.00 2016.44 ^ _10945_/D (OR5x1_ASAP7_75t_R)
                  9.63   19.31 2035.75 ^ _10945_/Y (OR5x1_ASAP7_75t_R)
     1    0.49                           _03908_ (net)
                  9.63    0.00 2035.75 ^ _10946_/E (OR5x1_ASAP7_75t_R)
                  5.54   17.30 2053.05 ^ _10946_/Y (OR5x1_ASAP7_75t_R)
     1    0.00                           rdata_a_o[8] (net)
                  5.54    0.00 2053.05 ^ rdata_a_o[8] (out)
                               2053.05   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -2053.05   data arrival time
-----------------------------------------------------------------------------
                               -1153.05   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.21e-03   9.89e-05   1.25e-06   5.31e-03  63.8%
Combinational          6.69e-04   2.34e-03   7.77e-07   3.01e-03  36.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.88e-03   2.44e-03   2.03e-06   8.32e-03 100.0%
                          70.7%      29.3%       0.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 2665 u^2 29% utilization.

Elapsed time: 0:07.69[h:]min:sec. CPU time: user 7.59 sys 0.09 (100%). Peak memory: 264328KB.
