--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\XILINX\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml Module_Top.twx Module_Top.ncd -o Module_Top.twr
Module_Top.pcf -ucf smg_interface_dem.ucf

Design file:              Module_Top.ncd
Physical constraint file: Module_Top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8758 paths analyzed, 1206 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.225ns.
--------------------------------------------------------------------------------

Paths for end point U4/Num_14 (SLICE_X6Y42.A1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_8 (FF)
  Destination:          U4/Num_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.197ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.630 - 0.623)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_8 to U4/Num_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.525   U5/rNumber<11>
                                                       U5/rNumber_8
    SLICE_X11Y44.D3      net (fanout=2)        0.884   U5/rNumber<8>
    SLICE_X11Y44.D       Tilo                  0.259   U5/rNumber<15>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o21
    SLICE_X14Y39.A3      net (fanout=6)        1.233   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o2
    SLICE_X14Y39.A       Tilo                  0.235   U4/cnt<2>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o23
    SLICE_X6Y42.A1       net (fanout=40)       1.712   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o
    SLICE_X6Y42.CLK      Tas                   0.349   U4/Num_17
                                                       U4/Mmux_j[2]_j[2]_MUX_692_o13
                                                       U4/Num_14
    -------------------------------------------------  ---------------------------
    Total                                      5.197ns (1.368ns logic, 3.829ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_10 (FF)
  Destination:          U4/Num_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.129ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.630 - 0.623)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_10 to U4/Num_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.525   U5/rNumber<11>
                                                       U5/rNumber_10
    SLICE_X11Y44.A2      net (fanout=2)        1.030   U5/rNumber<10>
    SLICE_X11Y44.A       Tilo                  0.259   U5/rNumber<15>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o22
    SLICE_X14Y39.A6      net (fanout=6)        1.019   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o21
    SLICE_X14Y39.A       Tilo                  0.235   U4/cnt<2>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o23
    SLICE_X6Y42.A1       net (fanout=40)       1.712   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o
    SLICE_X6Y42.CLK      Tas                   0.349   U4/Num_17
                                                       U4/Mmux_j[2]_j[2]_MUX_692_o13
                                                       U4/Num_14
    -------------------------------------------------  ---------------------------
    Total                                      5.129ns (1.368ns logic, 3.761ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_9 (FF)
  Destination:          U4/Num_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.102ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.630 - 0.623)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_9 to U4/Num_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.BQ      Tcko                  0.525   U5/rNumber<11>
                                                       U5/rNumber_9
    SLICE_X11Y44.D4      net (fanout=3)        0.789   U5/rNumber<9>
    SLICE_X11Y44.D       Tilo                  0.259   U5/rNumber<15>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o21
    SLICE_X14Y39.A3      net (fanout=6)        1.233   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o2
    SLICE_X14Y39.A       Tilo                  0.235   U4/cnt<2>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o23
    SLICE_X6Y42.A1       net (fanout=40)       1.712   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o
    SLICE_X6Y42.CLK      Tas                   0.349   U4/Num_17
                                                       U4/Mmux_j[2]_j[2]_MUX_692_o13
                                                       U4/Num_14
    -------------------------------------------------  ---------------------------
    Total                                      5.102ns (1.368ns logic, 3.734ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point U4/Num_19 (SLICE_X8Y45.B3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_8 (FF)
  Destination:          U4/Num_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.130ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.628 - 0.623)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_8 to U4/Num_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.525   U5/rNumber<11>
                                                       U5/rNumber_8
    SLICE_X11Y44.D3      net (fanout=2)        0.884   U5/rNumber<8>
    SLICE_X11Y44.D       Tilo                  0.259   U5/rNumber<15>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o21
    SLICE_X14Y39.A3      net (fanout=6)        1.233   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o2
    SLICE_X14Y39.A       Tilo                  0.235   U4/cnt<2>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o23
    SLICE_X8Y45.B3       net (fanout=40)       1.655   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o
    SLICE_X8Y45.CLK      Tas                   0.339   U4/Num_19
                                                       U4/Mmux_j[2]_j[2]_MUX_687_o12
                                                       U4/Num_19
    -------------------------------------------------  ---------------------------
    Total                                      5.130ns (1.358ns logic, 3.772ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.908ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_10 (FF)
  Destination:          U4/Num_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.062ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.628 - 0.623)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_10 to U4/Num_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.525   U5/rNumber<11>
                                                       U5/rNumber_10
    SLICE_X11Y44.A2      net (fanout=2)        1.030   U5/rNumber<10>
    SLICE_X11Y44.A       Tilo                  0.259   U5/rNumber<15>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o22
    SLICE_X14Y39.A6      net (fanout=6)        1.019   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o21
    SLICE_X14Y39.A       Tilo                  0.235   U4/cnt<2>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o23
    SLICE_X8Y45.B3       net (fanout=40)       1.655   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o
    SLICE_X8Y45.CLK      Tas                   0.339   U4/Num_19
                                                       U4/Mmux_j[2]_j[2]_MUX_687_o12
                                                       U4/Num_19
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (1.358ns logic, 3.704ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_9 (FF)
  Destination:          U4/Num_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.035ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.628 - 0.623)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_9 to U4/Num_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.BQ      Tcko                  0.525   U5/rNumber<11>
                                                       U5/rNumber_9
    SLICE_X11Y44.D4      net (fanout=3)        0.789   U5/rNumber<9>
    SLICE_X11Y44.D       Tilo                  0.259   U5/rNumber<15>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o21
    SLICE_X14Y39.A3      net (fanout=6)        1.233   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o2
    SLICE_X14Y39.A       Tilo                  0.235   U4/cnt<2>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o23
    SLICE_X8Y45.B3       net (fanout=40)       1.655   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o
    SLICE_X8Y45.CLK      Tas                   0.339   U4/Num_19
                                                       U4/Mmux_j[2]_j[2]_MUX_687_o12
                                                       U4/Num_19
    -------------------------------------------------  ---------------------------
    Total                                      5.035ns (1.358ns logic, 3.677ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point U4/Num_16 (SLICE_X6Y42.C3), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_8 (FF)
  Destination:          U4/Num_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.109ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.630 - 0.623)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_8 to U4/Num_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.AQ      Tcko                  0.525   U5/rNumber<11>
                                                       U5/rNumber_8
    SLICE_X11Y44.D3      net (fanout=2)        0.884   U5/rNumber<8>
    SLICE_X11Y44.D       Tilo                  0.259   U5/rNumber<15>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o21
    SLICE_X14Y39.A3      net (fanout=6)        1.233   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o2
    SLICE_X14Y39.A       Tilo                  0.235   U4/cnt<2>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o23
    SLICE_X6Y42.C3       net (fanout=40)       1.624   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o
    SLICE_X6Y42.CLK      Tas                   0.349   U4/Num_17
                                                       U4/Mmux_j[2]_j[2]_MUX_690_o1
                                                       U4/Num_16
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (1.368ns logic, 3.741ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_10 (FF)
  Destination:          U4/Num_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.630 - 0.623)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_10 to U4/Num_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.CQ      Tcko                  0.525   U5/rNumber<11>
                                                       U5/rNumber_10
    SLICE_X11Y44.A2      net (fanout=2)        1.030   U5/rNumber<10>
    SLICE_X11Y44.A       Tilo                  0.259   U5/rNumber<15>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o22
    SLICE_X14Y39.A6      net (fanout=6)        1.019   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o21
    SLICE_X14Y39.A       Tilo                  0.235   U4/cnt<2>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o23
    SLICE_X6Y42.C3       net (fanout=40)       1.624   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o
    SLICE_X6Y42.CLK      Tas                   0.349   U4/Num_17
                                                       U4/Mmux_j[2]_j[2]_MUX_690_o1
                                                       U4/Num_16
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (1.368ns logic, 3.673ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U5/rNumber_9 (FF)
  Destination:          U4/Num_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.014ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.630 - 0.623)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U5/rNumber_9 to U4/Num_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y45.BQ      Tcko                  0.525   U5/rNumber<11>
                                                       U5/rNumber_9
    SLICE_X11Y44.D4      net (fanout=3)        0.789   U5/rNumber<9>
    SLICE_X11Y44.D       Tilo                  0.259   U5/rNumber<15>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o21
    SLICE_X14Y39.A3      net (fanout=6)        1.233   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o2
    SLICE_X14Y39.A       Tilo                  0.235   U4/cnt<2>
                                                       U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o23
    SLICE_X6Y42.C3       net (fanout=40)       1.624   U4/Num_warning[19]_Number_Sig2[19]_LessThan_111_o
    SLICE_X6Y42.CLK      Tas                   0.349   U4/Num_17
                                                       U4/Mmux_j[2]_j[2]_MUX_690_o1
                                                       U4/Num_16
    -------------------------------------------------  ---------------------------
    Total                                      5.014ns (1.368ns logic, 3.646ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U5/rNum_16 (SLICE_X14Y49.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/rNum_16 (FF)
  Destination:          U5/rNum_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/rNum_16 to U5/rNum_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y49.CQ      Tcko                  0.200   U5/rNum_16
                                                       U5/rNum_16
    SLICE_X14Y49.CX      net (fanout=5)        0.106   U5/rNum_16
    SLICE_X14Y49.CLK     Tckdi       (-Th)    -0.106   U5/rNum_16
                                                       U5/Mmux_i[3]_GND_2_o_mux_52_OUT<0>17
                                                       U5/rNum_16
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.306ns logic, 0.106ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Paths for end point U1/rNum_21 (SLICE_X10Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/rNum_21 (FF)
  Destination:          U1/rNum_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U1/rNum_21 to U1/rNum_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.200   U1/rNum_22
                                                       U1/rNum_21
    SLICE_X10Y26.A6      net (fanout=3)        0.033   U1/rNum_21
    SLICE_X10Y26.CLK     Tah         (-Th)    -0.190   U1/rNum_22
                                                       U1/Mmux_i[3]_GND_2_o_mux_52_OUT<0>1131
                                                       U1/rNum_21
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.390ns logic, 0.033ns route)
                                                       (92.2% logic, 7.8% route)

--------------------------------------------------------------------------------

Paths for end point U5/rNum_10 (SLICE_X18Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U5/rNum_10 (FF)
  Destination:          U5/rNum_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U5/rNum_10 to U5/rNum_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y48.AQ      Tcko                  0.200   U5/rNum_11
                                                       U5/rNum_10
    SLICE_X18Y48.A6      net (fanout=5)        0.037   U5/rNum_10
    SLICE_X18Y48.CLK     Tah         (-Th)    -0.190   U5/rNum_11
                                                       U5/Mmux_i[3]_GND_2_o_mux_52_OUT<0>111
                                                       U5/rNum_10
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: U3/count<18>/CLK
  Logical resource: U3/count_15/CK
  Location pin: SLICE_X0Y49.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: U3/count<18>/SR
  Logical resource: U3/count_15/SR
  Location pin: SLICE_X0Y49.SR
  Clock network: U1/RSTn_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.225|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8758 paths, 0 nets, and 2026 connections

Design statistics:
   Minimum period:   5.225ns{1}   (Maximum frequency: 191.388MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 29 13:59:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



