<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Weiran Chen - CV</title>
    <link rel="stylesheet" href="style.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css">
</head>

<body>
    <div class="container">
        <header>
            <h1>Weiran Chen</h1>
            <div class="contact-info">
                <span><i class="fas fa-envelope"></i> chenweiran2001@mail.ustc.edu.cn</span>
            </div>
        </header>

        <section>
            <h2>Research Interests</h2>
            <p>Electronic Design Automation (EDA), Crcuit Simulation, VLSI Physical Design</p>
        </section>

        <section>
            <h2>Education</h2>
            <div class="item">
                <div class="header-row">
                    <div class="title">M.E. in Electronic Information</div>
                    <div class="location">Hefei, China</div>
                </div>
                <div class="sub-row">
                    <div class="org">University of Science and Technology of China, School of Microelectronics</div>
                    <div class="date">Sep 2023 - Jun 2026</div>
                </div>
            </div>
            <div class="item">
                <div class="header-row">
                    <div class="title">B.Eng. in Integrated Circuit Design and Integrated Systems</div>
                    <div class="location">Hefei, China</div>
                </div>
                <div class="sub-row">
                    <div class="org">Hefei University of Technology, School of Microelectronics</div>
                    <div class="date">Sep 2019 - Jun 2023</div>
                </div>
            </div>
        </section>

        <section>
            <h2>Awards & Honors</h2>
            <ul>
                <li><strong>Second Prize</strong>, National College Student Mathematics Competition, 2022</li>
                <li><strong>First-Class Academic Scholarship</strong>, University of Science and Technology of China,
                    2025
                </li>
                <li><strong>National Scholarship</strong>, University of Science and Technology of China, 2025</li>
            </ul>
        </section>

        <section>
            <h2>Work Experience</h2>
            <div class="item">
                <div class="header-row">
                    <div class="title">Hierarchical Placement and Routing for DRAM Design (Optimization Algorithm
                        Engineer)</div>
                    <div class="date">Oct 2024 - Jan 2025</div>
                </div>
                <div class="sub-row">
                    <div class="org">ChangXin Memory Technologies (CXMT)</div>
                </div>
                <ul>
                    <li>Worked on DRAM design methodology, floorplanning, placement, and routing.</li>
                    <li>Addressed severe placement overlaps caused by numerous large standard cells by proposing a
                        two-stage placement strategy: freeze the first placement as macros, then perform a second
                        placement pass for further optimization, significantly reducing overlaps.</li>
                    <li>Improved layout efficiency and manufacturability while reducing resource overhead.</li>
                </ul>
            </div>

            <div class="item">
                <div class="header-row">
                    <div class="title">SLURM-Based Scheduling for Ascend NPUs (High-Performance Computing Engineer)
                    </div>
                    <div class="date">Jul 2025 - Sep 2025</div>
                </div>
                <div class="sub-row">
                    <div class="org">China Telecom Tianyi Cloud Technology Co., Ltd.</div>
                </div>
                <ul>
                    <li>Worked on cloud computing, high-performance computing, and heterogeneous resource scheduling.
                    </li>
                    <li>Designed and implemented job scheduling and resource allocation strategies for domestic Ascend
                        NPUs based on the SLURM cluster management system.</li>
                    <li>Improved overall cluster performance and resource utilization via dynamic load balancing and
                        resource optimization.</li>
                </ul>
            </div>
        </section>

        <section>
            <h2>Skills</h2>
            <ul class="skills-list">
                <li><strong>Programming:</strong> Python, C/C++, Matlab, LaTeX</li>
                <li><strong>Languages:</strong> Chinese, English (CET-6)</li>
                <li><strong>Software:</strong> Cadence-Innovus, Advanced Design System, Office</li>
            </ul>
        </section>

        <section>
            <h2>Publications</h2>
            <h3>Journals</h3>
            <ol class="publications">
                <li>
                    <strong>Real-Time Compensation Framework for Large-Scale ReRAM-Based Sparse LU
                        Factorization</strong><br>
                    <strong>Weiran Chen</strong>, Zaitian Chen, Bei Yu, Song Chen, Yi Kang and Qi Xu<br>
                    <em>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (IEEE TCAD)</em>,
                    2026, 45(1):309-322.
                </li>
                <li>
                    <strong>Scalable High-Fidelity Solver for Large-Scale ReRAM Crossbar Arrays Under I-V
                        Nonlinearity</strong><br>
                    <strong>Weiran Chen</strong>, Qi Xu, Song Chen, Yi Kang and Bei Yu<br>
                    <em>ACM Transactions on Design Automation of Electronic Systems (ACM TODAES)</em>, 2026.
                </li>
            </ol>
            <h3>Conferences</h3>
            <ol class="publications">
                <li>
                    <strong>Robust and Efficient Adversarial Defense in SNNs via Image Purification and Joint
                        Detection</strong><br>
                    <strong>Weiran Chen</strong> and Qi Xu<br>
                    <em>IEEE International Conference on Acoustics, Speech, and Signal Processing (IEEE ICASSP)</em>,
                    IEEE, 2025: 1-5.
                </li>
            </ol>
        </section>

        <section>
            <h2>Research Projects</h2>
            <ul>
                <li>National Key R&D Program Project: DRAM-Based In-Memory Computing Architecture</li>
                <li>CAS Strategic Priority Research Program (B): In-Memory Computing Circuits and Architectures</li>
                <li>Major Research Plan Incubation Project: Thermal-Driven Chiplet-Integrated IC Placement and Routing
                    Design</li>
                <li>Anhui Provincial Natural Science Foundation: Automatic Layout Generation for Mixed-Signal ICs Driven
                    by Multiple Constraints</li>
            </ul>
        </section>
    </div>
</body>

</html>