com_lock_cmp2_mode0	,	V_69
tx_lx_tx_emp_post1_lvl	,	V_82
HDMI_NUM_TX_CHANNEL	,	V_79
com_coreclk_div	,	V_73
"failed to register pll clock\n"	,	L_52
dev	,	V_162
REG_HDMI_PHY_QSERDES_COM_LOCK_CMP2_MODE0	,	V_122
tmds_clk	,	V_48
"PLL calculation failed\n"	,	L_39
REG_HDMI_PHY_QSERDES_TX_LX_RESET_TSYNC_EN	,	V_98
"pix_clk: %lu"	,	L_3
REG_HDMI_8996_PHY_CFG	,	V_148
REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START2_MODE0	,	V_117
pix_clk	,	V_45
com_lock_cmp_en	,	V_71
REG_HDMI_PHY_QSERDES_COM_PLL_CCTRL_MODE0	,	V_112
do_div	,	F_13
com_div_frac_start1_mode0	,	V_63
REG_HDMI_PHY_QSERDES_COM_DEC_START_MODE0	,	V_115
vco_optimal	,	V_31
"com_div_frac_start1_mode0 = 0x%x"	,	L_21
GFP_KERNEL	,	V_164
pll_get_post_div	,	F_15
pll_locked	,	V_146
hdmi_tx_chan_write	,	F_7
REG_HDMI_8996_PHY_PD_CTL	,	V_91
REG_HDMI_PHY_QSERDES_COM_LOCK_CMP_EN	,	V_111
device	,	V_161
devm_clk_register	,	F_39
REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START3_MODE0	,	V_118
""	,	L_43
HDMI_MID_FREQ_BIT_CLK_THRESHOLD	,	V_85
REG_HDMI_PHY_QSERDES_COM_CORECLK_DIV	,	V_126
"PLL_CPCTRL: %u"	,	L_8
"com_cp_ctrl_mode0 = 0x%x"	,	L_19
usleep_range	,	F_32
"PHY is %sready"	,	L_42
wmb	,	F_23
REG_HDMI_PHY_QSERDES_COM_RESCODE_DIV_NUM	,	V_128
REG_HDMI_PHY_QSERDES_COM_SSC_STEP_SIZE1	,	V_152
REG_HDMI_PHY_QSERDES_COM_SSC_STEP_SIZE2	,	V_153
phy_mode	,	V_75
hdmi_8996_pll_recalc_rate	,	F_30
dividend	,	V_19
tx_lx_tx_band	,	V_80
vco_freq_index	,	V_34
com_div_frac_start2_mode0	,	V_64
clk_hw	,	V_86
pll_get_rctrl	,	F_9
cfg	,	V_47
REG_HDMI_PHY_QSERDES_COM_HSCLK_SEL	,	V_110
i	,	V_35
j	,	V_36
HDMI_HIGH_FREQ_BIT_CLK_THRESHOLD	,	V_56
HDMI_PLL_POLL_TIMEOUT_US	,	V_142
digclk_divsel	,	V_14
hsclk_divsel	,	V_43
hdmi_8996_post_divider	,	V_24
msm_ioremap	,	F_36
com_svs_mode_clk_sel	,	V_57
REG_HDMI_PHY_QSERDES_COM_LOCK_CMP1_MODE0	,	V_121
HDMI_PLL_POLL_MAX_READS	,	V_140
pll_get_cpctrl	,	F_8
platform_device	,	V_160
ratio	,	V_26
"DIV_FRAC_START: %llu"	,	L_7
"com_dec_start_mode0 = 0x%x"	,	L_20
com_div_frac_start3_mode0	,	V_65
REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_CTRL	,	V_108
"INTEGLOOP_GAIN: %u"	,	L_11
"com_div_frac_start2_mode0 = 0x%x"	,	L_22
"tmds clk: %llu"	,	L_4
HDMI_VCO_MAX_FREQ	,	V_38
rem	,	V_22
REG_HDMI_PHY_QSERDES_COM_CP_CTRL_MODE0	,	V_114
vco_freq	,	V_29
"TX_BAND: %d"	,	L_12
ret	,	V_55
com_lock_cmp1_mode0	,	V_68
"com_coreclk_div = 0x%x"	,	L_30
hw_clk_to_pll	,	F_19
HDMI_CORECLK_DIV	,	V_74
pll_init	,	V_169
pll_calculate	,	F_16
"VCO freq: %llu"	,	L_1
"phy_mode = 0x%x"	,	L_31
"tx_l%d_tx_emp_post1_lvl = 0x%x"	,	L_36
"hdmi_pll"	,	L_47
"com_svs_mode_clk_sel = 0x%x"	,	L_14
DRM_ERROR	,	F_20
"com_integloop_gain0_mode0 = 0x%x"	,	L_24
REG_HDMI_PHY_QSERDES_TX_LX_TRAN_DRVR_EMP_EN	,	V_135
"HDMI_PLL"	,	L_48
HDMI_PLL_CMP_CNT	,	V_20
REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN0_MODE0	,	V_119
name	,	V_166
REG_HDMI_8996_PHY_TX0_TX1_LANE_CTL	,	V_94
REG_HDMI_PHY_QSERDES_TX_LX_CLKBUF_ENABLE	,	V_96
"com_core_clk_en = 0x%x"	,	L_29
com_vco_tune_ctrl	,	V_76
HDMI_PCLK_MAX_FREQ	,	V_156
"Waiting for PHY ready"	,	L_41
com_pll_cctrl_mode0	,	V_59
REG_HDMI_PHY_QSERDES_COM_PLL_IVCO	,	V_107
"tx_l%d_vmode_ctrl1 = 0x%x"	,	L_37
REG_HDMI_PHY_QSERDES_TX_LX_TX_BAND	,	V_97
timeout	,	V_141
dev_err	,	F_38
tx_lx_tx_drv_lvl	,	V_81
rate	,	V_88
nb_tries	,	V_139
HDMI_VCO_MIN_FREQ	,	V_41
fdata	,	V_18
"DEC_START: %llu"	,	L_6
retry	,	V_37
"hdmi_tx_l%d"	,	L_50
hdmi_8996_pll_unprepare	,	F_31
integloop_gain	,	V_54
com_cp_ctrl_mode0	,	V_61
"com_pll_cctrl_mode0 = 0x%x"	,	L_17
hdmi_8996_phy_ready_status	,	F_24
pll_get_cctrl	,	F_10
"PLL_CCTRL: %u"	,	L_10
"HDMI PLL is %slocked"	,	L_46
REG_HDMI_PHY_QSERDES_TX_LX_TX_DRV_LVL_OFFSET	,	V_133
com_lock_cmp3_mode0	,	V_70
REG_HDMI_PHY_QSERDES_TX_LX_RES_CODE_LANE_OFFSET	,	V_134
label	,	V_167
BIT	,	F_26
tx_band_sel	,	V_28
vco_ratio	,	V_42
cctrl	,	V_53
HDMI_DEFAULT_REF_CLOCK	,	V_17
REG_HDMI_8996_PHY_TX2_TX3_LANE_CTL	,	V_95
REG_HDMI_8996_PHY_STATUS	,	V_145
REG_HDMI_PHY_QSERDES_COM_PLL_RCTRL_MODE0	,	V_113
"HDMI_TX_L%d"	,	L_51
REG_HDMI_PHY_QSERDES_COM_C_READY_STATUS	,	V_147
"com_lock_cmp_en = 0x%x"	,	L_16
base	,	V_16
hdmi_pll_write	,	F_3
ENOMEM	,	V_165
hdmi_phy	,	V_1
REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_MAP	,	V_124
channel	,	V_8
pll_divisor	,	V_50
"Disabling PHY"	,	L_40
hw	,	V_87
cpctrl	,	V_51
"tx_l0_lane_mode = 0x%x"	,	L_32
REG_HDMI_PHY_QSERDES_COM_SSC_EN_CENTER	,	V_154
HDMI_PCLK_MIN_FREQ	,	V_155
REG_HDMI_PHY_QSERDES_COM_CLK_SELECT	,	V_109
"com_pll_rctrl_mode0 = 0x%x"	,	L_18
ratio_mult	,	V_39
com_dec_start_mode0	,	V_62
hdmi_8996_pll_round_rate	,	F_29
tx_lx_hp_pd_enables	,	V_78
REG_HDMI_PHY_QSERDES_COM_CLK_ENABLE1	,	V_104
"com_lock_cmp2_mode0 = 0x%x"	,	L_27
REG_HDMI_PHY_QSERDES_COM_SYSCLK_EN_SEL	,	V_102
com_core_clk_en	,	V_72
"failed to map pll base\n"	,	L_49
hdmi_phy_read	,	F_25
init	,	V_168
clk	,	V_163
"Waiting for PLL lock"	,	L_45
hdmi_8996_pll_is_enabled	,	F_33
com_pll_rctrl_mode0	,	V_60
REG_HDMI_PHY_QSERDES_TX_LX_TX_EMP_POST1_LVL	,	V_130
REG_HDMI_8996_PHY_MODE	,	V_138
REG_HDMI_PHY_QSERDES_TX_LX_VMODE_CTRL1	,	V_131
REG_HDMI_PHY_QSERDES_TX_LX_VMODE_CTRL2	,	V_132
hdmi_8996_pll_lock_status	,	F_27
msm_readl	,	F_6
REG_HDMI_PHY_QSERDES_COM_SVS_MODE_CLK_SEL	,	V_105
status	,	V_143
"HSCLK_SEL: %d"	,	L_5
REG_HDMI_PHY_QSERDES_TX_LX_LANE_MODE	,	V_99
"tx_l2_lane_mode = 0x%x"	,	L_33
divisor	,	V_21
msm_hdmi_pll_8996_init	,	F_34
pll_cmp	,	V_23
hdmi_pll_8996	,	V_2
"com_integloop_gain1_mode0 = 0x%x"	,	L_25
half_rate_mode	,	V_32
"PLL_CMP: %u"	,	L_13
REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN1_MODE0	,	V_120
vco	,	V_30
REG_HDMI_PHY_QSERDES_COM_BG_CTRL	,	V_92
hdmi_8996_pll_prepare	,	F_28
hdmi_8996_pll_set_clk_rate	,	F_18
HDMI_DIG_FREQ_BIT_CLK_THRESHOLD	,	V_15
REG_HDMI_PHY_QSERDES_COM_CORE_CLK_EN	,	V_125
frac_start	,	V_10
pll_get_integloop_gain	,	F_11
"com_div_frac_start3_mode0 = 0x%x"	,	L_23
EINVAL	,	V_44
udelay	,	F_22
REG_HDMI_PHY_QSERDES_COM_SYS_CLK_CTRL	,	V_103
com_integloop_gain0_mode0	,	V_66
phy	,	V_90
cmp2	,	V_158
cmp3	,	V_159
data	,	V_6
cmp1	,	V_157
"tx_l%d_vmode_ctrl2 = 0x%x"	,	L_38
DBG	,	F_17
REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START1_MODE0	,	V_116
pdev	,	V_4
REG_HDMI_PHY_QSERDES_COM_RESETSM_CNTRL	,	V_93
REG_HDMI_PHY_QSERDES_COM_SSC_PER1	,	V_150
REG_HDMI_PHY_QSERDES_COM_SSC_PER2	,	V_151
mmio_qserdes_tx	,	V_9
u32	,	T_1
mmio_qserdes_com	,	V_7
gen_ssc	,	V_12
REG_HDMI_PHY_QSERDES_TX_LX_HP_PD_ENABLES	,	V_137
offset	,	V_5
vco_optimal_index	,	V_33
REG_HDMI_PHY_QSERDES_TX_LX_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN	,	V_149
dec_start	,	V_49
hdmi_pll_read	,	F_5
rctrl	,	V_52
phy_ready	,	V_144
bclk	,	V_13
"tx_l%d_tx_drv_lvl = 0x%x"	,	L_35
hdmi_phy_write	,	F_21
tx_lx_lane_mode	,	V_77
"fdata: %llu"	,	L_2
REG_HDMI_PHY_QSERDES_COM_BG_TRIM	,	V_106
REG_HDMI_PHY_QSERDES_COM_LOCK_CMP3_MODE0	,	V_123
com_hsclk_sel	,	V_58
"com_lock_cmp3_mode0 = 0x%x"	,	L_28
REG_HDMI_PHY_QSERDES_COM_CMN_CONFIG	,	V_127
REG_HDMI_PHY_QSERDES_TX_LX_PARRATE_REC_DETECT_IDLE_EN	,	V_136
devm_kzalloc	,	F_35
platform_get_drvdata	,	F_2
"com_hsclk_sel = 0x%x"	,	L_15
REG_HDMI_PHY_QSERDES_COM_BIAS_EN_CLKBUFLR_EN	,	V_101
pll_get_pll_cmp	,	F_12
pll_get_phy	,	F_1
parent_rate	,	V_89
"PLL_RCTRL: %u"	,	L_9
"tx_l%d_tx_band = 0x%x"	,	L_34
hs_divsel	,	V_27
REG_HDMI_PHY_QSERDES_TX_LX_TX_DRV_LVL	,	V_129
REG_HDMI_PHY_QSERDES_COM_SYSCLK_BUF_ENABLE	,	V_100
ref_clk	,	V_11
vco_tmp	,	V_40
"com_lock_cmp1_mode0 = 0x%x"	,	L_26
pll_cmp_to_fdata	,	F_14
com_integloop_gain1_mode0	,	V_67
pll	,	V_3
u64	,	T_2
tx_lx_vmode_ctrl1	,	V_83
hdmi_8996_phy_pll_reg_cfg	,	V_46
tx_lx_vmode_ctrl2	,	V_84
pd	,	V_25
"*not* "	,	L_44
msm_writel	,	F_4
IS_ERR	,	F_37
