
---------- Begin Simulation Statistics ----------
final_tick                               316659275000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 293454                       # Simulator instruction rate (inst/s)
host_mem_usage                               14930944                       # Number of bytes of host memory used
host_op_rate                                   586319                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   276.47                       # Real time elapsed on the host
host_tick_rate                             1145350350                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    81132245                       # Number of instructions simulated
sim_ops                                     162101817                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.316659                       # Number of seconds simulated
sim_ticks                                316659275000                       # Number of ticks simulated
system.cpu.BranchMispred                     11257442                       # Number of branch mispredictions
system.cpu.Branches                          11735097                       # Number of branches fetched
system.cpu.committedInsts                    81132245                       # Number of instructions committed
system.cpu.committedOps                     162101817                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000019                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 0.999981                       # Percentage of non-idle cycles
system.cpu.numCycles                       1266612926                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               1266588752.457365                       # Number of busy cycles
system.cpu.num_cc_register_reads             58690321                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            46563465                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     11691567                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               91649528                       # Number of float alu accesses
system.cpu.num_fp_insts                      91649528                       # number of float instructions
system.cpu.num_fp_register_reads             91652672                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                5431                       # number of times the floating registers were written
system.cpu.num_func_calls                        5440                       # number of times a function call or return occured
system.cpu.num_idle_cycles               24173.542635                       # Number of idle cycles
system.cpu.num_int_alu_accesses             162268847                       # Number of integer alu accesses
system.cpu.num_int_insts                    162268847                       # number of integer instructions
system.cpu.num_int_register_reads           369766069                       # number of times the integer registers were read
system.cpu.num_int_register_writes           58799630                       # number of times the integer registers were written
system.cpu.num_load_insts                       66280                       # Number of load instructions
system.cpu.num_mem_refs                      91804934                       # number of memory refs
system.cpu.num_store_insts                   91738654                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  4885      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  70460825     43.42%     43.42% # Class of executed instruction
system.cpu.op_class::IntMult                     1093      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::IntDiv                      1666      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatAdd                     439      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.42% # Class of executed instruction
system.cpu.op_class::SimdAdd                      434      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdAlu                      978      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdCmp                       20      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1012      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1213      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdShift                    169      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     43.43% # Class of executed instruction
system.cpu.op_class::MemRead                    65041      0.04%     43.47% # Class of executed instruction
system.cpu.op_class::MemWrite                   95155      0.06%     43.53% # Class of executed instruction
system.cpu.op_class::FloatMemRead                1239      0.00%     43.53% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           91643499     56.47%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  162277700                       # Class of executed instruction
system.cpu.predictedBranches                   376803                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                    38                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests     11439411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops          616                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests     22879846                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops           616                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11434613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      22873760                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                11735097                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11691586                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          11257442                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               374506                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  373975                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.858213                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2718                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             370                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                110                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              260                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          290                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct       408055                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong     11283531                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect       252751                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect         1326                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          313                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect       180410                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong         3011                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong          638                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          193                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong     11252846                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit         1289                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit          496                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1        34056                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2        16654                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3       193312                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4         4132                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5         3987                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6         1912                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7         3068                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8          104                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9          373                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10          115                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11            2                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12           11                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0        40478                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1        20983                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2       184085                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3         3779                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4         3571                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5         1482                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6         2966                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7          366                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8            5                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9           11                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                       66288                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    91738662                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           189                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        354498                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316659275000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   116187113                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           167                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316659275000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data        80193431                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total            80193431                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data       80193431                       # number of overall hits
system.cpu.l1d.overall_hits::total           80193431                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data      11435674                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total          11435674                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data     11435674                       # number of overall misses
system.cpu.l1d.overall_misses::total         11435674                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data 267497043000                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total 267497043000                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data 267497043000                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total 267497043000                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data     91629105                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total        91629105                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data     91629105                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total       91629105                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.124804                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.124804                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.124804                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.124804                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data 23391.454059                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total 23391.454059                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data 23391.454059                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total 23391.454059                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.unused_prefetches                  864                       # number of HardPF blocks evicted w/o reference
system.cpu.l1d.writebacks::.writebacks       11435574                       # number of writebacks
system.cpu.l1d.writebacks::total             11435574                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data     11254920                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total       11254920                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data     11254920                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total      11254920                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data       180754                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total       180754                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data       180754                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.l1d.prefetcher     11258455                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total     11439209                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data   9596453750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total   9596453750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data   9596453750                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.l1d.prefetcher 875217814745                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total 884814268495                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.001973                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.001973                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.124843                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data 53091.238645                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total 53091.238645                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data 53091.238645                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 77738.714126                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total 77349.252776                       # average overall mshr miss latency
system.cpu.l1d.replacements                  11438697                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data          64860                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total              64860                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data         1377                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total             1377                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data     47562000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total     47562000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data        66237                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total          66237                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.020789                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.020789                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data 34540.305011                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total 34540.305011                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data           82                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total            82                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data         1295                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total         1295                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data     45947500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total     45947500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.019551                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.019551                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data 35480.694981                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total 35480.694981                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      80128571                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          80128571                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data     11434297                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total        11434297                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data 267449481000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total 267449481000                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     91562868                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      91562868                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.124879                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.124879                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 23390.111434                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 23390.111434                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data     11254838                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total     11254838                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data       179459                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total       179459                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data   9550506250                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total   9550506250                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.001960                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.001960                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 53218.318669                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 53218.318669                       # average WriteReq mshr miss latency
system.cpu.l1d.HardPFReq_mshr_misses::.cpu.l1d.prefetcher     11258455                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_misses::total     11258455                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_miss_latency::.cpu.l1d.prefetcher 875217814745                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_latency::total 875217814745                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 77738.714126                       # average HardPFReq mshr miss latency
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::total 77738.714126                       # average HardPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 316659275000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.prefetcher.pfIssued           22335286                       # number of hwpf issued
system.cpu.l1d.prefetcher.pfIdentified       22335286                       # number of prefetch candidates identified
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l1d.prefetcher.pfSpanPage           536062                       # number of prefetches that crossed the page
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 316659275000                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.964896                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs               91629213                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs             11438697                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                 8.010459                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data     8.304256                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_blocks::.cpu.l1d.prefetcher   503.660640                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.016219                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::.cpu.l1d.prefetcher     0.983712                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999931                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1022          434                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_blocks::1024           78                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::1          409                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1022     0.847656                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.occ_task_id_percent::1024     0.152344                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses            744472049                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses           744472049                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316659275000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       116185846                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           116185846                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      116185846                       # number of overall hits
system.cpu.l1i.overall_hits::total          116185846                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst          1226                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total              1226                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst         1226                       # number of overall misses
system.cpu.l1i.overall_misses::total             1226                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst     61369250                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total     61369250                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst     61369250                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total     61369250                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    116187072                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       116187072                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    116187072                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      116187072                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.000011                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.000011                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst 50056.484502                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total 50056.484502                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst 50056.484502                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total 50056.484502                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst         1226                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total         1226                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst         1226                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total         1226                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst     61062750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total     61062750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst     61062750                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total     61062750                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst 49806.484502                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total 49806.484502                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst 49806.484502                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total 49806.484502                       # average overall mshr miss latency
system.cpu.l1i.replacements                       714                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      116185846                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          116185846                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst         1226                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total             1226                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst     61369250                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total     61369250                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    116187072                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      116187072                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.000011                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst 50056.484502                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total 50056.484502                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst         1226                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total         1226                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst     61062750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total     61062750                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst 49806.484502                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total 49806.484502                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 316659275000                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.958647                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs                  59190                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs                  714                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs                82.899160                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.958647                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999919                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999919                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses            929497802                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses           929497802                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316659275000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 316659275000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp         11260976                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty     22867177                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict           7285                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq          179459                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp         179459                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq     11260976                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port     34317115                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port         3166                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total             34320281                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port   1463986112                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port        78464                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total            1464064576                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                       11435051                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                731622592                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples        22875486                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.000027                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.005189                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0              22874870    100.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                   616      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total          22875486                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 316659275000                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy       11292350677                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             3.6                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy       5719604500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            1.8                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy           613000                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.0                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst              23                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             520                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.l1d.prefetcher          745                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1288                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             23                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            520                       # number of overall hits
system.l2cache.overall_hits::.cpu.l1d.prefetcher          745                       # number of overall hits
system.l2cache.overall_hits::total               1288                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1203                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        180234                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.l1d.prefetcher     11257710                       # number of demand (read+write) misses
system.l2cache.demand_misses::total          11439147                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1203                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       180234                       # number of overall misses
system.l2cache.overall_misses::.cpu.l1d.prefetcher     11257710                       # number of overall misses
system.l2cache.overall_misses::total         11439147                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     60383750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   9504645000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.l1d.prefetcher 872311046187                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 881876074937                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     60383750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   9504645000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.l1d.prefetcher 872311046187                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 881876074937                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1226                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       180754                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.l1d.prefetcher     11258455                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total        11440435                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1226                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       180754                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.l1d.prefetcher     11258455                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total       11440435                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.981240                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.997123                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.l1d.prefetcher     0.999934                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999887                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.981240                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.997123                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.l1d.prefetcher     0.999934                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999887                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 50194.305902                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 52735.027797                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.l1d.prefetcher 77485.656158                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 77092.817754                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 50194.305902                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 52735.027797                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.l1d.prefetcher 77485.656158                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 77092.817754                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks       11431603                       # number of writebacks
system.l2cache.writebacks::total             11431603                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1203                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       180234                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.l1d.prefetcher     11257710                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total     11439147                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1203                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       180234                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.l1d.prefetcher     11257710                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total     11439147                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     60083000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   9459586500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.l1d.prefetcher 869496618687                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 879016288187                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     60083000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   9459586500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.l1d.prefetcher 869496618687                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 879016288187                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.981240                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.997123                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.l1d.prefetcher     0.999934                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999887                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.981240                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.997123                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.l1d.prefetcher     0.999934                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999887                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 49944.305902                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 52485.027797                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.l1d.prefetcher 77235.656158                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 76842.817754                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 49944.305902                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 52485.027797                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 77235.656158                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 76842.817754                       # average overall mshr miss latency
system.l2cache.replacements                  11435051                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks     11435574                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total     11435574                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks     11435574                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total     11435574                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          178                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          178                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           62                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               62                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       179397                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         179397                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   9460605750                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   9460605750                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       179459                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       179459                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999655                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999655                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 52735.585043                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 52735.585043                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       179397                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       179397                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   9415756500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   9415756500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999655                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999655                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 52485.585043                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 52485.585043                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          458                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.l1d.prefetcher          745                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1226                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1203                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          837                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.l1d.prefetcher     11257710                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total     11259750                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     60383750                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     44039250                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.l1d.prefetcher 872311046187                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total 872415469187                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1226                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         1295                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.l1d.prefetcher     11258455                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total     11260976                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.981240                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.646332                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.l1d.prefetcher     0.999934                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.999891                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 50194.305902                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 52615.591398                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.l1d.prefetcher 77485.656158                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 77480.891599                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1203                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          837                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.l1d.prefetcher     11257710                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total     11259750                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     60083000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     43830000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.l1d.prefetcher 869496618687                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total 869600531687                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.981240                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.646332                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.l1d.prefetcher     0.999934                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999891                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 49944.305902                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 52365.591398                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 77235.656158                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77230.891599                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 316659275000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4094.748904                       # Cycle average of tags in use
system.l2cache.tags.total_refs               22872020                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs             11435051                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.000168                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst     1.412973                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    65.627554                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.l1d.prefetcher  4027.708377                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.000345                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.016022                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.l1d.prefetcher     0.983327                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999695                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         3880                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1         3441                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          414                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.947266                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.052734                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses            377516683                       # Number of tag accesses
system.l2cache.tags.data_accesses           377516683                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316659275000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples  11431603.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1203.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    180233.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.l1d.prefetcher::samples  11257709.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000204668000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds        714473                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds        714473                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState             31005927                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState            10743260                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                     11439147                       # Number of read requests accepted
system.mem_ctrl.writeReqs                    11431603                       # Number of write requests accepted
system.mem_ctrl.readBursts                   11439147                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                  11431603                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        2.80                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       28.28                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6               11439147                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6              11431603                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  3664625                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                  3748248                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                  4026207                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       54                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      13                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      13                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      37                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                  374583                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                  712343                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                  712623                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                  712512                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                  716621                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                  714626                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                  714486                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                  902760                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                  714650                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                  714529                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                  795917                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                  883557                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                  720488                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                  800344                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                 1233448                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                    6040                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                    1998                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples       714473                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       16.010605                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      15.983396                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev       4.691013                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127         714455    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           16      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3840-3967            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total         714473                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples       714473                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.000049                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.000045                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.011890                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16            714460    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total         714473                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                732105408                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys             731622592                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                    2311.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                    2310.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   316653229750                       # Total gap between requests
system.mem_ctrl.avgGap                       13845.34                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst        76992                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data     11534912                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.l1d.prefetcher    720493376                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks    731622592                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 243138.306938901427                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 36426888.174995027483                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.l1d.prefetcher 2275295350.183568477631                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 2310441063.190080165863                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         1203                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data       180234                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.l1d.prefetcher     11257710                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks     11431603                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     29706499                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data   4908687721                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.l1d.prefetcher 579395248492                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 8170114056011                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     24693.68                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     27235.08                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.l1d.prefetcher     51466.53                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks    714695.40                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst        76992                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data     11534976                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.l1d.prefetcher    720493440                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total      732105408                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst        76992                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total        76992                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks    731622592                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total    731622592                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         1203                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data       180234                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.l1d.prefetcher     11257710                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total        11439147                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks     11431603                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total       11431603                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst        243138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data      36427090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.l1d.prefetcher   2275295552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total        2311965781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst       243138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total       243138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks   2310441063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total       2310441063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks   2310441063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst       243138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data     36427090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.l1d.prefetcher   2275295552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total       4622406844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts              11439145                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts             11431603                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0        714954                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1        715137                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2        715064                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3        715155                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4        715189                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5        714944                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6        714981                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7        715042                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8        714801                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9        714897                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10       714734                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11       714792                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12       714719                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13       714828                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14       714970                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15       714938                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0        714467                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1        714450                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2        714426                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3        714554                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4        714515                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5        714449                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6        714494                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7        714520                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8        714413                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9        714456                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10       714368                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11       714422                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12       714368                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13       714540                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14       714576                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15       714585                       # Per bank write bursts
system.mem_ctrl.dram.totQLat             369849673962                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat            57195725000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat        584333642712                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 32331.93                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            51081.93                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits             10524198                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits            10706451                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             92.00                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            93.66                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples      1640099                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   892.463121                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   763.836303                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   291.865069                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127        97083      5.92%      5.92% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255        95444      5.82%     11.74% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383         4214      0.26%     12.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511        11000      0.67%     12.67% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639         9797      0.60%     13.26% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767         7232      0.44%     13.70% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895        19322      1.18%     14.88% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023       254981     15.55%     30.43% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151      1141026     69.57%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total      1640099                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead              732105280                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten           731622592                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              2311.965377                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW              2310.441063                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    36.11                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                18.06                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite               18.05                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                92.83                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 316659275000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy       5855778180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy       3112419915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy     40844127240                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy    29836867500                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 24996794160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy  71156203080                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  61676148480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   237478338555                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    749.949101                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 150500340399                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF  10573940000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 155584994601                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy       5854528680                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy       3111755790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy     40831368060                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy    29836100160                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 24996794160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy  71059697520                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  61757416320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   237447660690                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    749.852221                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 150713376659                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF  10573940000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 155371958341                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 316659275000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11259750                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     11431603                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3010                       # Transaction distribution
system.membus.trans_dist::ReadExReq            179397                       # Transaction distribution
system.membus.trans_dist::ReadExResp           179397                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11259750                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port     34312907                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total     34312907                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               34312907                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port   1463728000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total   1463728000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              1463728000                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11439147                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11439147    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11439147                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 316659275000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          8587238313                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer0.occupancy         6125891788                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
