==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21937 ; free virtual = 44682
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21937 ; free virtual = 44682
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21934 ; free virtual = 44680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21935 ; free virtual = 44680
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21916 ; free virtual = 44662
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21916 ; free virtual = 44661
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.66 seconds; current allocated memory: 104.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 104.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 104.804 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 21911 ; free virtual = 44657
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:14 ; elapsed = 00:27:04 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26917 ; free virtual = 37401
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:14 ; elapsed = 00:27:04 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26917 ; free virtual = 37401
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'SiS_GetModeID' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:30 ; elapsed = 00:29:17 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26915 ; free virtual = 37399
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:30 ; elapsed = 00:29:17 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26915 ; free virtual = 37399
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Static function 'SiS_GetModeID' cannot be set as the top model.
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.linuxdriversvideofbdevsisinit.c_SiS_GetModeID_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:05:44 ; elapsed = 00:29:54 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26916 ; free virtual = 37400
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:05:44 ; elapsed = 00:29:54 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26916 ; free virtual = 37400
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:05:46 ; elapsed = 00:29:56 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26916 ; free virtual = 37400
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:05:46 ; elapsed = 00:29:56 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26916 ; free virtual = 37400
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:46 ; elapsed = 00:29:56 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26916 ; free virtual = 37400
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:46 ; elapsed = 00:29:56 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26916 ; free virtual = 37400
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'SiS_GetModeID' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SiS_GetModeID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 231.43 seconds; current allocated memory: 144.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 144.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SiS_GetModeID' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID/VGAEngine' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID/VBFlags' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID/HDisplay' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID/VDisplay' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID/Depth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID/FSTN' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID/LCDwidth' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'SiS_GetModeID/LCDheight' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'SiS_GetModeID' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID/VGAEngine' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID/VBFlags' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID/HDisplay' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID/VDisplay' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID/Depth' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID/FSTN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID/LCDwidth' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'SiS_GetModeID/LCDheight' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'SiS_GetModeID'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 144.159 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:48 ; elapsed = 00:29:57 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 26915 ; free virtual = 37400
INFO: [VHDL 208-304] Generating VHDL RTL for SiS_GetModeID.
INFO: [VLOG 209-307] Generating Verilog RTL for SiS_GetModeID.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.linuxtoolsperfutilmem-events.c_c2c_decode_stats_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.linuxtoolsperfutilmem-events.c_c2c_decode_stats_with_main.c/solution1'.
