#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */
typedef  struct TYPE_16__   TYPE_9__ ;
typedef  struct TYPE_15__   TYPE_7__ ;
typedef  struct TYPE_14__   TYPE_5__ ;
typedef  struct TYPE_13__   TYPE_4__ ;
typedef  struct TYPE_12__   TYPE_3__ ;
typedef  struct TYPE_11__   TYPE_2__ ;
typedef  struct TYPE_10__   TYPE_1__ ;

/* Type definitions */
typedef  int rmt_reserve_memsize_t ;
struct TYPE_14__ {int pin; int tx_not_rx; int buffers; size_t channel; } ;
typedef  TYPE_5__ rmt_obj_t ;
struct TYPE_11__ {int fifo_mask; } ;
struct TYPE_16__ {TYPE_4__* conf_ch; TYPE_2__ apb_conf; } ;
struct TYPE_15__ {scalar_t__ allocated; } ;
struct TYPE_12__ {int idle_out_en; int mem_owner; int mem_rd_rst; int mem_wr_rst; scalar_t__ ref_always_on; scalar_t__ idle_out_lv; scalar_t__ rx_filter_thres; scalar_t__ rx_filter_en; scalar_t__ ref_cnt_rst; scalar_t__ tx_conti_mode; scalar_t__ rx_en; } ;
struct TYPE_10__ {int div_cnt; int mem_size; int idle_thres; scalar_t__ mem_pd; scalar_t__ carrier_out_lv; scalar_t__ carrier_en; } ;
struct TYPE_13__ {TYPE_3__ conf1; TYPE_1__ conf0; } ;

/* Variables and functions */
 scalar_t__ ESP_INTR_FLAG_IRAM ; 
 int /*<<< orphan*/  ETS_RMT_INTR_SOURCE ; 
 size_t MAX_CHANNELS ; 
 TYPE_9__ RMT ; 
 int /*<<< orphan*/  FUNC0 (size_t) ; 
 int /*<<< orphan*/  FUNC1 (size_t) ; 
 int /*<<< orphan*/  FUNC2 (int,size_t,int) ; 
 TYPE_5__* FUNC3 (int,size_t,int) ; 
 int /*<<< orphan*/  _rmt_isr ; 
 int /*<<< orphan*/  FUNC4 (int /*<<< orphan*/ ,int,int /*<<< orphan*/ ,int /*<<< orphan*/ *,int /*<<< orphan*/ *) ; 
 void* g_rmt_block_lock ; 
 TYPE_7__* g_rmt_objects ; 
 int /*<<< orphan*/ ** g_rmt_objlocks ; 
 int /*<<< orphan*/  intr_handle ; 
 scalar_t__ pdPASS ; 
 int /*<<< orphan*/  portMAX_DELAY ; 
 void* FUNC5 () ; 
 int /*<<< orphan*/  FUNC6 (void*) ; 
 scalar_t__ FUNC7 (void*,int /*<<< orphan*/ ) ; 

rmt_obj_t* FUNC8(int pin, bool tx_not_rx, rmt_reserve_memsize_t memsize)
{
    int buffers = memsize;
    rmt_obj_t* rmt;
    size_t i;
    size_t j;

    // create common block mutex for protecting allocs from multiple threads
    if (!g_rmt_block_lock) {
        g_rmt_block_lock = FUNC5();
    }
    // lock
    while (FUNC7(g_rmt_block_lock, portMAX_DELAY) != pdPASS) {}

    for (i=0; i<MAX_CHANNELS; i++) {
        for (j=0; j<buffers && i+j < MAX_CHANNELS; j++) {
            // if the space is ocupied break and continue on other channel
            if (g_rmt_objects[i+j].allocated) {
                i += j; // continue searching from latter channel
                break;
            }
        }
        if (j == buffers) {
            // found a space in channel descriptors
            break;
        }
    }
    if (i == MAX_CHANNELS || i+j >= MAX_CHANNELS || j != buffers)  {
        FUNC6(g_rmt_block_lock);
        return NULL;
    }
    rmt = FUNC3(pin, i, buffers);

    FUNC6(g_rmt_block_lock);

    size_t channel = i;

#if !CONFIG_DISABLE_HAL_LOCKS
    if(g_rmt_objlocks[channel] == NULL) {
        g_rmt_objlocks[channel] = FUNC5();
        if(g_rmt_objlocks[channel] == NULL) {
            return NULL;
        }
    }
#endif

    FUNC0(channel);

    rmt->pin = pin;
    rmt->tx_not_rx = tx_not_rx;
    rmt->buffers =buffers;
    rmt->channel = channel;
    FUNC2(pin, channel, tx_not_rx);

    // Initialize the registers in default mode:
    // - no carrier, filter
    // - timebase tick of 1us
    // - idle threshold set to 0x8000 (max pulse width + 1)
    RMT.conf_ch[channel].conf0.div_cnt = 1;
    RMT.conf_ch[channel].conf0.mem_size = buffers;
    RMT.conf_ch[channel].conf0.carrier_en = 0;
    RMT.conf_ch[channel].conf0.carrier_out_lv = 0;
    RMT.conf_ch[channel].conf0.mem_pd = 0;

    RMT.conf_ch[channel].conf0.idle_thres = 0x80;
    RMT.conf_ch[channel].conf1.rx_en = 0;
    RMT.conf_ch[channel].conf1.tx_conti_mode = 0;
    RMT.conf_ch[channel].conf1.ref_cnt_rst = 0;
    RMT.conf_ch[channel].conf1.rx_filter_en = 0;
    RMT.conf_ch[channel].conf1.rx_filter_thres = 0;
    RMT.conf_ch[channel].conf1.idle_out_lv = 0;     // signal level for idle
    RMT.conf_ch[channel].conf1.idle_out_en = 1;     // enable idle
    RMT.conf_ch[channel].conf1.ref_always_on = 0;     // base clock
    RMT.apb_conf.fifo_mask = 1;

    if (tx_not_rx) {
        // RMT.conf_ch[channel].conf1.rx_en = 0;
        RMT.conf_ch[channel].conf1.mem_owner = 0;
        RMT.conf_ch[channel].conf1.mem_rd_rst = 1;
    } else {
        // RMT.conf_ch[channel].conf1.rx_en = 1;
        RMT.conf_ch[channel].conf1.mem_owner = 1;
        RMT.conf_ch[channel].conf1.mem_wr_rst = 1;
    }

    // install interrupt if at least one channel is active
    if (!intr_handle) {
        FUNC4(ETS_RMT_INTR_SOURCE, (int)ESP_INTR_FLAG_IRAM, _rmt_isr, NULL, &intr_handle);
    }
    FUNC1(channel);

    return rmt;
}