{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 17:09:34 2016 " "Info: Processing started: Wed Oct 26 17:09:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cnt2bitc -c cnt2bitc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cnt2bitc -c cnt2bitc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkl " "Info: Assuming node \"clkl\" is an undefined clock" {  } { { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkl" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "relojlento:u1\|pled " "Info: Detected ripple clock \"relojlento:u1\|pled\" as buffer" {  } { { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "relojlento:u1\|pled" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkl register relojlento:u1\|conteo\[0\] register relojlento:u1\|conteo\[22\] 160.05 MHz 6.248 ns Internal " "Info: Clock \"clkl\" has Internal fmax of 160.05 MHz between source register \"relojlento:u1\|conteo\[0\]\" and destination register \"relojlento:u1\|conteo\[22\]\" (period= 6.248 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.984 ns + Longest register register " "Info: + Longest register to register delay is 5.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns relojlento:u1\|conteo\[0\] 1 REG LCFF_X10_Y7_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y7_N21; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { relojlento:u1|conteo[0] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.596 ns) 1.761 ns relojlento:u1\|Add0~1 2 COMB LCCOMB_X9_Y4_N8 2 " "Info: 2: + IC(1.165 ns) + CELL(0.596 ns) = 1.761 ns; Loc. = LCCOMB_X9_Y4_N8; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~1'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { relojlento:u1|conteo[0] relojlento:u1|Add0~1 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.847 ns relojlento:u1\|Add0~3 3 COMB LCCOMB_X9_Y4_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.847 ns; Loc. = LCCOMB_X9_Y4_N10; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~1 relojlento:u1|Add0~3 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.933 ns relojlento:u1\|Add0~5 4 COMB LCCOMB_X9_Y4_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.933 ns; Loc. = LCCOMB_X9_Y4_N12; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~3 relojlento:u1|Add0~5 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.123 ns relojlento:u1\|Add0~7 5 COMB LCCOMB_X9_Y4_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.190 ns) = 2.123 ns; Loc. = LCCOMB_X9_Y4_N14; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~7'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { relojlento:u1|Add0~5 relojlento:u1|Add0~7 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.209 ns relojlento:u1\|Add0~9 6 COMB LCCOMB_X9_Y4_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.209 ns; Loc. = LCCOMB_X9_Y4_N16; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~9'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~7 relojlento:u1|Add0~9 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.295 ns relojlento:u1\|Add0~11 7 COMB LCCOMB_X9_Y4_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.295 ns; Loc. = LCCOMB_X9_Y4_N18; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~11'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~9 relojlento:u1|Add0~11 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.381 ns relojlento:u1\|Add0~13 8 COMB LCCOMB_X9_Y4_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.381 ns; Loc. = LCCOMB_X9_Y4_N20; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~13'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~11 relojlento:u1|Add0~13 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.467 ns relojlento:u1\|Add0~15 9 COMB LCCOMB_X9_Y4_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.467 ns; Loc. = LCCOMB_X9_Y4_N22; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~15'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~13 relojlento:u1|Add0~15 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.553 ns relojlento:u1\|Add0~17 10 COMB LCCOMB_X9_Y4_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.553 ns; Loc. = LCCOMB_X9_Y4_N24; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~17'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~15 relojlento:u1|Add0~17 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.639 ns relojlento:u1\|Add0~19 11 COMB LCCOMB_X9_Y4_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.639 ns; Loc. = LCCOMB_X9_Y4_N26; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~19'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~17 relojlento:u1|Add0~19 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.725 ns relojlento:u1\|Add0~21 12 COMB LCCOMB_X9_Y4_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.725 ns; Loc. = LCCOMB_X9_Y4_N28; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~21'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~19 relojlento:u1|Add0~21 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 2.900 ns relojlento:u1\|Add0~23 13 COMB LCCOMB_X9_Y4_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.175 ns) = 2.900 ns; Loc. = LCCOMB_X9_Y4_N30; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~23'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { relojlento:u1|Add0~21 relojlento:u1|Add0~23 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.986 ns relojlento:u1\|Add0~25 14 COMB LCCOMB_X9_Y3_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.986 ns; Loc. = LCCOMB_X9_Y3_N0; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~25'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~23 relojlento:u1|Add0~25 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.072 ns relojlento:u1\|Add0~27 15 COMB LCCOMB_X9_Y3_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.072 ns; Loc. = LCCOMB_X9_Y3_N2; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~27'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~25 relojlento:u1|Add0~27 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.158 ns relojlento:u1\|Add0~29 16 COMB LCCOMB_X9_Y3_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.158 ns; Loc. = LCCOMB_X9_Y3_N4; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~29'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~27 relojlento:u1|Add0~29 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.244 ns relojlento:u1\|Add0~31 17 COMB LCCOMB_X9_Y3_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.244 ns; Loc. = LCCOMB_X9_Y3_N6; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~31'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~29 relojlento:u1|Add0~31 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.330 ns relojlento:u1\|Add0~33 18 COMB LCCOMB_X9_Y3_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.330 ns; Loc. = LCCOMB_X9_Y3_N8; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~33'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~31 relojlento:u1|Add0~33 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.416 ns relojlento:u1\|Add0~35 19 COMB LCCOMB_X9_Y3_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.416 ns; Loc. = LCCOMB_X9_Y3_N10; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~35'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~33 relojlento:u1|Add0~35 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.502 ns relojlento:u1\|Add0~37 20 COMB LCCOMB_X9_Y3_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.502 ns; Loc. = LCCOMB_X9_Y3_N12; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~35 relojlento:u1|Add0~37 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.692 ns relojlento:u1\|Add0~39 21 COMB LCCOMB_X9_Y3_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.190 ns) = 3.692 ns; Loc. = LCCOMB_X9_Y3_N14; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~39'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { relojlento:u1|Add0~37 relojlento:u1|Add0~39 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.778 ns relojlento:u1\|Add0~41 22 COMB LCCOMB_X9_Y3_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.778 ns; Loc. = LCCOMB_X9_Y3_N16; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~41'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~39 relojlento:u1|Add0~41 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.864 ns relojlento:u1\|Add0~43 23 COMB LCCOMB_X9_Y3_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.864 ns; Loc. = LCCOMB_X9_Y3_N18; Fanout = 2; COMB Node = 'relojlento:u1\|Add0~43'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { relojlento:u1|Add0~41 relojlento:u1|Add0~43 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.370 ns relojlento:u1\|Add0~44 24 COMB LCCOMB_X9_Y3_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.506 ns) = 4.370 ns; Loc. = LCCOMB_X9_Y3_N20; Fanout = 1; COMB Node = 'relojlento:u1\|Add0~44'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { relojlento:u1|Add0~43 relojlento:u1|Add0~44 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.370 ns) 5.876 ns relojlento:u1\|conteo~37 25 COMB LCCOMB_X10_Y7_N0 1 " "Info: 25: + IC(1.136 ns) + CELL(0.370 ns) = 5.876 ns; Loc. = LCCOMB_X10_Y7_N0; Fanout = 1; COMB Node = 'relojlento:u1\|conteo~37'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { relojlento:u1|Add0~44 relojlento:u1|conteo~37 } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.984 ns relojlento:u1\|conteo\[22\] 26 REG LCFF_X10_Y7_N1 3 " "Info: 26: + IC(0.000 ns) + CELL(0.108 ns) = 5.984 ns; Loc. = LCFF_X10_Y7_N1; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[22\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { relojlento:u1|conteo~37 relojlento:u1|conteo[22] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.683 ns ( 61.55 % ) " "Info: Total cell delay = 3.683 ns ( 61.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.301 ns ( 38.45 % ) " "Info: Total interconnect delay = 2.301 ns ( 38.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.984 ns" { relojlento:u1|conteo[0] relojlento:u1|Add0~1 relojlento:u1|Add0~3 relojlento:u1|Add0~5 relojlento:u1|Add0~7 relojlento:u1|Add0~9 relojlento:u1|Add0~11 relojlento:u1|Add0~13 relojlento:u1|Add0~15 relojlento:u1|Add0~17 relojlento:u1|Add0~19 relojlento:u1|Add0~21 relojlento:u1|Add0~23 relojlento:u1|Add0~25 relojlento:u1|Add0~27 relojlento:u1|Add0~29 relojlento:u1|Add0~31 relojlento:u1|Add0~33 relojlento:u1|Add0~35 relojlento:u1|Add0~37 relojlento:u1|Add0~39 relojlento:u1|Add0~41 relojlento:u1|Add0~43 relojlento:u1|Add0~44 relojlento:u1|conteo~37 relojlento:u1|conteo[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.984 ns" { relojlento:u1|conteo[0] {} relojlento:u1|Add0~1 {} relojlento:u1|Add0~3 {} relojlento:u1|Add0~5 {} relojlento:u1|Add0~7 {} relojlento:u1|Add0~9 {} relojlento:u1|Add0~11 {} relojlento:u1|Add0~13 {} relojlento:u1|Add0~15 {} relojlento:u1|Add0~17 {} relojlento:u1|Add0~19 {} relojlento:u1|Add0~21 {} relojlento:u1|Add0~23 {} relojlento:u1|Add0~25 {} relojlento:u1|Add0~27 {} relojlento:u1|Add0~29 {} relojlento:u1|Add0~31 {} relojlento:u1|Add0~33 {} relojlento:u1|Add0~35 {} relojlento:u1|Add0~37 {} relojlento:u1|Add0~39 {} relojlento:u1|Add0~41 {} relojlento:u1|Add0~43 {} relojlento:u1|Add0~44 {} relojlento:u1|conteo~37 {} relojlento:u1|conteo[22] {} } { 0.000ns 1.165ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.136ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl destination 2.720 ns + Shortest register " "Info: + Shortest clock path from clock \"clkl\" to destination register is 2.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clkl~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 2.720 ns relojlento:u1\|conteo\[22\] 3 REG LCFF_X10_Y7_N1 3 " "Info: 3: + IC(0.811 ns) + CELL(0.666 ns) = 2.720 ns; Loc. = LCFF_X10_Y7_N1; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[22\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clkl~clkctrl relojlento:u1|conteo[22] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.93 % ) " "Info: Total cell delay = 1.766 ns ( 64.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 35.07 % ) " "Info: Total interconnect delay = 0.954 ns ( 35.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { clkl clkl~clkctrl relojlento:u1|conteo[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[22] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl source 2.720 ns - Longest register " "Info: - Longest clock path from clock \"clkl\" to source register is 2.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clkl~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clkl~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkl clkl~clkctrl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.666 ns) 2.720 ns relojlento:u1\|conteo\[0\] 3 REG LCFF_X10_Y7_N21 3 " "Info: 3: + IC(0.811 ns) + CELL(0.666 ns) = 2.720 ns; Loc. = LCFF_X10_Y7_N21; Fanout = 3; REG Node = 'relojlento:u1\|conteo\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clkl~clkctrl relojlento:u1|conteo[0] } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.93 % ) " "Info: Total cell delay = 1.766 ns ( 64.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns ( 35.07 % ) " "Info: Total interconnect delay = 0.954 ns ( 35.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { clkl clkl~clkctrl relojlento:u1|conteo[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[0] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { clkl clkl~clkctrl relojlento:u1|conteo[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[22] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { clkl clkl~clkctrl relojlento:u1|conteo[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[0] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.984 ns" { relojlento:u1|conteo[0] relojlento:u1|Add0~1 relojlento:u1|Add0~3 relojlento:u1|Add0~5 relojlento:u1|Add0~7 relojlento:u1|Add0~9 relojlento:u1|Add0~11 relojlento:u1|Add0~13 relojlento:u1|Add0~15 relojlento:u1|Add0~17 relojlento:u1|Add0~19 relojlento:u1|Add0~21 relojlento:u1|Add0~23 relojlento:u1|Add0~25 relojlento:u1|Add0~27 relojlento:u1|Add0~29 relojlento:u1|Add0~31 relojlento:u1|Add0~33 relojlento:u1|Add0~35 relojlento:u1|Add0~37 relojlento:u1|Add0~39 relojlento:u1|Add0~41 relojlento:u1|Add0~43 relojlento:u1|Add0~44 relojlento:u1|conteo~37 relojlento:u1|conteo[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.984 ns" { relojlento:u1|conteo[0] {} relojlento:u1|Add0~1 {} relojlento:u1|Add0~3 {} relojlento:u1|Add0~5 {} relojlento:u1|Add0~7 {} relojlento:u1|Add0~9 {} relojlento:u1|Add0~11 {} relojlento:u1|Add0~13 {} relojlento:u1|Add0~15 {} relojlento:u1|Add0~17 {} relojlento:u1|Add0~19 {} relojlento:u1|Add0~21 {} relojlento:u1|Add0~23 {} relojlento:u1|Add0~25 {} relojlento:u1|Add0~27 {} relojlento:u1|Add0~29 {} relojlento:u1|Add0~31 {} relojlento:u1|Add0~33 {} relojlento:u1|Add0~35 {} relojlento:u1|Add0~37 {} relojlento:u1|Add0~39 {} relojlento:u1|Add0~41 {} relojlento:u1|Add0~43 {} relojlento:u1|Add0~44 {} relojlento:u1|conteo~37 {} relojlento:u1|conteo[22] {} } { 0.000ns 1.165ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.136ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.506ns 0.370ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { clkl clkl~clkctrl relojlento:u1|conteo[22] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[22] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { clkl clkl~clkctrl relojlento:u1|conteo[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { clkl {} clkl~combout {} clkl~clkctrl {} relojlento:u1|conteo[0] {} } { 0.000ns 0.000ns 0.143ns 0.811ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "cnt2bitc:u2\|present_state\[0\] reset clkl 1.171 ns register " "Info: tsu for register \"cnt2bitc:u2\|present_state\[0\]\" (data pin = \"reset\", clock pin = \"clkl\") is 1.171 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.454 ns + Longest pin register " "Info: + Longest pin to register delay is 8.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset 1 PIN PIN_74 2 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.757 ns) + CELL(0.624 ns) 8.346 ns cnt2bitc:u2\|present_state~2 2 COMB LCCOMB_X24_Y13_N0 1 " "Info: 2: + IC(6.757 ns) + CELL(0.624 ns) = 8.346 ns; Loc. = LCCOMB_X24_Y13_N0; Fanout = 1; COMB Node = 'cnt2bitc:u2\|present_state~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.381 ns" { reset cnt2bitc:u2|present_state~2 } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.454 ns cnt2bitc:u2\|present_state\[0\] 3 REG LCFF_X24_Y13_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.454 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 3; REG Node = 'cnt2bitc:u2\|present_state\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt2bitc:u2|present_state~2 cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 20.07 % ) " "Info: Total cell delay = 1.697 ns ( 20.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.757 ns ( 79.93 % ) " "Info: Total interconnect delay = 6.757 ns ( 79.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.454 ns" { reset cnt2bitc:u2|present_state~2 cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.454 ns" { reset {} reset~combout {} cnt2bitc:u2|present_state~2 {} cnt2bitc:u2|present_state[0] {} } { 0.000ns 0.000ns 6.757ns 0.000ns } { 0.000ns 0.965ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl destination 7.243 ns - Shortest register " "Info: - Shortest clock path from clock \"clkl\" to destination register is 7.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.970 ns) 3.475 ns relojlento:u1\|pled 2 REG LCFF_X10_Y7_N27 2 " "Info: 2: + IC(1.405 ns) + CELL(0.970 ns) = 3.475 ns; Loc. = LCFF_X10_Y7_N27; Fanout = 2; REG Node = 'relojlento:u1\|pled'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { clkl relojlento:u1|pled } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.000 ns) 5.717 ns relojlento:u1\|pled~clkctrl 3 COMB CLKCTRL_G1 2 " "Info: 3: + IC(2.242 ns) + CELL(0.000 ns) = 5.717 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'relojlento:u1\|pled~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { relojlento:u1|pled relojlento:u1|pled~clkctrl } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.666 ns) 7.243 ns cnt2bitc:u2\|present_state\[0\] 4 REG LCFF_X24_Y13_N1 3 " "Info: 4: + IC(0.860 ns) + CELL(0.666 ns) = 7.243 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 3; REG Node = 'cnt2bitc:u2\|present_state\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.77 % ) " "Info: Total cell delay = 2.736 ns ( 37.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.507 ns ( 62.23 % ) " "Info: Total interconnect delay = 4.507 ns ( 62.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { clkl relojlento:u1|pled relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.243 ns" { clkl {} clkl~combout {} relojlento:u1|pled {} relojlento:u1|pled~clkctrl {} cnt2bitc:u2|present_state[0] {} } { 0.000ns 0.000ns 1.405ns 2.242ns 0.860ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.454 ns" { reset cnt2bitc:u2|present_state~2 cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.454 ns" { reset {} reset~combout {} cnt2bitc:u2|present_state~2 {} cnt2bitc:u2|present_state[0] {} } { 0.000ns 0.000ns 6.757ns 0.000ns } { 0.000ns 0.965ns 0.624ns 0.108ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { clkl relojlento:u1|pled relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.243 ns" { clkl {} clkl~combout {} relojlento:u1|pled {} relojlento:u1|pled~clkctrl {} cnt2bitc:u2|present_state[0] {} } { 0.000ns 0.000ns 1.405ns 2.242ns 0.860ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkl count\[0\] cnt2bitc:u2\|present_state\[0\] 13.191 ns register " "Info: tco from clock \"clkl\" to destination pin \"count\[0\]\" through register \"cnt2bitc:u2\|present_state\[0\]\" is 13.191 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl source 7.243 ns + Longest register " "Info: + Longest clock path from clock \"clkl\" to source register is 7.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.970 ns) 3.475 ns relojlento:u1\|pled 2 REG LCFF_X10_Y7_N27 2 " "Info: 2: + IC(1.405 ns) + CELL(0.970 ns) = 3.475 ns; Loc. = LCFF_X10_Y7_N27; Fanout = 2; REG Node = 'relojlento:u1\|pled'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { clkl relojlento:u1|pled } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.000 ns) 5.717 ns relojlento:u1\|pled~clkctrl 3 COMB CLKCTRL_G1 2 " "Info: 3: + IC(2.242 ns) + CELL(0.000 ns) = 5.717 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'relojlento:u1\|pled~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { relojlento:u1|pled relojlento:u1|pled~clkctrl } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.666 ns) 7.243 ns cnt2bitc:u2\|present_state\[0\] 4 REG LCFF_X24_Y13_N1 3 " "Info: 4: + IC(0.860 ns) + CELL(0.666 ns) = 7.243 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 3; REG Node = 'cnt2bitc:u2\|present_state\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.77 % ) " "Info: Total cell delay = 2.736 ns ( 37.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.507 ns ( 62.23 % ) " "Info: Total interconnect delay = 4.507 ns ( 62.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { clkl relojlento:u1|pled relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.243 ns" { clkl {} clkl~combout {} relojlento:u1|pled {} relojlento:u1|pled~clkctrl {} cnt2bitc:u2|present_state[0] {} } { 0.000ns 0.000ns 1.405ns 2.242ns 0.860ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.644 ns + Longest register pin " "Info: + Longest register to pin delay is 5.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt2bitc:u2\|present_state\[0\] 1 REG LCFF_X24_Y13_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 3; REG Node = 'cnt2bitc:u2\|present_state\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.408 ns) + CELL(3.236 ns) 5.644 ns count\[0\] 2 PIN PIN_132 0 " "Info: 2: + IC(2.408 ns) + CELL(3.236 ns) = 5.644 ns; Loc. = PIN_132; Fanout = 0; PIN Node = 'count\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.644 ns" { cnt2bitc:u2|present_state[0] count[0] } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 57.34 % ) " "Info: Total cell delay = 3.236 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.408 ns ( 42.66 % ) " "Info: Total interconnect delay = 2.408 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.644 ns" { cnt2bitc:u2|present_state[0] count[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.644 ns" { cnt2bitc:u2|present_state[0] {} count[0] {} } { 0.000ns 2.408ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { clkl relojlento:u1|pled relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.243 ns" { clkl {} clkl~combout {} relojlento:u1|pled {} relojlento:u1|pled~clkctrl {} cnt2bitc:u2|present_state[0] {} } { 0.000ns 0.000ns 1.405ns 2.242ns 0.860ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.644 ns" { cnt2bitc:u2|present_state[0] count[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.644 ns" { cnt2bitc:u2|present_state[0] {} count[0] {} } { 0.000ns 2.408ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "cnt2bitc:u2\|present_state\[0\] reset clkl -0.905 ns register " "Info: th for register \"cnt2bitc:u2\|present_state\[0\]\" (data pin = \"reset\", clock pin = \"clkl\") is -0.905 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkl destination 7.243 ns + Longest register " "Info: + Longest clock path from clock \"clkl\" to destination register is 7.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clkl 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clkl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkl } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.970 ns) 3.475 ns relojlento:u1\|pled 2 REG LCFF_X10_Y7_N27 2 " "Info: 2: + IC(1.405 ns) + CELL(0.970 ns) = 3.475 ns; Loc. = LCFF_X10_Y7_N27; Fanout = 2; REG Node = 'relojlento:u1\|pled'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.375 ns" { clkl relojlento:u1|pled } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.242 ns) + CELL(0.000 ns) 5.717 ns relojlento:u1\|pled~clkctrl 3 COMB CLKCTRL_G1 2 " "Info: 3: + IC(2.242 ns) + CELL(0.000 ns) = 5.717 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'relojlento:u1\|pled~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { relojlento:u1|pled relojlento:u1|pled~clkctrl } "NODE_NAME" } } { "../p9detect110/relojlento/relojlento.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/p9detect110/relojlento/relojlento.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.666 ns) 7.243 ns cnt2bitc:u2\|present_state\[0\] 4 REG LCFF_X24_Y13_N1 3 " "Info: 4: + IC(0.860 ns) + CELL(0.666 ns) = 7.243 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 3; REG Node = 'cnt2bitc:u2\|present_state\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.526 ns" { relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 37.77 % ) " "Info: Total cell delay = 2.736 ns ( 37.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.507 ns ( 62.23 % ) " "Info: Total interconnect delay = 4.507 ns ( 62.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { clkl relojlento:u1|pled relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.243 ns" { clkl {} clkl~combout {} relojlento:u1|pled {} relojlento:u1|pled~clkctrl {} cnt2bitc:u2|present_state[0] {} } { 0.000ns 0.000ns 1.405ns 2.242ns 0.860ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.454 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset 1 PIN PIN_74 2 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 2; PIN Node = 'reset'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "chip.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/chip.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.757 ns) + CELL(0.624 ns) 8.346 ns cnt2bitc:u2\|present_state~2 2 COMB LCCOMB_X24_Y13_N0 1 " "Info: 2: + IC(6.757 ns) + CELL(0.624 ns) = 8.346 ns; Loc. = LCCOMB_X24_Y13_N0; Fanout = 1; COMB Node = 'cnt2bitc:u2\|present_state~2'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.381 ns" { reset cnt2bitc:u2|present_state~2 } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.454 ns cnt2bitc:u2\|present_state\[0\] 3 REG LCFF_X24_Y13_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.454 ns; Loc. = LCFF_X24_Y13_N1; Fanout = 3; REG Node = 'cnt2bitc:u2\|present_state\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt2bitc:u2|present_state~2 cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "cnt2bitc.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/P9cont/cnt2bitc.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.697 ns ( 20.07 % ) " "Info: Total cell delay = 1.697 ns ( 20.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.757 ns ( 79.93 % ) " "Info: Total interconnect delay = 6.757 ns ( 79.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.454 ns" { reset cnt2bitc:u2|present_state~2 cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.454 ns" { reset {} reset~combout {} cnt2bitc:u2|present_state~2 {} cnt2bitc:u2|present_state[0] {} } { 0.000ns 0.000ns 6.757ns 0.000ns } { 0.000ns 0.965ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { clkl relojlento:u1|pled relojlento:u1|pled~clkctrl cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "7.243 ns" { clkl {} clkl~combout {} relojlento:u1|pled {} relojlento:u1|pled~clkctrl {} cnt2bitc:u2|present_state[0] {} } { 0.000ns 0.000ns 1.405ns 2.242ns 0.860ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.454 ns" { reset cnt2bitc:u2|present_state~2 cnt2bitc:u2|present_state[0] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "8.454 ns" { reset {} reset~combout {} cnt2bitc:u2|present_state~2 {} cnt2bitc:u2|present_state[0] {} } { 0.000ns 0.000ns 6.757ns 0.000ns } { 0.000ns 0.965ns 0.624ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 17:09:37 2016 " "Info: Processing ended: Wed Oct 26 17:09:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
