

================================================================
== Synthesis Summary Report of 'rgbToGrayscale'
================================================================
+ General Information: 
    * Date:           Thu Nov 17 00:27:30 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        edge_detect_vitishls
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: versal
    * Target device:  xcvc1902-vsva2197-2MP-e-S
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+------+---------+------------+------------+-----+
    |                            Modules                           | Issue|      | Latency |  Latency  | Iteration|         |  Trip  |          |      |         |            |            |     |
    |                            & Loops                           | Type | Slack| (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+------+---------+------------+------------+-----+
    |+ rgbToGrayscale                                              |     -|  0.00|   786595|  3.933e+06|         -|   786596|       -|        no|     -|  6 (~0%)|  8849 (~0%)|  19762 (2%)|    -|
    | + rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2  |     -|  0.00|   786524|  3.933e+06|         -|   786524|       -|        no|     -|  6 (~0%)|  3967 (~0%)|  11197 (1%)|    -|
    |  o VITIS_LOOP_165_1_VITIS_LOOP_167_2                         |    II|  3.65|   786522|  3.933e+06|        92|        3|  262144|       yes|     -|        -|           -|           -|    -|
    +--------------------------------------------------------------+------+------+---------+-----------+----------+---------+--------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register       | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL           | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER           | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER         | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR         | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | input_image_1  | 0x10   | 32    | W      | Data signal of input_image       |                                                                                    |
| s_axi_control | input_image_2  | 0x14   | 32    | W      | Data signal of input_image       |                                                                                    |
| s_axi_control | output_image_1 | 0x1c   | 32    | W      | Data signal of output_image      |                                                                                    |
| s_axi_control | output_image_2 | 0x20   | 32    | W      | Data signal of output_image      |                                                                                    |
+---------------+----------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+----------+
| Argument     | Direction | Datatype |
+--------------+-----------+----------+
| input_image  | inout     | int*     |
| output_image | inout     | int*     |
+--------------+-----------+----------+

* SW-to-HW Mapping
+--------------+---------------+-----------+----------+------------------------------------------+
| Argument     | HW Interface  | HW Type   | HW Usage | HW Info                                  |
+--------------+---------------+-----------+----------+------------------------------------------+
| input_image  | m_axi_gmem    | interface |          |                                          |
| input_image  | s_axi_control | register  | offset   | name=input_image_1 offset=0x10 range=32  |
| input_image  | s_axi_control | register  | offset   | name=input_image_2 offset=0x14 range=32  |
| output_image | m_axi_gmem    | interface |          |                                          |
| output_image | s_axi_control | register  | offset   | name=output_image_1 offset=0x1c range=32 |
| output_image | s_axi_control | register  | offset   | name=output_image_2 offset=0x20 range=32 |
+--------------+---------------+-----------+----------+------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-------------------------------+
| HW Interface | Direction | Length | Width | Location                      |
+--------------+-----------+--------+-------+-------------------------------+
| m_axi_gmem   | write     | 16384  | 512   | edge_detect_tasks_V0.c:165:23 |
+--------------+-----------+--------+-------+-------------------------------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------+-----+--------+-------------+------+--------+---------+
| Name                                                         | DSP | Pragma | Variable    | Op   | Impl   | Latency |
+--------------------------------------------------------------+-----+--------+-------------+------+--------+---------+
| + rgbToGrayscale                                             | 6   |        |             |      |        |         |
|  + rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2 | 6   |        |             |      |        |         |
|    add_ln165_fu_474_p2                                       | -   |        | add_ln165   | add  | fabric | 0       |
|    sub_ln169_fu_371_p2                                       | -   |        | sub_ln169   | sub  | fabric | 0       |
|    add_ln165_1_fu_339_p2                                     | -   |        | add_ln165_1 | add  | fabric | 0       |
|    sub_ln169_1_fu_419_p2                                     | -   |        | sub_ln169_1 | sub  | fabric | 0       |
|    add_ln169_fu_437_p2                                       | -   |        | add_ln169   | add  | fabric | 0       |
|    add_ln169_1_fu_459_p2                                     | -   |        | add_ln169_1 | add  | fabric | 0       |
|    add_ln169_2_fu_589_p2                                     | -   |        | add_ln169_2 | add  | fabric | 0       |
|    add_ln169_3_fu_515_p2                                     | -   |        | add_ln169_3 | add  | fabric | 0       |
|    add_ln169_4_fu_537_p2                                     | -   |        | add_ln169_4 | add  | fabric | 0       |
|    add_ln169_6_fu_611_p2                                     | -   |        | add_ln169_6 | add  | fabric | 0       |
|    add_ln169_7_fu_552_p2                                     | -   |        | add_ln169_7 | add  | fabric | 0       |
|    add_ln169_5_fu_634_p2                                     | -   |        | add_ln169_5 | add  | fabric | 0       |
|    add_ln169_8_fu_649_p2                                     | -   |        | add_ln169_8 | add  | fabric | 0       |
|    dmul_64ns_64ns_64_4_med_dsp_1_U4                          | 6   |        | mul         | dmul | meddsp | 3       |
|    dmul_64ns_64ns_64_4_med_dsp_1_U4                          | 6   |        | mul1        | dmul | meddsp | 3       |
|    dadd_64ns_64ns_64_5_no_dsp_1_U3                           | -   |        | add         | dadd | fabric | 4       |
|    dmul_64ns_64ns_64_4_med_dsp_1_U4                          | 6   |        | mul2        | dmul | meddsp | 3       |
|    dadd_64ns_64ns_64_5_no_dsp_1_U3                           | -   |        | add1        | dadd | fabric | 4       |
|    data_V_1_fu_827_p2                                        | -   |        | data_V_1    | add  | fabric | 0       |
|    add_ln515_fu_996_p2                                       | -   |        | add_ln515   | add  | fabric | 0       |
|    sub_ln1512_fu_1010_p2                                     | -   |        | sub_ln1512  | sub  | fabric | 0       |
|    result_V_2_fu_1102_p2                                     | -   |        | result_V_2  | sub  | fabric | 0       |
|    add_ln167_fu_660_p2                                       | -   |        | add_ln167   | add  | fabric | 0       |
|    add_ln167_1_fu_666_p2                                     | -   |        | add_ln167_1 | add  | fabric | 0       |
+--------------------------------------------------------------+-----+--------+-------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------------------------------+------+------+--------+------------+---------+------+---------+
| Name                                                         | BRAM | URAM | Pragma | Variable   | Storage | Impl | Latency |
+--------------------------------------------------------------+------+------+--------+------------+---------+------+---------+
| + rgbToGrayscale                                             | 0    | 0    |        |            |         |      |         |
|  + rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2 | 0    | 0    |        |            |         |      |         |
|    mask_table_U                                              | -    | -    |        | mask_table | rom_1p  | auto | 1       |
+--------------------------------------------------------------+------+------+--------+------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

