<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac67690751c4616a3d29d1fcee4b26200"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adf48e0bc81de489d0cba03f1fb3614a7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a493996e83aa72963d8c660477d6afeaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a493996e83aa72963d8c660477d6afeaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af246ddaf74433cbb244f7e026947ae9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:af246ddaf74433cbb244f7e026947ae9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#af246ddaf74433cbb244f7e026947ae9c">More...</a><br /></td></tr>
<tr class="separator:af246ddaf74433cbb244f7e026947ae9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfeaf5cdd67096264758dc04803e1c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a3dfeaf5cdd67096264758dc04803e1c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#a3dfeaf5cdd67096264758dc04803e1c8">More...</a><br /></td></tr>
<tr class="separator:a3dfeaf5cdd67096264758dc04803e1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85bd454014c95d7e4cb8d903f5577bb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a85bd454014c95d7e4cb8d903f5577bb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#a85bd454014c95d7e4cb8d903f5577bb1">More...</a><br /></td></tr>
<tr class="separator:a85bd454014c95d7e4cb8d903f5577bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38201fd78f4669946ac46d08862fba76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a38201fd78f4669946ac46d08862fba76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#a38201fd78f4669946ac46d08862fba76">More...</a><br /></td></tr>
<tr class="separator:a38201fd78f4669946ac46d08862fba76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff37aeb559b076a9e24e5b04ad0ad323"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:aff37aeb559b076a9e24e5b04ad0ad323"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#aff37aeb559b076a9e24e5b04ad0ad323">More...</a><br /></td></tr>
<tr class="separator:aff37aeb559b076a9e24e5b04ad0ad323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a825aeca1b12f54db8afec639e2af9225"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a825aeca1b12f54db8afec639e2af9225"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#a825aeca1b12f54db8afec639e2af9225">More...</a><br /></td></tr>
<tr class="separator:a825aeca1b12f54db8afec639e2af9225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54882ab98cd1e15ae36d818dc631c00f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a54882ab98cd1e15ae36d818dc631c00f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#a54882ab98cd1e15ae36d818dc631c00f">More...</a><br /></td></tr>
<tr class="separator:a54882ab98cd1e15ae36d818dc631c00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed8f3fa8a62f770d913f61ab81ee1ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a6ed8f3fa8a62f770d913f61ab81ee1ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#a6ed8f3fa8a62f770d913f61ab81ee1ac">More...</a><br /></td></tr>
<tr class="separator:a6ed8f3fa8a62f770d913f61ab81ee1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b1586f0dccac40ee6a979398e9944e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a8b1586f0dccac40ee6a979398e9944e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#a8b1586f0dccac40ee6a979398e9944e1">More...</a><br /></td></tr>
<tr class="separator:a8b1586f0dccac40ee6a979398e9944e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa5de2458fdad47e8e9feb31e05a2b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:afaa5de2458fdad47e8e9feb31e05a2b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#afaa5de2458fdad47e8e9feb31e05a2b6">More...</a><br /></td></tr>
<tr class="separator:afaa5de2458fdad47e8e9feb31e05a2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a528f439b76f90603823151510a7ebdaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a528f439b76f90603823151510a7ebdaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#a528f439b76f90603823151510a7ebdaf">More...</a><br /></td></tr>
<tr class="separator:a528f439b76f90603823151510a7ebdaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a036dbeb2c0111d7a6efa26029fa5f3f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a036dbeb2c0111d7a6efa26029fa5f3f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#a036dbeb2c0111d7a6efa26029fa5f3f0">More...</a><br /></td></tr>
<tr class="separator:a036dbeb2c0111d7a6efa26029fa5f3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035fcbc652266d986086946f7bd90062"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a035fcbc652266d986086946f7bd90062"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#a035fcbc652266d986086946f7bd90062">More...</a><br /></td></tr>
<tr class="separator:a035fcbc652266d986086946f7bd90062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f3aba821936feb8b54537b98b99301"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:ac3f3aba821936feb8b54537b98b99301"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#ac3f3aba821936feb8b54537b98b99301">More...</a><br /></td></tr>
<tr class="separator:ac3f3aba821936feb8b54537b98b99301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59b3d585bf245741b62fc91497921bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:ad59b3d585bf245741b62fc91497921bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#ad59b3d585bf245741b62fc91497921bf">More...</a><br /></td></tr>
<tr class="separator:ad59b3d585bf245741b62fc91497921bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a0bdaab52b466f185ce7aa2c452a6d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:a3a0bdaab52b466f185ce7aa2c452a6d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#a3a0bdaab52b466f185ce7aa2c452a6d7">More...</a><br /></td></tr>
<tr class="separator:a3a0bdaab52b466f185ce7aa2c452a6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c668670bd5de74d9397fd18a9460e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a70c668670bd5de74d9397fd18a9460e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#a70c668670bd5de74d9397fd18a9460e2">More...</a><br /></td></tr>
<tr class="separator:a70c668670bd5de74d9397fd18a9460e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565123c1eb83c0728842f8e3e274a3eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a565123c1eb83c0728842f8e3e274a3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#a565123c1eb83c0728842f8e3e274a3eb">More...</a><br /></td></tr>
<tr class="separator:a565123c1eb83c0728842f8e3e274a3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28bd4d3e12899b358a7854656475253c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a28bd4d3e12899b358a7854656475253c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#a28bd4d3e12899b358a7854656475253c">More...</a><br /></td></tr>
<tr class="separator:a28bd4d3e12899b358a7854656475253c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a269e9ddf848231064965c87ce43cb5a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a269e9ddf848231064965c87ce43cb5a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#a269e9ddf848231064965c87ce43cb5a6">More...</a><br /></td></tr>
<tr class="separator:a269e9ddf848231064965c87ce43cb5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc7749e603dd132544438d26c9e35ecb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:adc7749e603dd132544438d26c9e35ecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d2/d71/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d325_1_1_0d333.html#adc7749e603dd132544438d26c9e35ecb">More...</a><br /></td></tr>
<tr class="separator:adc7749e603dd132544438d26c9e35ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf48e0bc81de489d0cba03f1fb3614a7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:adf48e0bc81de489d0cba03f1fb3614a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a149db9827b2778efd2d0830a962133e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a149db9827b2778efd2d0830a962133e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67690751c4616a3d29d1fcee4b26200"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac67690751c4616a3d29d1fcee4b26200">EAX</a></td></tr>
<tr class="separator:ac67690751c4616a3d29d1fcee4b26200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbaa3be218e41d415541765ab8b2926e"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac6268926b5908d6015571bdefd5a9b7f"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae69e913b76ba6f41c83f30dc3b1c9b34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:ae69e913b76ba6f41c83f30dc3b1c9b34"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d9/d31/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d367.html#ae69e913b76ba6f41c83f30dc3b1c9b34">More...</a><br /></td></tr>
<tr class="separator:ae69e913b76ba6f41c83f30dc3b1c9b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92695c28df893c2ff09522ac21e5f127"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a92695c28df893c2ff09522ac21e5f127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/d31/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d328_1_1_0d367.html#a92695c28df893c2ff09522ac21e5f127">More...</a><br /></td></tr>
<tr class="separator:a92695c28df893c2ff09522ac21e5f127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6268926b5908d6015571bdefd5a9b7f"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac6268926b5908d6015571bdefd5a9b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a306606758084a272fd0426b2e3405328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a306606758084a272fd0426b2e3405328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbaa3be218e41d415541765ab8b2926e"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#adbaa3be218e41d415541765ab8b2926e">EBX</a></td></tr>
<tr class="separator:adbaa3be218e41d415541765ab8b2926e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afed45590154ee6fe56982ca37fd62dc0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a20038d38fb9d0e112e63a2acc01e4f03"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a2259ef92d2a6be8f9a83ae64d8c3ddaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a2259ef92d2a6be8f9a83ae64d8c3ddaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/da4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d329_1_1_0d371.html#a2259ef92d2a6be8f9a83ae64d8c3ddaa">More...</a><br /></td></tr>
<tr class="separator:a2259ef92d2a6be8f9a83ae64d8c3ddaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20038d38fb9d0e112e63a2acc01e4f03"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a20038d38fb9d0e112e63a2acc01e4f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7d2387ae47f92c61c6e0a92921e10a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a5b7d2387ae47f92c61c6e0a92921e10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afed45590154ee6fe56982ca37fd62dc0"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#afed45590154ee6fe56982ca37fd62dc0">ECX</a></td></tr>
<tr class="separator:afed45590154ee6fe56982ca37fd62dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19123dc36d24071c31834e1bc30aeaa"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a386d09565c77f04fb085fea52794ce6a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a384986ecefae34a132e014f2fd849c4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a384986ecefae34a132e014f2fd849c4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d52/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d330_1_1_0d373.html#a384986ecefae34a132e014f2fd849c4f">More...</a><br /></td></tr>
<tr class="separator:a384986ecefae34a132e014f2fd849c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a364b8b9803c04d19d0dd8af34f58cd72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a364b8b9803c04d19d0dd8af34f58cd72"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d6/d52/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d330_1_1_0d373.html#a364b8b9803c04d19d0dd8af34f58cd72">More...</a><br /></td></tr>
<tr class="separator:a364b8b9803c04d19d0dd8af34f58cd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d69e1f795741a0caad70ce5dc38f767"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a8d69e1f795741a0caad70ce5dc38f767"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d6/d52/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d330_1_1_0d373.html#a8d69e1f795741a0caad70ce5dc38f767">More...</a><br /></td></tr>
<tr class="separator:a8d69e1f795741a0caad70ce5dc38f767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4f90276e6a3b0504c83c5e67591d7cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:ae4f90276e6a3b0504c83c5e67591d7cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d52/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d330_1_1_0d373.html#ae4f90276e6a3b0504c83c5e67591d7cb">More...</a><br /></td></tr>
<tr class="separator:ae4f90276e6a3b0504c83c5e67591d7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a20ad39c88f89e3d531a9575b1ec82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:ab9a20ad39c88f89e3d531a9575b1ec82"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d6/d52/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d330_1_1_0d373.html#ab9a20ad39c88f89e3d531a9575b1ec82">More...</a><br /></td></tr>
<tr class="separator:ab9a20ad39c88f89e3d531a9575b1ec82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875d4f76de6cb42429e51589b7fa463e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dd/ddd/arithmetic__operations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a875d4f76de6cb42429e51589b7fa463e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d52/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d330_1_1_0d373.html#a875d4f76de6cb42429e51589b7fa463e">More...</a><br /></td></tr>
<tr class="separator:a875d4f76de6cb42429e51589b7fa463e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a386d09565c77f04fb085fea52794ce6a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a386d09565c77f04fb085fea52794ce6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e32926f60a71cfd3f41f18bd8048ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a39e32926f60a71cfd3f41f18bd8048ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab19123dc36d24071c31834e1bc30aeaa"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab19123dc36d24071c31834e1bc30aeaa">EDX</a></td></tr>
<tr class="separator:ab19123dc36d24071c31834e1bc30aeaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../da/d5c/xz__config_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac67690751c4616a3d29d1fcee4b26200">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#adbaa3be218e41d415541765ab8b2926e">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#afed45590154ee6fe56982ca37fd62dc0">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab19123dc36d24071c31834e1bc30aeaa">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="amb__64bit__map_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ab19123dc36d24071c31834e1bc30aeaa"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab19123dc36d24071c31834e1bc30aeaa">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@330 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ac67690751c4616a3d29d1fcee4b26200"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac67690751c4616a3d29d1fcee4b26200">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@325 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_adbaa3be218e41d415541765ab8b2926e"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#adbaa3be218e41d415541765ab8b2926e">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@328 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_afed45590154ee6fe56982ca37fd62dc0"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#afed45590154ee6fe56982ca37fd62dc0">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@329 ECX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d9/def/mb__64bit__map_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac67690751c4616a3d29d1fcee4b26200">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#adbaa3be218e41d415541765ab8b2926e">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#afed45590154ee6fe56982ca37fd62dc0">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab19123dc36d24071c31834e1bc30aeaa">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="ac67690751c4616a3d29d1fcee4b26200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67690751c4616a3d29d1fcee4b26200">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="adbaa3be218e41d415541765ab8b2926e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbaa3be218e41d415541765ab8b2926e">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="afed45590154ee6fe56982ca37fd62dc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afed45590154ee6fe56982ca37fd62dc0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ab19123dc36d24071c31834e1bc30aeaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab19123dc36d24071c31834e1bc30aeaa">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
