[13:43:22.489] <TB2>     INFO: *** Welcome to pxar ***
[13:43:22.489] <TB2>     INFO: *** Today: 2016/09/14
[13:43:22.496] <TB2>     INFO: *** Version: 47bc-dirty
[13:43:22.496] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C15.dat
[13:43:22.497] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:43:22.497] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//defaultMaskFile.dat
[13:43:22.497] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters_C15.dat
[13:43:22.573] <TB2>     INFO:         clk: 4
[13:43:22.573] <TB2>     INFO:         ctr: 4
[13:43:22.573] <TB2>     INFO:         sda: 19
[13:43:22.573] <TB2>     INFO:         tin: 9
[13:43:22.574] <TB2>     INFO:         level: 15
[13:43:22.574] <TB2>     INFO:         triggerdelay: 0
[13:43:22.574] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:43:22.574] <TB2>     INFO: Log level: DEBUG
[13:43:22.584] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:43:22.591] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:43:22.594] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:43:22.597] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:43:24.157] <TB2>     INFO: DUT info: 
[13:43:24.157] <TB2>     INFO: The DUT currently contains the following objects:
[13:43:24.157] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:43:24.157] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:43:24.157] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:43:24.157] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:43:24.157] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.157] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.157] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.157] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.157] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.157] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.157] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.157] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.157] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.157] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.158] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.158] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.158] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.158] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.158] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.158] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:43:24.158] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:24.159] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:43:24.160] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:24.161] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:24.171] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30879744
[13:43:24.171] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x162d6f0
[13:43:24.171] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x15a1770
[13:43:24.171] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fa45dd94010
[13:43:24.171] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fa463fff510
[13:43:24.171] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30945280 fPxarMemory = 0x7fa45dd94010
[13:43:24.172] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 373.8mA
[13:43:24.173] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.9mA
[13:43:24.173] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.9 C
[13:43:24.173] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:43:24.574] <TB2>     INFO: enter 'restricted' command line mode
[13:43:24.574] <TB2>     INFO: enter test to run
[13:43:24.574] <TB2>     INFO:   test: FPIXTest no parameter change
[13:43:24.574] <TB2>     INFO:   running: fpixtest
[13:43:24.574] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:43:24.578] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:43:24.578] <TB2>     INFO: ######################################################################
[13:43:24.578] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:43:24.578] <TB2>     INFO: ######################################################################
[13:43:24.581] <TB2>     INFO: ######################################################################
[13:43:24.581] <TB2>     INFO: PixTestPretest::doTest()
[13:43:24.581] <TB2>     INFO: ######################################################################
[13:43:24.584] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:24.584] <TB2>     INFO:    PixTestPretest::programROC() 
[13:43:24.584] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:42.600] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:43:42.600] <TB2>     INFO: IA differences per ROC:  19.3 18.5 18.5 16.9 18.5 17.7 16.9 19.3 17.7 18.5 17.7 18.5 17.7 19.3 17.7 19.3
[13:43:42.667] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:42.667] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:43:42.667] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:43.920] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:43:44.422] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:43:44.924] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:43:45.425] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:43:45.927] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:43:46.428] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[13:43:46.930] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:43:47.432] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[13:43:47.933] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:43:48.435] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[13:43:48.937] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 3.2 mA
[13:43:49.439] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:43:49.941] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:43:50.443] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:43:50.944] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:43:51.446] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[13:43:51.699] <TB2>     INFO: Idig [mA/ROC]: 1.6 1.6 2.4 2.4 1.6 1.6 1.6 1.6 1.6 1.6 3.2 1.6 2.4 1.6 2.4 1.6 
[13:43:51.699] <TB2>     INFO: Test took 9035 ms.
[13:43:51.699] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:43:51.730] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:51.730] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:43:51.730] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:51.832] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.0312 mA
[13:43:51.934] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.7687 mA
[13:43:52.035] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  74 Ia 23.9688 mA
[13:43:52.136] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.9688 mA
[13:43:52.238] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.1688 mA
[13:43:52.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  83 Ia 24.7687 mA
[13:43:52.439] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  79 Ia 23.1688 mA
[13:43:52.539] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  84 Ia 24.7687 mA
[13:43:52.640] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  80 Ia 23.9688 mA
[13:43:52.741] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 21.5687 mA
[13:43:52.842] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  93 Ia 24.7687 mA
[13:43:52.942] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  89 Ia 23.9688 mA
[13:43:53.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.1688 mA
[13:43:53.145] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  83 Ia 24.7687 mA
[13:43:53.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  79 Ia 23.1688 mA
[13:43:53.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  84 Ia 24.7687 mA
[13:43:53.446] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  80 Ia 23.9688 mA
[13:43:53.548] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.3687 mA
[13:43:53.649] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  88 Ia 24.7687 mA
[13:43:53.749] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  84 Ia 23.9688 mA
[13:43:53.851] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.3687 mA
[13:43:53.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  88 Ia 23.9688 mA
[13:43:54.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.9688 mA
[13:43:54.154] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.3687 mA
[13:43:54.254] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  88 Ia 24.7687 mA
[13:43:54.355] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  84 Ia 23.9688 mA
[13:43:54.457] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.1688 mA
[13:43:54.557] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  83 Ia 24.7687 mA
[13:43:54.658] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  79 Ia 23.1688 mA
[13:43:54.759] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  84 Ia 24.7687 mA
[13:43:54.860] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  80 Ia 23.9688 mA
[13:43:54.962] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.3687 mA
[13:43:55.062] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  88 Ia 23.9688 mA
[13:43:55.164] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.1688 mA
[13:43:55.265] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  83 Ia 24.7687 mA
[13:43:55.365] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  79 Ia 23.1688 mA
[13:43:55.466] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  84 Ia 24.7687 mA
[13:43:55.567] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  80 Ia 23.9688 mA
[13:43:55.669] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.3687 mA
[13:43:55.769] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  88 Ia 24.7687 mA
[13:43:55.870] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  84 Ia 23.9688 mA
[13:43:55.972] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.9688 mA
[13:43:56.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.1688 mA
[13:43:56.175] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  83 Ia 23.9688 mA
[13:43:56.276] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.9688 mA
[13:43:56.305] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  74
[13:43:56.306] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  78
[13:43:56.306] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  80
[13:43:56.306] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  89
[13:43:56.306] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[13:43:56.306] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  84
[13:43:56.306] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  88
[13:43:56.306] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[13:43:56.306] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  84
[13:43:56.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  80
[13:43:56.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  88
[13:43:56.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  80
[13:43:56.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  84
[13:43:56.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[13:43:56.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  83
[13:43:56.307] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[13:43:58.133] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 391.5 mA = 24.4688 mA/ROC
[13:43:58.133] <TB2>     INFO: i(loss) [mA/ROC]:     18.5  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  20.1  19.3  20.1  19.3  20.1  20.1
[13:43:58.166] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:58.166] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:43:58.166] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:58.302] <TB2>     INFO: Expecting 231680 events.
[13:44:06.360] <TB2>     INFO: 231680 events read in total (7341ms).
[13:44:06.514] <TB2>     INFO: Test took 8345ms.
[13:44:06.714] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 95 and Delta(CalDel) = 59
[13:44:06.718] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 83 and Delta(CalDel) = 62
[13:44:06.721] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 99 and Delta(CalDel) = 60
[13:44:06.725] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 106 and Delta(CalDel) = 61
[13:44:06.728] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 99 and Delta(CalDel) = 59
[13:44:06.732] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 62
[13:44:06.735] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 62
[13:44:06.739] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 104 and Delta(CalDel) = 65
[13:44:06.742] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:44:06.746] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 87 and Delta(CalDel) = 63
[13:44:06.750] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 110 and Delta(CalDel) = 59
[13:44:06.753] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 122 and Delta(CalDel) = 58
[13:44:06.757] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 96 and Delta(CalDel) = 56
[13:44:06.761] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 84 and Delta(CalDel) = 62
[13:44:06.765] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 88 and Delta(CalDel) = 60
[13:44:06.768] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 105 and Delta(CalDel) = 60
[13:44:06.809] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:44:06.841] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:06.841] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:44:06.841] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:06.976] <TB2>     INFO: Expecting 231680 events.
[13:44:15.072] <TB2>     INFO: 231680 events read in total (7381ms).
[13:44:15.077] <TB2>     INFO: Test took 8233ms.
[13:44:15.102] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[13:44:15.409] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30
[13:44:15.412] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30
[13:44:15.416] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 30
[13:44:15.419] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 29
[13:44:15.423] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 30
[13:44:15.426] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 31.5
[13:44:15.430] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 158 +/- 32
[13:44:15.433] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30
[13:44:15.437] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31.5
[13:44:15.441] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[13:44:15.444] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[13:44:15.448] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 29.5
[13:44:15.452] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 31
[13:44:15.456] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30.5
[13:44:15.460] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 30
[13:44:15.493] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:44:15.493] <TB2>     INFO: CalDel:      123   139   142   120   133   136   153   158   133   142   126   125   113   141   124   131
[13:44:15.493] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    52
[13:44:15.497] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C0.dat
[13:44:15.497] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C1.dat
[13:44:15.497] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C2.dat
[13:44:15.497] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C3.dat
[13:44:15.497] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C4.dat
[13:44:15.497] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C5.dat
[13:44:15.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C6.dat
[13:44:15.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C7.dat
[13:44:15.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C8.dat
[13:44:15.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C9.dat
[13:44:15.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C10.dat
[13:44:15.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C11.dat
[13:44:15.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C12.dat
[13:44:15.498] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C13.dat
[13:44:15.499] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C14.dat
[13:44:15.499] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters_C15.dat
[13:44:15.499] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:44:15.499] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:44:15.499] <TB2>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[13:44:15.499] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:44:15.584] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:44:15.584] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:44:15.584] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:44:15.584] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:44:15.586] <TB2>     INFO: ######################################################################
[13:44:15.586] <TB2>     INFO: PixTestTiming::doTest()
[13:44:15.586] <TB2>     INFO: ######################################################################
[13:44:15.587] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:15.587] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:44:15.587] <TB2>     INFO:    ----------------------------------------------------------------------
[13:44:15.587] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:44:17.483] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:44:19.003] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:44:21.275] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:44:23.549] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:44:25.822] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:44:28.095] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:44:30.368] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:44:32.642] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:44:34.162] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:44:35.681] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:44:37.200] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:44:38.720] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:44:40.428] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:44:41.948] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:44:43.468] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:44:44.988] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:44:57.409] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:44:58.929] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:45:00.449] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:45:01.969] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:45:03.489] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:45:05.009] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:45:06.529] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:45:08.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:45:09.569] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:45:21.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:45:34.363] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:45:46.792] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:45:59.207] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:46:11.605] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:46:23.965] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:46:36.368] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:46:37.889] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:46:39.409] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:46:40.930] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:46:42.450] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:46:43.971] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:46:45.490] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:46:47.011] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:46:48.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:46:50.804] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:46:53.077] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:46:55.162] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:46:57.435] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:46:59.710] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:47:01.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:47:04.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:47:06.529] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:47:08.802] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:47:11.075] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:47:13.348] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:47:15.621] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:47:17.895] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:47:20.168] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:47:22.441] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:47:24.714] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:47:26.988] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:47:29.260] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:47:31.533] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:47:33.806] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:47:36.079] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:47:38.352] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:47:40.625] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:47:42.898] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:47:45.172] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:47:47.445] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:47:49.718] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:47:51.991] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:47:54.264] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:47:56.538] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:47:58.812] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:48:01.085] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:48:03.358] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:48:05.632] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:48:07.905] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:48:10.178] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:48:12.451] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:48:14.725] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:48:16.998] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:48:19.271] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:48:31.583] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:48:33.103] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:48:34.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:48:36.143] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:48:37.662] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:48:39.184] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:48:40.702] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:48:42.222] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:48:43.742] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:48:45.263] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:48:46.785] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:48:48.307] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:48:49.830] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:48:51.352] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:48:52.874] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:48:54.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:48:55.916] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:48:57.436] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:48:58.957] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:49:00.477] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:49:01.997] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:49:03.518] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:49:05.038] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:49:06.558] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:49:08.831] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:49:11.104] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:49:12.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:49:24.957] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:49:27.231] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:49:29.504] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:49:31.777] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:49:34.050] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:49:36.323] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:49:38.597] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:49:40.870] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:49:43.143] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:49:45.417] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:49:47.690] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:49:49.963] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:49:52.236] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:49:54.509] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:49:56.782] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:49:59.055] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:50:01.328] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:50:03.602] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:50:05.876] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:50:08.149] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:50:10.807] <TB2>     INFO: TBM Phase Settings: 216
[13:50:10.807] <TB2>     INFO: 400MHz Phase: 6
[13:50:10.807] <TB2>     INFO: 160MHz Phase: 6
[13:50:10.807] <TB2>     INFO: Functional Phase Area: 4
[13:50:10.809] <TB2>     INFO: Test took 355223 ms.
[13:50:10.809] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:50:10.810] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:10.810] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:50:10.810] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:10.810] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:50:11.952] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:50:13.472] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:50:14.992] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:50:16.512] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:50:18.033] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:50:19.553] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:50:21.073] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:50:22.593] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:50:24.114] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:50:25.634] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:50:27.153] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:50:28.673] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:50:30.192] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:50:31.712] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:50:33.232] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:50:34.751] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:50:36.272] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:50:38.545] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:50:40.818] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:50:43.092] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:50:45.365] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:50:47.639] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:50:49.159] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:50:50.679] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:50:52.200] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:50:54.474] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:50:56.747] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:50:59.020] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:51:01.294] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:51:03.568] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:51:05.088] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:51:06.608] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:51:08.128] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:51:10.401] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:51:12.675] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:51:14.948] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:51:17.221] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:51:19.495] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:51:21.015] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:51:22.535] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:51:24.055] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:51:26.328] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:51:28.602] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:51:30.877] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:51:33.150] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:51:35.424] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:51:36.944] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:51:38.463] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:51:39.983] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:51:41.504] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:51:43.025] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:51:44.544] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:51:46.065] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:51:47.585] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:51:49.105] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:51:50.625] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:51:52.145] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:51:53.665] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:51:55.185] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:51:56.705] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:51:58.227] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:51:59.748] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:52:01.268] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:52:03.170] <TB2>     INFO: ROC Delay Settings: 219
[13:52:03.170] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:52:03.170] <TB2>     INFO: ROC Port 0 Delay: 3
[13:52:03.170] <TB2>     INFO: ROC Port 1 Delay: 3
[13:52:03.170] <TB2>     INFO: Functional ROC Area: 4
[13:52:03.174] <TB2>     INFO: Test took 112364 ms.
[13:52:03.174] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:52:03.174] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:03.174] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:52:03.174] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:04.313] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4609 4609 4609 4609 4609 4609 4609 4609 e062 c000 a101 8040 4608 4609 4608 4608 4608 4609 4608 4609 e062 c000 
[13:52:04.313] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 a102 80b1 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 
[13:52:04.313] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 a103 80c0 4608 4608 4608 4608 4608 4608 4608 4608 e022 c000 
[13:52:04.313] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:52:18.468] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:18.468] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:52:32.621] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:32.621] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:52:46.673] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:46.673] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:53:00.726] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:00.726] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:53:14.778] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:14.779] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:53:28.818] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:28.818] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:53:42.884] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:42.884] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:53:56.940] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:56.940] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:54:10.980] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:10.980] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:54:25.036] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:25.416] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:25.429] <TB2>     INFO: Decoding statistics:
[13:54:25.429] <TB2>     INFO:   General information:
[13:54:25.429] <TB2>     INFO: 	 16bit words read:         240000000
[13:54:25.429] <TB2>     INFO: 	 valid events total:       20000000
[13:54:25.429] <TB2>     INFO: 	 empty events:             20000000
[13:54:25.429] <TB2>     INFO: 	 valid events with pixels: 0
[13:54:25.429] <TB2>     INFO: 	 valid pixel hits:         0
[13:54:25.429] <TB2>     INFO:   Event errors: 	           0
[13:54:25.429] <TB2>     INFO: 	 start marker:             0
[13:54:25.429] <TB2>     INFO: 	 stop marker:              0
[13:54:25.429] <TB2>     INFO: 	 overflow:                 0
[13:54:25.429] <TB2>     INFO: 	 invalid 5bit words:       0
[13:54:25.429] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:54:25.429] <TB2>     INFO:   TBM errors: 		           0
[13:54:25.429] <TB2>     INFO: 	 flawed TBM headers:       0
[13:54:25.429] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:54:25.429] <TB2>     INFO: 	 event ID mismatches:      0
[13:54:25.429] <TB2>     INFO:   ROC errors: 		           0
[13:54:25.429] <TB2>     INFO: 	 missing ROC header(s):    0
[13:54:25.429] <TB2>     INFO: 	 misplaced readback start: 0
[13:54:25.429] <TB2>     INFO:   Pixel decoding errors:	   0
[13:54:25.429] <TB2>     INFO: 	 pixel data incomplete:    0
[13:54:25.429] <TB2>     INFO: 	 pixel address:            0
[13:54:25.429] <TB2>     INFO: 	 pulse height fill bit:    0
[13:54:25.429] <TB2>     INFO: 	 buffer corruption:        0
[13:54:25.429] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:25.429] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:54:25.429] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:25.429] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:25.429] <TB2>     INFO:    Read back bit status: 1
[13:54:25.429] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:25.429] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:25.429] <TB2>     INFO:    Timings are good!
[13:54:25.429] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:25.429] <TB2>     INFO: Test took 142255 ms.
[13:54:25.429] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:54:25.429] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:54:25.429] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:54:25.429] <TB2>     INFO: PixTestTiming::doTest took 609845 ms.
[13:54:25.429] <TB2>     INFO: PixTestTiming::doTest() done
[13:54:25.430] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:54:25.430] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:54:25.430] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:54:25.430] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:54:25.430] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:54:25.430] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:54:25.430] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:54:25.783] <TB2>     INFO: ######################################################################
[13:54:25.783] <TB2>     INFO: PixTestAlive::doTest()
[13:54:25.783] <TB2>     INFO: ######################################################################
[13:54:25.787] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:25.787] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:54:25.787] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:25.788] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:54:26.133] <TB2>     INFO: Expecting 41600 events.
[13:54:30.219] <TB2>     INFO: 41600 events read in total (3371ms).
[13:54:30.219] <TB2>     INFO: Test took 4432ms.
[13:54:30.227] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:30.227] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:54:30.227] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:54:30.603] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:54:30.603] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    1    0    0    0    0    0    0    0    0    1    0
[13:54:30.603] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    1    0    0    0    0    0    0    0    0    1    0
[13:54:30.606] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:30.606] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:54:30.606] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:30.608] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:54:30.956] <TB2>     INFO: Expecting 41600 events.
[13:54:33.911] <TB2>     INFO: 41600 events read in total (2240ms).
[13:54:33.912] <TB2>     INFO: Test took 3304ms.
[13:54:33.912] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:33.912] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:54:33.912] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:54:33.913] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:54:34.318] <TB2>     INFO: PixTestAlive::maskTest() done
[13:54:34.318] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:54:34.321] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:34.321] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:54:34.321] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:34.322] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:54:34.676] <TB2>     INFO: Expecting 41600 events.
[13:54:38.758] <TB2>     INFO: 41600 events read in total (3367ms).
[13:54:38.759] <TB2>     INFO: Test took 4437ms.
[13:54:38.767] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:38.767] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[13:54:38.767] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:54:39.141] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:54:39.141] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:54:39.141] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:54:39.141] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:54:39.149] <TB2>     INFO: ######################################################################
[13:54:39.149] <TB2>     INFO: PixTestTrim::doTest()
[13:54:39.149] <TB2>     INFO: ######################################################################
[13:54:39.152] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:39.152] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:54:39.152] <TB2>     INFO:    ----------------------------------------------------------------------
[13:54:39.228] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:54:39.228] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:54:39.249] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:39.249] <TB2>     INFO:     run 1 of 1
[13:54:39.249] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:39.592] <TB2>     INFO: Expecting 5025280 events.
[13:55:24.068] <TB2>     INFO: 1384120 events read in total (43761ms).
[13:56:07.520] <TB2>     INFO: 2755128 events read in total (87213ms).
[13:56:50.977] <TB2>     INFO: 4138280 events read in total (130671ms).
[13:57:18.283] <TB2>     INFO: 5025280 events read in total (157976ms).
[13:57:18.323] <TB2>     INFO: Test took 159074ms.
[13:57:18.379] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:18.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:19.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:21.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:22.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:24.037] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:25.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:26.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:28.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:29.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:30.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:32.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:33.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:34.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:36.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:37.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:38.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:40.390] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 206848000
[13:57:40.393] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.127 minThrLimit = 102.098 minThrNLimit = 128.594 -> result = 102.127 -> 102
[13:57:40.394] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4678 minThrLimit = 91.4257 minThrNLimit = 110.92 -> result = 91.4678 -> 91
[13:57:40.394] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.796 minThrLimit = 91.7244 minThrNLimit = 119.11 -> result = 91.796 -> 91
[13:57:40.395] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.779 minThrLimit = 101.759 minThrNLimit = 128.228 -> result = 101.779 -> 101
[13:57:40.395] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8172 minThrLimit = 88.6907 minThrNLimit = 116.535 -> result = 88.8172 -> 88
[13:57:40.396] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.972 minThrLimit = 100.919 minThrNLimit = 129.751 -> result = 100.972 -> 100
[13:57:40.396] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.173 minThrLimit = 85.165 minThrNLimit = 108.172 -> result = 85.173 -> 85
[13:57:40.396] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0472 minThrLimit = 92.0113 minThrNLimit = 116.664 -> result = 92.0472 -> 92
[13:57:40.397] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3719 minThrLimit = 99.335 minThrNLimit = 119.128 -> result = 99.3719 -> 99
[13:57:40.397] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.3626 minThrLimit = 95.358 minThrNLimit = 112.921 -> result = 95.3626 -> 95
[13:57:40.398] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.696 minThrLimit = 104.641 minThrNLimit = 125.438 -> result = 104.696 -> 104
[13:57:40.398] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.727 minThrLimit = 101.651 minThrNLimit = 123.651 -> result = 101.727 -> 101
[13:57:40.398] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.706 minThrLimit = 105.689 minThrNLimit = 129.839 -> result = 105.706 -> 105
[13:57:40.399] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.829 minThrLimit = 100.826 minThrNLimit = 120.701 -> result = 100.829 -> 100
[13:57:40.399] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.029 minThrLimit = 91.9909 minThrNLimit = 111.238 -> result = 92.029 -> 92
[13:57:40.399] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.939 minThrLimit = 102.887 minThrNLimit = 126.085 -> result = 102.939 -> 102
[13:57:40.399] <TB2>     INFO: ROC 0 VthrComp = 102
[13:57:40.400] <TB2>     INFO: ROC 1 VthrComp = 91
[13:57:40.400] <TB2>     INFO: ROC 2 VthrComp = 91
[13:57:40.400] <TB2>     INFO: ROC 3 VthrComp = 101
[13:57:40.400] <TB2>     INFO: ROC 4 VthrComp = 88
[13:57:40.400] <TB2>     INFO: ROC 5 VthrComp = 100
[13:57:40.401] <TB2>     INFO: ROC 6 VthrComp = 85
[13:57:40.401] <TB2>     INFO: ROC 7 VthrComp = 92
[13:57:40.401] <TB2>     INFO: ROC 8 VthrComp = 99
[13:57:40.401] <TB2>     INFO: ROC 9 VthrComp = 95
[13:57:40.401] <TB2>     INFO: ROC 10 VthrComp = 104
[13:57:40.401] <TB2>     INFO: ROC 11 VthrComp = 101
[13:57:40.401] <TB2>     INFO: ROC 12 VthrComp = 105
[13:57:40.401] <TB2>     INFO: ROC 13 VthrComp = 100
[13:57:40.402] <TB2>     INFO: ROC 14 VthrComp = 92
[13:57:40.402] <TB2>     INFO: ROC 15 VthrComp = 102
[13:57:40.402] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:57:40.402] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:57:40.414] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:40.415] <TB2>     INFO:     run 1 of 1
[13:57:40.415] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:40.765] <TB2>     INFO: Expecting 5025280 events.
[13:58:15.681] <TB2>     INFO: 891856 events read in total (34201ms).
[13:58:50.798] <TB2>     INFO: 1780960 events read in total (69318ms).
[13:59:25.778] <TB2>     INFO: 2667016 events read in total (104298ms).
[13:59:59.817] <TB2>     INFO: 3542736 events read in total (138337ms).
[14:00:34.856] <TB2>     INFO: 4413824 events read in total (173376ms).
[14:00:59.580] <TB2>     INFO: 5025280 events read in total (198100ms).
[14:00:59.645] <TB2>     INFO: Test took 199230ms.
[14:00:59.818] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:00.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:01.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:03.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:04.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:06.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:08.119] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:09.666] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:11.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:12.772] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:14.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:15.962] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:17.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:19.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:20.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:22.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:23.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:25.470] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274075648
[14:01:25.473] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.3947 for pixel 0/64 mean/min/max = 44.4993/31.5466/57.4519
[14:01:25.473] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.6467 for pixel 23/66 mean/min/max = 45.6663/33.5631/57.7695
[14:01:25.474] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.0068 for pixel 10/8 mean/min/max = 45.8741/32.7072/59.041
[14:01:25.474] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.124 for pixel 8/63 mean/min/max = 46.0505/31.9509/60.1502
[14:01:25.474] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.8591 for pixel 0/0 mean/min/max = 45.7353/33.5271/57.9434
[14:01:25.475] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.1626 for pixel 21/4 mean/min/max = 45.325/32.2572/58.3928
[14:01:25.475] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.5011 for pixel 27/9 mean/min/max = 44.8928/32.0385/57.7472
[14:01:25.475] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 62.9504 for pixel 5/8 mean/min/max = 47.3987/31.8268/62.9707
[14:01:25.476] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 63.879 for pixel 51/2 mean/min/max = 47.7071/31.3598/64.0543
[14:01:25.476] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.0426 for pixel 7/4 mean/min/max = 45.448/32.7009/58.1951
[14:01:25.476] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.2708 for pixel 19/1 mean/min/max = 47.0942/34.8434/59.3451
[14:01:25.477] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.6201 for pixel 0/77 mean/min/max = 45.1713/32.6989/57.6437
[14:01:25.477] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 61.5381 for pixel 5/4 mean/min/max = 47.7946/34.0484/61.5409
[14:01:25.478] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.7983 for pixel 17/3 mean/min/max = 44.5846/32.3038/56.8654
[14:01:25.478] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.4652 for pixel 14/1 mean/min/max = 45.8532/33.1346/58.5719
[14:01:25.478] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 62.2615 for pixel 8/0 mean/min/max = 47.6359/32.9746/62.2971
[14:01:25.479] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:01:25.611] <TB2>     INFO: Expecting 411648 events.
[14:01:33.059] <TB2>     INFO: 411648 events read in total (6733ms).
[14:01:33.065] <TB2>     INFO: Expecting 411648 events.
[14:01:40.404] <TB2>     INFO: 411648 events read in total (6667ms).
[14:01:40.411] <TB2>     INFO: Expecting 411648 events.
[14:01:47.835] <TB2>     INFO: 411648 events read in total (6750ms).
[14:01:47.847] <TB2>     INFO: Expecting 411648 events.
[14:01:55.285] <TB2>     INFO: 411648 events read in total (6782ms).
[14:01:55.300] <TB2>     INFO: Expecting 411648 events.
[14:02:02.851] <TB2>     INFO: 411648 events read in total (6901ms).
[14:02:02.867] <TB2>     INFO: Expecting 411648 events.
[14:02:10.513] <TB2>     INFO: 411648 events read in total (6995ms).
[14:02:10.533] <TB2>     INFO: Expecting 411648 events.
[14:02:18.131] <TB2>     INFO: 411648 events read in total (6958ms).
[14:02:18.153] <TB2>     INFO: Expecting 411648 events.
[14:02:25.852] <TB2>     INFO: 411648 events read in total (7062ms).
[14:02:25.877] <TB2>     INFO: Expecting 411648 events.
[14:02:33.498] <TB2>     INFO: 411648 events read in total (6982ms).
[14:02:33.524] <TB2>     INFO: Expecting 411648 events.
[14:02:41.056] <TB2>     INFO: 411648 events read in total (6884ms).
[14:02:41.085] <TB2>     INFO: Expecting 411648 events.
[14:02:48.673] <TB2>     INFO: 411648 events read in total (6939ms).
[14:02:48.704] <TB2>     INFO: Expecting 411648 events.
[14:02:56.328] <TB2>     INFO: 411648 events read in total (6980ms).
[14:02:56.361] <TB2>     INFO: Expecting 411648 events.
[14:03:04.007] <TB2>     INFO: 411648 events read in total (7004ms).
[14:03:04.044] <TB2>     INFO: Expecting 411648 events.
[14:03:11.556] <TB2>     INFO: 411648 events read in total (6879ms).
[14:03:11.593] <TB2>     INFO: Expecting 411648 events.
[14:03:19.117] <TB2>     INFO: 411648 events read in total (6890ms).
[14:03:19.158] <TB2>     INFO: Expecting 411648 events.
[14:03:26.606] <TB2>     INFO: 411648 events read in total (6815ms).
[14:03:26.649] <TB2>     INFO: Test took 121170ms.
[14:03:27.147] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2651 < 35 for itrim = 89; old thr = 34.3306 ... break
[14:03:27.173] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0864 < 35 for itrim = 87; old thr = 33.9289 ... break
[14:03:27.215] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4096 < 35 for itrim = 105; old thr = 34.5124 ... break
[14:03:27.261] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9068 < 35 for itrim+1 = 125; old thr = 34.303 ... break
[14:03:27.302] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2536 < 35 for itrim = 101; old thr = 34.6687 ... break
[14:03:27.352] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0743 < 35 for itrim = 120; old thr = 33.9136 ... break
[14:03:27.396] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3099 < 35 for itrim+1 = 116; old thr = 34.8659 ... break
[14:03:27.438] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0053 < 35 for itrim = 130; old thr = 34.5513 ... break
[14:03:27.466] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0035 < 35 for itrim = 111; old thr = 34.3976 ... break
[14:03:27.493] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.6881 < 35 for itrim+1 = 90; old thr = 34.1641 ... break
[14:03:27.525] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5323 < 35 for itrim = 108; old thr = 34.4411 ... break
[14:03:27.556] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5206 < 35 for itrim+1 = 98; old thr = 34.6868 ... break
[14:03:27.589] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5512 < 35 for itrim+1 = 120; old thr = 34.7187 ... break
[14:03:27.620] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1535 < 35 for itrim+1 = 98; old thr = 34.9643 ... break
[14:03:27.659] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1939 < 35 for itrim+1 = 105; old thr = 34.9702 ... break
[14:03:27.689] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2766 < 35 for itrim = 117; old thr = 34.0842 ... break
[14:03:27.765] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:03:27.775] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:27.775] <TB2>     INFO:     run 1 of 1
[14:03:27.775] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:28.118] <TB2>     INFO: Expecting 5025280 events.
[14:04:03.545] <TB2>     INFO: 870552 events read in total (34712ms).
[14:04:38.195] <TB2>     INFO: 1740568 events read in total (69362ms).
[14:05:12.983] <TB2>     INFO: 2610080 events read in total (104150ms).
[14:05:47.567] <TB2>     INFO: 3468488 events read in total (138734ms).
[14:06:22.199] <TB2>     INFO: 4321784 events read in total (173366ms).
[14:06:50.974] <TB2>     INFO: 5025280 events read in total (202141ms).
[14:06:51.058] <TB2>     INFO: Test took 203283ms.
[14:06:51.251] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:51.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:53.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:54.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:56.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:57.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:59.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:00.784] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:02.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:03.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:05.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:07:06.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:08.496] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:10.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:11.574] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:13.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:14.647] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:16.199] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263569408
[14:07:16.201] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 4.436385 .. 52.652020
[14:07:16.275] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 62 (-1/-1) hits flags = 528 (plus default)
[14:07:16.285] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:16.285] <TB2>     INFO:     run 1 of 1
[14:07:16.285] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:16.628] <TB2>     INFO: Expecting 1963520 events.
[14:07:55.652] <TB2>     INFO: 1119088 events read in total (38309ms).
[14:08:25.440] <TB2>     INFO: 1963520 events read in total (68097ms).
[14:08:25.465] <TB2>     INFO: Test took 69181ms.
[14:08:25.511] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:25.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:26.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:27.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:28.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:29.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:30.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:31.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:33.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:34.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:35.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:36.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:37.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:38.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:39.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:40.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:41.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:42.646] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263704576
[14:08:42.726] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.608784 .. 46.327739
[14:08:42.801] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:08:42.811] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:42.811] <TB2>     INFO:     run 1 of 1
[14:08:42.811] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:43.154] <TB2>     INFO: Expecting 1697280 events.
[14:09:24.230] <TB2>     INFO: 1145912 events read in total (40361ms).
[14:09:43.772] <TB2>     INFO: 1697280 events read in total (59903ms).
[14:09:43.788] <TB2>     INFO: Test took 60978ms.
[14:09:43.824] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:43.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:44.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:45.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:46.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:47.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:48.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:49.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:50.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:51.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:52.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:53.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:54.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:55.480] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:56.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:57.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:58.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:59.340] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 340639744
[14:09:59.420] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.873764 .. 43.626354
[14:09:59.496] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:09:59.507] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:59.507] <TB2>     INFO:     run 1 of 1
[14:09:59.507] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:59.849] <TB2>     INFO: Expecting 1497600 events.
[14:10:39.942] <TB2>     INFO: 1159064 events read in total (39378ms).
[14:10:51.705] <TB2>     INFO: 1497600 events read in total (51142ms).
[14:10:51.719] <TB2>     INFO: Test took 52213ms.
[14:10:51.751] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:51.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:52.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:53.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:54.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:55.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:56.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:57.501] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:58.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:59.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:00.333] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:01.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:02.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:03.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:04.120] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:05.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:06.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:06.945] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336474112
[14:11:07.028] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.361761 .. 43.334009
[14:11:07.103] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:11:07.113] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:07.113] <TB2>     INFO:     run 1 of 1
[14:11:07.113] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:07.455] <TB2>     INFO: Expecting 1331200 events.
[14:11:47.173] <TB2>     INFO: 1110736 events read in total (39003ms).
[14:11:55.271] <TB2>     INFO: 1331200 events read in total (47101ms).
[14:11:55.284] <TB2>     INFO: Test took 48171ms.
[14:11:55.317] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:55.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:56.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:57.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:58.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:59.161] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:00.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:01.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:02.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:02.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:03.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:04.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:05.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:06.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:07.729] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:08.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:09.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:10.551] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348442624
[14:12:10.633] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:12:10.633] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:12:10.644] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:10.644] <TB2>     INFO:     run 1 of 1
[14:12:10.644] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:10.994] <TB2>     INFO: Expecting 1364480 events.
[14:12:50.359] <TB2>     INFO: 1076112 events read in total (38650ms).
[14:13:01.067] <TB2>     INFO: 1364480 events read in total (49358ms).
[14:13:01.090] <TB2>     INFO: Test took 50446ms.
[14:13:01.130] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:01.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:02.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:03.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:04.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:05.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:06.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:07.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:08.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:08.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:09.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:10.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:11.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:12.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:13.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:14.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:15.748] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:16.715] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358039552
[14:13:16.747] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C0.dat
[14:13:16.747] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C1.dat
[14:13:16.747] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C2.dat
[14:13:16.747] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C3.dat
[14:13:16.748] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C4.dat
[14:13:16.748] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C5.dat
[14:13:16.748] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C6.dat
[14:13:16.748] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C7.dat
[14:13:16.748] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C8.dat
[14:13:16.748] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C9.dat
[14:13:16.748] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C10.dat
[14:13:16.748] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C11.dat
[14:13:16.748] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C12.dat
[14:13:16.749] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C13.dat
[14:13:16.749] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C14.dat
[14:13:16.749] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C15.dat
[14:13:16.749] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C0.dat
[14:13:16.756] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C1.dat
[14:13:16.763] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C2.dat
[14:13:16.769] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C3.dat
[14:13:16.776] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C4.dat
[14:13:16.783] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C5.dat
[14:13:16.790] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C6.dat
[14:13:16.796] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C7.dat
[14:13:16.803] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C8.dat
[14:13:16.810] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C9.dat
[14:13:16.817] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C10.dat
[14:13:16.823] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C11.dat
[14:13:16.830] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C12.dat
[14:13:16.837] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C13.dat
[14:13:16.843] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C14.dat
[14:13:16.850] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//trimParameters35_C15.dat
[14:13:16.857] <TB2>     INFO: PixTestTrim::trimTest() done
[14:13:16.857] <TB2>     INFO: vtrim:      89  87 105 125 101 120 116 130 111  90 108  98 120  98 105 117 
[14:13:16.857] <TB2>     INFO: vthrcomp:  102  91  91 101  88 100  85  92  99  95 104 101 105 100  92 102 
[14:13:16.857] <TB2>     INFO: vcal mean:  34.94  35.03  35.02  35.03  35.01  35.00  35.00  35.00  34.94  34.99  34.99  35.01  35.02  34.99  35.06  34.97 
[14:13:16.857] <TB2>     INFO: vcal RMS:    0.84   0.85   0.77   0.88   0.76   0.95   0.83   0.90   0.92   0.86   0.89   0.83   0.86   0.85   1.01   0.90 
[14:13:16.857] <TB2>     INFO: bits mean:   9.73   9.44   8.91   9.60   8.79   9.63   9.73   9.52   9.33   9.67   8.73   9.47   9.01   9.74   9.60   9.26 
[14:13:16.857] <TB2>     INFO: bits RMS:    2.78   2.56   2.88   2.64   2.84   2.61   2.64   2.62   2.74   2.60   2.55   2.73   2.49   2.65   2.54   2.52 
[14:13:16.867] <TB2>     INFO:    ----------------------------------------------------------------------
[14:13:16.867] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:13:16.867] <TB2>     INFO:    ----------------------------------------------------------------------
[14:13:16.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:13:16.871] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:13:16.880] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:13:16.880] <TB2>     INFO:     run 1 of 1
[14:13:16.881] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:17.223] <TB2>     INFO: Expecting 4160000 events.
[14:14:03.515] <TB2>     INFO: 1153270 events read in total (45578ms).
[14:14:48.807] <TB2>     INFO: 2291280 events read in total (90869ms).
[14:15:32.804] <TB2>     INFO: 3413780 events read in total (134866ms).
[14:16:02.353] <TB2>     INFO: 4160000 events read in total (164415ms).
[14:16:02.412] <TB2>     INFO: Test took 165531ms.
[14:16:02.527] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:02.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:04.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:06.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:08.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:10.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:12.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:13.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:15.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:17.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:19.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:21.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:23.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:25.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:26.877] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:28.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:30.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:32.444] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388501504
[14:16:32.445] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:16:32.518] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:16:32.518] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 180 (-1/-1) hits flags = 528 (plus default)
[14:16:32.529] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:32.529] <TB2>     INFO:     run 1 of 1
[14:16:32.529] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:32.877] <TB2>     INFO: Expecting 3764800 events.
[14:17:20.057] <TB2>     INFO: 1164375 events read in total (46465ms).
[14:18:05.672] <TB2>     INFO: 2309445 events read in total (92080ms).
[14:18:50.061] <TB2>     INFO: 3439770 events read in total (136469ms).
[14:19:03.207] <TB2>     INFO: 3764800 events read in total (149615ms).
[14:19:03.246] <TB2>     INFO: Test took 150717ms.
[14:19:03.348] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:03.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:05.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:07.086] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:08.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:10.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:12.400] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:14.141] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:15.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:17.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:19.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:21.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:23.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:24.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:26.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:28.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:30.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:31.838] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389103616
[14:19:31.839] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:19:31.913] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:19:31.913] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:19:31.924] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:19:31.924] <TB2>     INFO:     run 1 of 1
[14:19:31.925] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:32.276] <TB2>     INFO: Expecting 3473600 events.
[14:20:19.917] <TB2>     INFO: 1217820 events read in total (46926ms).
[14:21:06.138] <TB2>     INFO: 2408515 events read in total (93147ms).
[14:21:48.400] <TB2>     INFO: 3473600 events read in total (135409ms).
[14:21:48.438] <TB2>     INFO: Test took 136513ms.
[14:21:48.520] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:48.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:50.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:51.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:53.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:55.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:57.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:58.674] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:00.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:02.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:03.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:05.376] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:07.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:08.673] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:10.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:11.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:13.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:15.268] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389103616
[14:22:15.269] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:22:15.343] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:22:15.343] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 167 (-1/-1) hits flags = 528 (plus default)
[14:22:15.354] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:22:15.354] <TB2>     INFO:     run 1 of 1
[14:22:15.354] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:15.696] <TB2>     INFO: Expecting 3494400 events.
[14:23:03.469] <TB2>     INFO: 1212980 events read in total (47058ms).
[14:23:50.818] <TB2>     INFO: 2399130 events read in total (94407ms).
[14:24:33.740] <TB2>     INFO: 3494400 events read in total (137329ms).
[14:24:33.781] <TB2>     INFO: Test took 138427ms.
[14:24:33.868] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:34.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:24:35.766] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:24:37.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:24:39.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:24:41.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:42.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:44.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:46.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:48.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:49.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:51.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:53.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:55.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:56.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:58.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:00.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:01.910] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389103616
[14:25:01.911] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:25:01.984] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:25:01.984] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[14:25:01.994] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:25:01.994] <TB2>     INFO:     run 1 of 1
[14:25:01.994] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:02.337] <TB2>     INFO: Expecting 3515200 events.
[14:25:49.281] <TB2>     INFO: 1208000 events read in total (46229ms).
[14:26:36.944] <TB2>     INFO: 2390365 events read in total (93892ms).
[14:27:21.231] <TB2>     INFO: 3515200 events read in total (138179ms).
[14:27:21.268] <TB2>     INFO: Test took 139274ms.
[14:27:21.354] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:21.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:27:23.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:27:24.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:27:26.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:27:28.249] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:27:29.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:27:31.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:27:33.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:35.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:36.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:38.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:40.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:41.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:43.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:45.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:46.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:48.420] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 389103616
[14:27:48.421] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.6772, thr difference RMS: 1.43578
[14:27:48.422] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.37682, thr difference RMS: 1.77227
[14:27:48.422] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.81332, thr difference RMS: 1.46206
[14:27:48.422] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.5424, thr difference RMS: 1.39416
[14:27:48.422] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.81672, thr difference RMS: 1.35139
[14:27:48.422] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.52984, thr difference RMS: 1.62003
[14:27:48.423] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.31504, thr difference RMS: 1.16334
[14:27:48.423] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.65779, thr difference RMS: 1.48666
[14:27:48.423] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 11.0494, thr difference RMS: 1.3448
[14:27:48.423] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.8219, thr difference RMS: 1.40612
[14:27:48.423] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 11.24, thr difference RMS: 1.35305
[14:27:48.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.1943, thr difference RMS: 1.55227
[14:27:48.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.4549, thr difference RMS: 1.26051
[14:27:48.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.81011, thr difference RMS: 1.33629
[14:27:48.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.19895, thr difference RMS: 1.69461
[14:27:48.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.7909, thr difference RMS: 1.24536
[14:27:48.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.8647, thr difference RMS: 1.43406
[14:27:48.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.59011, thr difference RMS: 1.72829
[14:27:48.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.8494, thr difference RMS: 1.46211
[14:27:48.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.49528, thr difference RMS: 1.36766
[14:27:48.425] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.70561, thr difference RMS: 1.34456
[14:27:48.426] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.70327, thr difference RMS: 1.59355
[14:27:48.426] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.14039, thr difference RMS: 1.15973
[14:27:48.426] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.62794, thr difference RMS: 1.47233
[14:27:48.426] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 11.0814, thr difference RMS: 1.32266
[14:27:48.427] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.8861, thr difference RMS: 1.40494
[14:27:48.427] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 11.1816, thr difference RMS: 1.34456
[14:27:48.427] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.2528, thr difference RMS: 1.56604
[14:27:48.427] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.475, thr difference RMS: 1.2704
[14:27:48.427] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.87425, thr difference RMS: 1.36823
[14:27:48.428] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.25138, thr difference RMS: 1.68731
[14:27:48.428] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.8028, thr difference RMS: 1.23382
[14:27:48.428] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 11.0441, thr difference RMS: 1.423
[14:27:48.428] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.8302, thr difference RMS: 1.72976
[14:27:48.428] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.90653, thr difference RMS: 1.45098
[14:27:48.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.57272, thr difference RMS: 1.36939
[14:27:48.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.68267, thr difference RMS: 1.34438
[14:27:48.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.74136, thr difference RMS: 1.59816
[14:27:48.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.10515, thr difference RMS: 1.16886
[14:27:48.429] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.78475, thr difference RMS: 1.47064
[14:27:48.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 11.2614, thr difference RMS: 1.30435
[14:27:48.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.9915, thr difference RMS: 1.38511
[14:27:48.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 11.2436, thr difference RMS: 1.34507
[14:27:48.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 10.4257, thr difference RMS: 1.59975
[14:27:48.430] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.5527, thr difference RMS: 1.27523
[14:27:48.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.97192, thr difference RMS: 1.33845
[14:27:48.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.38049, thr difference RMS: 1.6987
[14:27:48.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.9626, thr difference RMS: 1.21969
[14:27:48.431] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 11.2017, thr difference RMS: 1.42551
[14:27:48.432] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.96898, thr difference RMS: 1.73056
[14:27:48.432] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.08999, thr difference RMS: 1.44055
[14:27:48.432] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.67689, thr difference RMS: 1.37827
[14:27:48.434] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.70723, thr difference RMS: 1.34509
[14:27:48.434] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.75864, thr difference RMS: 1.61784
[14:27:48.435] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.9301, thr difference RMS: 1.16761
[14:27:48.435] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.9057, thr difference RMS: 1.47411
[14:27:48.435] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 11.3948, thr difference RMS: 1.2927
[14:27:48.435] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.0955, thr difference RMS: 1.36807
[14:27:48.435] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 11.2124, thr difference RMS: 1.34101
[14:27:48.436] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.4762, thr difference RMS: 1.58027
[14:27:48.436] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.6179, thr difference RMS: 1.25281
[14:27:48.436] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.071, thr difference RMS: 1.34893
[14:27:48.436] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.54274, thr difference RMS: 1.67939
[14:27:48.436] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.0605, thr difference RMS: 1.20056
[14:27:48.539] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:27:48.541] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1989 seconds
[14:27:48.541] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:27:49.245] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:27:49.245] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:27:49.248] <TB2>     INFO: ######################################################################
[14:27:49.248] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:27:49.248] <TB2>     INFO: ######################################################################
[14:27:49.248] <TB2>     INFO:    ----------------------------------------------------------------------
[14:27:49.248] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:27:49.248] <TB2>     INFO:    ----------------------------------------------------------------------
[14:27:49.248] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:27:49.258] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:27:49.258] <TB2>     INFO:     run 1 of 1
[14:27:49.259] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:49.601] <TB2>     INFO: Expecting 59072000 events.
[14:28:18.775] <TB2>     INFO: 1072600 events read in total (28459ms).
[14:28:47.819] <TB2>     INFO: 2141000 events read in total (57503ms).
[14:29:16.453] <TB2>     INFO: 3210600 events read in total (86137ms).
[14:29:44.743] <TB2>     INFO: 4282400 events read in total (114427ms).
[14:30:12.866] <TB2>     INFO: 5350600 events read in total (142550ms).
[14:30:41.086] <TB2>     INFO: 6419600 events read in total (170770ms).
[14:31:09.379] <TB2>     INFO: 7491600 events read in total (199063ms).
[14:31:37.678] <TB2>     INFO: 8560200 events read in total (227362ms).
[14:32:05.897] <TB2>     INFO: 9629400 events read in total (255581ms).
[14:32:34.046] <TB2>     INFO: 10700800 events read in total (283730ms).
[14:33:02.249] <TB2>     INFO: 11769000 events read in total (311933ms).
[14:33:30.470] <TB2>     INFO: 12839000 events read in total (340154ms).
[14:33:59.016] <TB2>     INFO: 13910800 events read in total (368700ms).
[14:34:27.457] <TB2>     INFO: 14979400 events read in total (397141ms).
[14:34:55.689] <TB2>     INFO: 16050200 events read in total (425373ms).
[14:35:23.964] <TB2>     INFO: 17120800 events read in total (453648ms).
[14:35:52.204] <TB2>     INFO: 18189400 events read in total (481888ms).
[14:36:20.430] <TB2>     INFO: 19261800 events read in total (510114ms).
[14:36:48.667] <TB2>     INFO: 20330800 events read in total (538351ms).
[14:37:16.899] <TB2>     INFO: 21399200 events read in total (566583ms).
[14:37:45.123] <TB2>     INFO: 22472000 events read in total (594807ms).
[14:38:13.432] <TB2>     INFO: 23540600 events read in total (623116ms).
[14:38:41.625] <TB2>     INFO: 24609200 events read in total (651309ms).
[14:39:09.747] <TB2>     INFO: 25681200 events read in total (679431ms).
[14:39:37.939] <TB2>     INFO: 26750000 events read in total (707623ms).
[14:40:06.038] <TB2>     INFO: 27819200 events read in total (735722ms).
[14:40:34.251] <TB2>     INFO: 28891200 events read in total (763935ms).
[14:41:02.410] <TB2>     INFO: 29960200 events read in total (792094ms).
[14:41:30.636] <TB2>     INFO: 31030600 events read in total (820320ms).
[14:41:59.006] <TB2>     INFO: 32101000 events read in total (848690ms).
[14:42:27.234] <TB2>     INFO: 33169400 events read in total (876918ms).
[14:42:55.669] <TB2>     INFO: 34240000 events read in total (905353ms).
[14:43:23.942] <TB2>     INFO: 35310200 events read in total (933626ms).
[14:43:52.320] <TB2>     INFO: 36378600 events read in total (962004ms).
[14:44:20.623] <TB2>     INFO: 37448000 events read in total (990307ms).
[14:44:48.784] <TB2>     INFO: 38518600 events read in total (1018468ms).
[14:45:17.086] <TB2>     INFO: 39586800 events read in total (1046770ms).
[14:45:45.378] <TB2>     INFO: 40656400 events read in total (1075062ms).
[14:46:13.652] <TB2>     INFO: 41727400 events read in total (1103336ms).
[14:46:41.879] <TB2>     INFO: 42794800 events read in total (1131563ms).
[14:47:10.033] <TB2>     INFO: 43862200 events read in total (1159717ms).
[14:47:38.302] <TB2>     INFO: 44930800 events read in total (1187986ms).
[14:48:06.678] <TB2>     INFO: 46001600 events read in total (1216362ms).
[14:48:35.010] <TB2>     INFO: 47069000 events read in total (1244694ms).
[14:49:03.241] <TB2>     INFO: 48137000 events read in total (1272925ms).
[14:49:31.516] <TB2>     INFO: 49207600 events read in total (1301200ms).
[14:49:59.753] <TB2>     INFO: 50276600 events read in total (1329437ms).
[14:50:28.005] <TB2>     INFO: 51344800 events read in total (1357689ms).
[14:50:56.224] <TB2>     INFO: 52412200 events read in total (1385908ms).
[14:51:24.404] <TB2>     INFO: 53483200 events read in total (1414088ms).
[14:51:52.574] <TB2>     INFO: 54551200 events read in total (1442258ms).
[14:52:20.821] <TB2>     INFO: 55619600 events read in total (1470505ms).
[14:52:48.951] <TB2>     INFO: 56687400 events read in total (1498635ms).
[14:53:16.912] <TB2>     INFO: 57757400 events read in total (1526596ms).
[14:53:44.980] <TB2>     INFO: 58826000 events read in total (1554664ms).
[14:53:51.776] <TB2>     INFO: 59072000 events read in total (1561460ms).
[14:53:51.795] <TB2>     INFO: Test took 1562537ms.
[14:53:51.854] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:51.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:53:51.980] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:53.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:53:53.132] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:54.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:54.289] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:55.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:55.430] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:56.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:56.566] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:57.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:57.697] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:53:58.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:58.848] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:00.026] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:00.026] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:01.206] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:01.206] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:02.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:02.379] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:03.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:03.554] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:04.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:04.744] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:05.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:05.903] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:07.066] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:07.066] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:08.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:08.220] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:09.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:09.375] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:54:10.552] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 502710272
[14:54:10.580] <TB2>     INFO: PixTestScurves::scurves() done 
[14:54:10.580] <TB2>     INFO: Vcal mean:  35.08  35.09  35.04  35.09  35.08  35.07  35.04  34.99  35.12  35.06  35.08  35.12  35.12  35.11  35.11  35.10 
[14:54:10.580] <TB2>     INFO: Vcal RMS:    0.71   0.71   0.64   0.76   0.61   0.88   0.71   0.78   0.80   0.73   0.74   0.69   0.75   0.70   0.91   0.78 
[14:54:10.580] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:54:10.652] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:54:10.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:54:10.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:54:10.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:54:10.652] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:54:10.653] <TB2>     INFO: ######################################################################
[14:54:10.653] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:54:10.653] <TB2>     INFO: ######################################################################
[14:54:10.656] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:54:11.003] <TB2>     INFO: Expecting 41600 events.
[14:54:15.113] <TB2>     INFO: 41600 events read in total (3387ms).
[14:54:15.113] <TB2>     INFO: Test took 4457ms.
[14:54:15.121] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:15.121] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[14:54:15.121] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:54:15.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [5, 26, 2] has eff 0/10
[14:54:15.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [5, 26, 2]
[14:54:15.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 4, 79] has eff 0/10
[14:54:15.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 4, 79]
[14:54:15.129] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[14:54:15.129] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:54:15.129] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:54:15.129] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:54:15.470] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:54:15.813] <TB2>     INFO: Expecting 41600 events.
[14:54:19.942] <TB2>     INFO: 41600 events read in total (3414ms).
[14:54:19.942] <TB2>     INFO: Test took 4472ms.
[14:54:19.950] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:19.950] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:54:19.950] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:54:19.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.384
[14:54:19.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 174
[14:54:19.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.957
[14:54:19.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[14:54:19.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.822
[14:54:19.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[14:54:19.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.634
[14:54:19.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 181
[14:54:19.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.788
[14:54:19.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[14:54:19.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.9
[14:54:19.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[14:54:19.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.232
[14:54:19.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[14:54:19.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.44
[14:54:19.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[14:54:19.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.939
[14:54:19.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[14:54:19.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.116
[14:54:19.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 183
[14:54:19.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.003
[14:54:19.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,15] phvalue 183
[14:54:19.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.606
[14:54:19.956] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[14:54:19.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.594
[14:54:19.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 161
[14:54:19.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.166
[14:54:19.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 185
[14:54:19.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.555
[14:54:19.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 177
[14:54:19.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.24
[14:54:19.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:54:19.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:54:19.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:54:19.957] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:54:20.039] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:54:20.386] <TB2>     INFO: Expecting 41600 events.
[14:54:24.515] <TB2>     INFO: 41600 events read in total (3414ms).
[14:54:24.515] <TB2>     INFO: Test took 4476ms.
[14:54:24.523] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:24.523] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[14:54:24.523] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:54:24.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:54:24.528] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 48minph_roc = 8
[14:54:24.528] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.4428
[14:54:24.528] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 71
[14:54:24.528] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9586
[14:54:24.528] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 76
[14:54:24.528] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.2806
[14:54:24.528] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 69
[14:54:24.528] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0983
[14:54:24.528] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 73
[14:54:24.528] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.2075
[14:54:24.528] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,32] phvalue 78
[14:54:24.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.6659
[14:54:24.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,49] phvalue 78
[14:54:24.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.9339
[14:54:24.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,67] phvalue 81
[14:54:24.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.2613
[14:54:24.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 73
[14:54:24.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.0902
[14:54:24.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 53
[14:54:24.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7096
[14:54:24.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 77
[14:54:24.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2579
[14:54:24.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,42] phvalue 69
[14:54:24.529] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4902
[14:54:24.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 66
[14:54:24.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.3567
[14:54:24.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 55
[14:54:24.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.6644
[14:54:24.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 81
[14:54:24.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.322
[14:54:24.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 69
[14:54:24.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.7677
[14:54:24.530] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 73
[14:54:24.531] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 0 0
[14:54:24.935] <TB2>     INFO: Expecting 2560 events.
[14:54:25.892] <TB2>     INFO: 2560 events read in total (242ms).
[14:54:25.893] <TB2>     INFO: Test took 1362ms.
[14:54:25.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:25.893] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 1 1
[14:54:26.400] <TB2>     INFO: Expecting 2560 events.
[14:54:27.358] <TB2>     INFO: 2560 events read in total (243ms).
[14:54:27.358] <TB2>     INFO: Test took 1465ms.
[14:54:27.359] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:27.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 2 2
[14:54:27.866] <TB2>     INFO: Expecting 2560 events.
[14:54:28.822] <TB2>     INFO: 2560 events read in total (242ms).
[14:54:28.823] <TB2>     INFO: Test took 1463ms.
[14:54:28.823] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:28.823] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 3 3
[14:54:29.331] <TB2>     INFO: Expecting 2560 events.
[14:54:30.288] <TB2>     INFO: 2560 events read in total (243ms).
[14:54:30.289] <TB2>     INFO: Test took 1466ms.
[14:54:30.289] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:30.289] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 32, 4 4
[14:54:30.796] <TB2>     INFO: Expecting 2560 events.
[14:54:31.753] <TB2>     INFO: 2560 events read in total (242ms).
[14:54:31.753] <TB2>     INFO: Test took 1464ms.
[14:54:31.754] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:31.754] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 49, 5 5
[14:54:32.261] <TB2>     INFO: Expecting 2560 events.
[14:54:33.219] <TB2>     INFO: 2560 events read in total (243ms).
[14:54:33.219] <TB2>     INFO: Test took 1465ms.
[14:54:33.219] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:33.219] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 67, 6 6
[14:54:33.727] <TB2>     INFO: Expecting 2560 events.
[14:54:34.684] <TB2>     INFO: 2560 events read in total (242ms).
[14:54:34.685] <TB2>     INFO: Test took 1466ms.
[14:54:34.685] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:34.685] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 7 7
[14:54:35.192] <TB2>     INFO: Expecting 2560 events.
[14:54:36.150] <TB2>     INFO: 2560 events read in total (243ms).
[14:54:36.150] <TB2>     INFO: Test took 1465ms.
[14:54:36.150] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:36.150] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 8 8
[14:54:36.658] <TB2>     INFO: Expecting 2560 events.
[14:54:37.615] <TB2>     INFO: 2560 events read in total (243ms).
[14:54:37.616] <TB2>     INFO: Test took 1466ms.
[14:54:37.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:37.616] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 9 9
[14:54:38.123] <TB2>     INFO: Expecting 2560 events.
[14:54:39.080] <TB2>     INFO: 2560 events read in total (242ms).
[14:54:39.081] <TB2>     INFO: Test took 1465ms.
[14:54:39.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:39.081] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 42, 10 10
[14:54:39.588] <TB2>     INFO: Expecting 2560 events.
[14:54:40.545] <TB2>     INFO: 2560 events read in total (242ms).
[14:54:40.546] <TB2>     INFO: Test took 1465ms.
[14:54:40.546] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:40.546] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 11 11
[14:54:41.054] <TB2>     INFO: Expecting 2560 events.
[14:54:42.010] <TB2>     INFO: 2560 events read in total (241ms).
[14:54:42.010] <TB2>     INFO: Test took 1463ms.
[14:54:42.011] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:42.011] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 12 12
[14:54:42.518] <TB2>     INFO: Expecting 2560 events.
[14:54:43.475] <TB2>     INFO: 2560 events read in total (242ms).
[14:54:43.475] <TB2>     INFO: Test took 1464ms.
[14:54:43.475] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:43.475] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[14:54:43.983] <TB2>     INFO: Expecting 2560 events.
[14:54:44.941] <TB2>     INFO: 2560 events read in total (243ms).
[14:54:44.941] <TB2>     INFO: Test took 1466ms.
[14:54:44.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:44.942] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 14 14
[14:54:45.449] <TB2>     INFO: Expecting 2560 events.
[14:54:46.406] <TB2>     INFO: 2560 events read in total (242ms).
[14:54:46.407] <TB2>     INFO: Test took 1465ms.
[14:54:46.407] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:46.407] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 15 15
[14:54:46.914] <TB2>     INFO: Expecting 2560 events.
[14:54:47.872] <TB2>     INFO: 2560 events read in total (243ms).
[14:54:47.872] <TB2>     INFO: Test took 1465ms.
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[14:54:47.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[14:54:47.875] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:54:48.381] <TB2>     INFO: Expecting 655360 events.
[14:55:00.086] <TB2>     INFO: 655360 events read in total (10991ms).
[14:55:00.097] <TB2>     INFO: Expecting 655360 events.
[14:55:11.379] <TB2>     INFO: 655360 events read in total (10718ms).
[14:55:11.393] <TB2>     INFO: Expecting 655360 events.
[14:55:22.821] <TB2>     INFO: 655360 events read in total (10867ms).
[14:55:22.842] <TB2>     INFO: Expecting 655360 events.
[14:55:34.370] <TB2>     INFO: 655360 events read in total (10976ms).
[14:55:34.395] <TB2>     INFO: Expecting 655360 events.
[14:55:46.037] <TB2>     INFO: 655360 events read in total (11093ms).
[14:55:46.065] <TB2>     INFO: Expecting 655360 events.
[14:55:57.563] <TB2>     INFO: 655360 events read in total (10955ms).
[14:55:57.596] <TB2>     INFO: Expecting 655360 events.
[14:56:09.137] <TB2>     INFO: 655360 events read in total (11001ms).
[14:56:09.174] <TB2>     INFO: Expecting 655360 events.
[14:56:20.655] <TB2>     INFO: 655360 events read in total (10948ms).
[14:56:20.695] <TB2>     INFO: Expecting 655360 events.
[14:56:32.255] <TB2>     INFO: 655360 events read in total (11033ms).
[14:56:32.301] <TB2>     INFO: Expecting 655360 events.
[14:56:43.891] <TB2>     INFO: 655360 events read in total (11063ms).
[14:56:43.943] <TB2>     INFO: Expecting 655360 events.
[14:56:55.505] <TB2>     INFO: 655360 events read in total (11036ms).
[14:56:55.560] <TB2>     INFO: Expecting 655360 events.
[14:57:07.177] <TB2>     INFO: 655360 events read in total (11090ms).
[14:57:07.234] <TB2>     INFO: Expecting 655360 events.
[14:57:18.758] <TB2>     INFO: 655360 events read in total (10997ms).
[14:57:18.819] <TB2>     INFO: Expecting 655360 events.
[14:57:30.340] <TB2>     INFO: 655360 events read in total (10994ms).
[14:57:30.404] <TB2>     INFO: Expecting 655360 events.
[14:57:41.907] <TB2>     INFO: 655360 events read in total (10975ms).
[14:57:41.977] <TB2>     INFO: Expecting 655360 events.
[14:57:53.540] <TB2>     INFO: 655360 events read in total (11036ms).
[14:57:53.614] <TB2>     INFO: Test took 185739ms.
[14:57:53.707] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:57:54.015] <TB2>     INFO: Expecting 655360 events.
[14:58:05.755] <TB2>     INFO: 655360 events read in total (11025ms).
[14:58:05.765] <TB2>     INFO: Expecting 655360 events.
[14:58:17.252] <TB2>     INFO: 655360 events read in total (10925ms).
[14:58:17.267] <TB2>     INFO: Expecting 655360 events.
[14:58:28.805] <TB2>     INFO: 655360 events read in total (10978ms).
[14:58:28.825] <TB2>     INFO: Expecting 655360 events.
[14:58:40.362] <TB2>     INFO: 655360 events read in total (10984ms).
[14:58:40.385] <TB2>     INFO: Expecting 655360 events.
[14:58:51.902] <TB2>     INFO: 655360 events read in total (10967ms).
[14:58:51.930] <TB2>     INFO: Expecting 655360 events.
[14:59:03.474] <TB2>     INFO: 655360 events read in total (11006ms).
[14:59:03.507] <TB2>     INFO: Expecting 655360 events.
[14:59:14.982] <TB2>     INFO: 655360 events read in total (10941ms).
[14:59:15.018] <TB2>     INFO: Expecting 655360 events.
[14:59:26.555] <TB2>     INFO: 655360 events read in total (11000ms).
[14:59:26.595] <TB2>     INFO: Expecting 655360 events.
[14:59:38.154] <TB2>     INFO: 655360 events read in total (11025ms).
[14:59:38.202] <TB2>     INFO: Expecting 655360 events.
[14:59:49.745] <TB2>     INFO: 655360 events read in total (11017ms).
[14:59:49.793] <TB2>     INFO: Expecting 655360 events.
[15:00:01.279] <TB2>     INFO: 655360 events read in total (10960ms).
[15:00:01.333] <TB2>     INFO: Expecting 655360 events.
[15:00:12.866] <TB2>     INFO: 655360 events read in total (11007ms).
[15:00:12.924] <TB2>     INFO: Expecting 655360 events.
[15:00:24.483] <TB2>     INFO: 655360 events read in total (11033ms).
[15:00:24.545] <TB2>     INFO: Expecting 655360 events.
[15:00:36.079] <TB2>     INFO: 655360 events read in total (11007ms).
[15:00:36.144] <TB2>     INFO: Expecting 655360 events.
[15:00:47.697] <TB2>     INFO: 655360 events read in total (11026ms).
[15:00:47.767] <TB2>     INFO: Expecting 655360 events.
[15:00:59.254] <TB2>     INFO: 655360 events read in total (10960ms).
[15:00:59.327] <TB2>     INFO: Test took 185620ms.
[15:00:59.498] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.498] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:00:59.499] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.499] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:00:59.499] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.499] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:00:59.499] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.500] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:00:59.500] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.500] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:00:59.500] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.501] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:00:59.501] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.501] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:00:59.501] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.501] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:00:59.501] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.502] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:00:59.502] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.502] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:00:59.502] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.503] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:00:59.503] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.503] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:00:59.503] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.503] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:00:59.503] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.504] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:00:59.504] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.504] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:00:59.504] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:00:59.505] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:00:59.505] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.512] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.518] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:00:59.525] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:00:59.532] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:00:59.539] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:00:59.546] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:00:59.552] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:00:59.559] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:00:59.566] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.572] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.579] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:00:59.586] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:00:59.593] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:00:59.599] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:00:59.606] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:00:59.613] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:00:59.620] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:00:59.627] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.633] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.640] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.647] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.653] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.660] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.667] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.674] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.680] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.687] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.694] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.701] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:00:59.707] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:00:59.738] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C0.dat
[15:00:59.738] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C1.dat
[15:00:59.738] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C2.dat
[15:00:59.738] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C3.dat
[15:00:59.738] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C4.dat
[15:00:59.738] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C5.dat
[15:00:59.739] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C6.dat
[15:00:59.739] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C7.dat
[15:00:59.739] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C8.dat
[15:00:59.739] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C9.dat
[15:00:59.739] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C10.dat
[15:00:59.739] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C11.dat
[15:00:59.739] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C12.dat
[15:00:59.739] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C13.dat
[15:00:59.739] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C14.dat
[15:00:59.739] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//dacParameters35_C15.dat
[15:01:00.089] <TB2>     INFO: Expecting 41600 events.
[15:01:03.944] <TB2>     INFO: 41600 events read in total (3140ms).
[15:01:03.945] <TB2>     INFO: Test took 4203ms.
[15:01:04.599] <TB2>     INFO: Expecting 41600 events.
[15:01:08.426] <TB2>     INFO: 41600 events read in total (3112ms).
[15:01:08.427] <TB2>     INFO: Test took 4179ms.
[15:01:09.072] <TB2>     INFO: Expecting 41600 events.
[15:01:12.907] <TB2>     INFO: 41600 events read in total (3120ms).
[15:01:12.908] <TB2>     INFO: Test took 4180ms.
[15:01:13.210] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:13.341] <TB2>     INFO: Expecting 2560 events.
[15:01:14.300] <TB2>     INFO: 2560 events read in total (244ms).
[15:01:14.300] <TB2>     INFO: Test took 1090ms.
[15:01:14.302] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:14.808] <TB2>     INFO: Expecting 2560 events.
[15:01:15.766] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:15.767] <TB2>     INFO: Test took 1465ms.
[15:01:15.769] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:16.275] <TB2>     INFO: Expecting 2560 events.
[15:01:17.234] <TB2>     INFO: 2560 events read in total (244ms).
[15:01:17.235] <TB2>     INFO: Test took 1466ms.
[15:01:17.237] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:17.743] <TB2>     INFO: Expecting 2560 events.
[15:01:18.701] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:18.702] <TB2>     INFO: Test took 1465ms.
[15:01:18.703] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:19.210] <TB2>     INFO: Expecting 2560 events.
[15:01:20.168] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:20.169] <TB2>     INFO: Test took 1466ms.
[15:01:20.171] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:20.677] <TB2>     INFO: Expecting 2560 events.
[15:01:21.635] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:21.636] <TB2>     INFO: Test took 1465ms.
[15:01:21.638] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:22.144] <TB2>     INFO: Expecting 2560 events.
[15:01:23.101] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:23.102] <TB2>     INFO: Test took 1464ms.
[15:01:23.104] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:23.611] <TB2>     INFO: Expecting 2560 events.
[15:01:24.569] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:24.570] <TB2>     INFO: Test took 1466ms.
[15:01:24.572] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:25.079] <TB2>     INFO: Expecting 2560 events.
[15:01:26.038] <TB2>     INFO: 2560 events read in total (244ms).
[15:01:26.038] <TB2>     INFO: Test took 1466ms.
[15:01:26.040] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:26.546] <TB2>     INFO: Expecting 2560 events.
[15:01:27.504] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:27.504] <TB2>     INFO: Test took 1464ms.
[15:01:27.507] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:28.015] <TB2>     INFO: Expecting 2560 events.
[15:01:28.971] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:28.971] <TB2>     INFO: Test took 1464ms.
[15:01:28.973] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:29.480] <TB2>     INFO: Expecting 2560 events.
[15:01:30.437] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:30.437] <TB2>     INFO: Test took 1465ms.
[15:01:30.439] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:30.946] <TB2>     INFO: Expecting 2560 events.
[15:01:31.903] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:31.903] <TB2>     INFO: Test took 1464ms.
[15:01:31.905] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:32.412] <TB2>     INFO: Expecting 2560 events.
[15:01:33.370] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:33.370] <TB2>     INFO: Test took 1465ms.
[15:01:33.372] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:33.879] <TB2>     INFO: Expecting 2560 events.
[15:01:34.837] <TB2>     INFO: 2560 events read in total (244ms).
[15:01:34.837] <TB2>     INFO: Test took 1465ms.
[15:01:34.840] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:35.345] <TB2>     INFO: Expecting 2560 events.
[15:01:36.303] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:36.303] <TB2>     INFO: Test took 1463ms.
[15:01:36.305] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:36.812] <TB2>     INFO: Expecting 2560 events.
[15:01:37.771] <TB2>     INFO: 2560 events read in total (244ms).
[15:01:37.771] <TB2>     INFO: Test took 1466ms.
[15:01:37.773] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:38.279] <TB2>     INFO: Expecting 2560 events.
[15:01:39.237] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:39.238] <TB2>     INFO: Test took 1465ms.
[15:01:39.240] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:39.746] <TB2>     INFO: Expecting 2560 events.
[15:01:40.704] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:40.704] <TB2>     INFO: Test took 1464ms.
[15:01:40.706] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:41.213] <TB2>     INFO: Expecting 2560 events.
[15:01:42.172] <TB2>     INFO: 2560 events read in total (244ms).
[15:01:42.172] <TB2>     INFO: Test took 1466ms.
[15:01:42.174] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:42.681] <TB2>     INFO: Expecting 2560 events.
[15:01:43.640] <TB2>     INFO: 2560 events read in total (244ms).
[15:01:43.640] <TB2>     INFO: Test took 1466ms.
[15:01:43.642] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:44.149] <TB2>     INFO: Expecting 2560 events.
[15:01:45.109] <TB2>     INFO: 2560 events read in total (245ms).
[15:01:45.110] <TB2>     INFO: Test took 1468ms.
[15:01:45.112] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:45.618] <TB2>     INFO: Expecting 2560 events.
[15:01:46.579] <TB2>     INFO: 2560 events read in total (246ms).
[15:01:46.579] <TB2>     INFO: Test took 1468ms.
[15:01:46.580] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:47.087] <TB2>     INFO: Expecting 2560 events.
[15:01:48.045] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:48.045] <TB2>     INFO: Test took 1465ms.
[15:01:48.047] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:48.554] <TB2>     INFO: Expecting 2560 events.
[15:01:49.514] <TB2>     INFO: 2560 events read in total (245ms).
[15:01:49.515] <TB2>     INFO: Test took 1468ms.
[15:01:49.517] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:50.026] <TB2>     INFO: Expecting 2560 events.
[15:01:50.984] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:50.985] <TB2>     INFO: Test took 1468ms.
[15:01:50.987] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:51.493] <TB2>     INFO: Expecting 2560 events.
[15:01:52.450] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:52.450] <TB2>     INFO: Test took 1464ms.
[15:01:52.451] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:52.959] <TB2>     INFO: Expecting 2560 events.
[15:01:53.916] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:53.916] <TB2>     INFO: Test took 1465ms.
[15:01:53.918] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:54.425] <TB2>     INFO: Expecting 2560 events.
[15:01:55.383] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:55.384] <TB2>     INFO: Test took 1466ms.
[15:01:55.386] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:55.892] <TB2>     INFO: Expecting 2560 events.
[15:01:56.852] <TB2>     INFO: 2560 events read in total (245ms).
[15:01:56.852] <TB2>     INFO: Test took 1466ms.
[15:01:56.854] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:57.360] <TB2>     INFO: Expecting 2560 events.
[15:01:58.319] <TB2>     INFO: 2560 events read in total (244ms).
[15:01:58.319] <TB2>     INFO: Test took 1465ms.
[15:01:58.320] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:58.828] <TB2>     INFO: Expecting 2560 events.
[15:01:59.786] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:59.787] <TB2>     INFO: Test took 1467ms.
[15:02:00.804] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[15:02:00.804] <TB2>     INFO: PH scale (per ROC):    71  74  80  80  86  79  76  74  67  74  76  75  65  68  75  70
[15:02:00.804] <TB2>     INFO: PH offset (per ROC):  179 176 176 176 165 171 170 176 197 174 179 182 202 175 176 178
[15:02:00.974] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:02:00.977] <TB2>     INFO: ######################################################################
[15:02:00.977] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:02:00.977] <TB2>     INFO: ######################################################################
[15:02:00.977] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:02:00.988] <TB2>     INFO: scanning low vcal = 10
[15:02:01.331] <TB2>     INFO: Expecting 41600 events.
[15:02:05.036] <TB2>     INFO: 41600 events read in total (2990ms).
[15:02:05.036] <TB2>     INFO: Test took 4047ms.
[15:02:05.038] <TB2>     INFO: scanning low vcal = 20
[15:02:05.544] <TB2>     INFO: Expecting 41600 events.
[15:02:09.259] <TB2>     INFO: 41600 events read in total (3000ms).
[15:02:09.259] <TB2>     INFO: Test took 4221ms.
[15:02:09.261] <TB2>     INFO: scanning low vcal = 30
[15:02:09.767] <TB2>     INFO: Expecting 41600 events.
[15:02:13.503] <TB2>     INFO: 41600 events read in total (3021ms).
[15:02:13.504] <TB2>     INFO: Test took 4243ms.
[15:02:13.506] <TB2>     INFO: scanning low vcal = 40
[15:02:14.007] <TB2>     INFO: Expecting 41600 events.
[15:02:18.264] <TB2>     INFO: 41600 events read in total (3542ms).
[15:02:18.265] <TB2>     INFO: Test took 4759ms.
[15:02:18.267] <TB2>     INFO: scanning low vcal = 50
[15:02:18.684] <TB2>     INFO: Expecting 41600 events.
[15:02:22.925] <TB2>     INFO: 41600 events read in total (3526ms).
[15:02:22.926] <TB2>     INFO: Test took 4658ms.
[15:02:22.929] <TB2>     INFO: scanning low vcal = 60
[15:02:23.344] <TB2>     INFO: Expecting 41600 events.
[15:02:27.594] <TB2>     INFO: 41600 events read in total (3535ms).
[15:02:27.595] <TB2>     INFO: Test took 4666ms.
[15:02:27.598] <TB2>     INFO: scanning low vcal = 70
[15:02:28.015] <TB2>     INFO: Expecting 41600 events.
[15:02:32.257] <TB2>     INFO: 41600 events read in total (3528ms).
[15:02:32.258] <TB2>     INFO: Test took 4660ms.
[15:02:32.260] <TB2>     INFO: scanning low vcal = 80
[15:02:32.677] <TB2>     INFO: Expecting 41600 events.
[15:02:36.924] <TB2>     INFO: 41600 events read in total (3532ms).
[15:02:36.925] <TB2>     INFO: Test took 4664ms.
[15:02:36.927] <TB2>     INFO: scanning low vcal = 90
[15:02:37.345] <TB2>     INFO: Expecting 41600 events.
[15:02:41.624] <TB2>     INFO: 41600 events read in total (3564ms).
[15:02:41.625] <TB2>     INFO: Test took 4698ms.
[15:02:41.628] <TB2>     INFO: scanning low vcal = 100
[15:02:42.045] <TB2>     INFO: Expecting 41600 events.
[15:02:46.450] <TB2>     INFO: 41600 events read in total (3690ms).
[15:02:46.452] <TB2>     INFO: Test took 4824ms.
[15:02:46.454] <TB2>     INFO: scanning low vcal = 110
[15:02:46.873] <TB2>     INFO: Expecting 41600 events.
[15:02:51.123] <TB2>     INFO: 41600 events read in total (3535ms).
[15:02:51.124] <TB2>     INFO: Test took 4669ms.
[15:02:51.126] <TB2>     INFO: scanning low vcal = 120
[15:02:51.545] <TB2>     INFO: Expecting 41600 events.
[15:02:55.802] <TB2>     INFO: 41600 events read in total (3542ms).
[15:02:55.803] <TB2>     INFO: Test took 4676ms.
[15:02:55.805] <TB2>     INFO: scanning low vcal = 130
[15:02:56.220] <TB2>     INFO: Expecting 41600 events.
[15:03:00.458] <TB2>     INFO: 41600 events read in total (3524ms).
[15:03:00.458] <TB2>     INFO: Test took 4653ms.
[15:03:00.461] <TB2>     INFO: scanning low vcal = 140
[15:03:00.878] <TB2>     INFO: Expecting 41600 events.
[15:03:05.132] <TB2>     INFO: 41600 events read in total (3539ms).
[15:03:05.133] <TB2>     INFO: Test took 4672ms.
[15:03:05.136] <TB2>     INFO: scanning low vcal = 150
[15:03:05.552] <TB2>     INFO: Expecting 41600 events.
[15:03:09.817] <TB2>     INFO: 41600 events read in total (3550ms).
[15:03:09.817] <TB2>     INFO: Test took 4681ms.
[15:03:09.820] <TB2>     INFO: scanning low vcal = 160
[15:03:10.239] <TB2>     INFO: Expecting 41600 events.
[15:03:14.491] <TB2>     INFO: 41600 events read in total (3538ms).
[15:03:14.492] <TB2>     INFO: Test took 4672ms.
[15:03:14.495] <TB2>     INFO: scanning low vcal = 170
[15:03:14.915] <TB2>     INFO: Expecting 41600 events.
[15:03:19.126] <TB2>     INFO: 41600 events read in total (3497ms).
[15:03:19.126] <TB2>     INFO: Test took 4631ms.
[15:03:19.132] <TB2>     INFO: scanning low vcal = 180
[15:03:19.545] <TB2>     INFO: Expecting 41600 events.
[15:03:23.759] <TB2>     INFO: 41600 events read in total (3500ms).
[15:03:23.759] <TB2>     INFO: Test took 4628ms.
[15:03:23.762] <TB2>     INFO: scanning low vcal = 190
[15:03:24.180] <TB2>     INFO: Expecting 41600 events.
[15:03:28.396] <TB2>     INFO: 41600 events read in total (3501ms).
[15:03:28.396] <TB2>     INFO: Test took 4634ms.
[15:03:28.399] <TB2>     INFO: scanning low vcal = 200
[15:03:28.818] <TB2>     INFO: Expecting 41600 events.
[15:03:33.037] <TB2>     INFO: 41600 events read in total (3504ms).
[15:03:33.037] <TB2>     INFO: Test took 4638ms.
[15:03:33.040] <TB2>     INFO: scanning low vcal = 210
[15:03:33.457] <TB2>     INFO: Expecting 41600 events.
[15:03:37.672] <TB2>     INFO: 41600 events read in total (3500ms).
[15:03:37.673] <TB2>     INFO: Test took 4633ms.
[15:03:37.676] <TB2>     INFO: scanning low vcal = 220
[15:03:38.095] <TB2>     INFO: Expecting 41600 events.
[15:03:42.303] <TB2>     INFO: 41600 events read in total (3493ms).
[15:03:42.304] <TB2>     INFO: Test took 4628ms.
[15:03:42.308] <TB2>     INFO: scanning low vcal = 230
[15:03:42.725] <TB2>     INFO: Expecting 41600 events.
[15:03:46.929] <TB2>     INFO: 41600 events read in total (3489ms).
[15:03:46.930] <TB2>     INFO: Test took 4622ms.
[15:03:46.934] <TB2>     INFO: scanning low vcal = 240
[15:03:47.353] <TB2>     INFO: Expecting 41600 events.
[15:03:51.561] <TB2>     INFO: 41600 events read in total (3492ms).
[15:03:51.562] <TB2>     INFO: Test took 4628ms.
[15:03:51.564] <TB2>     INFO: scanning low vcal = 250
[15:03:51.985] <TB2>     INFO: Expecting 41600 events.
[15:03:56.195] <TB2>     INFO: 41600 events read in total (3495ms).
[15:03:56.195] <TB2>     INFO: Test took 4630ms.
[15:03:56.199] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:03:56.612] <TB2>     INFO: Expecting 41600 events.
[15:04:00.868] <TB2>     INFO: 41600 events read in total (3540ms).
[15:04:00.868] <TB2>     INFO: Test took 4669ms.
[15:04:00.871] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:04:01.289] <TB2>     INFO: Expecting 41600 events.
[15:04:05.559] <TB2>     INFO: 41600 events read in total (3556ms).
[15:04:05.559] <TB2>     INFO: Test took 4688ms.
[15:04:05.562] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:04:05.979] <TB2>     INFO: Expecting 41600 events.
[15:04:10.230] <TB2>     INFO: 41600 events read in total (3536ms).
[15:04:10.231] <TB2>     INFO: Test took 4669ms.
[15:04:10.234] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:04:10.648] <TB2>     INFO: Expecting 41600 events.
[15:04:14.884] <TB2>     INFO: 41600 events read in total (3521ms).
[15:04:14.885] <TB2>     INFO: Test took 4651ms.
[15:04:14.888] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:04:15.306] <TB2>     INFO: Expecting 41600 events.
[15:04:19.562] <TB2>     INFO: 41600 events read in total (3541ms).
[15:04:19.562] <TB2>     INFO: Test took 4674ms.
[15:04:20.135] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:04:20.139] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:04:20.139] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:04:20.139] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:04:20.139] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:04:20.139] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:04:20.140] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:04:20.140] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:04:20.140] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:04:20.140] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:04:20.140] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:04:20.140] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:04:20.141] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:04:20.141] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:04:20.141] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:04:20.141] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:04:20.141] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:04:58.317] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:04:58.317] <TB2>     INFO: non-linearity mean:  0.957 0.968 0.964 0.969 0.960 0.960 0.961 0.965 0.955 0.968 0.958 0.956 0.956 0.961 0.957 0.960
[15:04:58.317] <TB2>     INFO: non-linearity RMS:   0.006 0.003 0.005 0.004 0.006 0.005 0.005 0.005 0.007 0.005 0.006 0.006 0.007 0.006 0.007 0.006
[15:04:58.317] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:04:58.340] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:04:58.362] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:04:58.385] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:04:58.407] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:04:58.430] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:04:58.452] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:04:58.475] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:04:58.498] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:04:58.520] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:04:58.543] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:04:58.565] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:04:58.588] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:04:58.610] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:04:58.632] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:04:58.655] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-34_FPIXTest-17C-Nebraska-160914-1341-150V_2016-09-14_13h41m_1473878486//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:04:58.677] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[15:04:58.677] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:04:58.684] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:04:58.684] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:04:58.687] <TB2>     INFO: ######################################################################
[15:04:58.687] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:04:58.687] <TB2>     INFO: ######################################################################
[15:04:58.690] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:04:58.699] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:04:58.700] <TB2>     INFO:     run 1 of 1
[15:04:58.700] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:04:59.043] <TB2>     INFO: Expecting 3120000 events.
[15:05:48.384] <TB2>     INFO: 1276350 events read in total (48626ms).
[15:06:37.490] <TB2>     INFO: 2552440 events read in total (97732ms).
[15:06:59.504] <TB2>     INFO: 3120000 events read in total (119747ms).
[15:06:59.544] <TB2>     INFO: Test took 120844ms.
[15:06:59.629] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:06:59.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:01.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:02.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:04.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:05.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:06.972] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:08.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:09.889] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:11.323] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:12.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:14.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:15.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:17.096] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:18.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:20.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:21.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:22.878] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 396107776
[15:07:22.908] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:07:22.908] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.7025, RMS = 1.67114
[15:07:22.908] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:07:22.908] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:07:22.908] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.7333, RMS = 1.64288
[15:07:22.908] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:07:22.909] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:07:22.909] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7522, RMS = 1.16431
[15:07:22.909] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:07:22.909] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:07:22.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3845, RMS = 1.08055
[15:07:22.910] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:07:22.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:07:22.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2557, RMS = 0.863637
[15:07:22.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:07:22.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:07:22.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8421, RMS = 0.895151
[15:07:22.911] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:07:22.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:07:22.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0705, RMS = 1.47981
[15:07:22.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:07:22.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:07:22.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.5959, RMS = 1.64711
[15:07:22.912] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:07:22.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:07:22.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.0726, RMS = 1.43843
[15:07:22.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:07:22.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:07:22.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3671, RMS = 1.65602
[15:07:22.913] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:07:22.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:07:22.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1901, RMS = 1.9116
[15:07:22.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:07:22.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:07:22.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.2353, RMS = 1.88262
[15:07:22.914] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:07:22.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:07:22.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.0439, RMS = 1.44664
[15:07:22.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:07:22.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:07:22.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.1567, RMS = 1.86433
[15:07:22.915] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:07:22.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:07:22.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0285, RMS = 1.54658
[15:07:22.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:07:22.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:07:22.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3514, RMS = 2.08322
[15:07:22.916] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:07:22.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:07:22.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0424, RMS = 1.758
[15:07:22.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:07:22.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:07:22.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7755, RMS = 1.45443
[15:07:22.917] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:07:22.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:07:22.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4346, RMS = 0.932377
[15:07:22.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:07:22.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:07:22.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.729, RMS = 1.23521
[15:07:22.918] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:07:22.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:07:22.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.0226, RMS = 1.94275
[15:07:22.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:07:22.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:07:22.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.1909, RMS = 1.92983
[15:07:22.919] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:07:22.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:07:22.920] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.1445, RMS = 1.6785
[15:07:22.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:07:22.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:07:22.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.0869, RMS = 2.32973
[15:07:22.921] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:07:22.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:07:22.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.4155, RMS = 1.44789
[15:07:22.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:07:22.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:07:22.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.1105, RMS = 1.85671
[15:07:22.922] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:07:22.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:07:22.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.846, RMS = 1.77892
[15:07:22.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[15:07:22.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:07:22.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1242, RMS = 1.87496
[15:07:22.923] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:07:22.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:07:22.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5941, RMS = 0.799543
[15:07:22.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:07:22.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:07:22.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7052, RMS = 0.898055
[15:07:22.924] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:07:22.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:07:22.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.5943, RMS = 2.08001
[15:07:22.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:07:22.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:07:22.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.0165, RMS = 2.03631
[15:07:22.925] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:07:22.928] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[15:07:22.928] <TB2>     INFO: number of dead bumps (per ROC):     0    0    3    0    0    0    0    0    0    1    1    0    0    0    0    0
[15:07:22.928] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:07:23.022] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:07:23.022] <TB2>     INFO: enter test to run
[15:07:23.022] <TB2>     INFO:   test:  no parameter change
[15:07:23.023] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.9mA
[15:07:23.024] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[15:07:23.024] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[15:07:23.024] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:07:23.505] <TB2>    QUIET: Connection to board 141 closed.
[15:07:23.506] <TB2>     INFO: pXar: this is the end, my friend
[15:07:23.506] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
