Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct 13 13:58:17 2021
| Host         : LAPTOP-HS1NB1F2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/Clock_Divider_0/inst/tmp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.901        0.000                      0                   33        0.325        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.901        0.000                      0                   33        0.325        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.890ns (22.237%)  route 3.112ns (77.763%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.709     3.003    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y86         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.518     3.521 f  design_1_i/Clock_Divider_0/inst/count_reg[5]/Q
                         net (fo=2, routed)           0.870     4.391    design_1_i/Clock_Divider_0/inst/count[5]
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.515 r  design_1_i/Clock_Divider_0/inst/tmp_i_9/O
                         net (fo=1, routed)           0.427     4.942    design_1_i/Clock_Divider_0/inst/tmp_i_9_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.066 r  design_1_i/Clock_Divider_0/inst/tmp_i_5/O
                         net (fo=32, routed)          1.815     6.881    design_1_i/Clock_Divider_0/inst/tmp_i_5_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I2_O)        0.124     7.005 r  design_1_i/Clock_Divider_0/inst/count[31]_i_1/O
                         net (fo=1, routed)           0.000     7.005    design_1_i/Clock_Divider_0/inst/count_0[31]
    SLICE_X62Y92         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.539    12.718    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y92         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[31]/C
                         clock pessimism              0.264    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X62Y92         FDCE (Setup_fdce_C_D)        0.079    12.907    design_1_i/Clock_Divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.828ns (21.145%)  route 3.088ns (78.855%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.713     3.007    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X61Y91         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  design_1_i/Clock_Divider_0/inst/count_reg[28]/Q
                         net (fo=2, routed)           1.033     4.496    design_1_i/Clock_Divider_0/inst/count[28]
    SLICE_X62Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.620 r  design_1_i/Clock_Divider_0/inst/tmp_i_8/O
                         net (fo=1, routed)           0.427     5.047    design_1_i/Clock_Divider_0/inst/tmp_i_8_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I4_O)        0.124     5.171 r  design_1_i/Clock_Divider_0/inst/tmp_i_4/O
                         net (fo=32, routed)          1.628     6.799    design_1_i/Clock_Divider_0/inst/tmp_i_4_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I1_O)        0.124     6.923 r  design_1_i/Clock_Divider_0/inst/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.923    design_1_i/Clock_Divider_0/inst/count_0[1]
    SLICE_X62Y85         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.535    12.714    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y85         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[1]/C
                         clock pessimism              0.264    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X62Y85         FDCE (Setup_fdce_C_D)        0.077    12.901    design_1_i/Clock_Divider_0/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.901    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.890ns (22.826%)  route 3.009ns (77.174%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.712     3.006    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y90         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDCE (Prop_fdce_C_Q)         0.518     3.524 r  design_1_i/Clock_Divider_0/inst/count_reg[20]/Q
                         net (fo=2, routed)           0.871     4.395    design_1_i/Clock_Divider_0/inst/count[20]
    SLICE_X62Y90         LUT4 (Prop_lut4_I1_O)        0.124     4.519 r  design_1_i/Clock_Divider_0/inst/tmp_i_7/O
                         net (fo=1, routed)           0.427     4.946    design_1_i/Clock_Divider_0/inst/tmp_i_7_n_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.070 r  design_1_i/Clock_Divider_0/inst/tmp_i_3/O
                         net (fo=32, routed)          1.711     6.781    design_1_i/Clock_Divider_0/inst/tmp_i_3_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.905 r  design_1_i/Clock_Divider_0/inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     6.905    design_1_i/Clock_Divider_0/inst/count_0[7]
    SLICE_X62Y86         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.535    12.714    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y86         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[7]/C
                         clock pessimism              0.264    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X62Y86         FDCE (Setup_fdce_C_D)        0.079    12.903    design_1_i/Clock_Divider_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.903    
                         arrival time                          -6.905    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.828ns (21.302%)  route 3.059ns (78.698%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.713     3.007    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X61Y91         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.456     3.463 r  design_1_i/Clock_Divider_0/inst/count_reg[28]/Q
                         net (fo=2, routed)           1.033     4.496    design_1_i/Clock_Divider_0/inst/count[28]
    SLICE_X62Y92         LUT4 (Prop_lut4_I1_O)        0.124     4.620 r  design_1_i/Clock_Divider_0/inst/tmp_i_8/O
                         net (fo=1, routed)           0.427     5.047    design_1_i/Clock_Divider_0/inst/tmp_i_8_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I4_O)        0.124     5.171 r  design_1_i/Clock_Divider_0/inst/tmp_i_4/O
                         net (fo=32, routed)          1.599     6.770    design_1_i/Clock_Divider_0/inst/tmp_i_4_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I1_O)        0.124     6.894 r  design_1_i/Clock_Divider_0/inst/count[10]_i_1/O
                         net (fo=1, routed)           0.000     6.894    design_1_i/Clock_Divider_0/inst/count_0[10]
    SLICE_X62Y87         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.536    12.715    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y87         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[10]/C
                         clock pessimism              0.264    12.979    
                         clock uncertainty           -0.154    12.825    
    SLICE_X62Y87         FDCE (Setup_fdce_C_D)        0.079    12.904    design_1_i/Clock_Divider_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.014ns  (required time - arrival time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.890ns (22.890%)  route 2.998ns (77.110%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.709     3.003    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y86         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.518     3.521 f  design_1_i/Clock_Divider_0/inst/count_reg[5]/Q
                         net (fo=2, routed)           0.870     4.391    design_1_i/Clock_Divider_0/inst/count[5]
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.515 r  design_1_i/Clock_Divider_0/inst/tmp_i_9/O
                         net (fo=1, routed)           0.427     4.942    design_1_i/Clock_Divider_0/inst/tmp_i_9_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.066 r  design_1_i/Clock_Divider_0/inst/tmp_i_5/O
                         net (fo=32, routed)          1.701     6.767    design_1_i/Clock_Divider_0/inst/tmp_i_5_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I2_O)        0.124     6.891 r  design_1_i/Clock_Divider_0/inst/count[29]_i_1/O
                         net (fo=1, routed)           0.000     6.891    design_1_i/Clock_Divider_0/inst/count_0[29]
    SLICE_X62Y92         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.539    12.718    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y92         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[29]/C
                         clock pessimism              0.264    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X62Y92         FDCE (Setup_fdce_C_D)        0.077    12.905    design_1_i/Clock_Divider_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                          -6.891    
  -------------------------------------------------------------------
                         slack                                  6.014    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.890ns (22.937%)  route 2.990ns (77.063%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.709     3.003    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y86         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.518     3.521 f  design_1_i/Clock_Divider_0/inst/count_reg[5]/Q
                         net (fo=2, routed)           0.870     4.391    design_1_i/Clock_Divider_0/inst/count[5]
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.515 r  design_1_i/Clock_Divider_0/inst/tmp_i_9/O
                         net (fo=1, routed)           0.427     4.942    design_1_i/Clock_Divider_0/inst/tmp_i_9_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.066 r  design_1_i/Clock_Divider_0/inst/tmp_i_5/O
                         net (fo=32, routed)          1.693     6.759    design_1_i/Clock_Divider_0/inst/tmp_i_5_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I2_O)        0.124     6.883 r  design_1_i/Clock_Divider_0/inst/count[30]_i_1/O
                         net (fo=1, routed)           0.000     6.883    design_1_i/Clock_Divider_0/inst/count_0[30]
    SLICE_X62Y92         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.539    12.718    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y92         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[30]/C
                         clock pessimism              0.264    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X62Y92         FDCE (Setup_fdce_C_D)        0.081    12.909    design_1_i/Clock_Divider_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                         12.909    
                         arrival time                          -6.883    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.890ns (23.370%)  route 2.918ns (76.630%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.712     3.006    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y90         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDCE (Prop_fdce_C_Q)         0.518     3.524 r  design_1_i/Clock_Divider_0/inst/count_reg[20]/Q
                         net (fo=2, routed)           0.871     4.395    design_1_i/Clock_Divider_0/inst/count[20]
    SLICE_X62Y90         LUT4 (Prop_lut4_I1_O)        0.124     4.519 r  design_1_i/Clock_Divider_0/inst/tmp_i_7/O
                         net (fo=1, routed)           0.427     4.946    design_1_i/Clock_Divider_0/inst/tmp_i_7_n_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.070 r  design_1_i/Clock_Divider_0/inst/tmp_i_3/O
                         net (fo=32, routed)          1.621     6.690    design_1_i/Clock_Divider_0/inst/tmp_i_3_n_0
    SLICE_X61Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.814 r  design_1_i/Clock_Divider_0/inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.814    design_1_i/Clock_Divider_0/inst/count_0[2]
    SLICE_X61Y85         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.535    12.714    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X61Y85         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[2]/C
                         clock pessimism              0.264    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X61Y85         FDCE (Setup_fdce_C_D)        0.029    12.853    design_1_i/Clock_Divider_0/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.890ns (23.049%)  route 2.971ns (76.951%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.709     3.003    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y86         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.518     3.521 f  design_1_i/Clock_Divider_0/inst/count_reg[5]/Q
                         net (fo=2, routed)           0.870     4.391    design_1_i/Clock_Divider_0/inst/count[5]
    SLICE_X62Y86         LUT4 (Prop_lut4_I0_O)        0.124     4.515 r  design_1_i/Clock_Divider_0/inst/tmp_i_9/O
                         net (fo=1, routed)           0.427     4.942    design_1_i/Clock_Divider_0/inst/tmp_i_9_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I4_O)        0.124     5.066 r  design_1_i/Clock_Divider_0/inst/tmp_i_5/O
                         net (fo=32, routed)          1.674     6.740    design_1_i/Clock_Divider_0/inst/tmp_i_5_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.124     6.864 r  design_1_i/Clock_Divider_0/inst/count[27]_i_1/O
                         net (fo=1, routed)           0.000     6.864    design_1_i/Clock_Divider_0/inst/count_0[27]
    SLICE_X62Y91         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.539    12.718    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y91         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[27]/C
                         clock pessimism              0.264    12.982    
                         clock uncertainty           -0.154    12.828    
    SLICE_X62Y91         FDCE (Setup_fdce_C_D)        0.079    12.907    design_1_i/Clock_Divider_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.890ns (23.249%)  route 2.938ns (76.751%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.712     3.006    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y90         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDCE (Prop_fdce_C_Q)         0.518     3.524 r  design_1_i/Clock_Divider_0/inst/count_reg[20]/Q
                         net (fo=2, routed)           0.871     4.395    design_1_i/Clock_Divider_0/inst/count[20]
    SLICE_X62Y90         LUT4 (Prop_lut4_I1_O)        0.124     4.519 r  design_1_i/Clock_Divider_0/inst/tmp_i_7/O
                         net (fo=1, routed)           0.427     4.946    design_1_i/Clock_Divider_0/inst/tmp_i_7_n_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.070 r  design_1_i/Clock_Divider_0/inst/tmp_i_3/O
                         net (fo=32, routed)          1.640     6.710    design_1_i/Clock_Divider_0/inst/tmp_i_3_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.124     6.834 r  design_1_i/Clock_Divider_0/inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.834    design_1_i/Clock_Divider_0/inst/count_0[4]
    SLICE_X62Y85         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.535    12.714    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y85         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[4]/C
                         clock pessimism              0.264    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X62Y85         FDCE (Setup_fdce_C_D)        0.079    12.903    design_1_i/Clock_Divider_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.903    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                  6.069    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.890ns (23.733%)  route 2.860ns (76.267%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.712     3.006    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y90         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDCE (Prop_fdce_C_Q)         0.518     3.524 r  design_1_i/Clock_Divider_0/inst/count_reg[20]/Q
                         net (fo=2, routed)           0.871     4.395    design_1_i/Clock_Divider_0/inst/count[20]
    SLICE_X62Y90         LUT4 (Prop_lut4_I1_O)        0.124     4.519 r  design_1_i/Clock_Divider_0/inst/tmp_i_7/O
                         net (fo=1, routed)           0.427     4.946    design_1_i/Clock_Divider_0/inst/tmp_i_7_n_0
    SLICE_X62Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.070 r  design_1_i/Clock_Divider_0/inst/tmp_i_3/O
                         net (fo=32, routed)          1.562     6.632    design_1_i/Clock_Divider_0/inst/tmp_i_3_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.124     6.756 r  design_1_i/Clock_Divider_0/inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     6.756    design_1_i/Clock_Divider_0/inst/count_0[5]
    SLICE_X62Y86         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          1.535    12.714    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y86         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[5]/C
                         clock pessimism              0.264    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X62Y86         FDCE (Setup_fdce_C_D)        0.077    12.901    design_1_i/Clock_Divider_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.901    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  6.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.575     0.911    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X61Y85         FDPE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.052 f  design_1_i/Clock_Divider_0/inst/count_reg[0]/Q
                         net (fo=3, routed)           0.231     1.283    design_1_i/Clock_Divider_0/inst/count[0]
    SLICE_X61Y85         LUT1 (Prop_lut1_I0_O)        0.045     1.328 r  design_1_i/Clock_Divider_0/inst/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.328    design_1_i/Clock_Divider_0/inst/count_0[0]
    SLICE_X61Y85         FDPE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.843     1.209    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X61Y85         FDPE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[0]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X61Y85         FDPE (Hold_fdpe_C_D)         0.092     1.003    design_1_i/Clock_Divider_0/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 design_1_i/Clock_Divider_0/inst/tmp_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/tmp_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.444%)  route 0.242ns (56.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.577     0.913    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X61Y89         FDCE                                         r  design_1_i/Clock_Divider_0/inst/tmp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDCE (Prop_fdce_C_Q)         0.141     1.054 r  design_1_i/Clock_Divider_0/inst/tmp_reg/Q
                         net (fo=7, routed)           0.242     1.296    design_1_i/Clock_Divider_0/inst/clock_out
    SLICE_X61Y89         LUT5 (Prop_lut5_I4_O)        0.045     1.341 r  design_1_i/Clock_Divider_0/inst/tmp_i_1/O
                         net (fo=1, routed)           0.000     1.341    design_1_i/Clock_Divider_0/inst/tmp_i_1_n_0
    SLICE_X61Y89         FDCE                                         r  design_1_i/Clock_Divider_0/inst/tmp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.846     1.212    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X61Y89         FDCE                                         r  design_1_i/Clock_Divider_0/inst/tmp_reg/C
                         clock pessimism             -0.299     0.913    
    SLICE_X61Y89         FDCE (Hold_fdce_C_D)         0.092     1.005    design_1_i/Clock_Divider_0/inst/tmp_reg
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.231ns (48.268%)  route 0.248ns (51.732%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.576     0.912    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X61Y87         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  design_1_i/Clock_Divider_0/inst/count_reg[9]/Q
                         net (fo=2, routed)           0.110     1.163    design_1_i/Clock_Divider_0/inst/count[9]
    SLICE_X62Y87         LUT5 (Prop_lut5_I2_O)        0.045     1.208 r  design_1_i/Clock_Divider_0/inst/tmp_i_6/O
                         net (fo=32, routed)          0.137     1.345    design_1_i/Clock_Divider_0/inst/tmp_i_6_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.390 r  design_1_i/Clock_Divider_0/inst/count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.390    design_1_i/Clock_Divider_0/inst/count_0[10]
    SLICE_X62Y87         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.844     1.210    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y87         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[10]/C
                         clock pessimism             -0.283     0.927    
    SLICE_X62Y87         FDCE (Hold_fdce_C_D)         0.121     1.048    design_1_i/Clock_Divider_0/inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.231ns (47.649%)  route 0.254ns (52.351%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.576     0.912    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X61Y87         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  design_1_i/Clock_Divider_0/inst/count_reg[9]/Q
                         net (fo=2, routed)           0.110     1.163    design_1_i/Clock_Divider_0/inst/count[9]
    SLICE_X62Y87         LUT5 (Prop_lut5_I2_O)        0.045     1.208 r  design_1_i/Clock_Divider_0/inst/tmp_i_6/O
                         net (fo=32, routed)          0.143     1.351    design_1_i/Clock_Divider_0/inst/tmp_i_6_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I3_O)        0.045     1.396 r  design_1_i/Clock_Divider_0/inst/count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.396    design_1_i/Clock_Divider_0/inst/count_0[13]
    SLICE_X61Y88         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.846     1.212    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X61Y88         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[13]/C
                         clock pessimism             -0.283     0.929    
    SLICE_X61Y88         FDCE (Hold_fdce_C_D)         0.091     1.020    design_1_i/Clock_Divider_0/inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.231ns (43.890%)  route 0.295ns (56.110%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.575     0.911    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X61Y85         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  design_1_i/Clock_Divider_0/inst/count_reg[2]/Q
                         net (fo=2, routed)           0.160     1.212    design_1_i/Clock_Divider_0/inst/count[2]
    SLICE_X62Y85         LUT5 (Prop_lut5_I0_O)        0.045     1.257 r  design_1_i/Clock_Divider_0/inst/tmp_i_5/O
                         net (fo=32, routed)          0.135     1.392    design_1_i/Clock_Divider_0/inst/tmp_i_5_n_0
    SLICE_X62Y85         LUT5 (Prop_lut5_I2_O)        0.045     1.437 r  design_1_i/Clock_Divider_0/inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.437    design_1_i/Clock_Divider_0/inst/count_0[4]
    SLICE_X62Y85         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.843     1.209    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y85         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[4]/C
                         clock pessimism             -0.283     0.926    
    SLICE_X62Y85         FDCE (Hold_fdce_C_D)         0.121     1.047    design_1_i/Clock_Divider_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.231ns (46.804%)  route 0.263ns (53.196%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.576     0.912    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X61Y87         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  design_1_i/Clock_Divider_0/inst/count_reg[9]/Q
                         net (fo=2, routed)           0.110     1.163    design_1_i/Clock_Divider_0/inst/count[9]
    SLICE_X62Y87         LUT5 (Prop_lut5_I2_O)        0.045     1.208 r  design_1_i/Clock_Divider_0/inst/tmp_i_6/O
                         net (fo=32, routed)          0.152     1.360    design_1_i/Clock_Divider_0/inst/tmp_i_6_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.405 r  design_1_i/Clock_Divider_0/inst/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.405    design_1_i/Clock_Divider_0/inst/count_0[9]
    SLICE_X61Y87         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.844     1.210    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X61Y87         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[9]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X61Y87         FDCE (Hold_fdce_C_D)         0.091     1.003    design_1_i/Clock_Divider_0/inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.254ns (47.221%)  route 0.284ns (52.779%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.578     0.914    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y91         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDCE (Prop_fdce_C_Q)         0.164     1.078 r  design_1_i/Clock_Divider_0/inst/count_reg[24]/Q
                         net (fo=2, routed)           0.125     1.202    design_1_i/Clock_Divider_0/inst/count[24]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.247 r  design_1_i/Clock_Divider_0/inst/tmp_i_4/O
                         net (fo=32, routed)          0.159     1.407    design_1_i/Clock_Divider_0/inst/tmp_i_4_n_0
    SLICE_X62Y91         LUT5 (Prop_lut5_I1_O)        0.045     1.452 r  design_1_i/Clock_Divider_0/inst/count[27]_i_1/O
                         net (fo=1, routed)           0.000     1.452    design_1_i/Clock_Divider_0/inst/count_0[27]
    SLICE_X62Y91         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.847     1.213    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y91         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[27]/C
                         clock pessimism             -0.299     0.914    
    SLICE_X62Y91         FDCE (Hold_fdce_C_D)         0.121     1.035    design_1_i/Clock_Divider_0/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.254ns (45.722%)  route 0.302ns (54.278%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.577     0.913    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y89         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDCE (Prop_fdce_C_Q)         0.164     1.077 r  design_1_i/Clock_Divider_0/inst/count_reg[16]/Q
                         net (fo=2, routed)           0.125     1.201    design_1_i/Clock_Divider_0/inst/count[16]
    SLICE_X62Y89         LUT5 (Prop_lut5_I2_O)        0.045     1.246 r  design_1_i/Clock_Divider_0/inst/tmp_i_3/O
                         net (fo=32, routed)          0.177     1.423    design_1_i/Clock_Divider_0/inst/tmp_i_3_n_0
    SLICE_X62Y90         LUT5 (Prop_lut5_I0_O)        0.045     1.468 r  design_1_i/Clock_Divider_0/inst/count[23]_i_1/O
                         net (fo=1, routed)           0.000     1.468    design_1_i/Clock_Divider_0/inst/count_0[23]
    SLICE_X62Y90         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.847     1.213    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y90         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[23]/C
                         clock pessimism             -0.283     0.930    
    SLICE_X62Y90         FDCE (Hold_fdce_C_D)         0.121     1.051    design_1_i/Clock_Divider_0/inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.254ns (46.017%)  route 0.298ns (53.983%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.578     0.914    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y91         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDCE (Prop_fdce_C_Q)         0.164     1.078 r  design_1_i/Clock_Divider_0/inst/count_reg[24]/Q
                         net (fo=2, routed)           0.125     1.202    design_1_i/Clock_Divider_0/inst/count[24]
    SLICE_X62Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.247 r  design_1_i/Clock_Divider_0/inst/tmp_i_4/O
                         net (fo=32, routed)          0.173     1.421    design_1_i/Clock_Divider_0/inst/tmp_i_4_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I1_O)        0.045     1.466 r  design_1_i/Clock_Divider_0/inst/count[25]_i_1/O
                         net (fo=1, routed)           0.000     1.466    design_1_i/Clock_Divider_0/inst/count_0[25]
    SLICE_X61Y91         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.847     1.213    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X61Y91         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[25]/C
                         clock pessimism             -0.283     0.930    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.091     1.021    design_1_i/Clock_Divider_0/inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 design_1_i/Clock_Divider_0/inst/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Clock_Divider_0/inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.231ns (37.789%)  route 0.380ns (62.211%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.576     0.912    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X61Y87         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141     1.053 r  design_1_i/Clock_Divider_0/inst/count_reg[9]/Q
                         net (fo=2, routed)           0.110     1.163    design_1_i/Clock_Divider_0/inst/count[9]
    SLICE_X62Y87         LUT5 (Prop_lut5_I2_O)        0.045     1.208 r  design_1_i/Clock_Divider_0/inst/tmp_i_6/O
                         net (fo=32, routed)          0.270     1.478    design_1_i/Clock_Divider_0/inst/tmp_i_6_n_0
    SLICE_X62Y86         LUT5 (Prop_lut5_I3_O)        0.045     1.523 r  design_1_i/Clock_Divider_0/inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.523    design_1_i/Clock_Divider_0/inst/count_0[7]
    SLICE_X62Y86         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=33, routed)          0.843     1.209    design_1_i/Clock_Divider_0/inst/clk
    SLICE_X62Y86         FDCE                                         r  design_1_i/Clock_Divider_0/inst/count_reg[7]/C
                         clock pessimism             -0.283     0.926    
    SLICE_X62Y86         FDCE (Hold_fdce_C_D)         0.121     1.047    design_1_i/Clock_Divider_0/inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.476    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y90    design_1_i/Clock_Divider_0/inst/count_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91    design_1_i/Clock_Divider_0/inst/count_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y91    design_1_i/Clock_Divider_0/inst/count_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91    design_1_i/Clock_Divider_0/inst/count_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y91    design_1_i/Clock_Divider_0/inst/count_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y91    design_1_i/Clock_Divider_0/inst/count_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92    design_1_i/Clock_Divider_0/inst/count_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y85    design_1_i/Clock_Divider_0/inst/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y92    design_1_i/Clock_Divider_0/inst/count_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91    design_1_i/Clock_Divider_0/inst/count_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    design_1_i/Clock_Divider_0/inst/count_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91    design_1_i/Clock_Divider_0/inst/count_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91    design_1_i/Clock_Divider_0/inst/count_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    design_1_i/Clock_Divider_0/inst/count_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92    design_1_i/Clock_Divider_0/inst/count_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92    design_1_i/Clock_Divider_0/inst/count_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92    design_1_i/Clock_Divider_0/inst/count_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87    design_1_i/Clock_Divider_0/inst/count_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y87    design_1_i/Clock_Divider_0/inst/count_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y90    design_1_i/Clock_Divider_0/inst/count_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91    design_1_i/Clock_Divider_0/inst/count_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    design_1_i/Clock_Divider_0/inst/count_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91    design_1_i/Clock_Divider_0/inst/count_reg[26]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91    design_1_i/Clock_Divider_0/inst/count_reg[27]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    design_1_i/Clock_Divider_0/inst/count_reg[28]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92    design_1_i/Clock_Divider_0/inst/count_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y85    design_1_i/Clock_Divider_0/inst/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y85    design_1_i/Clock_Divider_0/inst/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y92    design_1_i/Clock_Divider_0/inst/count_reg[30]/C



