
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../SPEC2017//654.roms_s-294B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 64
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000001 cycles: 3208072 heartbeat IPC: 3.11714 cumulative IPC: 3.11714 (Simulation time: 0 hr 5 min 36 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6416094 heartbeat IPC: 3.11719 cumulative IPC: 3.11716 (Simulation time: 0 hr 10 min 45 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 9624005 heartbeat IPC: 3.11729 cumulative IPC: 3.11721 (Simulation time: 0 hr 15 min 54 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 12831748 heartbeat IPC: 3.11746 cumulative IPC: 3.11727 (Simulation time: 0 hr 20 min 52 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 16039269 heartbeat IPC: 3.11767 cumulative IPC: 3.11735 (Simulation time: 0 hr 25 min 17 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 16039269 (Simulation time: 0 hr 25 min 17 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 29580002 heartbeat IPC: 0.738513 cumulative IPC: 0.738513 (Simulation time: 0 hr 30 min 5 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 42621523 heartbeat IPC: 0.766782 cumulative IPC: 0.752382 (Simulation time: 0 hr 34 min 44 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 55423758 heartbeat IPC: 0.781114 cumulative IPC: 0.761721 (Simulation time: 0 hr 39 min 38 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 67333866 heartbeat IPC: 0.839623 cumulative IPC: 0.779809 (Simulation time: 0 hr 45 min 3 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 78887760 heartbeat IPC: 0.865509 cumulative IPC: 0.795564 (Simulation time: 0 hr 49 min 38 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 90425601 heartbeat IPC: 0.866713 cumulative IPC: 0.8066 (Simulation time: 0 hr 53 min 53 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 101853361 heartbeat IPC: 0.875062 cumulative IPC: 0.815717 (Simulation time: 0 hr 58 min 8 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 113408903 heartbeat IPC: 0.865386 cumulative IPC: 0.821611 (Simulation time: 1 hr 1 min 50 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 124976836 heartbeat IPC: 0.864459 cumulative IPC: 0.826161 (Simulation time: 1 hr 4 min 47 sec) 
Heartbeat CPU 0 instructions: 150000000 cycles: 136492167 heartbeat IPC: 0.868407 cumulative IPC: 0.8302 (Simulation time: 1 hr 7 min 2 sec) 
Finished CPU 0 instructions: 100000003 cycles: 120452899 cumulative IPC: 0.8302 (Simulation time: 1 hr 7 min 2 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8302 instructions: 100000003 cycles: 120452899

CPU 0 Average Load ROB stall cycles: 3.25621e+07
CPU 0 Fraction of times ROB stalled by Loads: 42.1817
CPU 0 Percentage of Load stall cycles in Total stall cycles: 2.77527e+08
Issued all: 81113138
Issued LT all: 70038894
rob_not_full_when_issued_lt_all: 30651105
Issued LT one: 59559607
rob_not_full_when_issued_lt_one: 25834955
 Total stall cycles: 96087877
 Total load stall cycles: 266669700382231
Unique Load IPs: 93
CPU 0 NUM of IPS identified critical: 5
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 2
gt_90_percent_before_Mac: 1
gt_75_percent_before_Mac: 1
gt_50_percent_before_Mac: 1
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.01851
average_stall_proportion_after: 0.0149381
Critical_IP_Detector_Accuracy_70: 0
Critical_IP_Detector_Accuracy_80: 0
Critical_IP_Detector_Accuracy_90: 0
Critical_IP_Detector_Coverage_70: 0
Critical_IP_Detector_Coverage_80: 0
Critical_IP_Detector_Coverage_90: 0
stat_90_percent_critical_ip_stalls_freq: 1567363
stat_90_percent_non_critical_ip_stalls_freq: 18446744073707984253
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 311.337
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 3.23622e-11
Critical_IP_ROB_Stalls_Bucket_0: 526
Non-critical_IP_ROB_Stalls_Bucket_0: 17478
Critical_IP_ROB_Stalls_Bucket_1: 500
Non-critical_IP_ROB_Stalls_Bucket_1: 6063
Critical_IP_ROB_Stalls_Bucket_2: 213
Non-critical_IP_ROB_Stalls_Bucket_2: 2996
Critical_IP_ROB_Stalls_Bucket_3: 811
Non-critical_IP_ROB_Stalls_Bucket_3: 7518
Critical_IP_ROB_Stalls_Bucket_4: 8301
Non-critical_IP_ROB_Stalls_Bucket_4: 120370
Critical_IP_ROB_Stalls_Bucket_5: 55075
Non-critical_IP_ROB_Stalls_Bucket_5: 1003482
Critical_IP_ROB_Stalls_Bucket_6: 205435
Non-critical_IP_ROB_Stalls_Bucket_6: 2025735
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 3086
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 14918
Critical_ROB_Stalls_Percent_0_Bucket_1: 3129
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 3434
Critical_ROB_Stalls_Percent_0_Bucket_2: 35
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 3174
Critical_ROB_Stalls_Percent_0_Bucket_3: 3240
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 5089
Critical_ROB_Stalls_Percent_0_Bucket_4: 47532
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 81139
Critical_ROB_Stalls_Percent_0_Bucket_5: 587495
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 471062
Critical_ROB_Stalls_Percent_0_Bucket_6: 922846
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 1308324
Critical_ROB_Stalls_Percent_1_Bucket_0: 3086
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 14918
Critical_ROB_Stalls_Percent_1_Bucket_1: 3129
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 3434
Critical_ROB_Stalls_Percent_1_Bucket_2: 35
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 3174
Critical_ROB_Stalls_Percent_1_Bucket_3: 3240
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 5089
Critical_ROB_Stalls_Percent_1_Bucket_4: 47532
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 81139
Critical_ROB_Stalls_Percent_1_Bucket_5: 587495
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 471062
Critical_ROB_Stalls_Percent_1_Bucket_6: 922846
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 1308324
Critical_ROB_Stalls_Percent_2_Bucket_0: 3086
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 14918
Critical_ROB_Stalls_Percent_2_Bucket_1: 3129
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 3434
Critical_ROB_Stalls_Percent_2_Bucket_2: 35
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 3174
Critical_ROB_Stalls_Percent_2_Bucket_3: 3240
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 5089
Critical_ROB_Stalls_Percent_2_Bucket_4: 47532
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 81139
Critical_ROB_Stalls_Percent_2_Bucket_5: 587495
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 471062
Critical_ROB_Stalls_Percent_2_Bucket_6: 922846
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 1308324
Critical_ROB_Stalls_Percent_3_Bucket_0: 3086
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 14918
Critical_ROB_Stalls_Percent_3_Bucket_1: 3129
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 3434
Critical_ROB_Stalls_Percent_3_Bucket_2: 35
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 3174
Critical_ROB_Stalls_Percent_3_Bucket_3: 3240
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 5089
Critical_ROB_Stalls_Percent_3_Bucket_4: 47532
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 81139
Critical_ROB_Stalls_Percent_3_Bucket_5: 587495
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 471062
Critical_ROB_Stalls_Percent_3_Bucket_6: 922846
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 1308324
Critical_ROB_Stalls_Percent_4_Bucket_0: 3086
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 14918
Critical_ROB_Stalls_Percent_4_Bucket_1: 3129
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 3434
Critical_ROB_Stalls_Percent_4_Bucket_2: 35
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 3174
Critical_ROB_Stalls_Percent_4_Bucket_3: 3240
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 5089
Critical_ROB_Stalls_Percent_4_Bucket_4: 47532
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 81139
Critical_ROB_Stalls_Percent_4_Bucket_5: 587495
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 471062
Critical_ROB_Stalls_Percent_4_Bucket_6: 922846
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 1308324
Critical_ROB_Stalls_Percent_5_Bucket_0: 3086
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 14918
Critical_ROB_Stalls_Percent_5_Bucket_1: 3129
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 3434
Critical_ROB_Stalls_Percent_5_Bucket_2: 35
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 3174
Critical_ROB_Stalls_Percent_5_Bucket_3: 3240
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 5089
Critical_ROB_Stalls_Percent_5_Bucket_4: 47532
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 81139
Critical_ROB_Stalls_Percent_5_Bucket_5: 587495
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 471062
Critical_ROB_Stalls_Percent_5_Bucket_6: 922846
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 1308324
Critical_ROB_Stalls_Percent_6_Bucket_0: 3086
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 14918
Critical_ROB_Stalls_Percent_6_Bucket_1: 3129
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 3434
Critical_ROB_Stalls_Percent_6_Bucket_2: 35
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 3174
Critical_ROB_Stalls_Percent_6_Bucket_3: 3240
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 5089
Critical_ROB_Stalls_Percent_6_Bucket_4: 47532
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 81139
Critical_ROB_Stalls_Percent_6_Bucket_5: 587495
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 471062
Critical_ROB_Stalls_Percent_6_Bucket_6: 922846
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 1308324
Critical_ROB_Stalls_Percent_7_Bucket_0: 3086
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 14918
Critical_ROB_Stalls_Percent_7_Bucket_1: 3129
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 3434
Critical_ROB_Stalls_Percent_7_Bucket_2: 35
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 3174
Critical_ROB_Stalls_Percent_7_Bucket_3: 3240
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 5089
Critical_ROB_Stalls_Percent_7_Bucket_4: 47532
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 81139
Critical_ROB_Stalls_Percent_7_Bucket_5: 587495
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 471062
Critical_ROB_Stalls_Percent_7_Bucket_6: 922846
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 1308324
Critical_ROB_Stalls_Percent_8_Bucket_0: 3086
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 14918
Critical_ROB_Stalls_Percent_8_Bucket_1: 3129
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 3434
Critical_ROB_Stalls_Percent_8_Bucket_2: 35
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 3174
Critical_ROB_Stalls_Percent_8_Bucket_3: 3240
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 5089
Critical_ROB_Stalls_Percent_8_Bucket_4: 47532
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 81139
Critical_ROB_Stalls_Percent_8_Bucket_5: 587495
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 471062
Critical_ROB_Stalls_Percent_8_Bucket_6: 922846
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 1308324
Average ROB occupancy Load Stall Begin: 299.536
Average ROB occupancy Load Stall End: 314.07
Min ROB occupancy Load Stall Begin: 3
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 5
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 296.843
Average ROB occupancy Critical Load Stall End: 306.304
Min ROB occupancy Critical Load Stall Begin: 10
Max ROB occupancy Critical Load Stall Begin: 352
Min ROB occupancy Critical Load Stall End: 10
Max ROB occupancy Critical Load Stall End: 352
 ROB Load Stall Begin Bucket Count 0: 21986
 ROB Load Stall End Bucket Count 0: 18004
 ROB Critical Load Stall Begin Bucket Count 0: 188
 ROB Critical Load Stall End Bucket Count 0: 167
 ROB Load Stall Begin Bucket Count 1: 6046
 ROB Load Stall End Bucket Count 1: 6563
 ROB Critical Load Stall Begin Bucket Count 1: 173
 ROB Critical Load Stall End Bucket Count 1: 182
 ROB Load Stall Begin Bucket Count 2: 3346
 ROB Load Stall End Bucket Count 2: 3209
 ROB Critical Load Stall Begin Bucket Count 2: 381
 ROB Critical Load Stall End Bucket Count 2: 142
 ROB Load Stall Begin Bucket Count 3: 11822
 ROB Load Stall End Bucket Count 3: 8329
 ROB Critical Load Stall Begin Bucket Count 3: 339
 ROB Critical Load Stall End Bucket Count 3: 242
 ROB Load Stall Begin Bucket Count 4: 365565
 ROB Load Stall End Bucket Count 4: 128671
 ROB Critical Load Stall Begin Bucket Count 4: 15111
 ROB Critical Load Stall End Bucket Count 4: 5552
 ROB Load Stall Begin Bucket Count 5: 1197948
 ROB Load Stall End Bucket Count 5: 1058557
 ROB Critical Load Stall Begin Bucket Count 5: 34070
 ROB Critical Load Stall End Bucket Count 5: 36400
 ROB Load Stall Begin Bucket Count 6: 1847790
 ROB Load Stall End Bucket Count 6: 2231170
 ROB Critical Load Stall Begin Bucket Count 6: 48993
 ROB Critical Load Stall End Bucket Count 6: 56570
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 22
CIC Tag Read Accesses: 354929743
CIC Read Accesses: 0
CIC Tag Write Accesses: 15020302
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:   14142746  HIT:   14142746  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB LOAD TRANSLATION ACCESS:   14142746  HIT:   14142746  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB RQ	ACCESS:   17467095	FORWARD:          0	MERGED:    3324350	TO_CACHE:   14142745

DTLB TOTAL     ACCESS:   24820642  HIT:   24779696  MISS:      40946  HIT %:     99.835  MISS %:   0.164968   MPKI: 0.40946
DTLB LOAD TRANSLATION ACCESS:   24820642  HIT:   24779696  MISS:      40946  HIT %:     99.835  MISS %:   0.164968   MPKI: 0.40946
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 343.586 cycles
DTLB RQ	ACCESS:   27365330	FORWARD:          0	MERGED:    2540027	TO_CACHE:   24825303

STLB TOTAL     ACCESS:     350973  HIT:     318097  MISS:      32876  HIT %:    90.6329  MISS %:     9.3671   MPKI: 0.32876
STLB LOAD TRANSLATION ACCESS:      40946  HIT:       8070  MISS:      32876  HIT %:    19.7089  MISS %:    80.2911   MPKI: 0.32876
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     310027  HIT:     310027  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 415.127 cycles
STLB RQ	ACCESS:     405323	FORWARD:          0	MERGED:      54351	TO_CACHE:     350972

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   26559267  HIT:   25232403  MISS:    1326864  HIT %:    95.0041  MISS %:    4.99586   MPKI: 13.2686
L1D LOAD      ACCESS:   22842320  HIT:   21866590  MISS:     975730  HIT %:    95.7284  MISS %:    4.27159   MPKI: 9.7573
L1D RFO       ACCESS:    3353717  HIT:    3343167  MISS:      10550  HIT %:    99.6854  MISS %:   0.314576   MPKI: 0.1055
L1D PREFETCH  ACCESS:     363230  HIT:      22646  MISS:     340584  HIT %:    6.23462  MISS %:    93.7654   MPKI: 3.40584
L1D PREFETCH  REQUESTED:     728754  ISSUED:     728754  USEFUL:     310558  USELESS:      30075
L1D USEFUL LOAD PREFETCHES:     310558 PREFETCH ISSUED TO LOWER LEVEL:     340699  ACCURACY: 91.1532
L1D TIMELY PREFETCHES:     310558 LATE PREFETCHES: 115 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 340699 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 7353.7 cycles
L1D RQ	ACCESS:   38223672	FORWARD:          0	MERGED:   14258668	TO_CACHE:   23964981
L1D WQ	ACCESS:    3400349	FORWARD:         23	MERGED:          0	TO_CACHE:    3400349
L1D PQ	ACCESS:     364377	FORWARD:          0	MERGED:          0	TO_CACHE:     364377

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 5027769
L1D ROI Sum of L1D PQ occupancy: 4811651
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   17467096  HIT:   17467096  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I LOAD      ACCESS:   17467096  HIT:   17467096  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I RQ	ACCESS:   27958094	FORWARD:          0	MERGED:   10490999	TO_CACHE:   17467095

BTB TOTAL     ACCESS:    5002852  HIT:    5002841  MISS:         11  HIT %:    99.9998  MISS %: 0.000219875   MPKI: 0.00011
BTB BRANCH_DIRECT_JUMP	ACCESS:         81  HIT:         80  MISS:          1
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    5002609  HIT:    5002601  MISS:          8
BTB BRANCH_DIRECT_CALL	ACCESS:         81  HIT:         80  MISS:          1
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:         81  HIT:         80  MISS:          1
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    1395625  HIT:      61509  MISS:    1334116  HIT %:    4.40727  MISS %:    95.5927   MPKI: 13.3412
L2C LOAD      ACCESS:     975600  HIT:      12610  MISS:     962990  HIT %:    1.29254  MISS %:    98.7075   MPKI: 9.6299
L2C DATA LOAD MPKI: 9.6299
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:      10550  HIT:         83  MISS:      10467  HIT %:    0.78673  MISS %:    99.2133   MPKI: 0.10467
L2C PREFETCH  ACCESS:     340699  HIT:        295  MISS:     340404  HIT %:  0.0865867  MISS %:    99.9134   MPKI: 3.40404
L2C DATA PREFETCH MPKI: 3.40404
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:      19442  HIT:      11464  MISS:       7978  HIT %:    58.9651  MISS %:    41.0349   MPKI: 0.07978
L2C LOAD TRANSLATION ACCESS:      49334  HIT:      37057  MISS:      12277  HIT %:    75.1145  MISS %:    24.8855   MPKI: 0.12277
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        116  USELESS:     345092
L2C USEFUL LOAD PREFETCHES:        116 PREFETCH ISSUED TO LOWER LEVEL:     340404  ACCURACY: 0.0340772
L2C TIMELY PREFETCHES:        116 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 121.669 cycles
L2C RQ	ACCESS:    1035499	FORWARD:          0	MERGED:          0	TO_CACHE:    1035484
L2C WQ	ACCESS:      19442	FORWARD:         15	MERGED:          0	TO_CACHE:      19442
L2C PQ	ACCESS:     340699	FORWARD:          0	MERGED:          0	TO_CACHE:     340699

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 12123
L2C Data Evicting Data 1301823
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 154
L2C Data Evicting Translations 12038
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      32876  HIT:      32876  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      32876  HIT:      32876  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      32876  HIT:      32876  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      32876  HIT:      32876  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      32876  HIT:      32849  MISS:         27  HIT %:    99.9179  MISS %:  0.0821268   MPKI: 0.00027
PSCL3 LOAD TRANSLATION ACCESS:      32876  HIT:      32849  MISS:         27  HIT %:    99.9179  MISS %:  0.0821268   MPKI: 0.00027
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      32876  HIT:      16315  MISS:      16561  HIT %:    49.6259  MISS %:    50.3741   MPKI: 0.16561
PSCL2 LOAD TRANSLATION ACCESS:      32876  HIT:      16315  MISS:      16561  HIT %:    49.6259  MISS %:    50.3741   MPKI: 0.16561
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    1336679  HIT:     205985  MISS:    1130694  HIT %:    15.4102  MISS %:    84.5898   MPKI: 11.3069
LLC LOAD      ACCESS:     962990  HIT:     197888  MISS:     765102  HIT %:    20.5493  MISS %:    79.4507   MPKI: 7.65102
LLC RFO       ACCESS:      10467  HIT:         10  MISS:      10457  HIT %:  0.0955384  MISS %:    99.9045   MPKI: 0.10457
LLC PREFETCH  ACCESS:     340404  HIT:         13  MISS:     340391  HIT %: 0.00381899  MISS %:    99.9962   MPKI: 3.40391
LLC WRITEBACK ACCESS:      10541  HIT:       4700  MISS:       5841  HIT %:    44.5878  MISS %:    55.4122   MPKI: 0.05841
LLC LOAD TRANSLATION ACCESS:      12277  HIT:       3374  MISS:       8903  HIT %:    27.4823  MISS %:    72.5177   MPKI: 0.08903
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:     127588  USELESS:     235911
LLC USEFUL LOAD PREFETCHES:     127588 PREFETCH ISSUED TO LOWER LEVEL:     340391  ACCURACY: 37.4828
LLC TIMELY PREFETCHES:     127588 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 107.55 cycles
LLC RQ	ACCESS:     985734	FORWARD:          0	MERGED:          0	TO_CACHE:     985734
LLC WQ	ACCESS:      10541	FORWARD:          0	MERGED:          0	TO_CACHE:      10541
LLC PQ	ACCESS:     340404	FORWARD:          0	MERGED:          0	TO_CACHE:     340404

LLC Dense regions hint to LLC: 0

RAW hits: 209
Loads Generated: 38223890
Loads sent to L1D: 38223672
Stores Generated: 3400349
Stores sent to L1D: 3400349
Major fault: 0 Minor fault: 49795
Allocated PAGES: 49795

stream: 
stream:times selected: 1275002
stream:pref_filled: 1035126
stream:pref_useful: 943080
stream:pref_late: 617
stream:misses: 8
stream:misses_by_poll: 0

CS: 
CS:times selected: 1214903
CS:pref_filled: 6144
CS:pref_useful: 6052
CS:pref_late: 43
CS:misses: 33307
CS:misses_by_poll: 20

CPLX: 
CPLX:times selected: 60050
CPLX:pref_filled: 176
CPLX:pref_useful: 112
CPLX:pref_late: 0
CPLX:misses: 709
CPLX:misses_by_poll: 0

NL_L1: 
NL:times selected: 3
NL:pref_filled: 3
NL:pref_useful: 3
NL:pref_late: 0
NL:misses: 0
NL:misses_by_poll: 0

total selections: 2549958
total_filled: 340584
total_useful: 310558
total_late: 675
total_polluted: 20
total_misses_after_warmup: 16034
conflicts: 1
Degree Incremented Times: 158473
Degree Decremented Times: 0

L1 IP Table Write Accesses: 3847199
L1 IP Table Read Accesses: 3847198
L1 RST Write Accesses: 343327
L1 RST Read Accesses: 686654
L1 CSPT Write Accesses: 343327
L1 CSPT Read Accesses: 345455
L1 RR Filter Tag Write Accesses: 364377
L1 RR Filter Tag Read Accesses: 78085867
L1 IP Table Tag Write Accesses: 3847200
L1 IP Table Tag Read Accesses: 3847200
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 3180810
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 2942028
test: 34986

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     902426  ROW_BUFFER_MISS:     222427
 DBUS_CONGESTED:        140
 WQ ROW_BUFFER_HIT:       2143  ROW_BUFFER_MISS:       8431  FULL:          0

 AVG_CONGESTED_CYCLE: 3
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 67841523
0banks busy for write cycles: 9867
1banks busy for read cycles: 31605802
1banks busy for write cycles: 1788563
2banks busy for read cycles: 13220370
2banks busy for write cycles: 75221
3banks busy for read cycles: 4906456
3banks busy for write cycles: 22474
4banks busy for read cycles: 222402
4banks busy for write cycles: 11990
5banks busy for read cycles: 89345
5banks busy for write cycles: 14525
6banks busy for read cycles: 168463
6banks busy for write cycles: 3332
7banks busy for read cycles: 382237
7banks busy for write cycles: 3146
8banks busy for read cycles: 87184
8banks busy for write cycles: 0

CPU 0 Branch Prediction Accuracy: 99.9308% MPKI: 0.03474 Average ROB Occupancy at Mispredict: 292.891
Branch types
NOT_BRANCH: 94977669 94.9777%
BRANCH_DIRECT_JUMP: 81 8.1e-05%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5022061 5.02206%
BRANCH_DIRECT_CALL: 81 8.1e-05%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 81 8.1e-05%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 49795
