MODE_PIN1	,	V_12
ARRAY_SIZE	,	F_8
parent	,	V_7
module_clk_recalc	,	F_3
clk	,	V_1
sh7201_clk_ops	,	V_14
pfc_divisors	,	V_8
__raw_readw	,	F_2
bus_clk_recalc	,	F_4
ifc_divisors	,	V_9
MODE_PIN0	,	V_13
FREQCR	,	V_5
arch_init_clk_ops	,	F_6
ops	,	V_11
sh_clk_ops	,	V_10
test_mode_pin	,	F_7
rate	,	V_2
master_clk_init	,	F_1
pll1rate	,	V_4
__init	,	T_1
idx	,	V_6
cpu_clk_recalc	,	F_5
pll2_mult	,	V_3
