* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     May 12 2020 12:49:56

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: D:\ProgramFiles\Lattice\sbt_backend\bin\win32\opt\packer.exe  D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/netlist/oadb-top  --outdir  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/packer  --package  TQ144  --basename  HoloBlade  --src_sdc_file  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc  --dst_sdc_file  D:/Dev/awesome-board-firmware/HoloBlade_Implmnt/top_pk.sdc  --translator  D:/ProgramFiles/Lattice/sbt_backend/bin/sdc_translator.tcl  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: top
Used Logic Cell: 2610/3520
Used Logic Tile: 367/440
Used IO Cell:    84/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: FIFO_CLK_c
Clock Source: FIFO_CLK 
Clock Driver: FIFO_CLK_pad (ICE_GB_IO)
Driver Position: (0, 10, 1)
Fanout to FF: 1118
Fanout to Tile: 228

Clock Domain: spi0.spi_clk
Clock Source: spi0.spi_clk_N_674 DEBUG_8_c 
Clock Driver: spi0.spi_clk_78 (SB_DFF)
Driver Position: (13, 20, 3)
Fanout to FF: 57
Fanout to Tile: 15

Clock Domain: DEBUG_8_c
Clock Source: GB_BUFFER_pll_clk_unbuf_THRU_CO 
Clock Driver: clk_gb (ICE_GB)
Driver Position: (0, 11, 0)
Fanout to FF: 311
Fanout to Tile: 90


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 1 0 2 8 8 6 1 1 6 8 8 6 1 1 1 0 0 0 0 0   
19|   1 0 0 0 0 0 8 8 8 8 8 8 2 8 8 8 2 4 1 1 0 0 1 2   
18|   1 0 0 0 1 0 8 8 8 8 2 8 7 8 8 8 8 8 0 1 0 0 0 1   
17|   0 0 0 0 7 2 6 7 8 8 1 8 7 8 8 8 8 8 2 0 0 1 0 1   
16|   0 0 0 0 8 6 8 8 8 8 8 8 8 8 8 8 8 8 4 0 0 0 0 0   
15|   1 2 7 0 8 7 8 8 8 7 7 8 8 7 8 8 8 8 1 1 0 1 8 3   
14|   0 8 8 0 8 8 8 7 8 8 8 8 8 8 8 8 7 7 0 5 0 8 8 8   
13|   1 8 7 0 7 8 7 8 7 8 8 8 8 8 8 8 7 8 8 8 0 8 8 8   
12|   7 8 8 0 8 8 7 8 8 8 8 8 8 8 8 8 8 8 8 7 0 7 8 8   
11|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 6 8 8   
10|   8 8 8 0 7 8 8 8 8 8 8 8 8 8 8 8 7 8 8 8 0 8 8 1   
 9|   7 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 7 8 8 0 8 8 0   
 8|   8 7 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 7 8 8 0 7 3 2   
 7|   0 8 8 0 8 8 8 8 8 8 8 8 8 8 8 7 8 7 8 8 0 8 8 8   
 6|   0 8 7 0 8 7 7 7 8 7 8 8 7 8 8 8 7 8 6 8 0 0 8 0   
 5|   0 8 8 0 8 8 8 8 8 8 8 8 7 8 8 8 8 7 8 8 0 1 8 0   
 4|   0 7 0 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 0 0 0 0   
 3|   0 0 0 0 1 7 8 8 8 7 8 8 8 8 8 8 8 8 1 7 0 0 0 0   
 2|   0 0 0 0 0 0 8 8 7 8 8 8 8 8 8 8 8 8 8 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 8 2 8 7 8 8 7 8 8 5 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.11

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  1  0  4 11 12 11  3  3 19 17 17 22  2  2  1  0  0  0  0  0    
19|     1  0  0  0  0  0 16 11 13 19 13 14  5 14 17 14  4 10  2  2  0  0  2  5    
18|     1  0  0  0  2  0 19  7 13 18  3 15  9 15 17 15 16 15  0  4  0  0  0  2    
17|     0  0  0  0  6  3 16 11 10 13  2 14 19 19 17 11 21  8  4  0  0  4  0  2    
16|     0  0  0  0 19 19 21 18 16 18 13 11 20 18 19 17 15 17  7  0  0  0  0  0    
15|     1  6 22  0 18 22 19 17 19 21 21 17 22 15 17 22 20 18  2  4  0  3 13  6    
14|     0 17 16  0 15 17 16 22 18 20 18 20 18 18 19 19 16 14  0 13  0 16 18 16    
13|     4 22 21  0 21 20 22 18 22 22 22 20 17 22 19 22 22 18 19 18  0 15 17 14    
12|    17 15 17  0 19 20 22 21 22 19 14 17 17 20 18 22 19 15 17 20  0 11 17 14    
11|    15 19 21  0 22 19 21 20 21 18 19 21 20 22 14 20 21 22 19 19  0 19 19 10    
10|    16 19 19  0 21 22 19 11 22 22 20 22 20 22 20 21 21 19 18 19  0 16 16  3    
 9|    22 22 16  0 22 22 21 19 22 21 19 22 21 21 22 22 22 22 22 22  0 17 17  0    
 8|    17 22 21  0 20 22 21 18 22 22 22 19 22 22 20 22 21 22 18 20  0 21  6  4    
 7|     0 18 22  0 19 21 20 21 17 22 21 21 22 20 21 22 20 22 22 14  0 19 16 18    
 6|     0 19 21  0 18 22 22 20 21 21 19 20 21 20 21 22 22 20 20 22  0  0 16  0    
 5|     0 14 20  0 22 20 21 22 20 18 20 19 21 19 19 22 17 22 20 16  0  4 16  0    
 4|     0 21  0  0 20 20 17 20 20 21 16 20 20 13 21 18 20 19 16  0  0  0  0  0    
 3|     0  0  0  0  4 18 22 17 20 21 19 20 21 18 18 16 22 18  4 14  0  0  0  0    
 2|     0  0  0  0  0  0 17 18 22 18 18 21 18 20 16 21 22 22 16  0  0  0  0  0    
 1|     0  0  0  0  0  0  0 13  7 15 14 16 21 20 18 17 17  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 16.93

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  1  0  4 32 29 12  3  3 19 23 24 22  2  2  1  0  0  0  0  0    
19|     1  0  0  0  0  0 16 32 29 31 24 27  5 32 24 32  4 14  2  2  0  0  2  6    
18|     1  0  0  0  2  0 27 26 22 32  5 24 15 22 24 21 16 25  0  4  0  0  0  2    
17|     0  0  0  0 23  5 21 21 19 19  2 18 19 28 23 24 26 29  4  0  0  4  0  2    
16|     0  0  0  0 26 24 29 18 23 24 19 19 32 21 29 31 32 28 12  0  0  0  0  0    
15|     1  6 28  0 26 28 32 29 26 25 25 26 25 21 32 32 31 29  2  4  0  3 24  8    
14|     0 30 32  0 32 31 32 28 30 31 26 27 18 29 30 32 21 27  0 17  0 27 27 29    
13|     4 31 26  0 25 31 28 32 27 28 31 26 22 28 28 28 27 32 25 31  0 24 28 25    
12|    26 31 30  0 28 31 28 31 31 32 26 25 28 27 24 27 31 31 30 25  0 23 24 25    
11|    29 28 31  0 28 32 31 30 29 26 28 26 28 29 27 29 32 29 28 31  0 24 25 28    
10|    32 30 32  0 26 31 29 28 30 28 27 30 28 27 26 29 24 31 31 31  0 32 32  3    
 9|    25 31 29  0 28 31 30 30 30 31 28 29 30 29 26 28 30 26 29 31  0 32 32  0    
 8|    30 27 29  0 30 29 28 28 29 28 31 26 28 30 29 32 28 26 32 30  0 27  6  4    
 7|     0 28 30  0 28 30 31 28 24 28 29 30 29 30 31 27 32 26 30 31  0 32 16 32    
 6|     0 32 27  0 32 27 27 24 28 24 32 30 25 30 30 30 26 32 24 30  0  0 16  0    
 5|     0 31 31  0 30 29 31 28 31 28 31 26 26 28 30 29 32 27 31 31  0  4 16  0    
 4|     0 26  0  0 28 28 31 32 28 27 32 27 28 30 28 30 30 32 32  0  0  0  0  0    
 3|     0  0  0  0  4 25 31 31 29 27 28 26 30 31 32 31 29 31  4 28  0  0  0  0    
 2|     0  0  0  0  0  0 31 32 26 28 29 28 30 28 32 27 28 30 32  0  0  0  0  0    
 1|     0  0  0  0  0  0  0 31  7 30 28 31 29 27 30 32 20  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 25.23

***** Run Time Info *****
Run Time:  2
