一、中文摘要 
近年來，由於電子產品在速度、實用上都結
合快速的無線通訊架構，使資訊傳輸由有線
往無線發展，因此無線通訊產品目前已朝功
能強大、經濟實惠且輕薄短小為設計目標，
然而對於射頻電路設計而言，其面積部分主
要受限於電感本身半徑、寬度以及電感的數
目，因此降低電感的面積或數目實為縮小射
頻電路之當務之急，除此之外，提供高品質
（Q-factor）之電感特性也是改善射頻電路效
能之一大目標，因此，為了達到一個高效能
且小面積之被動元件電感，切換開關式的可
變電感的架構即為一較好的選擇。本計劃提
出利用切換開關之可變電感來設計多頻段式
的電壓控制震盪器，使電路可應用於
Ultra-Wide Band 系統上。 
Abstract 
Recently, the electric products are 
indispensable due to achieve high-speed and 
high functionality and combine with the 
wireless communication. The data transmission 
way changes from wire to wireless. The 
wireless communication products are 
demanded to high function, economy, lightness, 
thinness, shortness and minimization. The 
radius, width and the number of inductors is the 
main area of radio frequency (RF) circuit. How 
to reduce the inductor area or the number of 
inductors is the key point of RF circuit. 
Additionally, the high Q-factor of the inductor 
is one of the goals of improvement RF circuit 
performance. To achieve high performance and 
small area inductor, a variable inductor using 
switch method is a good choice for RF circuit. 
In this proposal, we proposed using variable 
inductor to design multi-band voltage control 
oscillator in Ultra-Wide Band system. 
二、前言 
近年來在無線通訊領域的擴展，增加了多頻
段與其頻段的標準，使人們的生活更加的便
利且具有多種的選擇。多頻段的設計也遭遇
到許多種種的問題，在這當中卻會增加許多
不必要的功率消耗、晶片面積增加了成本的
消耗。為了解決這些消耗成本的問題，在近
幾年的研究，多數學者利用了在同一顆晶圓
上做頻段的切換，不只減少了功率的消耗，
而且也能夠成功的避免不必要的頻率干擾。 
對廣泛地應用多頻段的電路而言，電感是一
不可缺少之元件，但電感始終存在兩個急待
解決之問題，其一是電路中之面積損耗，在
一般通訊晶片電路中，電感所佔面積可達
50%以上，大量地佔據了整個電路晶片，因
此，若能縮小電感面積，對射頻電路之縮小
化定有極大幫助，第二個必須解決的電感問
題便是過低的品質因子（Q-factor）值，由於
矽基板隨頻率變化因此造成損失，使得品質
因子無法提升。目前最常用以改進 Q 值之方
法包括：增加金屬繞線的厚度或是降低矽基
板之厚度等，以降低基板訊號之損失。在此
我們將利用可變電感的方式，來縮小多頻段
電路中電感所佔據的大量面積與改善電感特
性。 
三、研究目的 
在本次計畫中，我們的重點將放在應用於射
頻電路的被動元件−可變電感之製作與高頻
特性的研究，以縮小電感的面積與改善電感
特性，並根據 CIC 所提供之 MEMS 製程，來
降低矽基板之損耗用以改善電感特性，更進
一步將所提出之可變電感應用於電壓控制震
盪器上。在本次計畫中，我們的重點將放在
應用於射頻電路的被動元件電感之製造與高
頻特性的研究，並利用所研發之可變電感將
其應用於電壓控制震盪器上。 
四、可變電感的研究方法與模擬量測結果 
 圖 4 台積電的量測與模擬結果比較 
 電感 width=15μm、rad=60μm 
可變電感的設計是利用 EM 模擬軟體來設
計。我們設計四段的可變電感，其電感之頻
率包含 3.1~10.6 GHz 之 ultra-wide band 頻
率，規格為半徑與寬度為 60μm 與 15μm，圈
數分別為 0.75、1.5、2.25 與 2.75，以茲作為
比較。圖 5 為 ADS 模擬與 post-simulation 作
為比較的模擬示意圖。圖中的下半部為做
post-simulation，S5P 中浮接的部份表示未使
用到的頻段。 
 
 
圖 5 ADS 模擬與 post-simulation 模擬示意圖 
 模擬與量測結果 
我們設計四段的可變電感，其電感之頻率包
含 3.1~10.6 GHz 之 ultra-wide band 頻率，規
格為 R/W=60/15µm。圖 6 為其全頻段模擬與
量測之感值與 Q 值。 
0 5 10 15 20
-20
-15
-10
-5
0
5
10
15
20
25
30
     nr=0.75
    nr=1.5
    nr=2.25
    nr=2.75
Solid: on VLSI-standard Si substrate
Open/Dash: on plastic with 90 μm Si
Line: modeled data
w =15μm, rad =60μm
 
 
In
du
ct
an
ce
 (n
H
)
Frequency (GHz)
 
0 5 10 15 20
-5
0
5
10
15
20
25
w =15μm, rad =60μm
 
 
Q
-fa
ct
or
Frequency (GHz)
     nr=0.75
    nr=1.5
    nr=2.25
    nr=2.75
Solid: on VLSI-standard Si substrate
Open/Dash: on plastic with 90 μm Si
Line: modeled data
 
圖 6 R/W=60/15µm 之感值與 Q 值 
接著我們根據圖 3 之等效電路來建立可變電
感之模型，所得各參數如下表所示，其頻率
越大時感值與寄生效應會愈小，因此 Q 值將
可較好。圖 7 為下線晶片之照片。 除此之
外，我們更將試片背面之矽晶片磨薄至
90μm，如圖 7 所示，用以減少矽基板所造成
之損耗，來增加電感之 Q 值，所得結果如圖
6 所示。 
 
圖 7 下線晶片圖 
除此之外，為了更近一步分析矽基板寄生效
應，我們將可變電感利用圖 3 之等校電路來
ADS simulation inductor 
3.1~4.5GHz post-simulation data 
4.5~6GHz post-simulation data  
6~8GHz post- 
simulation data  
8~10.6GHz post- 
simulation data  
90μm
 
圖 9 VCO 電路電路的核心架構分析 
M1 與 M2 為正回授從 Drain 端看進去可得: 
m
in g
R 2−=  
另外震盪器的頻率則為 
LC
fosc π2
1=  
其中 C 為 LC-tank 中的所有電容。因此只要
|Rin|小於或等於 LC-tank 所看到的阻抗
(1+Q^2)․R，如圖 10 所示。 
 
圖 10  LC-tank 之電阻示意圖 
在壓控震盪器震盪頻率的調變方法上，通常
是變動 LC-tank 中的 有效電容值。通常方
法有兩種，一種是藉由改變操作電壓，直接
調整電晶體上寄生的電容值。另一種方法
為，在 LC-tank 中，加入壓控電容(varactor)
如圖 11。 
 
圖 11  VCO 電路調變方式 
利用調整壓控電容的偏壓來改變 LC-tank
裡有效的電容值。第一種方式雖然不需要額
外的元件，但是改變直流操作偏壓容易造成
輸出訊號振幅和功率的改變，甚至在某些情
況下造成震盪器不振盪。第二種方法的輸出
訊號可以保持振福和輸出功率一定，所以我
們採用第二種方法，並且調整電流源使其有
最佳的 phase noise，output buffer。設計步驟
如圖 12 所示，所得之佈局圖如圖 13 所示。 
預定電路規格
選擇元件以及電路模型
ADS軟體電路模擬
規格符合?
電路佈局( Cadence - virtuoso )
電路驗證 ( DRC、LVS )
LPE / post-simulation
規格符合?
結束
是
是
否
否
 
圖 12  設計步驟 
 
圖 13  VCO 電路佈局圖 
 
2. Operation frequency 4.65GHz~6.8GHz  (當 Nr = 2.25) 
 Pre-layout Simulation Post-layout Simulation 
Tuning 
range 
1 2 3 40 5
5.0
5.5
6.0
6.5
4.5
7.0
HB.vc
fr
e
q[
1
], 
G
H
z
m2
m3
m2
indep(m2)=
plot_vs(freq[1], HB.vc)=4.695E9
0.000
m3
indep(m3)=
plot_vs(freq[1], HB.vc)=6.754E9
5.000
1 2 3 40 5
5.0
5.5
6.0
4.5
6.5
HB.vc
fr
eq
[1
], 
G
H
z
m1
m2
m1
indep(m1)=
plot_vs(freq[1], HB.vc)=4.922E9
0.000
m2
indep(m2)=
plot_vs(freq[1], HB.vc)=6.491E9
5.000
Phase 
noise 
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.90.0 1.0
-100
-80
-60
-40
-20
-120
0
noisefreq, MHz
pn
m
x,
 d
B
c
m1
m1
noisefreq=
pnmx=-108.754
vc=0.750000
1.000MHz
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.90.0 1.0
-100
-80
-60
-40
-20
-120
0
noisefreq, MHz
pn
m
x,
 d
B
c
m3
m3
noisefreq=
pnmx=-107.955
vc=1.000000
1.000MHz
Vout 
28.2 28.4 28.6 28.8 29.0 29.2 29.4 29.6 29.828.0 30.0
-1.0
-0.5
0.0
0.5
1.0
-1.5
1.5
time, nsec
vv1
28.2 28.4 28.6 28.8 29.0 29.2 29.4 29.6 29.828.0 30.0
-0.4
-0.2
0.0
0.2
0.4
-0.6
0.6
time, nsec
vv1
Nr = 2.25 Pre-layout Simulation Post-layout Simulation 
Tuning Range (GHz) 4.695~6.754 GHz 4.922~6.491 GHz 
Phase noise (dBc/MHz) -108.754 dB/MHz -107.995 dB/MHz 
4. Operation frequency 7GHz~10.6GHz  (當 Nr = 1.5) 
 Pre-layout Simulation Post-layout Simulation 
Tuning 
range 
1 2 3 40 5
7
8
9
10
6
11
HB.vc
fr
eq
[1
], 
G
H
z
m2
m3
m2
indep(m2)=
plot_vs(freq[1], HB.vc)=6.995E9
0.000
m3
indep(m3)=
plot_vs(freq[1], HB.vc)=1.031E10
5.000
1 2 3 40 5
7.5
8.0
8.5
9.0
9.5
7.0
10.0
HB.vc
fr
eq
[1
], 
G
H
z
m1
m2
m1
indep(m1)=
plot_vs(freq[1], HB.vc)=7.040E9
0.000
m2
indep(m2)=
plot_vs(freq[1], HB.vc)=9.588E9
5.000
Phase 
noise 
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.90.0 1.0
-100
-80
-60
-40
-20
-120
0
noisefreq, MHz
pn
m
x,
 d
B
c
m1
m1
noisefreq=
pnmx=-114.481
vc=0.250000
1.000MHz
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.90.0 1.0
-100
-80
-60
-40
-20
-120
0
noisefreq, MHz
pn
m
x,
 d
B
c
m3
m3
noisefreq=
pnmx=-116.200
vc=0.500000
1.000MHz
Vout 
28.2 28.4 28.6 28.8 29.0 29.2 29.4 29.6 29.828.0 30.0
-1.0
-0.5
0.0
0.5
1.0
-1.5
1.5
time, nsec
vv1
28.2 28.4 28.6 28.8 29.0 29.2 29.4 29.6 29.828.0 30.0
-0.4
-0.2
0.0
0.2
0.4
-0.6
0.6
time, nsec
vv1
Nr = 1.5 Pre-layout Simulation Post-layout Simulation 
Tuning Range (GHz) 6.995~10.31 GHz 7.040~9.588 GHz 
Phase noise (dBc/MHz) -114.481 dBc/MHz -116.020 dBc/MHz 
 
七、參考文獻 [1] S.-M. Yim and K. K. O, “Demonstration of a 
switched resonator concept in a dual-band monolithic 
A 0.18 Pm CMOS UWB LNA with New Feedback 
Configuration for Optimization Low Noise, High 
Gain and Small Area 
Y. C. Chang1, H. L. Kao1*, C. H. Kao2, C. H. Yang1, Jeffrey S. Fu1, Nemai C. Karmakar3, and L. C. Chang4
1Dept. of Electronic Engineering, Chang Gung Univ., Tao-Yuan, Taiwan *e-mail:snoopy@mail.cgu.edu.tw 
2Dept. of Accounting Information, Takming College, Taipei, Taiwan 
3Dept. of Electrical and Computer Systems Engineering, Monash University, Australia 
4Dept. of Materials Engineering, Mingchi University of Technology, Taipei, Taiwan 
Abstract  -  In this paper, we present the low noise amplifier 
using new feedback connection configurations. The UWB LNA 
is design in 0.18 Pm TSMC CMOS technique to achieve high 
gain, small size and low noise.  The LNA achieved 11 dB of 
average power gain, low 2.87 dB noise figure (NF), -10.9 dB 
input match, -7 dB return loss, -3 dBm of IIP3 and only 0.54 
mm2 size with 15 mW power consumption.  
Index Terms—Feedback, Low noise amplifier, low power. 
I. INTRODUCTION
Ultra-wideband technology using the unlicensed frequency 
band from 3.1 to 10.6 GHz has become much interest of 
broadband wireless communication due to its high data rates, 
low power transmission, robustness for multi-path fading and 
low power dissipation. Among possible applications, UWB 
technology may be used for imaging systems, vehicular and 
ground penetrating radars, Radio-frequency identification 
(RFID) and communication systems. The basic requirement in 
the UWB transceiver is a wideband low noise amplifier (LNA). 
It must provide good input impedance matching,  low power 
consumption, low noise performance, and sufficient gain with 
good S/N for the following stages, and small size over the 
entire frequency band [1]-[18]. Recently, the CMOS 
technology is an attractive solution for UWB LNA system due 
to its mature technologies, low cost, high level integration with 
baseband digital circuits for System-on-Chip (SoC) and even 
high performance for  down-scaling devices in terms of cut-off 
frequency [19]-[20] and inductor Q-factors [21]-[22]. Several 
different approaches have been proposed to establish a 
universal standard for such applications [7]-[18]. The feedback 
configuration is one of the suggestion topologies to build a 
wideband and low noise for RF transceiver front-end [10]-[15].  
In this work an ultra-wideband CMOS LNA is proposed 
using new RC-feedback connection and LC shunt topology, 
implemented in 0.18 Pm CMOS technology. The new RC-
feedback connection configuration can achieve wideband 
input matching, good linearity [10]-[12] and low noise. The 
LC shunt topology can rise up high frequency gain and extent 
to wide bandwidth. Therefore, the UWB LNA achieved a 11 
dB average power gain, a 2.87 dB NF, input reflect loss less 
than -10.9 dB, output return loss less than -7 dB and the input 
IIP3 is -3 dBm from ultra-wide band LNA circuit. These 
results are suitable for UWB LNA circuit application.  
II. CIRCUIT DESIGN
The UWB LNA requires high gain, low noise figure and 
high linearity over the entire band with low power 
consumption. The LNA also needs to have a good input 
mating over the whole band to capture the transmitted RF 
energy efficiently. Figure 1 shows a schematic of the proposed 
three-stage amplifier. The first stage is the RC-feedback 
cascode topology that provides high gain, wider bandwidth, 
better stability and well reverse isolation. The middle stage is 
an inductor-capacitor parallel configuration (LB//CB) to pull up 
high frequency gain. The output stage is a simple current 
buffer that gives broadband out impedance of 50 : for 
measurement purposes.  
Fig. 1. Schematic of the ADS-designed UWB CMOS shunt 
resistive-feedback LNA circuit which uses TSMC’s 0.18Pm RF 
CMOS technology.  The dashed circle is LB//CB shunt topology. 
978-1-4244-3339-1/09/$25.00 ©2009 IEEE
RC-feedback topology, the bandwidth extends to cover from 
3.1 to 10.6 GHz. An excellent S12 of less than -27 dB is 
obtained due to effective cascode configuration. It is noted that 
the input impedance is optimized for low noise figure while 
keeping the corresponding return loss at an acceptable level. 
0 2 4 6 8 10 12 14 16 18
-40
-30
-20
-10
0
10
-30
-25
-20
-15
-10
-5
0
S 1
1 (
dB
)
Frequency (GHz)
S 2
2 (
dB
)
Fig. 4. Simulated input return loss S11 and output loss S22 of UWB 
RC-Feedback LNA. 
0 2 4 6 8 10 12 14 16 18
-30
-20
-10
0
10
20
-60
-50
-40
-30
-20
-10
S 2
1 (
dB
)
Frequency (GHz)
S 1
2 (
dB
)
Fig. 5. Simulated power gain S21 and reverse isolation S12 of UWB 
RC-Feedback LNA. 
To optimize the performance, the transistors have been sized 
to provide good noise characteristics, while allowing a good 
input impedance matching over the required bandwidth. The 
simulated NF of the implemented amplifier is shown in Figure 
7. The simulated NF shows a minimum value of 2.87 dB at 7.5 
GHz. The simulated NF range was 2.87~3.67 dB over the 
3.1~10.6 GHz range. Figure 8 shows the two-tone test for 
third-order intermodulation distortion of the UWB CMOS 
LNA circuit. The third order input intercept point (IIP3) is -3 
dBm.  
Figure 8 shows the layout of the UWB LNA using new 
feedback connection. We only used three inductors, four 
transistors, two capacitors, and four resistors to constitute the 
LNA. The total occupied chip size of the CMOS UWB LNA 
including the probe pads is 0.727 mm u 0.744 mm and the 
power consumption is 15.01 mW with taking into account the 
output buffer stage. 
0 2 4 6 8 10 12 14 16
0
5
10
15
20
25
30
N
F m
in
 (d
B
)
Frequency (GHz)
2.87 dB
Fig. 6. Simulated noise figure NFmin of the UWB RC-Feedback LNA. 
-30 -25 -20 -15 -10 -5 0
-100
-80
-60
-40
-20
0
O
ut
pu
t P
ow
er
 (d
B
m
)
Input Power (dBm)
 P1dB
 P3dB -3dBm
Fig. 7. Simulated IIP3 of the UWB RC-Feedback LNA. 
Fig. 8. Chip layout of the UWB RC-Feedback LNA. 
 Design of Low Noise, High Gain and Small Area 0.18 μm CMOS 
UWB LNA using New RC-Feedback Topology 
H. L. Kao1*, Y. C. Chang1, C. H. Kao2, B. S. Lin1, M. H. Chen3, and C. H. Wu3 
1Dept. of Electronic Engineering, Chang Gung Univ., Tao-Yuan, Taiwan, ROC  
2Dept. of Accounting Information, Takming College, Taipei, Taiwan, ROC 
3 Dept. of MicroElectronics Engineering, Chung Hua Univ., Hsinchu, Taiwan, ROC 
 
 
Abstract  -  In this paper, we present the simulation result of 
low noise amplifier using new RC-feedback configurations. The 
UWB LNA is designed using 0.18 μm TSMC CMOS technique.  
The UWB LNA achieved 11 dB of average power gain, low 2.87 
dB noise figure (NF), -10.9 dB input match, -7 dB return loss, -
3 dBm of IIP3 and only 0.54 mm2 size with 15 mW power 
consumption including current buffer.  
Index Terms—RC-feedback, low noise amplifier, low power. 
I. INTRODUCTION 
In the front-end of radio frequency system, a low noise 
amplifier (LNA) plays an important role in the receiver. 
Comparison of the narrow band communication systems, 
UWB technology has the promising ability to provide high 
data rate at low cost with relatively low power consumption. 
Among possible applications of UWB technology may be used 
for imaging systems, vehicular and ground penetrating radars, 
RFID, and communication systems. The basic requirement in 
the UWB transceiver is a wideband low noise amplifier. It 
must provide good input impedance matching,  low power 
consumption, low noise performance, and sufficient gain with 
good S/N for the following stages, and small size over the 
entire frequency band [1]-[16]. The majority implementation 
of the RF integrated circuit for wireless devices are encounter 
with various possibilities: CMOS, BiCMOS, and GaAs 
MESFET, bipolar, hetero-junction bipolar transistor, etc, 
Recently, the CMOS technology is an attractive solution for 
RF system application due to its mature technologies, low cost, 
high level integration with baseband digital circuits for 
System-on-Chip (SoC) and even high performance for down-
scaling devices in terms of cut-off frequency [17]-[19] and 
inductor Q-factors [20]-[21]. Several different approaches 
have been proposed to establish a universal standard for such 
applications [7]-[16]. The feedback configuration is one of the 
suggestion topologies to build a wideband and low noise for 
RF transceiver front-end [8]-[13].  
In this work an ultra-wideband CMOS LNA is proposed 
using new RC-feedback connection and LC shunt topology, 
implemented in 0.18 μm CMOS technology. The new RC-
feedback connection configuration can achieve wideband 
input matching, good linearity and low noise. The LC shunt 
topology can rise up high frequency gain and extent to wide 
bandwidth. Therefore, the UWB LNA achieved a 11 dB 
average power gain, a 2.87 dB NF, input reflect loss less than -
10.9 dB, output return loss less than -7 dB and the input IIP3 
is -3 dBm suitable for UWB LNA circuit application.  
II. CIRCUIT DESIGN 
The UWB LNA requires good matching, high gain, low 
noise figure and high linearity over the entire band with low 
power consumption over the whole band to capture the 
transmitted RF energy efficiently. The schematic of the 
proposed three-stage low noise amplifier which used RC-
feedback structure is shown in Fig. 1. The first stage is the 
RC-feedback cascode topology that provides high gain, wider 
bandwidth, better stability and well reverse isolation. The 
middle stage is an inductor-capacitor parallel configuration 
(LB//CB) to pull up high frequency gain. The output stage is a 
simple current buffer that gives broadband out impedance of 
50 Ω for measurement purposes.  
 
 
Fig. 1. Schematic of the ADS-designed UWB CMOS shunt 
resistive-feedback LNA circuit which uses TSMC’s 0.18μm RF 
CMOS technology.  The dashed circle is LB//CB shunt topology. 
  
Fig. 5. Chip layout of the UWB Feedback LNA. 
 
Figure 6 shows the dependence of simulated input reflection 
coefficient (S11) and output return loss (S22) on frequency. The 
simulated S11 is lower than -10.9 dB for input matching across 
the frequency band of 3.1~10.6 GHz. The simulated S22 is less 
than -7 dB for output matching over a 3.1~10.6 GHz range. In 
Figure 7 the simulated forward gains (S21) and reverse 
isolation (S12) are reported for the UWB LNA circuit. The S21 
displays a maximum gain of 13.1 dB at 3.1 GHz and the 
average S21 over the 3.1-10.6 GHz frequency band is 11 dB. 
With RC-feedback topology, the bandwidth extends to cover 
from 3.1 to 10.6 GHz. An excellent S12 of less than -27 dB is 
obtained due to effective cascode configuration. It is noted that 
the input impedance is optimized for low noise figure while 
keeping the corresponding return loss at an acceptable level. 
To optimize the performance, the transistors have been sized 
to provide good noise characteristics, while allowing a good 
input impedance matching over the whole bandwidth. The 
simulated NF of the amplifier is shown in Figure 8. The 
simulated NF shows a minimum value of 2.87 dB at 7.5 GHz. 
The simulated NF range is 2.87~3.67 dB over the 3.1~10.6 
GHz range. Figure 9 shows the two-tone test for third-order 
intermodulation distortion of the UWB CMOS LNA circuit. 
The third order input intercept point (IIP3) is -3 dBm. 
 
0 2 4 6 8 10 12 14 16 18
-40
-30
-20
-10
0
10
-30
-25
-20
-15
-10
-5
0
 
 
S 1
1 (
dB
)
Frequency (GHz)
S 2
2 (
dB
)
 
Fig. 6. Simulated input return loss (S11) and output loss (S22) of 
UWB Feedback LNA. 
0 2 4 6 8 10 12 14 16 18
-30
-20
-10
0
10
20
-60
-50
-40
-30
-20
-10
 
 
S 2
1 (
dB
)
Frequency (GHz)
S 1
2 (
dB
)
 
Fig. 7. Simulated power gain (S21) and reverse isolation (S12) of 
UWB Feedback LNA. 
 
0 2 4 6 8 10 12 14 16
0
5
10
15
20
25
30
 
 
N
F m
in
 (d
B
)
Frequency (GHz)
2.87 dB
 
Fig. 8. Simulated noise figure (NFmin) of the UWB Feedback LNA. 
 
-30 -25 -20 -15 -10 -5 0
-100
-80
-60
-40
-20
0
 
 
O
ut
pu
t P
ow
er
 (d
B
m
)
Input Power (dBm)
 P1dB
 P3dB -3dBm
 
Fig. 9. Simulated IIP3 of the UWB Feedback LNA. 
 
出席國際學術會議心得報告 
                                                             
計畫編號 NSC97-2221-E-182-017 
計畫名稱 多頻段式電感與其在電壓控制震盪器之研究 
出國人員姓名 
服務機關及職稱 
高瑄苓 長庚大學電子系 助理教授 
會議時間地點 
自 98 年 4 月 15 日 
至 98 年 4 月 17 日 
捷克，利貝雷茨 
會議名稱 
中文：國際電子電機協會 2009 年之電路與系統之設計與
診斷會議 
英文：2009 IEEE Symposium on Design and Diagnostics of 
Electronic Circuits and Systems (DDECS 2009) 
發表論文題目 
(中文) 利用新式回受架構來製作低雜訊高增益和小面
積之 0.18 微米 CMOS 超寬頻低雜訊放大器 
(英文) A 0.18 μm CMOS UWB LNA with New Feedback 
Configuration for Optimization Low Noise, High Gain and 
Small Area 
 
報告內容應包括下列各項： 
一、 參加會議經過 
z 參加會議行程概要 
1、 4 月 9 日:搭乘飛機赴捷克在轉客運至利貝雷茨 
2、 4月 15日~4月 17日:參加” 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits 
and Systems (DDECS 2009)”會議 
3、 4 月 16 日:發表論文 
4、 4 月 18 日:搭乘飛機返國 
z 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems 會議概要 
2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems 會議於 4 月 15
日至 4 月 17 日在捷克利貝雷茨舉行，大會主要是以微電子電路和系統的設計、測試與特性發表為
主，對於元件、電路與系統相關的研究來做探討，不論在模擬與實務的研究結果、創新的產品來做
討論與技術交流。依據大會資料，有關會議議程安排如下: 
主要分為三個部分，下面表格為會議的時程表以及每個 Session 報告的順序與內容，此次會議所發
表之論文數目約有八十篇，參加人數眾多，因此可與他人交換心得，並可拓展視野，而我們所口頭
 Y. C. Chang, H. L. Kao, C. H. Kao, C. H. Yang, Jeffrey S. Fu, Nemai C. Karmakar, L. C. Chang 
 
二、與會心得 
此次參與學術會議所發表之研究論文題目為 A 0.18 μm CMOS UWB LNA with New Feedback 
Configuration for Optimization Low Noise, High Gain and Small Area。此篇文章發表於大會議程的
Session VIII. Student Session: RF and High Speed Circuits，主要是利用一個新的回售電路方式來設計
一個寬頻的低雜訊放大器，此電路可達到寬頻高增益以及低雜訊，並且只需要少量的元件即可架構
有效縮小電路之面積。此圖為 2009DDECS 報告完畢後的留念照。 
 
參加會議後讓我覺得國外的研究風氣相當積極。一到會場，便可發現一群一群的國外學著此起
彼落的在討論論文相關的問題。每位學著都積極參予會場的報告，並勇於提出問題互相討論。參加
完這個會議後，讓我收穫最大的就是感覺到國外學著積極作研究的態度和彼此互相討論的風氣。我
覺得這是相當重要的。至於我的報告內容，雖然已事先準備多次，但因為出席國際會議採用外語難
免有點緊張。所幸，被問到的問題還能簡單的回答。所以我覺得應該積極參與國際會議並與國外學
著互相討論，以增自己研究水準。 
除此之外，亦結識一些國外的研究學者，在直接與國外學者面對面互動與討論時，亦感受到許
多不同的觀點與研究精神，並獲取一些有用的資訊及指教，也讓自己看見世界上更廣的一片天，這
對於國際交流是有幫助的，同時也相信對未來研究工作的進行相當有幫助。除此之外，也深深覺得
雖然目前國內學界在期刊論文數量方面已有長足進步，名列世界前茅，然對於 RFIC，MTTS，VLSI，
