{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 18:13:30 2015 " "Info: Processing started: Tue Dec 08 18:13:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off uP -c uP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off uP -c uP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\] register uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[1\] 147.6 MHz 6.775 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 147.6 MHz between source register \"uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\]\" and destination register \"uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[1\]\" (period= 6.775 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.532 ns + Longest register register " "Info: + Longest register to register delay is 6.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\] 1 REG LCFF_X21_Y23_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y23_N11; Fanout = 3; REG Node = 'uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uP_DP:DataPath|n_REG:PC_REG|Q[3] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.544 ns) 1.173 ns uP_DP:DataPath\|Mux1_to_RAM\[3\]~3 2 COMB LCCOMB_X22_Y23_N10 74 " "Info: 2: + IC(0.629 ns) + CELL(0.544 ns) = 1.173 ns; Loc. = LCCOMB_X22_Y23_N10; Fanout = 74; COMB Node = 'uP_DP:DataPath\|Mux1_to_RAM\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[3] uP_DP:DataPath|Mux1_to_RAM[3]~3 } "NODE_NAME" } } { "uP_DP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_DP.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.521 ns) 2.947 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~0 3 COMB LCCOMB_X23_Y22_N30 1 " "Info: 3: + IC(1.253 ns) + CELL(0.521 ns) = 2.947 ns; Loc. = LCCOMB_X23_Y22_N30; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.774 ns" { uP_DP:DataPath|Mux1_to_RAM[3]~3 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~0 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.545 ns) 4.387 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~1 4 COMB LCCOMB_X24_Y21_N22 1 " "Info: 4: + IC(0.895 ns) + CELL(0.545 ns) = 4.387 ns; Loc. = LCCOMB_X24_Y21_N22; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~0 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~1 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.884 ns) + CELL(0.545 ns) 5.816 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~9 5 COMB LCCOMB_X24_Y22_N24 1 " "Info: 5: + IC(0.884 ns) + CELL(0.545 ns) = 5.816 ns; Loc. = LCCOMB_X24_Y22_N24; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.429 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~1 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~9 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.319 ns) 6.436 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~20 6 COMB LCCOMB_X24_Y22_N16 1 " "Info: 6: + IC(0.301 ns) + CELL(0.319 ns) = 6.436 ns; Loc. = LCCOMB_X24_Y22_N16; Fanout = 1; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Mux6~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~9 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~20 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.532 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[1\] 7 REG LCFF_X24_Y22_N17 3 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.532 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 3; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~20 uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.570 ns ( 39.34 % ) " "Info: Total cell delay = 2.570 ns ( 39.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.962 ns ( 60.66 % ) " "Info: Total interconnect delay = 3.962 ns ( 60.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[3] uP_DP:DataPath|Mux1_to_RAM[3]~3 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~0 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~1 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~9 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~20 uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.532 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[3] {} uP_DP:DataPath|Mux1_to_RAM[3]~3 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~0 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~1 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~9 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~20 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] {} } { 0.000ns 0.629ns 1.253ns 0.895ns 0.884ns 0.301ns 0.000ns } { 0.000ns 0.544ns 0.521ns 0.545ns 0.545ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.851 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[1\] 3 REG LCFF_X24_Y22_N17 3 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 3; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|Q\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.855 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\] 3 REG LCFF_X21_Y23_N11 3 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X21_Y23_N11; Fanout = 3; REG Node = 'uP_DP:DataPath\|n_REG:PC_REG\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { CLOCK~clkctrl uP_DP:DataPath|n_REG:PC_REG|Q[3] } "NODE_NAME" } } { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/n_REG.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|n_REG:PC_REG|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|n_REG:PC_REG|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|n_REG:PC_REG|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|n_REG:PC_REG|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "n_REG.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/n_REG.v" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.532 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[3] uP_DP:DataPath|Mux1_to_RAM[3]~3 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~0 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~1 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~9 uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~20 uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.532 ns" { uP_DP:DataPath|n_REG:PC_REG|Q[3] {} uP_DP:DataPath|Mux1_to_RAM[3]~3 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~0 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~1 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~9 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Mux6~20 {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] {} } { 0.000ns 0.629ns 1.253ns 0.895ns 0.884ns 0.301ns 0.000ns } { 0.000ns 0.544ns 0.521ns 0.545ns 0.545ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|Q[1] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|n_REG:PC_REG|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|n_REG:PC_REG|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[3\]\[1\] Init CLOCK 7.578 ns register " "Info: tsu for register \"uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[3\]\[1\]\" (data pin = \"Init\", clock pin = \"CLOCK\") is 7.578 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.475 ns + Longest pin register " "Info: + Longest pin to register delay is 10.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns Init 1 PIN PIN_A13 49 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 49; PIN Node = 'Init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Init } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.169 ns) + CELL(0.178 ns) 7.210 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~34 2 COMB LCCOMB_X23_Y24_N6 12 " "Info: 2: + IC(6.169 ns) + CELL(0.178 ns) = 7.210 ns; Loc. = LCCOMB_X23_Y24_N6; Fanout = 12; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.347 ns" { Init uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.852 ns) + CELL(0.413 ns) 10.475 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[3\]\[1\] 3 REG LCFF_X22_Y24_N13 1 " "Info: 3: + IC(2.852 ns) + CELL(0.413 ns) = 10.475 ns; Loc. = LCFF_X22_Y24_N13; Fanout = 1; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[3\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.265 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 13.88 % ) " "Info: Total cell delay = 1.454 ns ( 13.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.021 ns ( 86.12 % ) " "Info: Total interconnect delay = 9.021 ns ( 86.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.475 ns" { Init uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.475 ns" { Init {} Init~combout {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] {} } { 0.000ns 0.000ns 6.169ns 2.852ns } { 0.000ns 0.863ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.859 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.859 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[3\]\[1\] 3 REG LCFF_X22_Y24_N13 1 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X22_Y24_N13; Fanout = 1; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[3\]\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.94 % ) " "Info: Total cell delay = 1.628 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.06 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.475 ns" { Init uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.475 ns" { Init {} Init~combout {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~34 {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] {} } { 0.000ns 0.000ns 6.169ns 2.852ns } { 0.000ns 0.863ns 0.178ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[3][1] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK CtrlSignals\[8\] uP_CU:CtrlUnit\|state.FETCH 10.715 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"CtrlSignals\[8\]\" through register \"uP_CU:CtrlUnit\|state.FETCH\" is 10.715 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.861 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 2.861 ns uP_CU:CtrlUnit\|state.FETCH 3 REG LCFF_X23_Y25_N7 12 " "Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X23_Y25_N7; Fanout = 12; REG Node = 'uP_CU:CtrlUnit\|state.FETCH'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { CLOCK~clkctrl uP_CU:CtrlUnit|state.FETCH } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_CU.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.90 % ) " "Info: Total cell delay = 1.628 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.233 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.233 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK CLOCK~clkctrl uP_CU:CtrlUnit|state.FETCH } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_CU:CtrlUnit|state.FETCH {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_CU.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.577 ns + Longest register pin " "Info: + Longest register to pin delay is 7.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns uP_CU:CtrlUnit\|state.FETCH 1 REG LCFF_X23_Y25_N7 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y25_N7; Fanout = 12; REG Node = 'uP_CU:CtrlUnit\|state.FETCH'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { uP_CU:CtrlUnit|state.FETCH } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_CU.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.545 ns) 1.469 ns uP_CU:CtrlUnit\|Selector0~0 2 COMB LCCOMB_X23_Y23_N14 1 " "Info: 2: + IC(0.924 ns) + CELL(0.545 ns) = 1.469 ns; Loc. = LCCOMB_X23_Y23_N14; Fanout = 1; COMB Node = 'uP_CU:CtrlUnit\|Selector0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { uP_CU:CtrlUnit|state.FETCH uP_CU:CtrlUnit|Selector0~0 } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_CU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.545 ns) 2.909 ns uP_CU:CtrlUnit\|Selector0~1 3 COMB LCCOMB_X23_Y22_N22 6 " "Info: 3: + IC(0.895 ns) + CELL(0.545 ns) = 2.909 ns; Loc. = LCCOMB_X23_Y22_N22; Fanout = 6; COMB Node = 'uP_CU:CtrlUnit\|Selector0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { uP_CU:CtrlUnit|Selector0~0 uP_CU:CtrlUnit|Selector0~1 } "NODE_NAME" } } { "uP_CU.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP_CU.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.662 ns) + CELL(3.006 ns) 7.577 ns CtrlSignals\[8\] 4 PIN PIN_B9 0 " "Info: 4: + IC(1.662 ns) + CELL(3.006 ns) = 7.577 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'CtrlSignals\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.668 ns" { uP_CU:CtrlUnit|Selector0~1 CtrlSignals[8] } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.096 ns ( 54.06 % ) " "Info: Total cell delay = 4.096 ns ( 54.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.481 ns ( 45.94 % ) " "Info: Total interconnect delay = 3.481 ns ( 45.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.577 ns" { uP_CU:CtrlUnit|state.FETCH uP_CU:CtrlUnit|Selector0~0 uP_CU:CtrlUnit|Selector0~1 CtrlSignals[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.577 ns" { uP_CU:CtrlUnit|state.FETCH {} uP_CU:CtrlUnit|Selector0~0 {} uP_CU:CtrlUnit|Selector0~1 {} CtrlSignals[8] {} } { 0.000ns 0.924ns 0.895ns 1.662ns } { 0.000ns 0.545ns 0.545ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.861 ns" { CLOCK CLOCK~clkctrl uP_CU:CtrlUnit|state.FETCH } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.861 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_CU:CtrlUnit|state.FETCH {} } { 0.000ns 0.000ns 0.238ns 0.995ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.577 ns" { uP_CU:CtrlUnit|state.FETCH uP_CU:CtrlUnit|Selector0~0 uP_CU:CtrlUnit|Selector0~1 CtrlSignals[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.577 ns" { uP_CU:CtrlUnit|state.FETCH {} uP_CU:CtrlUnit|Selector0~0 {} uP_CU:CtrlUnit|Selector0~1 {} CtrlSignals[8] {} } { 0.000ns 0.924ns 0.895ns 1.662ns } { 0.000ns 0.545ns 0.545ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[13\]\[4\] Init CLOCK -3.907 ns register " "Info: th for register \"uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[13\]\[4\]\" (data pin = \"Init\", clock pin = \"CLOCK\") is -3.907 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.845 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 296 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 296; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.845 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[13\]\[4\] 3 REG LCFF_X23_Y21_N9 1 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X23_Y21_N9; Fanout = 1; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[13\]\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.038 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns Init 1 PIN PIN_A13 49 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 49; PIN Node = 'Init'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Init } "NODE_NAME" } } { "uP.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/uP.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.801 ns) + CELL(0.278 ns) 6.942 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~40 2 COMB LCCOMB_X23_Y21_N8 13 " "Info: 2: + IC(5.801 ns) + CELL(0.278 ns) = 6.942 ns; Loc. = LCCOMB_X23_Y21_N8; Fanout = 13; COMB Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER~40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.079 ns" { Init uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.038 ns uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[13\]\[4\] 3 REG LCFF_X23_Y21_N9 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.038 ns; Loc. = LCFF_X23_Y21_N9; Fanout = 1; REG Node = 'uP_DP:DataPath\|mem_RAM:RAM_32x8\|REGISTER\[13\]\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] } "NODE_NAME" } } { "mem_RAM.v" "" { Text "C:/Users/Student/Desktop/NewEmerald/DegreeSEM2/uP/For_TB/mem_RAM.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.237 ns ( 17.58 % ) " "Info: Total cell delay = 1.237 ns ( 17.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.801 ns ( 82.42 % ) " "Info: Total interconnect delay = 5.801 ns ( 82.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.038 ns" { Init uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.038 ns" { Init {} Init~combout {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] {} } { 0.000ns 0.000ns 5.801ns 0.000ns } { 0.000ns 0.863ns 0.278ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { CLOCK CLOCK~clkctrl uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.038 ns" { Init uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.038 ns" { Init {} Init~combout {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER~40 {} uP_DP:DataPath|mem_RAM:RAM_32x8|REGISTER[13][4] {} } { 0.000ns 0.000ns 5.801ns 0.000ns } { 0.000ns 0.863ns 0.278ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 08 18:13:30 2015 " "Info: Processing ended: Tue Dec 08 18:13:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
