# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
set_msg_config -id {HDL-1065} -limit 10000
create_project -in_memory -part xcku115-flva1517-2-e

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/nariman/Desktop/HLS_Project_tests/smartCam_ip_package/test0/project_1/project_1.cache/wt [current_project]
set_property parent.project_path /home/nariman/Desktop/HLS_Project_tests/smartCam_ip_package/test0/project_1/project_1.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo /home/nariman/Desktop/HLS_Project_tests/smartCam_ip_package/test0/project_1/project_1.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_verilog -library xil_defaultlib {
  /home/nariman/Desktop/HLS_Project_tests/smartCam_ip_package/test0/project_1/project_1.srcs/sources_1/new/SmartCamCtl.v
  /home/nariman/Desktop/HLS_Project_tests/smartCam_ip_package/test0/project_1/project_1.srcs/sources_1/imports/smartCam_ip_package/SmartCamCtl_wrapper.v
}
read_edif /home/nariman/Desktop/HLS_Project_tests/smartCam_ip_package/test0/project_1/project_1.srcs/sources_1/imports/smartCam_ip_package/SmartCamCtl.edn
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}

synth_design -top SmartCamCtl_wrapper -part xcku115-flva1517-2-e


write_checkpoint -force -noxdef SmartCamCtl_wrapper.dcp

catch { report_utilization -file SmartCamCtl_wrapper_utilization_synth.rpt -pb SmartCamCtl_wrapper_utilization_synth.pb }
