# Hi, I'm Adnan! ğŸ‘‹

### âš¡ RTL Design & Design Verification Intern @ ADN Semiconductor

I am currently gaining hands-on industry experience at **ADN Semiconductor**, focusing on the hardware design lifecycleâ€”from writing efficient RTL to verifying it through rigorous simulation.

---

## ğŸ› ï¸ Technical Toolkit

- **Design & Synthesis:** Vivado, Verilog, SystemVerilog
- **Simulation & Verification:** ModelSim, Questa, Waveform Debugging
- **Languages:** Verilog, SystemVerilog, Python (Scripting)
- **General:** Git, FPGA Design Flow, Logic Synthesis

---

## ğŸ’¼ Professional Experience

#### **RTL & Design Verification Intern** | *ADN Semiconductor*
* Working on RTL module design and performing functional verification to ensure design correctness.
* Utilizing industry-standard EDA tools for simulation and debugging.

---

## ğŸ“« Let's Connect
- **Email:** adnananirban259@gmail.com

---

*"Turning logic gates into functional silicon, one clock cycle at a time."*
