{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1513145274005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1513145274005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 09:37:53 2017 " "Processing started: Wed Dec 13 09:37:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1513145274005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1513145274005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1513145274005 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1513145274442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_synch.v 1 1 " "Found 1 design units, including 1 entities, in source file write_synch.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_synch " "Found entity 1: write_synch" {  } { { "write_synch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/write_synch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onepulser.v 1 1 " "Found 1 design units, including 1 entities, in source file onepulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnePulser " "Found entity 1: OnePulser" {  } { { "OnePulser.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/OnePulser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274520 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MonitorSynch.v(8) " "Verilog HDL information at MonitorSynch.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1513145274520 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MonitorSynch.v(13) " "Verilog HDL information at MonitorSynch.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1513145274520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitorsynch.v 1 1 " "Found 1 design units, including 1 entities, in source file monitorsynch.v" { { "Info" "ISGN_ENTITY_NAME" "1 MonitorSynch " "Found entity 1: MonitorSynch" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "characterpointer.v 1 1 " "Found 1 design units, including 1 entities, in source file characterpointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharacterPointer " "Found entity 1: CharacterPointer" {  } { { "CharacterPointer.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/CharacterPointer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymemory.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayMemory " "Found entity 1: DisplayMemory" {  } { { "DisplayMemory.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/DisplayMemory.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charactermatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file charactermatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharacterMatrix " "Found entity 1: CharacterMatrix" {  } { { "CharacterMatrix.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/CharacterMatrix.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274536 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MatrixSlice.v(8) " "Verilog HDL information at MatrixSlice.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "MatrixSlice.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MatrixSlice.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1513145274536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixslice.v 1 1 " "Found 1 design units, including 1 entities, in source file matrixslice.v" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixSlice " "Found entity 1: MatrixSlice" {  } { { "MatrixSlice.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MatrixSlice.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "characterpixel.v 1 1 " "Found 1 design units, including 1 entities, in source file characterpixel.v" { { "Info" "ISGN_ENTITY_NAME" "1 CharacterPixel " "Found entity 1: CharacterPixel" {  } { { "CharacterPixel.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/CharacterPixel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymem.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymem.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayMem " "Found entity 1: displayMem" {  } { { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charactermem.v 1 1 " "Found 1 design units, including 1 entities, in source file charactermem.v" { { "Info" "ISGN_ENTITY_NAME" "1 charactermem " "Found entity 1: charactermem" {  } { { "charactermem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/charactermem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "charrom.v 1 1 " "Found 1 design units, including 1 entities, in source file charrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 charrom " "Found entity 1: charrom" {  } { { "charrom.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/charrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1513145274629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MonitorSynch MonitorSynch:instMonitor " "Elaborating entity \"MonitorSynch\" for hierarchy \"MonitorSynch:instMonitor\"" {  } { { "lab5.bdf" "instMonitor" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 64 216 424 240 "instMonitor" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145274629 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter MonitorSynch.v(7) " "Verilog HDL or VHDL warning at MonitorSynch.v(7): object \"counter\" assigned a value but never read" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1513145274629 "|lab5|MonitorSynch:instMonitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MonitorSynch.v(11) " "Verilog HDL assignment warning at MonitorSynch.v(11): truncated value with size 32 to match size of target (10)" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145274629 "|lab5|MonitorSynch:instMonitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MonitorSynch.v(17) " "Verilog HDL assignment warning at MonitorSynch.v(17): truncated value with size 32 to match size of target (10)" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145274629 "|lab5|MonitorSynch:instMonitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MonitorSynch.v(20) " "Verilog HDL assignment warning at MonitorSynch.v(20): truncated value with size 32 to match size of target (1)" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145274629 "|lab5|MonitorSynch:instMonitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MonitorSynch.v(21) " "Verilog HDL assignment warning at MonitorSynch.v(21): truncated value with size 32 to match size of target (1)" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145274629 "|lab5|MonitorSynch:instMonitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MonitorSynch.v(22) " "Verilog HDL assignment warning at MonitorSynch.v(22): truncated value with size 32 to match size of target (3)" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145274629 "|lab5|MonitorSynch:instMonitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MonitorSynch.v(24) " "Verilog HDL assignment warning at MonitorSynch.v(24): truncated value with size 32 to match size of target (10)" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145274629 "|lab5|MonitorSynch:instMonitor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 MonitorSynch.v(25) " "Verilog HDL assignment warning at MonitorSynch.v(25): truncated value with size 32 to match size of target (10)" {  } { { "MonitorSynch.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MonitorSynch.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145274629 "|lab5|MonitorSynch:instMonitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharacterPixel CharacterPixel:inst5 " "Elaborating entity \"CharacterPixel\" for hierarchy \"CharacterPixel:inst5\"" {  } { { "lab5.bdf" "inst5" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 544 1488 1688 624 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145274629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "charrom charrom:inst " "Elaborating entity \"charrom\" for hierarchy \"charrom:inst\"" {  } { { "lab5.bdf" "inst" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 160 1176 1392 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145274645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram charrom:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"charrom:inst\|altsyncram:altsyncram_component\"" {  } { { "charrom.v" "altsyncram_component" { Text "C:/Users/DLD lab 5/Desktop/verilog files/charrom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145274707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "charrom:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"charrom:inst\|altsyncram:altsyncram_component\"" {  } { { "charrom.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/charrom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1513145274707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "charrom:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"charrom:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../CharacterMatrix.mif " "Parameter \"init_file\" = \"../CharacterMatrix.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274707 ""}  } { { "charrom.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/charrom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1513145274707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v581.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v581.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v581 " "Found entity 1: altsyncram_v581" {  } { { "db/altsyncram_v581.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_v581.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v581 charrom:inst\|altsyncram:altsyncram_component\|altsyncram_v581:auto_generated " "Elaborating entity \"altsyncram_v581\" for hierarchy \"charrom:inst\|altsyncram:altsyncram_component\|altsyncram_v581:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145274785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixSlice MatrixSlice:inst2 " "Elaborating entity \"MatrixSlice\" for hierarchy \"MatrixSlice:inst2\"" {  } { { "lab5.bdf" "inst2" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 296 896 1104 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145274816 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter MatrixSlice.v(9) " "Verilog HDL Always Construct warning at MatrixSlice.v(9): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MatrixSlice.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MatrixSlice.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1513145274832 "|lab5|MatrixSlice:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 MatrixSlice.v(9) " "Verilog HDL assignment warning at MatrixSlice.v(9): truncated value with size 32 to match size of target (2)" {  } { { "MatrixSlice.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MatrixSlice.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145274832 "|lab5|MatrixSlice:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 9 MatrixSlice.v(10) " "Verilog HDL assignment warning at MatrixSlice.v(10): truncated value with size 35 to match size of target (9)" {  } { { "MatrixSlice.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/MatrixSlice.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145274832 "|lab5|MatrixSlice:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayMem displayMem:instdisplay " "Elaborating entity \"displayMem\" for hierarchy \"displayMem:instdisplay\"" {  } { { "lab5.bdf" "instdisplay" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145274832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram displayMem:instdisplay\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"displayMem:instdisplay\|altsyncram:altsyncram_component\"" {  } { { "displayMem.v" "altsyncram_component" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145274832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "displayMem:instdisplay\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"displayMem:instdisplay\|altsyncram:altsyncram_component\"" {  } { { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1513145274832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "displayMem:instdisplay\|altsyncram:altsyncram_component " "Instantiated megafunction \"displayMem:instdisplay\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../DisplayRAM.mif " "Parameter \"init_file\" = \"../DisplayRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 7 " "Parameter \"width_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1513145274832 ""}  } { { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1513145274832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_po71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_po71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_po71 " "Found entity 1: altsyncram_po71" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_po71 displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated " "Elaborating entity \"altsyncram_po71\" for hierarchy \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145274910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145274988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145274988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|decode_1oa:deep_decode " "Elaborating entity \"decode_1oa\" for hierarchy \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|decode_1oa:deep_decode\"" {  } { { "db/altsyncram_po71.tdf" "deep_decode" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145274988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gib " "Found entity 1: mux_gib" {  } { { "db/mux_gib.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/mux_gib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1513145275066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1513145275066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gib displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|mux_gib:mux2 " "Elaborating entity \"mux_gib\" for hierarchy \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|mux_gib:mux2\"" {  } { { "db/altsyncram_po71.tdf" "mux2" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145275066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharacterPointer CharacterPointer:inst1 " "Elaborating entity \"CharacterPointer\" for hierarchy \"CharacterPointer:inst1\"" {  } { { "lab5.bdf" "inst1" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 184 536 752 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1513145275066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 CharacterPointer.v(8) " "Verilog HDL assignment warning at CharacterPointer.v(8): truncated value with size 32 to match size of target (13)" {  } { { "CharacterPointer.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/CharacterPointer.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1513145275066 "|lab5|CharacterPointer:inst1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a6 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145275206 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a13 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145275206 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a13"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1513145275206 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1513145275206 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a7 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145275222 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a8 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145275222 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a9 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145275222 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a10 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145275222 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a11 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145275222 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a12 " "Synthesized away node \"displayMem:instdisplay\|altsyncram:altsyncram_component\|altsyncram_po71:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_po71.tdf" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/db/altsyncram_po71.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "displayMem.v" "" { Text "C:/Users/DLD lab 5/Desktop/verilog files/displayMem.v" 81 0 0 } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 288 -24 192 416 "instdisplay" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1513145275222 "|lab5|displayMem:instdisplay|altsyncram:altsyncram_component|altsyncram_po71:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1513145275222 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1513145275222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DLD lab 5/Desktop/verilog files/output_files/lab5.map.smsg " "Generated suppressed messages file C:/Users/DLD lab 5/Desktop/verilog files/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1513145276205 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1513145276361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1513145276361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1513145276423 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1513145276423 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1513145276423 ""} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Implemented 14 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1513145276423 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1513145276423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "353 " "Peak virtual memory: 353 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1513145276439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 09:37:56 2017 " "Processing ended: Wed Dec 13 09:37:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1513145276439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1513145276439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1513145276439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1513145276439 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1513145277640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1513145277640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 09:37:57 2017 " "Processing started: Wed Dec 13 09:37:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1513145277640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1513145277640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1513145277640 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1513145277780 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab5 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"lab5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1513145277796 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1513145277843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1513145277843 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1513145278014 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1513145278030 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1513145278436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1513145278436 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1513145278436 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1513145278436 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 5/Desktop/verilog files/" { { 0 { 0 ""} 0 400 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1513145278436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 5/Desktop/verilog files/" { { 0 { 0 ""} 0 401 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1513145278436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 5/Desktop/verilog files/" { { 0 { 0 ""} 0 402 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1513145278436 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1513145278436 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1513145278436 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab5.sdc " "Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1513145278545 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1513145278545 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1513145278545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SynchClock (placed in PIN A12 (CLK9, LVDSCLK4p, Input)) " "Automatically promoted node SynchClock (placed in PIN A12 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1513145278560 ""}  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SynchClock } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SynchClock" } } } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 168 -32 136 184 "SynchClock" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SynchClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 5/Desktop/verilog files/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1513145278560 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "matixClk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node matixClk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1513145278560 ""}  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { matixClk } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "matixClk" } } } } { "lab5.bdf" "" { Schematic "C:/Users/DLD lab 5/Desktop/verilog files/lab5.bdf" { { 448 -304 -136 464 "matixClk" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { matixClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DLD lab 5/Desktop/verilog files/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1513145278560 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1513145278638 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1513145278638 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1513145278638 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1513145278638 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1513145278638 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1513145278638 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1513145278638 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1513145278638 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1513145278638 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1513145278638 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1513145278638 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "wrenZero " "Node \"wrenZero\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "wrenZero" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1513145278654 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1513145278654 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1513145278654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1513145280406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1513145280515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1513145280515 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1513145281357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1513145281357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1513145281762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "C:/Users/DLD lab 5/Desktop/verilog files/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1513145282620 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1513145282620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1513145283198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1513145283198 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1513145283198 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1513145283213 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "redOut 0 " "Pin \"redOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1513145283229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenOut 0 " "Pin \"greenOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1513145283229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Hsynch 0 " "Pin \"Hsynch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1513145283229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Vsynch 0 " "Pin \"Vsynch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1513145283229 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "blueOut 0 " "Pin \"blueOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1513145283229 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1513145283229 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1513145283369 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1513145283400 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1513145283556 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1513145283884 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1513145283884 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1513145283900 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1513145283900 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DLD lab 5/Desktop/verilog files/output_files/lab5.fit.smsg " "Generated suppressed messages file C:/Users/DLD lab 5/Desktop/verilog files/output_files/lab5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1513145283993 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1513145284181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 09:38:04 2017 " "Processing ended: Wed Dec 13 09:38:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1513145284181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1513145284181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1513145284181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1513145284181 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1513145285413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1513145285413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 09:38:05 2017 " "Processing started: Wed Dec 13 09:38:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1513145285413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1513145285413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1513145285413 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1513145286663 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1513145286710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1513145287365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 09:38:07 2017 " "Processing ended: Wed Dec 13 09:38:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1513145287365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1513145287365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1513145287365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1513145287365 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1513145290438 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1513145291140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1513145291140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 09:38:10 2017 " "Processing started: Wed Dec 13 09:38:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1513145291140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1513145291140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab5 -c lab5 " "Command: quartus_sta lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1513145291140 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1513145291234 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1513145291390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1513145291452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1513145291452 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab5.sdc " "Synopsys Design Constraints File file not found: 'lab5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1513145291577 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1513145291577 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SynchClock SynchClock " "create_clock -period 1.000 -name SynchClock SynchClock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1513145291577 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name matixClk matixClk " "create_clock -period 1.000 -name matixClk matixClk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1513145291577 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1513145291577 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1513145291593 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1513145291593 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1513145291608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.408 " "Worst-case setup slack is -5.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.408      -342.718 matixClk  " "   -5.408      -342.718 matixClk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.649       -59.134 SynchClock  " "   -3.649       -59.134 SynchClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1513145291608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 SynchClock  " "    0.445         0.000 SynchClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.461         0.000 matixClk  " "    1.461         0.000 matixClk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1513145291608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1513145291608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1513145291608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.814 " "Worst-case minimum pulse width slack is -1.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814      -346.291 matixClk  " "   -1.814      -346.291 matixClk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631       -26.071 SynchClock  " "   -1.631       -26.071 SynchClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1513145291624 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1513145291686 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1513145291702 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1513145291717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.314 " "Worst-case setup slack is -1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.314       -76.188 matixClk  " "   -1.314       -76.188 matixClk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766       -10.520 SynchClock  " "   -0.766       -10.520 SynchClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1513145291717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 SynchClock  " "    0.215         0.000 SynchClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.561         0.000 matixClk  " "    0.561         0.000 matixClk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1513145291733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1513145291733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1513145291733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -271.750 matixClk  " "   -1.423      -271.750 matixClk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -21.380 SynchClock  " "   -1.380       -21.380 SynchClock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1513145291749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1513145291749 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1513145291827 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1513145291858 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1513145291858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1513145291951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 09:38:11 2017 " "Processing ended: Wed Dec 13 09:38:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1513145291951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1513145291951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1513145291951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1513145291951 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1513145293184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1513145293184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 13 09:38:12 2017 " "Processing started: Wed Dec 13 09:38:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1513145293184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1513145293184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1513145293184 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "lab5.vo\", \"lab5_fast.vo lab5_v.sdo lab5_v_fast.sdo C:/Users/DLD lab 5/Desktop/verilog files/simulation/modelsim/ simulation " "Generated files \"lab5.vo\", \"lab5_fast.vo\", \"lab5_v.sdo\" and \"lab5_v_fast.sdo\" in directory \"C:/Users/DLD lab 5/Desktop/verilog files/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1513145293730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1513145293761 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 13 09:38:13 2017 " "Processing ended: Wed Dec 13 09:38:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1513145293761 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1513145293761 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1513145293761 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1513145293761 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1513145294432 ""}
