Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Jun 08 17:01:12 2016
| Host         : Calvin-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file clock_timing_summary_routed.rpt -rpx clock_timing_summary_routed.rpx
| Design       : clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: sw[12] (HIGH)

 There are 366 register/latch pins with no clock driven by root clock pin: msTimer/freq_reg/C (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: refTimer/freq_reg/C (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: secTimer/clk_div_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/uhr_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: timeCounter/umin_reg[7]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1171 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.487        0.000                      0                  451        0.104        0.000                      0                  451        4.500        0.000                       0                   256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.487        0.000                      0                  451        0.104        0.000                      0                  451        4.500        0.000                       0                   256  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 dbbtnR/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downtimer/amin_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.704ns (14.541%)  route 4.138ns (85.459%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.567     5.088    dbbtnR/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  dbbtnR/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  dbbtnR/btnOut_reg/Q
                         net (fo=20, routed)          2.076     7.620    downtimer/db_btnR
    SLICE_X43Y40         LUT5 (Prop_lut5_I1_O)        0.124     7.744 r  downtimer/last_btnL_i_2/O
                         net (fo=22, routed)          1.476     9.220    downtimer/last_btnL127_out
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  downtimer/amin[5]_i_1/O
                         net (fo=5, routed)           0.586     9.930    downtimer/amin[5]_i_1_n_0
    SLICE_X46Y42         FDRE                                         r  downtimer/amin_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.447    14.788    downtimer/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  downtimer/amin_reg[1]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X46Y42         FDRE (Setup_fdre_C_R)       -0.524    14.417    downtimer/amin_reg[1]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 dbbtnR/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downtimer/amin_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.704ns (14.541%)  route 4.138ns (85.459%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.567     5.088    dbbtnR/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  dbbtnR/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  dbbtnR/btnOut_reg/Q
                         net (fo=20, routed)          2.076     7.620    downtimer/db_btnR
    SLICE_X43Y40         LUT5 (Prop_lut5_I1_O)        0.124     7.744 r  downtimer/last_btnL_i_2/O
                         net (fo=22, routed)          1.476     9.220    downtimer/last_btnL127_out
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  downtimer/amin[5]_i_1/O
                         net (fo=5, routed)           0.586     9.930    downtimer/amin[5]_i_1_n_0
    SLICE_X46Y42         FDRE                                         r  downtimer/amin_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.447    14.788    downtimer/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  downtimer/amin_reg[3]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X46Y42         FDRE (Setup_fdre_C_R)       -0.524    14.417    downtimer/amin_reg[3]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 dbbtnR/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downtimer/amin_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.704ns (14.541%)  route 4.138ns (85.459%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.567     5.088    dbbtnR/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  dbbtnR/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  dbbtnR/btnOut_reg/Q
                         net (fo=20, routed)          2.076     7.620    downtimer/db_btnR
    SLICE_X43Y40         LUT5 (Prop_lut5_I1_O)        0.124     7.744 r  downtimer/last_btnL_i_2/O
                         net (fo=22, routed)          1.476     9.220    downtimer/last_btnL127_out
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  downtimer/amin[5]_i_1/O
                         net (fo=5, routed)           0.586     9.930    downtimer/amin[5]_i_1_n_0
    SLICE_X46Y42         FDRE                                         r  downtimer/amin_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.447    14.788    downtimer/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  downtimer/amin_reg[4]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X46Y42         FDRE (Setup_fdre_C_R)       -0.524    14.417    downtimer/amin_reg[4]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 dbbtnR/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downtimer/amin_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.704ns (14.541%)  route 4.138ns (85.459%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.567     5.088    dbbtnR/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  dbbtnR/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  dbbtnR/btnOut_reg/Q
                         net (fo=20, routed)          2.076     7.620    downtimer/db_btnR
    SLICE_X43Y40         LUT5 (Prop_lut5_I1_O)        0.124     7.744 r  downtimer/last_btnL_i_2/O
                         net (fo=22, routed)          1.476     9.220    downtimer/last_btnL127_out
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  downtimer/amin[5]_i_1/O
                         net (fo=5, routed)           0.586     9.930    downtimer/amin[5]_i_1_n_0
    SLICE_X46Y42         FDRE                                         r  downtimer/amin_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.447    14.788    downtimer/clk_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  downtimer/amin_reg[5]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X46Y42         FDRE (Setup_fdre_C_R)       -0.524    14.417    downtimer/amin_reg[5]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 dbbtnR/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downtimer/amin_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 0.704ns (14.541%)  route 4.138ns (85.459%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.567     5.088    dbbtnR/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  dbbtnR/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  dbbtnR/btnOut_reg/Q
                         net (fo=20, routed)          2.076     7.620    downtimer/db_btnR
    SLICE_X43Y40         LUT5 (Prop_lut5_I1_O)        0.124     7.744 r  downtimer/last_btnL_i_2/O
                         net (fo=22, routed)          1.476     9.220    downtimer/last_btnL127_out
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.344 r  downtimer/amin[5]_i_1/O
                         net (fo=5, routed)           0.586     9.930    downtimer/amin[5]_i_1_n_0
    SLICE_X47Y42         FDRE                                         r  downtimer/amin_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.447    14.788    downtimer/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  downtimer/amin_reg[0]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X47Y42         FDRE (Setup_fdre_C_R)       -0.429    14.512    downtimer/amin_reg[0]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 dbbtnL/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downtimer/ahr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 0.903ns (19.659%)  route 3.690ns (80.341%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.560     5.081    dbbtnL/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  dbbtnL/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.478     5.559 r  dbbtnL/btnOut_reg/Q
                         net (fo=38, routed)          1.208     6.767    downtimer/db_btnL
    SLICE_X41Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.068 r  downtimer/last_btnL_i_3/O
                         net (fo=27, routed)          1.547     8.615    downtimer/last_btnL028_out
    SLICE_X37Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.739 r  downtimer/ahr[7]_i_1/O
                         net (fo=4, routed)           0.935     9.675    downtimer/ahr[7]_i_1_n_0
    SLICE_X36Y34         FDRE                                         r  downtimer/ahr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.439    14.780    downtimer/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  downtimer/ahr_reg[3]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X36Y34         FDRE (Setup_fdre_C_R)       -0.429    14.504    downtimer/ahr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 dbbtnR/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downtimer/amin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.854ns (18.090%)  route 3.867ns (81.910%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.567     5.088    dbbtnR/clk_IBUF_BUFG
    SLICE_X29Y47         FDRE                                         r  dbbtnR/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  dbbtnR/btnOut_reg/Q
                         net (fo=20, routed)          2.076     7.620    downtimer/db_btnR
    SLICE_X43Y40         LUT5 (Prop_lut5_I1_O)        0.124     7.744 r  downtimer/last_btnL_i_2/O
                         net (fo=22, routed)          0.792     8.536    downtimer/last_btnL127_out
    SLICE_X46Y41         LUT6 (Prop_lut6_I2_O)        0.124     8.660 r  downtimer/amin[5]_i_4/O
                         net (fo=6, routed)           0.476     9.136    downtimer/amin[5]_i_4_n_0
    SLICE_X46Y41         LUT2 (Prop_lut2_I0_O)        0.150     9.286 r  downtimer/amin[0]_i_1/O
                         net (fo=1, routed)           0.523     9.809    downtimer/amin[0]_i_1_n_0
    SLICE_X47Y42         FDRE                                         r  downtimer/amin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.447    14.788    downtimer/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  downtimer/amin_reg[0]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X47Y42         FDRE (Setup_fdre_C_D)       -0.271    14.670    downtimer/amin_reg[0]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 dbbtnL/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timeCounter/umin_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 1.027ns (21.923%)  route 3.658ns (78.077%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.560     5.081    dbbtnL/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  dbbtnL/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.478     5.559 f  dbbtnL/btnOut_reg/Q
                         net (fo=38, routed)          1.994     7.553    timeCounter/db_btnL
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.301     7.854 r  timeCounter/umin[5]_i_4/O
                         net (fo=3, routed)           0.627     8.482    timeCounter/last_btnR
    SLICE_X39Y44         LUT5 (Prop_lut5_I0_O)        0.124     8.606 r  timeCounter/umin[5]_i_6/O
                         net (fo=6, routed)           0.430     9.036    timeCounter/umin[5]_i_6_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I5_O)        0.124     9.160 r  timeCounter/umin[5]_i_2/O
                         net (fo=5, routed)           0.606     9.766    timeCounter/umin[5]_i_2_n_0
    SLICE_X39Y44         FDRE                                         r  timeCounter/umin_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.445    14.786    timeCounter/clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  timeCounter/umin_reg[0]/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X39Y44         FDRE (Setup_fdre_C_CE)      -0.205    14.734    timeCounter/umin_reg[0]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 dbbtnL/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downtimer/ahr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 0.903ns (20.281%)  route 3.549ns (79.719%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.560     5.081    dbbtnL/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  dbbtnL/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.478     5.559 r  dbbtnL/btnOut_reg/Q
                         net (fo=38, routed)          1.208     6.767    downtimer/db_btnL
    SLICE_X41Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.068 r  downtimer/last_btnL_i_3/O
                         net (fo=27, routed)          1.547     8.615    downtimer/last_btnL028_out
    SLICE_X37Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.739 r  downtimer/ahr[7]_i_1/O
                         net (fo=4, routed)           0.794     9.534    downtimer/ahr[7]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  downtimer/ahr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.440    14.781    downtimer/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  downtimer/ahr_reg[5]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X36Y35         FDRE (Setup_fdre_C_R)       -0.429    14.505    downtimer/ahr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  4.971    

Slack (MET) :             4.971ns  (required time - arrival time)
  Source:                 dbbtnL/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            downtimer/ahr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 0.903ns (20.281%)  route 3.549ns (79.719%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.560     5.081    dbbtnL/clk_IBUF_BUFG
    SLICE_X30Y36         FDRE                                         r  dbbtnL/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.478     5.559 r  dbbtnL/btnOut_reg/Q
                         net (fo=38, routed)          1.208     6.767    downtimer/db_btnL
    SLICE_X41Y41         LUT5 (Prop_lut5_I1_O)        0.301     7.068 r  downtimer/last_btnL_i_3/O
                         net (fo=27, routed)          1.547     8.615    downtimer/last_btnL028_out
    SLICE_X37Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.739 r  downtimer/ahr[7]_i_1/O
                         net (fo=4, routed)           0.794     9.534    downtimer/ahr[7]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  downtimer/ahr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.440    14.781    downtimer/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  downtimer/ahr_reg[6]/C
                         clock pessimism              0.188    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X36Y35         FDRE (Setup_fdre_C_R)       -0.429    14.505    downtimer/ahr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  4.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 msTimer/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msTimer/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    msTimer/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  msTimer/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  msTimer/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    msTimer/count_reg_n_0_[28]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  msTimer/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    msTimer/count_reg[28]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  msTimer/count_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.923    msTimer/count_reg[31]_i_2_n_7
    SLICE_X33Y50         FDRE                                         r  msTimer/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.830     1.958    msTimer/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  msTimer/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    msTimer/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 refTimer/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refTimer/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    refTimer/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  refTimer/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  refTimer/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.708    refTimer/count_reg_n_0_[24]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  refTimer/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    refTimer/count_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  refTimer/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.923    refTimer/count_reg[28]_i_1__0_n_7
    SLICE_X31Y50         FDRE                                         r  refTimer/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.830     1.958    refTimer/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  refTimer/count_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    refTimer/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 msTimer/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msTimer/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    msTimer/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  msTimer/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  msTimer/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    msTimer/count_reg_n_0_[28]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  msTimer/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    msTimer/count_reg[28]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  msTimer/count_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.934    msTimer/count_reg[31]_i_2_n_5
    SLICE_X33Y50         FDRE                                         r  msTimer/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.830     1.958    msTimer/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  msTimer/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    msTimer/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 refTimer/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refTimer/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    refTimer/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  refTimer/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  refTimer/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.708    refTimer/count_reg_n_0_[24]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  refTimer/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    refTimer/count_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  refTimer/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.934    refTimer/count_reg[28]_i_1__0_n_5
    SLICE_X31Y50         FDRE                                         r  refTimer/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.830     1.958    refTimer/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  refTimer/count_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    refTimer/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 refTimer/count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refTimer/freq_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.231ns (44.617%)  route 0.287ns (55.383%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.562     1.445    refTimer/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  refTimer/count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  refTimer/count_reg[25]/Q
                         net (fo=2, routed)           0.099     1.685    refTimer/count_reg_n_0_[25]
    SLICE_X30Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.730 r  refTimer/count[31]_i_5__1/O
                         net (fo=2, routed)           0.188     1.918    refTimer/count[31]_i_5__1_n_0
    SLICE_X30Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.963 r  refTimer/freq_i_1__0/O
                         net (fo=1, routed)           0.000     1.963    refTimer/freq_i_1__0_n_0
    SLICE_X30Y49         FDRE                                         r  refTimer/freq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.833     1.960    refTimer/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  refTimer/freq_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X30Y49         FDRE (Hold_fdre_C_D)         0.120     1.836    refTimer/freq_reg
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 msTimer/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msTimer/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    msTimer/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  msTimer/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  msTimer/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    msTimer/count_reg_n_0_[28]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  msTimer/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    msTimer/count_reg[28]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  msTimer/count_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.959    msTimer/count_reg[31]_i_2_n_6
    SLICE_X33Y50         FDRE                                         r  msTimer/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.830     1.958    msTimer/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  msTimer/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    msTimer/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 refTimer/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refTimer/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    refTimer/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  refTimer/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  refTimer/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.708    refTimer/count_reg_n_0_[24]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  refTimer/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    refTimer/count_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  refTimer/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.959    refTimer/count_reg[28]_i_1__0_n_6
    SLICE_X31Y50         FDRE                                         r  refTimer/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.830     1.958    refTimer/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  refTimer/count_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    refTimer/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 refTimer/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refTimer/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    refTimer/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  refTimer/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  refTimer/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.708    refTimer/count_reg_n_0_[24]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  refTimer/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    refTimer/count_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  refTimer/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.959    refTimer/count_reg[28]_i_1__0_n_4
    SLICE_X31Y50         FDRE                                         r  refTimer/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.830     1.958    refTimer/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  refTimer/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    refTimer/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 refTimer/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refTimer/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    refTimer/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  refTimer/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  refTimer/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.708    refTimer/count_reg_n_0_[24]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  refTimer/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    refTimer/count_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  refTimer/count_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    refTimer/count_reg[28]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  refTimer/count_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000     1.962    refTimer/count_reg[31]_i_2__0_n_7
    SLICE_X31Y51         FDRE                                         r  refTimer/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.830     1.958    refTimer/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  refTimer/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    refTimer/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 refTimer/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refTimer/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.564     1.447    refTimer/clk_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  refTimer/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  refTimer/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.708    refTimer/count_reg_n_0_[24]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  refTimer/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.869    refTimer/count_reg[24]_i_1__0_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  refTimer/count_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.908    refTimer/count_reg[28]_i_1__0_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  refTimer/count_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.973    refTimer/count_reg[31]_i_2__0_n_5
    SLICE_X31Y51         FDRE                                         r  refTimer/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.830     1.958    refTimer/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  refTimer/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    refTimer/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y38   downtimer/bmin_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y38   downtimer/bmin_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y37   downtimer/bmin_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y38   downtimer/bmin_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y39   downtimer/bmin_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y38   downtimer/bmin_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y38   downtimer/bmin_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y38   downtimer/bmin_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y27   ledpwm/dim_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   refTimer/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   refTimer/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   refTimer/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   refTimer/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   refTimer/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   refTimer/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   refTimer/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   refTimer/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y34   secTimer/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   timeCounter/last_btnR_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   downtimer/bmin_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y37   secTimer/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y37   secTimer/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y37   secTimer/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y38   secTimer/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y38   secTimer/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y38   secTimer/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   refTimer/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   refTimer/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y50   refTimer/count_reg[27]/C



