
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.54

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_data_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    36    0.35    0.24    0.22    0.42 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.24    0.00    0.42 ^ a_rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.25    0.25   library removal time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.17   slack (MET)


Startpoint: a_wr_data[0] (input port clocked by core_clock)
Endpoint: a_to_b_mem[4][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.04    0.00    0.00    0.20 v a_wr_data[0] (in)
                                         a_wr_data[0] (net)
                  0.00    0.00    0.20 v _0884_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _0884_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0099_ (net)
                  0.06    0.00    0.39 v a_to_b_mem[4][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_to_b_mem[4][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    36    0.35    0.24    0.22    0.42 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.24    0.00    0.42 ^ a_rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.42   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  9.67   slack (MET)


Startpoint: b_rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_rd_ptr[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.01    0.07    0.36    0.36 v b_rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         b_rd_ptr[2] (net)
                  0.07    0.00    0.36 v _0674_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.10    0.24    0.26    0.62 v _0674_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0446_ (net)
                  0.24    0.00    0.62 v _0675_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     9    0.12    0.46    0.34    0.96 ^ _0675_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0597_ (net)
                  0.46    0.00    0.96 ^ _1229_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.22    0.47    1.42 v _1229_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0599_ (net)
                  0.22    0.00    1.42 v _0642_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.22    1.64 v _0642_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0426_ (net)
                  0.08    0.00    1.64 v _0643_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.27    0.20    1.84 ^ _0643_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0427_ (net)
                  0.27    0.00    1.84 ^ _0644_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.02    0.12    0.33    2.17 v _0644_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _0428_ (net)
                  0.12    0.00    2.17 v _0645_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.17    0.16    0.21    2.38 v _0645_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0429_ (net)
                  0.16    0.00    2.38 v _0646_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     2    0.03    0.16    0.14    2.51 ^ _0646_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0430_ (net)
                  0.16    0.00    2.51 ^ _0850_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.28    0.28    0.25    2.76 ^ _0850_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0550_ (net)
                  0.28    0.00    2.76 ^ _0964_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
    10    0.14    0.28    0.20    2.96 v _0964_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0307_ (net)
                  0.28    0.00    2.96 v _1022_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.06    0.37    3.33 ^ _1022_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0160_ (net)
                  0.06    0.00    3.33 ^ b_rd_ptr[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.33   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ b_rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                  6.54   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_rd_data_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    36    0.35    0.24    0.22    0.42 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.24    0.00    0.42 ^ a_rd_data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.42   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_rd_data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  9.67   slack (MET)


Startpoint: b_rd_ptr[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: b_rd_ptr[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_rd_ptr[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.01    0.07    0.36    0.36 v b_rd_ptr[2]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         b_rd_ptr[2] (net)
                  0.07    0.00    0.36 v _0674_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.10    0.24    0.26    0.62 v _0674_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0446_ (net)
                  0.24    0.00    0.62 v _0675_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     9    0.12    0.46    0.34    0.96 ^ _0675_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0597_ (net)
                  0.46    0.00    0.96 ^ _1229_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.22    0.47    1.42 v _1229_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0599_ (net)
                  0.22    0.00    1.42 v _0642_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.08    0.22    1.64 v _0642_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0426_ (net)
                  0.08    0.00    1.64 v _0643_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.27    0.20    1.84 ^ _0643_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0427_ (net)
                  0.27    0.00    1.84 ^ _0644_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.02    0.12    0.33    2.17 v _0644_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _0428_ (net)
                  0.12    0.00    2.17 v _0645_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.17    0.16    0.21    2.38 v _0645_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _0429_ (net)
                  0.16    0.00    2.38 v _0646_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     2    0.03    0.16    0.14    2.51 ^ _0646_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0430_ (net)
                  0.16    0.00    2.51 ^ _0850_/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
    10    0.28    0.28    0.25    2.76 ^ _0850_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         _0550_ (net)
                  0.28    0.00    2.76 ^ _0964_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
    10    0.14    0.28    0.20    2.96 v _0964_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_4)
                                         _0307_ (net)
                  0.28    0.00    2.96 v _1022_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.00    0.06    0.37    3.33 ^ _1022_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _0160_ (net)
                  0.06    0.00    3.33 ^ b_rd_ptr[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.33   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ b_rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                  6.54   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.21e-02   5.74e-03   1.72e-07   5.78e-02  36.8%
Combinational          7.19e-02   2.75e-02   1.91e-07   9.94e-02  63.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.24e-01   3.32e-02   3.63e-07   1.57e-01 100.0%
                          78.9%      21.1%       0.0%
