#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Nov 07 10:04:19 2017
# Process ID: 18300
# Current directory: C:/Users/53430/Desktop/lab3b/project_lab3c
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11436 C:\Users\53430\Desktop\lab3b\project_lab3c\project_lab3c.xpr
# Log file: C:/Users/53430/Desktop/lab3b/project_lab3c/vivado.log
# Journal file: C:/Users/53430/Desktop/lab3b/project_lab3c\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 922.266 ; gain = 226.621
open_bd_design {C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:lab3c:1.0 - lab3c_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 947.070 ; gain = 12.852
ipx::edit_ip_in_project -upgrade true -name lab3c_v1_0_project -directory C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2016.3/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1058.293 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.293 ; gain = 0.000
ipx::merge_project_changes ports [ipx::current_core]
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_INPUT_WORDS' by 16 for port or parameter 'nr_of_reads'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_OUTPUT_WORDS' by 3 for port or parameter 'nr_of_writes'
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_INPUT_WORDS' by 16 for port or parameter 'nr_of_reads'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_OUTPUT_WORDS' by 3 for port or parameter 'nr_of_writes'
set_property core_revision 16 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/users/53430/desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project/lab3c_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/53430/desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project/lab3c_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Nov 07 10:38:22 2017. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 07 10:38:22 2017...
close_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.293 ; gain = 0.000
update_ip_catalog -rebuild -repo_path d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:lab3c:1.0 [get_ips  design_1_lab3c_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_lab3c_0_1 (lab3c_v1.0 1.0) from revision 15 to revision 16
Wrote  : <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/53430/Desktop/lab3b/project_lab3c/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_lab3c_0_1] -no_script -sync -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lab3c_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c91691e22761c339; cache size = 1464.377 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 023c509eefac00f2; cache size = 1464.377 MB.
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Tue Nov 07 10:39:04 2017] Launched design_1_lab3c_0_1_synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/design_1_lab3c_0_1_synth_1/runme.log
[Tue Nov 07 10:39:04 2017] Launched synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1198.004 ; gain = 129.383
launch_runs impl_1 -jobs 4
[Tue Nov 07 10:59:45 2017] Launched impl_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name lab3c_v1_0_project -directory C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1219.660 ; gain = 0.000
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_INPUT_WORDS' by 16 for port or parameter 'nr_of_reads'
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'NUMBER_OF_OUTPUT_WORDS' by 3 for port or parameter 'nr_of_writes'
set_property core_revision 17 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/users/53430/desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project/lab3c_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/users/53430/desktop/lab3b/project_lab3c/project_lab3c.tmp/lab3c_v1_0_project/lab3c_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Tue Nov 07 12:09:22 2017. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 07 12:09:22 2017...
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.453 ; gain = 2.934
update_ip_catalog -rebuild -repo_path d:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/EMBEDDEDPROJECT/MyWork/ip_repo/lab3c_1.0'
upgrade_ip -vlnv xilinx.com:user:lab3c:1.0 [get_ips  design_1_lab3c_0_1] -log ip_upgrade.log
Upgrading 'C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_lab3c_0_1 (lab3c_v1.0 1.0) from revision 16 to revision 17
Wrote  : <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/53430/Desktop/lab3b/project_lab3c/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_lab3c_0_1] -no_script -sync -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_GP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : <C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block lab3c_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = c91691e22761c339; cache size = 1464.565 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 023c509eefac00f2; cache size = 1464.565 MB.
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Tue Nov 07 12:09:54 2017] Launched design_1_lab3c_0_1_synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/design_1_lab3c_0_1_synth_1/runme.log
[Tue Nov 07 12:09:54 2017] Launched synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1440.672 ; gain = 72.715
reset_run synth_1
reset_run design_1_lab3c_0_1_synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Tue Nov 07 12:44:32 2017] Launched design_1_lab3c_0_1_synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/design_1_lab3c_0_1_synth_1/runme.log
[Tue Nov 07 12:44:32 2017] Launched synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/synth_1/runme.log
reset_run synth_1
reset_run design_1_lab3c_0_1_synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Tue Nov 07 14:03:41 2017] Launched design_1_lab3c_0_1_synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/design_1_lab3c_0_1_synth_1/runme.log
[Tue Nov 07 14:03:41 2017] Launched synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/synth_1/runme.log
reset_run synth_1
reset_run design_1_lab3c_0_1_synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Tue Nov 07 14:43:41 2017] Launched design_1_lab3c_0_1_synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/design_1_lab3c_0_1_synth_1/runme.log
[Tue Nov 07 14:43:41 2017] Launched synth_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/synth_1/runme.log
close_bd_design [get_bd_designs design_1]
launch_runs impl_1 -jobs 4
[Tue Nov 07 16:42:02 2017] Launched impl_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -jobs 4
[Tue Nov 07 18:11:36 2017] Launched impl_1...
Run output will be captured here: C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 07 19:15:39 2017...
