<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="systolic.cpp:160:16" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 64 has been inferred" BundleName="gmem2" VarName="C" LoopLoc="systolic.cpp:160:16" LoopName="EXTRACT_I" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" Length="64" Direction="write" AccessID="C3seq" OrigID="for.inc253.store.15" OrigAccess-DebugLoc="systolic.cpp:163:10" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="systolic.cpp:81:30" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by load" resolution="214-231" BundleName="gmem0" VarName="A" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then.load.1" OrigAccess-DebugLoc="systolic.cpp:81:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="systolic.cpp:67:12" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem0" VarName="A" LoopLoc="systolic.cpp:67:12" LoopName="CYCLE" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then.1.load.1" OrigAccess-DebugLoc="systolic.cpp:81:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="systolic.cpp:67:12" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem0" VarName="A" LoopLoc="systolic.cpp:67:12" LoopName="CYCLE" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then.2.load.1" OrigAccess-DebugLoc="systolic.cpp:81:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="systolic.cpp:67:12" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem0" VarName="A" LoopLoc="systolic.cpp:67:12" LoopName="CYCLE" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then.3.load.1" OrigAccess-DebugLoc="systolic.cpp:81:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="systolic.cpp:67:12" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem0" VarName="A" LoopLoc="systolic.cpp:67:12" LoopName="CYCLE" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then.4.load.1" OrigAccess-DebugLoc="systolic.cpp:81:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="systolic.cpp:67:12" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem0" VarName="A" LoopLoc="systolic.cpp:67:12" LoopName="CYCLE" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then.5.load.1" OrigAccess-DebugLoc="systolic.cpp:81:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="systolic.cpp:67:12" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem0" VarName="A" LoopLoc="systolic.cpp:67:12" LoopName="CYCLE" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then.6.load.1" OrigAccess-DebugLoc="systolic.cpp:81:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="systolic.cpp:67:12" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem0" VarName="A" LoopLoc="systolic.cpp:67:12" LoopName="CYCLE" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then.7.load.1" OrigAccess-DebugLoc="systolic.cpp:81:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="systolic.cpp:67:12" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem1" VarName="B" LoopLoc="systolic.cpp:67:12" LoopName="CYCLE" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then86.load.1" OrigAccess-DebugLoc="systolic.cpp:94:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="systolic.cpp:67:12" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem1" VarName="B" LoopLoc="systolic.cpp:67:12" LoopName="CYCLE" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then86.1.load.1" OrigAccess-DebugLoc="systolic.cpp:94:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="systolic.cpp:67:12" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem1" VarName="B" LoopLoc="systolic.cpp:67:12" LoopName="CYCLE" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then86.2.load.1" OrigAccess-DebugLoc="systolic.cpp:94:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="systolic.cpp:67:12" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem1" VarName="B" LoopLoc="systolic.cpp:67:12" LoopName="CYCLE" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then86.3.load.1" OrigAccess-DebugLoc="systolic.cpp:94:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="systolic.cpp:67:12" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem1" VarName="B" LoopLoc="systolic.cpp:67:12" LoopName="CYCLE" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then86.4.load.1" OrigAccess-DebugLoc="systolic.cpp:94:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="systolic.cpp:67:12" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem1" VarName="B" LoopLoc="systolic.cpp:67:12" LoopName="CYCLE" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then86.5.load.1" OrigAccess-DebugLoc="systolic.cpp:94:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="systolic.cpp:67:12" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem1" VarName="B" LoopLoc="systolic.cpp:67:12" LoopName="CYCLE" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then86.6.load.1" OrigAccess-DebugLoc="systolic.cpp:94:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="systolic.cpp:67:12" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="gmem1" VarName="B" LoopLoc="systolic.cpp:67:12" LoopName="CYCLE" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="if.then86.7.load.1" OrigAccess-DebugLoc="systolic.cpp:94:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="systolic.cpp:161:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem2" VarName="C" LoopLoc="systolic.cpp:161:20" LoopName="EXTRACT_J" ParentFunc="systolic_array_kernel(ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8], ap_int&lt;16&gt; (*) [8])" OrigID="C3seq" OrigAccess-DebugLoc="systolic.cpp:160:16" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="systolic.cpp:160:16" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 64 and bit width 16 in loop 'EXTRACT_I' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="systolic.cpp:160:16" LoopName="EXTRACT_I" Length="64" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

