

================================================================
== Vitis HLS Report for 'dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s'
================================================================
* Date:           Fri May 24 19:16:50 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.255 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.999 ns|  9.999 ns|    3|    3|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read345 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read3" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read143 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln1273_242 = zext i6 %p_read143"   --->   Operation 7 'zext' 'zext_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.23ns)   --->   "%r_V_494 = mul i10 %zext_ln1273_242, i10 11"   --->   Operation 8 'mul' 'r_V_494' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_494, i32 1, i32 9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 9 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1273_256 = zext i6 %p_read345"   --->   Operation 10 'zext' 'zext_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_V_519 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read345, i2 0"   --->   Operation 11 'bitconcatenate' 'r_V_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln1273_257 = zext i8 %r_V_519"   --->   Operation 12 'zext' 'zext_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%r_V_511 = add i9 %zext_ln1273_257, i9 %zext_ln1273_256"   --->   Operation 13 'add' 'r_V_511' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mult_V_396 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_511, i32 1, i32 8"   --->   Operation 14 'partselect' 'mult_V_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%r_V_512 = sub i9 0, i9 %zext_ln1273_257"   --->   Operation 15 'sub' 'r_V_512' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln818_125 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_512, i32 1, i32 8"   --->   Operation 16 'partselect' 'trunc_ln818_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.70ns)   --->   "%r_V_516 = sub i9 %zext_ln1273_256, i9 %zext_ln1273_257"   --->   Operation 17 'sub' 'r_V_516' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln818_128 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_516, i32 1, i32 8"   --->   Operation 18 'partselect' 'trunc_ln818_128' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_99 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read28" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 19 'read' 'p_read_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_100 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read27" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 20 'read' 'p_read_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_103 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read24" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 21 'read' 'p_read_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_105 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read22" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 22 'read' 'p_read_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_read2062 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read20" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 23 'read' 'p_read2062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_108 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read18" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 24 'read' 'p_read_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_109 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read17" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 25 'read' 'p_read_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_110 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read16" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 26 'read' 'p_read_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_111 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read15" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'read' 'p_read_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_112 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read14" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 28 'read' 'p_read_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_113 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read13" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 29 'read' 'p_read_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_114 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read12" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 30 'read' 'p_read_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_115 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 31 'read' 'p_read_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_read1052 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read10" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 32 'read' 'p_read1052' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_read951 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 33 'read' 'p_read951' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_read850 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read8" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 34 'read' 'p_read850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_read749 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 35 'read' 'p_read749' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_read648 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read6" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 36 'read' 'p_read648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_read547 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 37 'read' 'p_read547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_read446 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read4" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 38 'read' 'p_read446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_read244 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 39 'read' 'p_read244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_read42 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 40 'read' 'p_read42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1273_235 = zext i6 %p_read42"   --->   Operation 41 'zext' 'zext_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1273_236 = zext i6 %p_read42"   --->   Operation 42 'zext' 'zext_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%r_V_472 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read42, i2 0"   --->   Operation 43 'bitconcatenate' 'r_V_472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1273_237 = zext i8 %r_V_472"   --->   Operation 44 'zext' 'zext_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1273_238 = zext i8 %r_V_472"   --->   Operation 45 'zext' 'zext_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.70ns)   --->   "%r_V_475 = sub i9 0, i9 %zext_ln1273_238"   --->   Operation 46 'sub' 'r_V_475' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i9 %r_V_475"   --->   Operation 47 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.71ns)   --->   "%r_V = sub i10 %sext_ln1273, i10 %zext_ln1273_236"   --->   Operation 48 'sub' 'r_V' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V, i32 1, i32 9"   --->   Operation 49 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i9 %trunc_ln"   --->   Operation 50 'sext' 'sext_ln1273_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read42, i3 0"   --->   Operation 51 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1273_239 = zext i9 %shl_ln1273_s"   --->   Operation 52 'zext' 'zext_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.71ns)   --->   "%r_V_469 = sub i10 0, i10 %zext_ln1273_239"   --->   Operation 53 'sub' 'r_V_469' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_469, i32 1, i32 9"   --->   Operation 54 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i9 %trunc_ln818_s"   --->   Operation 55 'sext' 'sext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%mult_V_551 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read42, i1 0"   --->   Operation 56 'bitconcatenate' 'mult_V_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1273_240 = zext i7 %mult_V_551"   --->   Operation 57 'zext' 'zext_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.71ns)   --->   "%r_V_470 = sub i10 %zext_ln1273_239, i10 %zext_ln1273_240"   --->   Operation 58 'sub' 'r_V_470' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%mult_V = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_470, i32 1, i32 9"   --->   Operation 59 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.71ns)   --->   "%r_V_471 = add i10 %zext_ln1273_239, i10 %zext_ln1273_236"   --->   Operation 60 'add' 'r_V_471' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%mult_V_382 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_471, i32 1, i32 9"   --->   Operation 61 'partselect' 'mult_V_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln818_168 = zext i9 %mult_V_382"   --->   Operation 62 'zext' 'zext_ln818_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln17_263 = zext i9 %mult_V_382" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 63 'zext' 'zext_ln17_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln17_266 = zext i7 %mult_V_551" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 64 'zext' 'zext_ln17_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (1.23ns)   --->   "%r_V_473 = mul i10 %zext_ln1273_236, i10 11"   --->   Operation 65 'mul' 'r_V_473' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%mult_V_383 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_473, i32 1, i32 9"   --->   Operation 66 'partselect' 'mult_V_383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln818_169 = zext i9 %mult_V_383"   --->   Operation 67 'zext' 'zext_ln818_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln17_265 = zext i9 %mult_V_383" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 68 'zext' 'zext_ln17_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.71ns)   --->   "%r_V_474 = sub i10 %zext_ln1273_236, i10 %zext_ln1273_239"   --->   Operation 69 'sub' 'r_V_474' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln818_103 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_474, i32 1, i32 9"   --->   Operation 70 'partselect' 'trunc_ln818_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i9 %trunc_ln818_103"   --->   Operation 71 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i9 %trunc_ln818_103"   --->   Operation 72 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln818_104 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_475, i32 1, i32 8"   --->   Operation 73 'partselect' 'trunc_ln818_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i8 %trunc_ln818_104"   --->   Operation 74 'sext' 'sext_ln1273_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i8 %trunc_ln818_104"   --->   Operation 75 'sext' 'sext_ln1273_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.70ns)   --->   "%r_V_476 = add i9 %zext_ln1273_238, i9 %zext_ln1273_235"   --->   Operation 76 'add' 'r_V_476' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%mult_V_384 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_476, i32 1, i32 8"   --->   Operation 77 'partselect' 'mult_V_384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln818_170 = zext i8 %mult_V_384"   --->   Operation 78 'zext' 'zext_ln818_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read42, i4 0"   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1273_241 = zext i10 %shl_ln"   --->   Operation 80 'zext' 'zext_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.72ns)   --->   "%r_V_477 = sub i11 %zext_ln1273_237, i11 %zext_ln1273_241"   --->   Operation 81 'sub' 'r_V_477' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln818_105 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_477, i32 1, i32 10"   --->   Operation 82 'partselect' 'trunc_ln818_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i10 %trunc_ln818_105"   --->   Operation 83 'sext' 'sext_ln1273_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.71ns)   --->   "%r_V_478 = sub i10 %zext_ln1273_239, i10 %zext_ln1273_236"   --->   Operation 84 'sub' 'r_V_478' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%mult_V_385 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_478, i32 1, i32 9"   --->   Operation 85 'partselect' 'mult_V_385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln818_1 = sext i9 %mult_V_385"   --->   Operation 86 'sext' 'sext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln818_171 = zext i11 %sext_ln818_1"   --->   Operation 87 'zext' 'zext_ln818_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln17_267 = zext i11 %sext_ln818_1" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 88 'zext' 'zext_ln17_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.70ns)   --->   "%r_V_480 = sub i9 %zext_ln1273_235, i9 %zext_ln1273_238"   --->   Operation 89 'sub' 'r_V_480' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln818_106 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_480, i32 1, i32 8"   --->   Operation 90 'partselect' 'trunc_ln818_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1273_27 = sext i8 %trunc_ln818_106"   --->   Operation 91 'sext' 'sext_ln1273_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.70ns)   --->   "%r_V_481 = sub i9 %zext_ln1273_238, i9 %zext_ln1273_235"   --->   Operation 92 'sub' 'r_V_481' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%mult_V_386 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_481, i32 1, i32 8"   --->   Operation 93 'partselect' 'mult_V_386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln818_2 = sext i8 %mult_V_386"   --->   Operation 94 'sext' 'sext_ln818_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln818_172 = zext i11 %sext_ln818_2"   --->   Operation 95 'zext' 'zext_ln818_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i6 %p_read143"   --->   Operation 96 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1273_243 = zext i6 %p_read143"   --->   Operation 97 'zext' 'zext_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mult_V_387 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read143, i2 0"   --->   Operation 98 'bitconcatenate' 'mult_V_387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1273_244 = zext i8 %mult_V_387"   --->   Operation 99 'zext' 'zext_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.70ns)   --->   "%r_V_482 = sub i9 %zext_ln1273_243, i9 %zext_ln1273_244"   --->   Operation 100 'sub' 'r_V_482' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln818_107 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_482, i32 1, i32 8"   --->   Operation 101 'partselect' 'trunc_ln818_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i8 %trunc_ln818_107" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 102 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1273_30 = sext i8 %trunc_ln818_107"   --->   Operation 103 'sext' 'sext_ln1273_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i8 %trunc_ln818_107"   --->   Operation 104 'sext' 'sext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%r_V_484 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read143, i3 0"   --->   Operation 105 'bitconcatenate' 'r_V_484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1273_245 = zext i9 %r_V_484"   --->   Operation 106 'zext' 'zext_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1273_66 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read143, i1 0"   --->   Operation 107 'bitconcatenate' 'shl_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1273_246 = zext i7 %shl_ln1273_66"   --->   Operation 108 'zext' 'zext_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1273_247 = zext i7 %shl_ln1273_66"   --->   Operation 109 'zext' 'zext_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1273_248 = zext i7 %shl_ln1273_66"   --->   Operation 110 'zext' 'zext_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.71ns)   --->   "%r_V_483 = sub i10 %zext_ln1273_248, i10 %zext_ln1273_245"   --->   Operation 111 'sub' 'r_V_483' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln818_108 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_483, i32 1, i32 9"   --->   Operation 112 'partselect' 'trunc_ln818_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln17_373 = sext i9 %trunc_ln818_108" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 113 'sext' 'sext_ln17_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln17_374 = sext i9 %trunc_ln818_108" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 114 'sext' 'sext_ln17_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln17_9 = sext i9 %trunc_ln818_108" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 115 'sext' 'sext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln17_270 = zext i8 %mult_V_387" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 116 'zext' 'zext_ln17_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.70ns)   --->   "%r_V_496 = sub i9 0, i9 %zext_ln1273_244"   --->   Operation 117 'sub' 'r_V_496' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i9 %r_V_496"   --->   Operation 118 'sext' 'sext_ln1273_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.71ns)   --->   "%r_V_485 = sub i10 %sext_ln1273_18, i10 %zext_ln1273_242"   --->   Operation 119 'sub' 'r_V_485' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln818_109 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_485, i32 1, i32 9"   --->   Operation 120 'partselect' 'trunc_ln818_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1273_35 = sext i9 %trunc_ln818_109"   --->   Operation 121 'sext' 'sext_ln1273_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.71ns)   --->   "%r_V_486 = sub i10 %zext_ln1273_245, i10 %zext_ln1273_242"   --->   Operation 122 'sub' 'r_V_486' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%mult_V_388 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_486, i32 1, i32 9"   --->   Operation 123 'partselect' 'mult_V_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln818_3 = sext i9 %mult_V_388"   --->   Operation 124 'sext' 'sext_ln818_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln818_173 = zext i11 %sext_ln818_3"   --->   Operation 125 'zext' 'zext_ln818_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.70ns)   --->   "%r_V_487 = sub i9 %zext_ln1273_244, i9 %zext_ln1273_243"   --->   Operation 126 'sub' 'r_V_487' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln818_110 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_487, i32 1, i32 8"   --->   Operation 127 'partselect' 'trunc_ln818_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.23ns)   --->   "%r_V_488 = mul i11 %zext_ln1273, i11 2037"   --->   Operation 128 'mul' 'r_V_488' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln818_111 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_488, i32 1, i32 10"   --->   Operation 129 'partselect' 'trunc_ln818_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln17_376 = sext i10 %trunc_ln818_111" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 130 'sext' 'sext_ln17_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.70ns)   --->   "%r_V_489 = add i9 %zext_ln1273_244, i9 %zext_ln1273_243"   --->   Operation 131 'add' 'r_V_489' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%mult_V_389 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_489, i32 1, i32 8"   --->   Operation 132 'partselect' 'mult_V_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln818_174 = zext i8 %mult_V_389"   --->   Operation 133 'zext' 'zext_ln818_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.71ns)   --->   "%r_V_490 = sub i10 0, i10 %zext_ln1273_245"   --->   Operation 134 'sub' 'r_V_490' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1270_2 = sext i10 %r_V_490"   --->   Operation 135 'sext' 'sext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln818_112 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_490, i32 1, i32 9"   --->   Operation 136 'partselect' 'trunc_ln818_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1273_37 = sext i9 %trunc_ln818_112"   --->   Operation 137 'sext' 'sext_ln1273_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.71ns)   --->   "%r_V_491 = sub i10 %zext_ln1273_245, i10 %zext_ln1273_248"   --->   Operation 138 'sub' 'r_V_491' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%mult_V_390 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_491, i32 1, i32 9"   --->   Operation 139 'partselect' 'mult_V_390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln818_4 = sext i9 %mult_V_390"   --->   Operation 140 'sext' 'sext_ln818_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln818_175 = zext i11 %sext_ln818_4"   --->   Operation 141 'zext' 'zext_ln818_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.71ns)   --->   "%r_V_492 = add i10 %zext_ln1273_245, i10 %zext_ln1273_242"   --->   Operation 142 'add' 'r_V_492' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%mult_V_391 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_492, i32 1, i32 9"   --->   Operation 143 'partselect' 'mult_V_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln818_176 = zext i9 %mult_V_391"   --->   Operation 144 'zext' 'zext_ln818_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln17_272 = zext i9 %mult_V_391" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 145 'zext' 'zext_ln17_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.72ns)   --->   "%r_V_493 = sub i11 %sext_ln1270_2, i11 %zext_ln1273_247"   --->   Operation 146 'sub' 'r_V_493' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln818_113 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_493, i32 1, i32 10"   --->   Operation 147 'partselect' 'trunc_ln818_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1273_40 = sext i10 %trunc_ln818_113"   --->   Operation 148 'sext' 'sext_ln1273_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.70ns)   --->   "%r_V_495 = sub i8 0, i8 %zext_ln1273_246"   --->   Operation 149 'sub' 'r_V_495' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln818_114 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_495, i32 1, i32 7"   --->   Operation 150 'partselect' 'trunc_ln818_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1270_3 = sext i7 %trunc_ln818_114"   --->   Operation 151 'sext' 'sext_ln1270_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln818_115 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_496, i32 1, i32 8"   --->   Operation 152 'partselect' 'trunc_ln818_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1273_42 = sext i8 %trunc_ln818_115"   --->   Operation 153 'sext' 'sext_ln1273_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1273_45 = sext i8 %trunc_ln818_115"   --->   Operation 154 'sext' 'sext_ln1273_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.71ns)   --->   "%r_V_497 = sub i10 %zext_ln1273_242, i10 %zext_ln1273_245"   --->   Operation 155 'sub' 'r_V_497' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln818_116 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_497, i32 1, i32 9"   --->   Operation 156 'partselect' 'trunc_ln818_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1273_47 = sext i9 %trunc_ln818_116"   --->   Operation 157 'sext' 'sext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.72ns)   --->   "%r_V_498 = sub i11 %sext_ln1270_2, i11 %zext_ln1273"   --->   Operation 158 'sub' 'r_V_498' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln818_117 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_498, i32 1, i32 10"   --->   Operation 159 'partselect' 'trunc_ln818_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i10 %trunc_ln818_117" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 160 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln1273_249 = zext i6 %p_read244"   --->   Operation 161 'zext' 'zext_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1273_250 = zext i6 %p_read244"   --->   Operation 162 'zext' 'zext_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%mult_V_392 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read244, i2 0"   --->   Operation 163 'bitconcatenate' 'mult_V_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln1273_251 = zext i8 %mult_V_392"   --->   Operation 164 'zext' 'zext_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1273_252 = zext i8 %mult_V_392"   --->   Operation 165 'zext' 'zext_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.70ns)   --->   "%r_V_506 = sub i9 0, i9 %zext_ln1273_252"   --->   Operation 166 'sub' 'r_V_506' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i9 %r_V_506"   --->   Operation 167 'sext' 'sext_ln1273_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.71ns)   --->   "%r_V_499 = sub i10 %sext_ln1273_20, i10 %zext_ln1273_250"   --->   Operation 168 'sub' 'r_V_499' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln818_118 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_499, i32 1, i32 9"   --->   Operation 169 'partselect' 'trunc_ln818_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln17_21 = sext i9 %trunc_ln818_118" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 170 'sext' 'sext_ln17_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1273_49 = sext i9 %trunc_ln818_118"   --->   Operation 171 'sext' 'sext_ln1273_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%r_V_500 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read244, i3 0"   --->   Operation 172 'bitconcatenate' 'r_V_500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i9 %r_V_500"   --->   Operation 173 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%r_V_501 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read244, i1 0"   --->   Operation 174 'bitconcatenate' 'r_V_501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i7 %r_V_501"   --->   Operation 175 'zext' 'zext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1270_2 = zext i7 %r_V_501"   --->   Operation 176 'zext' 'zext_ln1270_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1270_3 = zext i7 %r_V_501"   --->   Operation 177 'zext' 'zext_ln1270_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.71ns)   --->   "%r_V_502 = sub i10 %zext_ln1270, i10 %zext_ln1273_250"   --->   Operation 178 'sub' 'r_V_502' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln818_119 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_502, i32 1, i32 9"   --->   Operation 179 'partselect' 'trunc_ln818_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln17_377 = sext i9 %trunc_ln818_119" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 180 'sext' 'sext_ln17_377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln17_273 = zext i11 %sext_ln17_377" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 181 'zext' 'zext_ln17_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln1273_253 = zext i11 %sext_ln17_377"   --->   Operation 182 'zext' 'zext_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.70ns)   --->   "%r_V_503 = sub i9 %zext_ln1273_252, i9 %zext_ln1273_249"   --->   Operation 183 'sub' 'r_V_503' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%mult_V_393 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_503, i32 1, i32 8"   --->   Operation 184 'partselect' 'mult_V_393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln1273_67 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read244, i4 0"   --->   Operation 185 'bitconcatenate' 'shl_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1273_254 = zext i10 %shl_ln1273_67"   --->   Operation 186 'zext' 'zext_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.72ns)   --->   "%r_V_504 = sub i11 %zext_ln1273_254, i11 %zext_ln1273_251"   --->   Operation 187 'sub' 'r_V_504' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln818_120 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_504, i32 1, i32 10"   --->   Operation 188 'partselect' 'trunc_ln818_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.71ns)   --->   "%r_V_505 = sub i10 %zext_ln1270, i10 %zext_ln1270_3"   --->   Operation 189 'sub' 'r_V_505' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%mult_V_394 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_505, i32 1, i32 9"   --->   Operation 190 'partselect' 'mult_V_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln818_121 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_506, i32 1, i32 8"   --->   Operation 191 'partselect' 'trunc_ln818_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln17_379 = sext i8 %trunc_ln818_121" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 192 'sext' 'sext_ln17_379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1273_52 = sext i8 %trunc_ln818_121"   --->   Operation 193 'sext' 'sext_ln1273_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.70ns)   --->   "%r_V_507 = sub i9 %zext_ln1273_249, i9 %zext_ln1273_252"   --->   Operation 194 'sub' 'r_V_507' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln818_122 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_507, i32 1, i32 8"   --->   Operation 195 'partselect' 'trunc_ln818_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln17_380 = sext i8 %trunc_ln818_122" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 196 'sext' 'sext_ln17_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln17_381 = sext i8 %trunc_ln818_122" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 197 'sext' 'sext_ln17_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.70ns)   --->   "%r_V_508 = add i9 %zext_ln1273_252, i9 %zext_ln1273_249"   --->   Operation 198 'add' 'r_V_508' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%mult_V_395 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_508, i32 1, i32 8"   --->   Operation 199 'partselect' 'mult_V_395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln818_179 = zext i8 %mult_V_395"   --->   Operation 200 'zext' 'zext_ln818_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln17_277 = zext i8 %mult_V_395" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 201 'zext' 'zext_ln17_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.71ns)   --->   "%sub_ln1273 = sub i10 0, i10 %zext_ln1270"   --->   Operation 202 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i10 %sub_ln1273"   --->   Operation 203 'sext' 'sext_ln1273_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.72ns)   --->   "%r_V_509 = sub i11 %sext_ln1273_21, i11 %zext_ln1270_2"   --->   Operation 204 'sub' 'r_V_509' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln818_123 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_509, i32 1, i32 10"   --->   Operation 205 'partselect' 'trunc_ln818_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1273_54 = sext i10 %trunc_ln818_123"   --->   Operation 206 'sext' 'sext_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.70ns)   --->   "%r_V_510 = sub i8 0, i8 %zext_ln1270_1"   --->   Operation 207 'sub' 'r_V_510' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln818_124 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_510, i32 1, i32 7"   --->   Operation 208 'partselect' 'trunc_ln818_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i7 %trunc_ln818_124" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 209 'sext' 'sext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1273_255 = zext i6 %p_read345"   --->   Operation 210 'zext' 'zext_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln818_180 = zext i8 %mult_V_396"   --->   Operation 211 'zext' 'zext_ln818_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln17_279 = zext i8 %mult_V_396" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 212 'zext' 'zext_ln17_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln1270_4 = sext i9 %r_V_512"   --->   Operation 213 'sext' 'sext_ln1270_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1273_56 = sext i8 %trunc_ln818_125"   --->   Operation 214 'sext' 'sext_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln1273_58 = sext i8 %trunc_ln818_125"   --->   Operation 215 'sext' 'sext_ln1273_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.71ns)   --->   "%r_V_513 = sub i10 %sext_ln1270_4, i10 %zext_ln1273_255"   --->   Operation 216 'sub' 'r_V_513' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln818_126 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_513, i32 1, i32 9"   --->   Operation 217 'partselect' 'trunc_ln818_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln17_382 = sext i9 %trunc_ln818_126" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 218 'sext' 'sext_ln17_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1273_61 = sext i9 %trunc_ln818_126"   --->   Operation 219 'sext' 'sext_ln1273_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln1273_68 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read345, i3 0"   --->   Operation 220 'bitconcatenate' 'shl_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln1273_258 = zext i9 %shl_ln1273_68"   --->   Operation 221 'zext' 'zext_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%mult_V_399 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read345, i1 0"   --->   Operation 222 'bitconcatenate' 'mult_V_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1273_259 = zext i7 %mult_V_399"   --->   Operation 223 'zext' 'zext_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln1273_260 = zext i7 %mult_V_399"   --->   Operation 224 'zext' 'zext_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.71ns)   --->   "%r_V_514 = add i10 %zext_ln1273_258, i10 %zext_ln1273_260"   --->   Operation 225 'add' 'r_V_514' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%mult_V_397 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_514, i32 1, i32 9"   --->   Operation 226 'partselect' 'mult_V_397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln818_181 = zext i9 %mult_V_397"   --->   Operation 227 'zext' 'zext_ln818_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln17_281 = zext i9 %mult_V_397" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 228 'zext' 'zext_ln17_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.71ns)   --->   "%r_V_515 = sub i10 0, i10 %zext_ln1273_258"   --->   Operation 229 'sub' 'r_V_515' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln818_127 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_515, i32 1, i32 9"   --->   Operation 230 'partselect' 'trunc_ln818_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln17_383 = sext i9 %trunc_ln818_127" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 231 'sext' 'sext_ln17_383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1273_63 = sext i8 %trunc_ln818_128"   --->   Operation 232 'sext' 'sext_ln1273_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.70ns)   --->   "%r_V_517 = sub i8 0, i8 %zext_ln1273_259"   --->   Operation 233 'sub' 'r_V_517' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln818_129 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_517, i32 1, i32 7"   --->   Operation 234 'partselect' 'trunc_ln818_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1273_65 = sext i7 %trunc_ln818_129"   --->   Operation 235 'sext' 'sext_ln1273_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.71ns)   --->   "%r_V_518 = sub i10 %zext_ln1273_258, i10 %zext_ln1273_255"   --->   Operation 236 'sub' 'r_V_518' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%mult_V_398 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_518, i32 1, i32 9"   --->   Operation 237 'partselect' 'mult_V_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln17_283 = zext i7 %mult_V_399" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 238 'zext' 'zext_ln17_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.71ns)   --->   "%r_V_520 = add i10 %zext_ln1273_258, i10 %zext_ln1273_255"   --->   Operation 239 'add' 'r_V_520' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%mult_V_s = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_520, i32 1, i32 9"   --->   Operation 240 'partselect' 'mult_V_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln17_284 = zext i9 %mult_V_s" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 241 'zext' 'zext_ln17_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.71ns)   --->   "%r_V_521 = sub i10 %zext_ln1273_260, i10 %zext_ln1273_258"   --->   Operation 242 'sub' 'r_V_521' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln818_130 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_521, i32 1, i32 9"   --->   Operation 243 'partselect' 'trunc_ln818_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1273_67 = sext i9 %trunc_ln818_130"   --->   Operation 244 'sext' 'sext_ln1273_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.71ns)   --->   "%r_V_522 = sub i10 %zext_ln1273_258, i10 %zext_ln1273_260"   --->   Operation 245 'sub' 'r_V_522' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln818_131 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_522, i32 1, i32 9"   --->   Operation 246 'partselect' 'trunc_ln818_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln1273_261 = zext i6 %p_read446"   --->   Operation 247 'zext' 'zext_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln1273_262 = zext i6 %p_read446"   --->   Operation 248 'zext' 'zext_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln1273_263 = zext i6 %p_read446"   --->   Operation 249 'zext' 'zext_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%mult_V_552 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read446, i2 0"   --->   Operation 250 'bitconcatenate' 'mult_V_552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1273_264 = zext i8 %mult_V_552"   --->   Operation 251 'zext' 'zext_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.70ns)   --->   "%r_V_523 = add i9 %zext_ln1273_264, i9 %zext_ln1273_263"   --->   Operation 252 'add' 'r_V_523' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%mult_V_401 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_523, i32 1, i32 8"   --->   Operation 253 'partselect' 'mult_V_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln818_183 = zext i8 %mult_V_401"   --->   Operation 254 'zext' 'zext_ln818_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln17_286 = zext i8 %mult_V_401" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 255 'zext' 'zext_ln17_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln17_287 = zext i8 %mult_V_401" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 256 'zext' 'zext_ln17_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln17_288 = zext i8 %mult_V_401" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 257 'zext' 'zext_ln17_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%r_V_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read446, i3 0"   --->   Operation 258 'bitconcatenate' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1273_265 = zext i9 %r_V_2"   --->   Operation 259 'zext' 'zext_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.71ns)   --->   "%r_V_524 = sub i10 %zext_ln1273_265, i10 %zext_ln1273_262"   --->   Operation 260 'sub' 'r_V_524' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln818_132 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_524, i32 1, i32 9"   --->   Operation 261 'partselect' 'trunc_ln818_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.70ns)   --->   "%r_V_525 = sub i9 %zext_ln1273_263, i9 %zext_ln1273_264"   --->   Operation 262 'sub' 'r_V_525' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln818_133 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_525, i32 1, i32 8"   --->   Operation 263 'partselect' 'trunc_ln818_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln17_386 = sext i8 %trunc_ln818_133" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 264 'sext' 'sext_ln17_386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln17_387 = sext i8 %trunc_ln818_133" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 265 'sext' 'sext_ln17_387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.71ns)   --->   "%r_V_526 = sub i10 %zext_ln1273_262, i10 %zext_ln1273_265"   --->   Operation 266 'sub' 'r_V_526' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln818_134 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_526, i32 1, i32 9"   --->   Operation 267 'partselect' 'trunc_ln818_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1270_5 = sext i9 %trunc_ln818_134"   --->   Operation 268 'sext' 'sext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1270_6 = sext i9 %trunc_ln818_134"   --->   Operation 269 'sext' 'sext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln17_291 = zext i8 %mult_V_552" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 270 'zext' 'zext_ln17_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.70ns)   --->   "%r_V_527 = sub i9 %zext_ln1273_264, i9 %zext_ln1273_263"   --->   Operation 271 'sub' 'r_V_527' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln818_135 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_527, i32 1, i32 8"   --->   Operation 272 'partselect' 'trunc_ln818_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.70ns)   --->   "%r_V_531 = sub i9 0, i9 %zext_ln1273_264"   --->   Operation 273 'sub' 'r_V_531' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i9 %r_V_531"   --->   Operation 274 'sext' 'sext_ln1273_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.71ns)   --->   "%r_V_528 = sub i10 %sext_ln1273_23, i10 %zext_ln1273_262"   --->   Operation 275 'sub' 'r_V_528' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln818_136 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_528, i32 1, i32 9"   --->   Operation 276 'partselect' 'trunc_ln818_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln17_389 = sext i9 %trunc_ln818_136" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 277 'sext' 'sext_ln17_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%mult_V_402 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read446, i1 0"   --->   Operation 278 'bitconcatenate' 'mult_V_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln17_294 = zext i7 %mult_V_402" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 279 'zext' 'zext_ln17_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1273_267 = zext i7 %mult_V_402"   --->   Operation 280 'zext' 'zext_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln1273_268 = zext i7 %mult_V_402"   --->   Operation 281 'zext' 'zext_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.70ns)   --->   "%r_V_530 = sub i8 0, i8 %zext_ln1273_268"   --->   Operation 282 'sub' 'r_V_530' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln818_137 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_530, i32 1, i32 7"   --->   Operation 283 'partselect' 'trunc_ln818_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1270_7 = sext i7 %trunc_ln818_137"   --->   Operation 284 'sext' 'sext_ln1270_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln818_138 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_531, i32 1, i32 8"   --->   Operation 285 'partselect' 'trunc_ln818_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1273_69 = sext i8 %trunc_ln818_138"   --->   Operation 286 'sext' 'sext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.71ns)   --->   "%sub_ln1273_85 = sub i10 0, i10 %zext_ln1273_265"   --->   Operation 287 'sub' 'sub_ln1273_85' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i10 %sub_ln1273_85"   --->   Operation 288 'sext' 'sext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.72ns)   --->   "%r_V_532 = sub i11 %sext_ln1273_24, i11 %zext_ln1273_261"   --->   Operation 289 'sub' 'r_V_532' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln818_139 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_532, i32 1, i32 10"   --->   Operation 290 'partselect' 'trunc_ln818_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.72ns)   --->   "%r_V_533 = sub i11 %sext_ln1273_24, i11 %zext_ln1273_267"   --->   Operation 291 'sub' 'r_V_533' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln818_140 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_533, i32 1, i32 10"   --->   Operation 292 'partselect' 'trunc_ln818_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1273_74 = sext i10 %trunc_ln818_140"   --->   Operation 293 'sext' 'sext_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (1.23ns)   --->   "%r_V_534 = mul i10 %zext_ln1273_262, i10 11"   --->   Operation 294 'mul' 'r_V_534' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln17_s = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_534, i32 1, i32 9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 295 'partselect' 'trunc_ln17_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln1273_269 = zext i6 %p_read547"   --->   Operation 296 'zext' 'zext_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln1273_270 = zext i6 %p_read547"   --->   Operation 297 'zext' 'zext_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln1273_271 = zext i6 %p_read547"   --->   Operation 298 'zext' 'zext_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%r_V_535 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read547, i3 0"   --->   Operation 299 'bitconcatenate' 'r_V_535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln1270_4 = zext i9 %r_V_535"   --->   Operation 300 'zext' 'zext_ln1270_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%mult_V_553 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read547, i2 0"   --->   Operation 301 'bitconcatenate' 'mult_V_553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln17_295 = zext i8 %mult_V_553" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 302 'zext' 'zext_ln17_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%mult_V_554 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read547, i1 0"   --->   Operation 303 'bitconcatenate' 'mult_V_554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln1273_272 = zext i7 %mult_V_554"   --->   Operation 304 'zext' 'zext_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.71ns)   --->   "%r_V_536 = add i10 %zext_ln1270_4, i10 %zext_ln1273_272"   --->   Operation 305 'add' 'r_V_536' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%mult_V_405 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_536, i32 1, i32 9"   --->   Operation 306 'partselect' 'mult_V_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln17_296 = zext i9 %mult_V_405" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 307 'zext' 'zext_ln17_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln1273_273 = zext i8 %mult_V_553"   --->   Operation 308 'zext' 'zext_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln1273_274 = zext i8 %mult_V_553"   --->   Operation 309 'zext' 'zext_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.70ns)   --->   "%r_V_537 = sub i9 0, i9 %zext_ln1273_274"   --->   Operation 310 'sub' 'r_V_537' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1270_8 = sext i9 %r_V_537"   --->   Operation 311 'sext' 'sext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln818_141 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_537, i32 1, i32 8"   --->   Operation 312 'partselect' 'trunc_ln818_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln17_47 = sext i8 %trunc_ln818_141" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 313 'sext' 'sext_ln17_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln17_390 = sext i8 %trunc_ln818_141" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 314 'sext' 'sext_ln17_390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1273_75 = sext i8 %trunc_ln818_141"   --->   Operation 315 'sext' 'sext_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.71ns)   --->   "%r_V_538 = sub i10 %zext_ln1270_4, i10 %zext_ln1273_272"   --->   Operation 316 'sub' 'r_V_538' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%mult_V_406 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_538, i32 1, i32 9"   --->   Operation 317 'partselect' 'mult_V_406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.71ns)   --->   "%r_V_546 = sub i10 0, i10 %zext_ln1270_4"   --->   Operation 318 'sub' 'r_V_546' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i10 %r_V_546"   --->   Operation 319 'sext' 'sext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.72ns)   --->   "%r_V_539 = sub i11 %sext_ln1273_26, i11 %zext_ln1273_270"   --->   Operation 320 'sub' 'r_V_539' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln818_142 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_539, i32 1, i32 10"   --->   Operation 321 'partselect' 'trunc_ln818_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1273_76 = sext i10 %trunc_ln818_142"   --->   Operation 322 'sext' 'sext_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.71ns)   --->   "%r_V_540 = sub i10 %zext_ln1273_272, i10 %zext_ln1270_4"   --->   Operation 323 'sub' 'r_V_540' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln818_143 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_540, i32 1, i32 9"   --->   Operation 324 'partselect' 'trunc_ln818_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln17_391 = sext i9 %trunc_ln818_143" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 325 'sext' 'sext_ln17_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln1273_77 = sext i9 %trunc_ln818_143"   --->   Operation 326 'sext' 'sext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.71ns)   --->   "%r_V_541 = sub i10 %sext_ln1270_8, i10 %zext_ln1273_269"   --->   Operation 327 'sub' 'r_V_541' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln818_144 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_541, i32 1, i32 9"   --->   Operation 328 'partselect' 'trunc_ln818_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.71ns)   --->   "%r_V_542 = add i10 %zext_ln1270_4, i10 %zext_ln1273_269"   --->   Operation 329 'add' 'r_V_542' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%mult_V_407 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_542, i32 1, i32 9"   --->   Operation 330 'partselect' 'mult_V_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln1273_69 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read547, i4 0"   --->   Operation 331 'bitconcatenate' 'shl_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln1273_275 = zext i10 %shl_ln1273_69"   --->   Operation 332 'zext' 'zext_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.72ns)   --->   "%r_V_543 = sub i11 %zext_ln1273_275, i11 %zext_ln1273_273"   --->   Operation 333 'sub' 'r_V_543' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln818_145 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_543, i32 1, i32 10"   --->   Operation 334 'partselect' 'trunc_ln818_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1273_79 = sext i10 %trunc_ln818_145"   --->   Operation 335 'sext' 'sext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln1273_276 = zext i11 %sext_ln1273_79"   --->   Operation 336 'zext' 'zext_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.70ns)   --->   "%r_V_544 = sub i9 %zext_ln1273_271, i9 %zext_ln1273_274"   --->   Operation 337 'sub' 'r_V_544' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln818_146 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_544, i32 1, i32 8"   --->   Operation 338 'partselect' 'trunc_ln818_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln17_393 = sext i8 %trunc_ln818_146" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 339 'sext' 'sext_ln17_393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln1270_9 = sext i8 %trunc_ln818_146"   --->   Operation 340 'sext' 'sext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln17_298 = zext i7 %mult_V_554" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 341 'zext' 'zext_ln17_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln17_299 = zext i7 %mult_V_554" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 342 'zext' 'zext_ln17_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%trunc_ln818_147 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_546, i32 1, i32 9"   --->   Operation 343 'partselect' 'trunc_ln818_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln1273_80 = sext i9 %trunc_ln818_147"   --->   Operation 344 'sext' 'sext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (0.71ns)   --->   "%r_V_547 = sub i10 %zext_ln1270_4, i10 %zext_ln1273_269"   --->   Operation 345 'sub' 'r_V_547' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln818_148 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_547, i32 1, i32 9"   --->   Operation 346 'partselect' 'trunc_ln818_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.71ns)   --->   "%r_V_548 = sub i10 %zext_ln1273_269, i10 %zext_ln1270_4"   --->   Operation 347 'sub' 'r_V_548' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln818_149 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_548, i32 1, i32 9"   --->   Operation 348 'partselect' 'trunc_ln818_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln1270_10 = sext i9 %trunc_ln818_149"   --->   Operation 349 'sext' 'sext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.70ns)   --->   "%r_V_550 = add i9 %zext_ln1273_274, i9 %zext_ln1273_271"   --->   Operation 350 'add' 'r_V_550' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%mult_V_408 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_550, i32 1, i32 8"   --->   Operation 351 'partselect' 'mult_V_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln818_185 = zext i8 %mult_V_408"   --->   Operation 352 'zext' 'zext_ln818_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.70ns)   --->   "%r_V_551 = sub i9 %zext_ln1273_274, i9 %zext_ln1273_271"   --->   Operation 353 'sub' 'r_V_551' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln818_150 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_551, i32 1, i32 8"   --->   Operation 354 'partselect' 'trunc_ln818_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln1273_277 = zext i6 %p_read648"   --->   Operation 355 'zext' 'zext_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln1273_278 = zext i6 %p_read648"   --->   Operation 356 'zext' 'zext_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln1273_279 = zext i6 %p_read648"   --->   Operation 357 'zext' 'zext_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln1273_70 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read648, i4 0"   --->   Operation 358 'bitconcatenate' 'shl_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln1273_280 = zext i10 %shl_ln1273_70"   --->   Operation 359 'zext' 'zext_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%mult_V_409 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read648, i1 0"   --->   Operation 360 'bitconcatenate' 'mult_V_409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln1273_282 = zext i7 %mult_V_409"   --->   Operation 361 'zext' 'zext_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln1273_283 = zext i7 %mult_V_409"   --->   Operation 362 'zext' 'zext_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.72ns)   --->   "%r_V_552 = sub i11 %zext_ln1273_283, i11 %zext_ln1273_280"   --->   Operation 363 'sub' 'r_V_552' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln818_151 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_552, i32 1, i32 10"   --->   Operation 364 'partselect' 'trunc_ln818_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln1273_81 = sext i10 %trunc_ln818_151"   --->   Operation 365 'sext' 'sext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (1.23ns)   --->   "%r_V_553 = mul i11 %zext_ln1273_278, i11 2037"   --->   Operation 366 'mul' 'r_V_553' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln818_152 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_553, i32 1, i32 10"   --->   Operation 367 'partselect' 'trunc_ln818_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%r_V_556 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read648, i3 0"   --->   Operation 368 'bitconcatenate' 'r_V_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln1273_284 = zext i9 %r_V_556"   --->   Operation 369 'zext' 'zext_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.71ns)   --->   "%r_V_554 = sub i10 %zext_ln1273_282, i10 %zext_ln1273_284"   --->   Operation 370 'sub' 'r_V_554' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln818_153 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_554, i32 1, i32 9"   --->   Operation 371 'partselect' 'trunc_ln818_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1273_83 = sext i9 %trunc_ln818_153"   --->   Operation 372 'sext' 'sext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%mult_V_555 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read648, i2 0"   --->   Operation 373 'bitconcatenate' 'mult_V_555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln1273_285 = zext i8 %mult_V_555"   --->   Operation 374 'zext' 'zext_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln1273_286 = zext i8 %mult_V_555"   --->   Operation 375 'zext' 'zext_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.70ns)   --->   "%r_V_555 = add i9 %zext_ln1273_286, i9 %zext_ln1273_277"   --->   Operation 376 'add' 'r_V_555' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%mult_V_411 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_555, i32 1, i32 8"   --->   Operation 377 'partselect' 'mult_V_411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln818_186 = zext i8 %mult_V_411"   --->   Operation 378 'zext' 'zext_ln818_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln17_302 = zext i8 %mult_V_411" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 379 'zext' 'zext_ln17_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln17_303 = zext i8 %mult_V_555" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 380 'zext' 'zext_ln17_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.70ns)   --->   "%r_V_557 = sub i9 %zext_ln1273_286, i9 %zext_ln1273_277"   --->   Operation 381 'sub' 'r_V_557' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln818_154 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_557, i32 1, i32 8"   --->   Operation 382 'partselect' 'trunc_ln818_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.70ns)   --->   "%r_V_558 = sub i9 0, i9 %zext_ln1273_286"   --->   Operation 383 'sub' 'r_V_558' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln1270_11 = sext i9 %r_V_558"   --->   Operation 384 'sext' 'sext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln818_155 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_558, i32 1, i32 8"   --->   Operation 385 'partselect' 'trunc_ln818_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln1273_85 = sext i8 %trunc_ln818_155"   --->   Operation 386 'sext' 'sext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln1273_86 = sext i8 %trunc_ln818_155"   --->   Operation 387 'sext' 'sext_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.71ns)   --->   "%r_V_562 = sub i10 0, i10 %zext_ln1273_284"   --->   Operation 388 'sub' 'r_V_562' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i10 %r_V_562"   --->   Operation 389 'sext' 'sext_ln1273_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.72ns)   --->   "%r_V_559 = sub i11 %sext_ln1273_28, i11 %zext_ln1273_283"   --->   Operation 390 'sub' 'r_V_559' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln818_156 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_559, i32 1, i32 10"   --->   Operation 391 'partselect' 'trunc_ln818_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln1270_12 = sext i10 %trunc_ln818_156"   --->   Operation 392 'sext' 'sext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.71ns)   --->   "%r_V_561 = add i10 %zext_ln1273_284, i10 %zext_ln1273_279"   --->   Operation 393 'add' 'r_V_561' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%mult_V_412 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_561, i32 1, i32 9"   --->   Operation 394 'partselect' 'mult_V_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln17_305 = zext i9 %mult_V_412" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 395 'zext' 'zext_ln17_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln818_157 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_562, i32 1, i32 9"   --->   Operation 396 'partselect' 'trunc_ln818_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln17_397 = sext i9 %trunc_ln818_157" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 397 'sext' 'sext_ln17_397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.70ns)   --->   "%r_V_563 = sub i9 %zext_ln1273_277, i9 %zext_ln1273_286"   --->   Operation 398 'sub' 'r_V_563' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln818_158 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_563, i32 1, i32 8"   --->   Operation 399 'partselect' 'trunc_ln818_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1273_87 = sext i8 %trunc_ln818_158"   --->   Operation 400 'sext' 'sext_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.72ns)   --->   "%r_V_564 = sub i11 %zext_ln1273_285, i11 %zext_ln1273_280"   --->   Operation 401 'sub' 'r_V_564' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln818_159 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_564, i32 1, i32 10"   --->   Operation 402 'partselect' 'trunc_ln818_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln1273_89 = sext i10 %trunc_ln818_159"   --->   Operation 403 'sext' 'sext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.71ns)   --->   "%r_V_565 = sub i10 %sext_ln1270_11, i10 %zext_ln1273_279"   --->   Operation 404 'sub' 'r_V_565' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln818_160 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_565, i32 1, i32 9"   --->   Operation 405 'partselect' 'trunc_ln818_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.71ns)   --->   "%r_V_566 = sub i10 %zext_ln1273_279, i10 %zext_ln1273_284"   --->   Operation 406 'sub' 'r_V_566' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln818_161 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_566, i32 1, i32 9"   --->   Operation 407 'partselect' 'trunc_ln818_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln1273_91 = sext i9 %trunc_ln818_161"   --->   Operation 408 'sext' 'sext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.71ns)   --->   "%r_V_567 = sub i10 %zext_ln1273_284, i10 %zext_ln1273_279"   --->   Operation 409 'sub' 'r_V_567' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln818_162 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_567, i32 1, i32 9"   --->   Operation 410 'partselect' 'trunc_ln818_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.71ns)   --->   "%r_V_568 = sub i10 %zext_ln1273_284, i10 %zext_ln1273_282"   --->   Operation 411 'sub' 'r_V_568' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln818_163 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_568, i32 1, i32 9"   --->   Operation 412 'partselect' 'trunc_ln818_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln1273_288 = zext i6 %p_read749"   --->   Operation 413 'zext' 'zext_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln1273_289 = zext i6 %p_read749"   --->   Operation 414 'zext' 'zext_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%mult_V_413 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read749, i2 0"   --->   Operation 415 'bitconcatenate' 'mult_V_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln1273_290 = zext i8 %mult_V_413"   --->   Operation 416 'zext' 'zext_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.70ns)   --->   "%r_V_570 = sub i9 %zext_ln1273_290, i9 %zext_ln1273_289"   --->   Operation 417 'sub' 'r_V_570' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln818_165 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_570, i32 1, i32 8"   --->   Operation 418 'partselect' 'trunc_ln818_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%r_V_580 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read749, i3 0"   --->   Operation 419 'bitconcatenate' 'r_V_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln1273_293 = zext i9 %r_V_580"   --->   Operation 420 'zext' 'zext_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.71ns)   --->   "%r_V_571 = sub i10 %zext_ln1273_293, i10 %zext_ln1273_288"   --->   Operation 421 'sub' 'r_V_571' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%mult_V_414 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_571, i32 1, i32 9"   --->   Operation 422 'partselect' 'mult_V_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.70ns)   --->   "%r_V_572 = add i9 %zext_ln1273_290, i9 %zext_ln1273_289"   --->   Operation 423 'add' 'r_V_572' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%mult_V_415 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_572, i32 1, i32 8"   --->   Operation 424 'partselect' 'mult_V_415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln17_309 = zext i8 %mult_V_415" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 425 'zext' 'zext_ln17_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%shl_ln1273_71 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read749, i1 0"   --->   Operation 426 'bitconcatenate' 'shl_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln1273_294 = zext i7 %shl_ln1273_71"   --->   Operation 427 'zext' 'zext_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln1273_295 = zext i7 %shl_ln1273_71"   --->   Operation 428 'zext' 'zext_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln1273_296 = zext i7 %shl_ln1273_71"   --->   Operation 429 'zext' 'zext_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.70ns)   --->   "%r_V_573 = sub i8 0, i8 %zext_ln1273_296"   --->   Operation 430 'sub' 'r_V_573' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln818_166 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_573, i32 1, i32 7"   --->   Operation 431 'partselect' 'trunc_ln818_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.71ns)   --->   "%r_V_574 = sub i10 %zext_ln1273_288, i10 %zext_ln1273_293"   --->   Operation 432 'sub' 'r_V_574' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln818_167 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_574, i32 1, i32 9"   --->   Operation 433 'partselect' 'trunc_ln818_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.71ns)   --->   "%r_V_575 = sub i10 %zext_ln1273_293, i10 %zext_ln1273_295"   --->   Operation 434 'sub' 'r_V_575' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln818_168 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_575, i32 1, i32 9"   --->   Operation 435 'partselect' 'trunc_ln818_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.71ns)   --->   "%r_V_576 = add i10 %zext_ln1273_293, i10 %zext_ln1273_288"   --->   Operation 436 'add' 'r_V_576' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%mult_V_416 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_576, i32 1, i32 9"   --->   Operation 437 'partselect' 'mult_V_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln17_311 = zext i9 %mult_V_416" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 438 'zext' 'zext_ln17_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.70ns)   --->   "%sub_ln1273_112 = sub i9 0, i9 %zext_ln1273_290"   --->   Operation 439 'sub' 'sub_ln1273_112' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln1273_29 = sext i9 %sub_ln1273_112"   --->   Operation 440 'sext' 'sext_ln1273_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.71ns)   --->   "%r_V_577 = sub i10 %sext_ln1273_29, i10 %zext_ln1273_288"   --->   Operation 441 'sub' 'r_V_577' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln818_169 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_577, i32 1, i32 9"   --->   Operation 442 'partselect' 'trunc_ln818_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln1273_94 = sext i9 %trunc_ln818_169"   --->   Operation 443 'sext' 'sext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (1.23ns)   --->   "%r_V_578 = mul i10 %zext_ln1273_288, i10 11"   --->   Operation 444 'mul' 'r_V_578' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%mult_V_417 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_578, i32 1, i32 9"   --->   Operation 445 'partselect' 'mult_V_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln818_188 = zext i9 %mult_V_417"   --->   Operation 446 'zext' 'zext_ln818_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.70ns)   --->   "%r_V_579 = sub i9 %zext_ln1273_289, i9 %zext_ln1273_290"   --->   Operation 447 'sub' 'r_V_579' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln818_170 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_579, i32 1, i32 8"   --->   Operation 448 'partselect' 'trunc_ln818_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln17_403 = sext i8 %trunc_ln818_170" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 449 'sext' 'sext_ln17_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln1270_14 = sext i8 %trunc_ln818_170"   --->   Operation 450 'sext' 'sext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln17_312 = zext i8 %mult_V_413" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 451 'zext' 'zext_ln17_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.71ns)   --->   "%r_V_581 = add i10 %zext_ln1273_293, i10 %zext_ln1273_295"   --->   Operation 452 'add' 'r_V_581' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%mult_V_418 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_581, i32 1, i32 9"   --->   Operation 453 'partselect' 'mult_V_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln17_313 = zext i9 %mult_V_418" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 454 'zext' 'zext_ln17_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.71ns)   --->   "%r_V_582 = sub i10 0, i10 %zext_ln1273_293"   --->   Operation 455 'sub' 'r_V_582' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln1270_15 = sext i10 %r_V_582"   --->   Operation 456 'sext' 'sext_ln1270_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%trunc_ln818_171 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_582, i32 1, i32 9"   --->   Operation 457 'partselect' 'trunc_ln818_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln1273_95 = sext i9 %trunc_ln818_171"   --->   Operation 458 'sext' 'sext_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.72ns)   --->   "%r_V_583 = sub i11 %sext_ln1270_15, i11 %zext_ln1273_294"   --->   Operation 459 'sub' 'r_V_583' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln818_172 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_583, i32 1, i32 10"   --->   Operation 460 'partselect' 'trunc_ln818_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i10 %trunc_ln818_172" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 461 'sext' 'sext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln1273_297 = zext i6 %p_read850"   --->   Operation 462 'zext' 'zext_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln1273_298 = zext i6 %p_read850"   --->   Operation 463 'zext' 'zext_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln1273_299 = zext i6 %p_read850"   --->   Operation 464 'zext' 'zext_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%mult_V_556 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read850, i2 0"   --->   Operation 465 'bitconcatenate' 'mult_V_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln1273_300 = zext i8 %mult_V_556"   --->   Operation 466 'zext' 'zext_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.70ns)   --->   "%r_V_591 = sub i9 0, i9 %zext_ln1273_300"   --->   Operation 467 'sub' 'r_V_591' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln1273_31 = sext i9 %r_V_591"   --->   Operation 468 'sext' 'sext_ln1273_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.71ns)   --->   "%r_V_584 = sub i10 %sext_ln1273_31, i10 %zext_ln1273_299"   --->   Operation 469 'sub' 'r_V_584' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln818_173 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_584, i32 1, i32 9"   --->   Operation 470 'partselect' 'trunc_ln818_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%r_V_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read850, i3 0"   --->   Operation 471 'bitconcatenate' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln1270_5 = zext i9 %r_V_4"   --->   Operation 472 'zext' 'zext_ln1270_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln17_314 = zext i8 %mult_V_556" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 473 'zext' 'zext_ln17_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.70ns)   --->   "%r_V_585 = add i9 %zext_ln1273_300, i9 %zext_ln1273_298"   --->   Operation 474 'add' 'r_V_585' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%mult_V_420 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_585, i32 1, i32 8"   --->   Operation 475 'partselect' 'mult_V_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln818_189 = zext i8 %mult_V_420"   --->   Operation 476 'zext' 'zext_ln818_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln17_315 = zext i8 %mult_V_420" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 477 'zext' 'zext_ln17_315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln17_316 = zext i8 %mult_V_420" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 478 'zext' 'zext_ln17_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%mult_V_421 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read850, i1 0"   --->   Operation 479 'bitconcatenate' 'mult_V_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln1273_301 = zext i7 %mult_V_421"   --->   Operation 480 'zext' 'zext_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln1273_302 = zext i7 %mult_V_421"   --->   Operation 481 'zext' 'zext_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.71ns)   --->   "%r_V_586 = sub i10 %zext_ln1273_302, i10 %zext_ln1270_5"   --->   Operation 482 'sub' 'r_V_586' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln818_174 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_586, i32 1, i32 9"   --->   Operation 483 'partselect' 'trunc_ln818_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln17_404 = sext i9 %trunc_ln818_174" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 484 'sext' 'sext_ln17_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.70ns)   --->   "%r_V_587 = sub i9 %zext_ln1273_300, i9 %zext_ln1273_298"   --->   Operation 485 'sub' 'r_V_587' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln818_175 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_587, i32 1, i32 8"   --->   Operation 486 'partselect' 'trunc_ln818_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.70ns)   --->   "%r_V_588 = sub i9 %zext_ln1273_298, i9 %zext_ln1273_300"   --->   Operation 487 'sub' 'r_V_588' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln818_176 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_588, i32 1, i32 8"   --->   Operation 488 'partselect' 'trunc_ln818_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.71ns)   --->   "%r_V_589 = sub i10 0, i10 %zext_ln1270_5"   --->   Operation 489 'sub' 'r_V_589' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln1270_16 = sext i10 %r_V_589"   --->   Operation 490 'sext' 'sext_ln1270_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln818_177 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_589, i32 1, i32 9"   --->   Operation 491 'partselect' 'trunc_ln818_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln17_317 = zext i7 %mult_V_421" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 492 'zext' 'zext_ln17_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln818_178 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_591, i32 1, i32 8"   --->   Operation 493 'partselect' 'trunc_ln818_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln1273_99 = sext i8 %trunc_ln818_178"   --->   Operation 494 'sext' 'sext_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln1273_100 = sext i8 %trunc_ln818_178"   --->   Operation 495 'sext' 'sext_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.71ns)   --->   "%r_V_592 = sub i10 %zext_ln1270_5, i10 %zext_ln1273_302"   --->   Operation 496 'sub' 'r_V_592' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln818_179 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_592, i32 1, i32 9"   --->   Operation 497 'partselect' 'trunc_ln818_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.71ns)   --->   "%r_V_593 = sub i10 %zext_ln1273_299, i10 %zext_ln1270_5"   --->   Operation 498 'sub' 'r_V_593' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln818_180 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_593, i32 1, i32 9"   --->   Operation 499 'partselect' 'trunc_ln818_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.71ns)   --->   "%r_V_594 = sub i10 %zext_ln1270_5, i10 %zext_ln1273_299"   --->   Operation 500 'sub' 'r_V_594' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln818_181 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_594, i32 1, i32 9"   --->   Operation 501 'partselect' 'trunc_ln818_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.72ns)   --->   "%r_V_595 = sub i11 %sext_ln1270_16, i11 %zext_ln1273_297"   --->   Operation 502 'sub' 'r_V_595' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln818_182 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_595, i32 1, i32 10"   --->   Operation 503 'partselect' 'trunc_ln818_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln1273_103 = sext i10 %trunc_ln818_182"   --->   Operation 504 'sext' 'sext_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.70ns)   --->   "%r_V_596 = sub i8 0, i8 %zext_ln1273_301"   --->   Operation 505 'sub' 'r_V_596' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%trunc_ln818_183 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_596, i32 1, i32 7"   --->   Operation 506 'partselect' 'trunc_ln818_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln1273_305 = zext i6 %p_read951"   --->   Operation 507 'zext' 'zext_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln1273_306 = zext i6 %p_read951"   --->   Operation 508 'zext' 'zext_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln1273_307 = zext i6 %p_read951"   --->   Operation 509 'zext' 'zext_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%r_V_607 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read951, i3 0"   --->   Operation 510 'bitconcatenate' 'r_V_607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln1273_308 = zext i9 %r_V_607"   --->   Operation 511 'zext' 'zext_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.71ns)   --->   "%r_V_597 = sub i10 %zext_ln1273_308, i10 %zext_ln1273_306"   --->   Operation 512 'sub' 'r_V_597' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln818_184 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_597, i32 1, i32 9"   --->   Operation 513 'partselect' 'trunc_ln818_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%mult_V_557 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read951, i2 0"   --->   Operation 514 'bitconcatenate' 'mult_V_557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln1273_311 = zext i8 %mult_V_557"   --->   Operation 515 'zext' 'zext_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.70ns)   --->   "%r_V_598 = sub i9 %zext_ln1273_307, i9 %zext_ln1273_311"   --->   Operation 516 'sub' 'r_V_598' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln818_185 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_598, i32 1, i32 8"   --->   Operation 517 'partselect' 'trunc_ln818_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln17_408 = sext i8 %trunc_ln818_185" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 518 'sext' 'sext_ln17_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln1273_105 = sext i8 %trunc_ln818_185"   --->   Operation 519 'sext' 'sext_ln1273_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%mult_V_423 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read951, i1 0"   --->   Operation 520 'bitconcatenate' 'mult_V_423' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln1273_312 = zext i7 %mult_V_423"   --->   Operation 521 'zext' 'zext_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln1273_313 = zext i7 %mult_V_423"   --->   Operation 522 'zext' 'zext_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.71ns)   --->   "%r_V_599 = add i10 %zext_ln1273_308, i10 %zext_ln1273_313"   --->   Operation 523 'add' 'r_V_599' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%mult_V_424 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_599, i32 1, i32 9"   --->   Operation 524 'partselect' 'mult_V_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.71ns)   --->   "%r_V_600 = sub i10 0, i10 %zext_ln1273_308"   --->   Operation 525 'sub' 'r_V_600' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln1270_18 = sext i10 %r_V_600"   --->   Operation 526 'sext' 'sext_ln1270_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln818_186 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_600, i32 1, i32 9"   --->   Operation 527 'partselect' 'trunc_ln818_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln17_409 = sext i9 %trunc_ln818_186" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 528 'sext' 'sext_ln17_409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.70ns)   --->   "%r_V_601 = sub i9 %zext_ln1273_311, i9 %zext_ln1273_307"   --->   Operation 529 'sub' 'r_V_601' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln818_187 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_601, i32 1, i32 8"   --->   Operation 530 'partselect' 'trunc_ln818_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.70ns)   --->   "%r_V_603 = sub i8 0, i8 %zext_ln1273_312"   --->   Operation 531 'sub' 'r_V_603' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln818_188 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_603, i32 1, i32 7"   --->   Operation 532 'partselect' 'trunc_ln818_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.70ns)   --->   "%r_V_604 = sub i9 0, i9 %zext_ln1273_311"   --->   Operation 533 'sub' 'r_V_604' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln1270_19 = sext i9 %r_V_604"   --->   Operation 534 'sext' 'sext_ln1270_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%trunc_ln818_189 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_604, i32 1, i32 8"   --->   Operation 535 'partselect' 'trunc_ln818_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.72ns)   --->   "%r_V_608 = sub i11 %sext_ln1270_18, i11 %zext_ln1273_305"   --->   Operation 536 'sub' 'r_V_608' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln818_192 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_608, i32 1, i32 10"   --->   Operation 537 'partselect' 'trunc_ln818_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.71ns)   --->   "%r_V_609 = sub i10 %sext_ln1270_19, i10 %zext_ln1273_306"   --->   Operation 538 'sub' 'r_V_609' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln818_193 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_609, i32 1, i32 9"   --->   Operation 539 'partselect' 'trunc_ln818_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%sext_ln1273_112 = sext i9 %trunc_ln818_193"   --->   Operation 540 'sext' 'sext_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.70ns)   --->   "%r_V_611 = add i9 %zext_ln1273_311, i9 %zext_ln1273_307"   --->   Operation 541 'add' 'r_V_611' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%mult_V_426 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_611, i32 1, i32 8"   --->   Operation 542 'partselect' 'mult_V_426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln818_191 = zext i8 %mult_V_426"   --->   Operation 543 'zext' 'zext_ln818_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln17_330 = zext i7 %mult_V_423" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 544 'zext' 'zext_ln17_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln1273_316 = zext i6 %p_read1052"   --->   Operation 545 'zext' 'zext_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln1273_317 = zext i6 %p_read1052"   --->   Operation 546 'zext' 'zext_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln1273_318 = zext i6 %p_read1052"   --->   Operation 547 'zext' 'zext_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%r_V_613 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read1052, i3 0"   --->   Operation 548 'bitconcatenate' 'r_V_613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln1270_6 = zext i9 %r_V_613"   --->   Operation 549 'zext' 'zext_ln1270_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%mult_V_558 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read1052, i2 0"   --->   Operation 550 'bitconcatenate' 'mult_V_558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln17_331 = zext i8 %mult_V_558" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 551 'zext' 'zext_ln17_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln17_332 = zext i8 %mult_V_558" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 552 'zext' 'zext_ln17_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%mult_V_559 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read1052, i1 0"   --->   Operation 553 'bitconcatenate' 'mult_V_559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln1273_319 = zext i7 %mult_V_559"   --->   Operation 554 'zext' 'zext_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln1273_321 = zext i7 %mult_V_559"   --->   Operation 555 'zext' 'zext_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.71ns)   --->   "%r_V_614 = sub i10 %zext_ln1273_321, i10 %zext_ln1270_6"   --->   Operation 556 'sub' 'r_V_614' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln818_195 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_614, i32 1, i32 9"   --->   Operation 557 'partselect' 'trunc_ln818_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.70ns)   --->   "%r_V_615 = sub i9 %zext_ln17_332, i9 %zext_ln1273_318"   --->   Operation 558 'sub' 'r_V_615' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln818_196 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_615, i32 1, i32 8"   --->   Operation 559 'partselect' 'trunc_ln818_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln17_335 = zext i7 %mult_V_559" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 560 'zext' 'zext_ln17_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.70ns)   --->   "%r_V_620 = add i9 %zext_ln17_332, i9 %zext_ln1273_318"   --->   Operation 561 'add' 'r_V_620' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%mult_V_429 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_620, i32 1, i32 8"   --->   Operation 562 'partselect' 'mult_V_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln17_336 = zext i8 %mult_V_429" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 563 'zext' 'zext_ln17_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.70ns)   --->   "%r_V_622 = sub i9 0, i9 %zext_ln17_332"   --->   Operation 564 'sub' 'r_V_622' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln1273_33 = sext i9 %r_V_622"   --->   Operation 565 'sext' 'sext_ln1273_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.71ns)   --->   "%r_V_621 = sub i10 %sext_ln1273_33, i10 %zext_ln1273_316"   --->   Operation 566 'sub' 'r_V_621' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%trunc_ln818_199 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_621, i32 1, i32 9"   --->   Operation 567 'partselect' 'trunc_ln818_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln818_200 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_622, i32 1, i32 8"   --->   Operation 568 'partselect' 'trunc_ln818_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln17_414 = sext i8 %trunc_ln818_200" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 569 'sext' 'sext_ln17_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1273_117 = sext i8 %trunc_ln818_200"   --->   Operation 570 'sext' 'sext_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln1273_118 = sext i8 %trunc_ln818_200"   --->   Operation 571 'sext' 'sext_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.70ns)   --->   "%r_V_623 = sub i8 0, i8 %zext_ln1273_319"   --->   Operation 572 'sub' 'r_V_623' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln818_201 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_623, i32 1, i32 7"   --->   Operation 573 'partselect' 'trunc_ln818_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln1273_119 = sext i7 %trunc_ln818_201"   --->   Operation 574 'sext' 'sext_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.70ns)   --->   "%r_V_624 = sub i9 %zext_ln1273_318, i9 %zext_ln17_332"   --->   Operation 575 'sub' 'r_V_624' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%trunc_ln818_202 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_624, i32 1, i32 8"   --->   Operation 576 'partselect' 'trunc_ln818_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (0.71ns)   --->   "%r_V_625 = sub i10 %zext_ln1270_6, i10 %zext_ln1273_321"   --->   Operation 577 'sub' 'r_V_625' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln818_203 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_625, i32 1, i32 9"   --->   Operation 578 'partselect' 'trunc_ln818_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.71ns)   --->   "%r_V_626 = sub i10 %zext_ln1273_316, i10 %zext_ln1270_6"   --->   Operation 579 'sub' 'r_V_626' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln818_204 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_626, i32 1, i32 9"   --->   Operation 580 'partselect' 'trunc_ln818_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln1273_323 = zext i6 %p_read_115"   --->   Operation 581 'zext' 'zext_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln1273_324 = zext i6 %p_read_115"   --->   Operation 582 'zext' 'zext_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln1273_325 = zext i6 %p_read_115"   --->   Operation 583 'zext' 'zext_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%shl_ln1273_72 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_115, i3 0"   --->   Operation 584 'bitconcatenate' 'shl_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln1273_326 = zext i9 %shl_ln1273_72"   --->   Operation 585 'zext' 'zext_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.71ns)   --->   "%r_V_627 = sub i10 0, i10 %zext_ln1273_326"   --->   Operation 586 'sub' 'r_V_627' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln1270_22 = sext i10 %r_V_627"   --->   Operation 587 'sext' 'sext_ln1270_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%trunc_ln818_205 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_627, i32 1, i32 9"   --->   Operation 588 'partselect' 'trunc_ln818_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln17_415 = sext i9 %trunc_ln818_205" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 589 'sext' 'sext_ln17_415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%r_V_631 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_115, i2 0"   --->   Operation 590 'bitconcatenate' 'r_V_631' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln1273_327 = zext i8 %r_V_631"   --->   Operation 591 'zext' 'zext_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.70ns)   --->   "%r_V_628 = sub i9 %zext_ln1273_327, i9 %zext_ln1273_325"   --->   Operation 592 'sub' 'r_V_628' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%trunc_ln818_206 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_628, i32 1, i32 8"   --->   Operation 593 'partselect' 'trunc_ln818_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.70ns)   --->   "%r_V_629 = add i9 %zext_ln1273_327, i9 %zext_ln1273_325"   --->   Operation 594 'add' 'r_V_629' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%mult_V_430 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_629, i32 1, i32 8"   --->   Operation 595 'partselect' 'mult_V_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.70ns)   --->   "%sub_ln1273_144 = sub i9 0, i9 %zext_ln1273_327"   --->   Operation 596 'sub' 'sub_ln1273_144' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln1273_34 = sext i9 %sub_ln1273_144"   --->   Operation 597 'sext' 'sext_ln1273_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.71ns)   --->   "%r_V_630 = sub i10 %sext_ln1273_34, i10 %zext_ln1273_324"   --->   Operation 598 'sub' 'r_V_630' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln818_207 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_630, i32 1, i32 9"   --->   Operation 599 'partselect' 'trunc_ln818_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln1270_24 = sext i9 %trunc_ln818_207"   --->   Operation 600 'sext' 'sext_ln1270_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%mult_V_431 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_115, i1 0"   --->   Operation 601 'bitconcatenate' 'mult_V_431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln17_339 = zext i7 %mult_V_431" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 602 'zext' 'zext_ln17_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln17_340 = zext i7 %mult_V_431" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 603 'zext' 'zext_ln17_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln17_341 = zext i7 %mult_V_431" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 604 'zext' 'zext_ln17_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.71ns)   --->   "%r_V_632 = sub i10 %zext_ln1273_326, i10 %zext_ln17_341"   --->   Operation 605 'sub' 'r_V_632' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln818_208 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_632, i32 1, i32 9"   --->   Operation 606 'partselect' 'trunc_ln818_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.71ns)   --->   "%r_V_633 = sub i10 %zext_ln1273_324, i10 %zext_ln1273_326"   --->   Operation 607 'sub' 'r_V_633' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%trunc_ln818_209 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_633, i32 1, i32 9"   --->   Operation 608 'partselect' 'trunc_ln818_209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln1273_123 = sext i9 %trunc_ln818_209"   --->   Operation 609 'sext' 'sext_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.70ns)   --->   "%r_V_634 = sub i9 %zext_ln1273_325, i9 %zext_ln1273_327"   --->   Operation 610 'sub' 'r_V_634' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln818_210 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_634, i32 1, i32 8"   --->   Operation 611 'partselect' 'trunc_ln818_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln1273_124 = sext i8 %trunc_ln818_210"   --->   Operation 612 'sext' 'sext_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.70ns)   --->   "%r_V_635 = sub i8 0, i8 %zext_ln17_340"   --->   Operation 613 'sub' 'r_V_635' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln818_211 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_635, i32 1, i32 7"   --->   Operation 614 'partselect' 'trunc_ln818_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln1273_125 = sext i7 %trunc_ln818_211"   --->   Operation 615 'sext' 'sext_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.71ns)   --->   "%r_V_636 = add i10 %zext_ln1273_326, i10 %zext_ln1273_324"   --->   Operation 616 'add' 'r_V_636' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%mult_V_432 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_636, i32 1, i32 9"   --->   Operation 617 'partselect' 'mult_V_432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.71ns)   --->   "%r_V_637 = sub i10 %zext_ln1273_326, i10 %zext_ln1273_324"   --->   Operation 618 'sub' 'r_V_637' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%trunc_ln818_212 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_637, i32 1, i32 9"   --->   Operation 619 'partselect' 'trunc_ln818_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.71ns)   --->   "%r_V_638 = sub i10 %zext_ln17_341, i10 %zext_ln1273_326"   --->   Operation 620 'sub' 'r_V_638' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln818_213 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_638, i32 1, i32 9"   --->   Operation 621 'partselect' 'trunc_ln818_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.72ns)   --->   "%r_V_639 = sub i11 %sext_ln1270_22, i11 %zext_ln1273_323"   --->   Operation 622 'sub' 'r_V_639' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln818_214 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_639, i32 1, i32 10"   --->   Operation 623 'partselect' 'trunc_ln818_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln1273_331 = zext i6 %p_read_114"   --->   Operation 624 'zext' 'zext_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln1273_332 = zext i6 %p_read_114"   --->   Operation 625 'zext' 'zext_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln1273_333 = zext i6 %p_read_114"   --->   Operation 626 'zext' 'zext_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%shl_ln1273_73 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_114, i3 0"   --->   Operation 627 'bitconcatenate' 'shl_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln1273_334 = zext i9 %shl_ln1273_73"   --->   Operation 628 'zext' 'zext_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.71ns)   --->   "%r_V_642 = sub i10 0, i10 %zext_ln1273_334"   --->   Operation 629 'sub' 'r_V_642' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln1273_36 = sext i10 %r_V_642"   --->   Operation 630 'sext' 'sext_ln1273_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%mult_V_433 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_114, i1 0"   --->   Operation 631 'bitconcatenate' 'mult_V_433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln1273_335 = zext i7 %mult_V_433"   --->   Operation 632 'zext' 'zext_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln1273_336 = zext i7 %mult_V_433"   --->   Operation 633 'zext' 'zext_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln1273_337 = zext i7 %mult_V_433"   --->   Operation 634 'zext' 'zext_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.72ns)   --->   "%r_V_640 = sub i11 %sext_ln1273_36, i11 %zext_ln1273_337"   --->   Operation 635 'sub' 'r_V_640' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln818_215 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_640, i32 1, i32 10"   --->   Operation 636 'partselect' 'trunc_ln818_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.71ns)   --->   "%r_V_641 = sub i10 %zext_ln1273_334, i10 %zext_ln1273_336"   --->   Operation 637 'sub' 'r_V_641' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln818_216 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_641, i32 1, i32 9"   --->   Operation 638 'partselect' 'trunc_ln818_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln818_217 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_642, i32 1, i32 9"   --->   Operation 639 'partselect' 'trunc_ln818_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln1273_129 = sext i9 %trunc_ln818_217"   --->   Operation 640 'sext' 'sext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.71ns)   --->   "%r_V_643 = add i10 %zext_ln1273_334, i10 %zext_ln1273_336"   --->   Operation 641 'add' 'r_V_643' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%mult_V_434 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_643, i32 1, i32 9"   --->   Operation 642 'partselect' 'mult_V_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln818_194 = zext i9 %mult_V_434"   --->   Operation 643 'zext' 'zext_ln818_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.70ns)   --->   "%r_V_644 = sub i8 0, i8 %zext_ln1273_335"   --->   Operation 644 'sub' 'r_V_644' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln818_218 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_644, i32 1, i32 7"   --->   Operation 645 'partselect' 'trunc_ln818_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%sext_ln1273_130 = sext i7 %trunc_ln818_218"   --->   Operation 646 'sext' 'sext_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%r_V_645 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_114, i2 0"   --->   Operation 647 'bitconcatenate' 'r_V_645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln1270_8 = zext i8 %r_V_645"   --->   Operation 648 'zext' 'zext_ln1270_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln17_345 = zext i7 %mult_V_433" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 649 'zext' 'zext_ln17_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.70ns)   --->   "%r_V_646 = sub i9 0, i9 %zext_ln1270_8"   --->   Operation 650 'sub' 'r_V_646' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln1270_26 = sext i9 %r_V_646"   --->   Operation 651 'sext' 'sext_ln1270_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln818_219 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_646, i32 1, i32 8"   --->   Operation 652 'partselect' 'trunc_ln818_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (0.71ns)   --->   "%r_V_647 = sub i10 %zext_ln1273_332, i10 %zext_ln1273_334"   --->   Operation 653 'sub' 'r_V_647' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln818_220 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_647, i32 1, i32 9"   --->   Operation 654 'partselect' 'trunc_ln818_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.71ns)   --->   "%r_V_648 = add i10 %zext_ln1273_334, i10 %zext_ln1273_332"   --->   Operation 655 'add' 'r_V_648' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%mult_V_435 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_648, i32 1, i32 9"   --->   Operation 656 'partselect' 'mult_V_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.70ns)   --->   "%r_V_649 = add i9 %zext_ln1270_8, i9 %zext_ln1273_333"   --->   Operation 657 'add' 'r_V_649' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%mult_V_436 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_649, i32 1, i32 8"   --->   Operation 658 'partselect' 'mult_V_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln17_348 = zext i8 %mult_V_436" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 659 'zext' 'zext_ln17_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/1] (0.71ns)   --->   "%r_V_650 = sub i10 %zext_ln1273_336, i10 %zext_ln1273_334"   --->   Operation 660 'sub' 'r_V_650' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%trunc_ln818_221 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_650, i32 1, i32 9"   --->   Operation 661 'partselect' 'trunc_ln818_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln17_421 = sext i9 %trunc_ln818_221" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 662 'sext' 'sext_ln17_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.70ns)   --->   "%r_V_651 = sub i9 %zext_ln1273_333, i9 %zext_ln1270_8"   --->   Operation 663 'sub' 'r_V_651' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln818_222 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_651, i32 1, i32 8"   --->   Operation 664 'partselect' 'trunc_ln818_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.71ns)   --->   "%r_V_652 = sub i10 %zext_ln1273_334, i10 %zext_ln1273_332"   --->   Operation 665 'sub' 'r_V_652' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln818_223 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_652, i32 1, i32 9"   --->   Operation 666 'partselect' 'trunc_ln818_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.71ns)   --->   "%r_V_653 = sub i10 %sext_ln1270_26, i10 %zext_ln1273_332"   --->   Operation 667 'sub' 'r_V_653' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln818_224 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_653, i32 1, i32 9"   --->   Operation 668 'partselect' 'trunc_ln818_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln1273_135 = sext i9 %trunc_ln818_224"   --->   Operation 669 'sext' 'sext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.72ns)   --->   "%r_V_654 = sub i11 %sext_ln1273_36, i11 %zext_ln1273_331"   --->   Operation 670 'sub' 'r_V_654' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln818_225 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_654, i32 1, i32 10"   --->   Operation 671 'partselect' 'trunc_ln818_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln1273_339 = zext i6 %p_read_113"   --->   Operation 672 'zext' 'zext_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%mult_V_560 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_113, i2 0"   --->   Operation 673 'bitconcatenate' 'mult_V_560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln1273_341 = zext i8 %mult_V_560"   --->   Operation 674 'zext' 'zext_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.70ns)   --->   "%r_V_655 = sub i9 0, i9 %zext_ln1273_341"   --->   Operation 675 'sub' 'r_V_655' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln1270_27 = sext i9 %r_V_655"   --->   Operation 676 'sext' 'sext_ln1270_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln818_226 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_655, i32 1, i32 8"   --->   Operation 677 'partselect' 'trunc_ln818_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%r_V_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_113, i3 0"   --->   Operation 678 'bitconcatenate' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln1273_342 = zext i9 %r_V_6"   --->   Operation 679 'zext' 'zext_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 680 [1/1] (0.71ns)   --->   "%r_V_656 = sub i10 %zext_ln1273_342, i10 %zext_ln1273_339"   --->   Operation 680 'sub' 'r_V_656' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%trunc_ln818_227 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_656, i32 1, i32 9"   --->   Operation 681 'partselect' 'trunc_ln818_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.00ns)   --->   "%mult_V_438 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_113, i1 0"   --->   Operation 682 'bitconcatenate' 'mult_V_438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln1273_344 = zext i7 %mult_V_438"   --->   Operation 683 'zext' 'zext_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln1273_345 = zext i7 %mult_V_438"   --->   Operation 684 'zext' 'zext_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.71ns)   --->   "%r_V_660 = sub i10 %sext_ln1270_27, i10 %zext_ln1273_339"   --->   Operation 685 'sub' 'r_V_660' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln818_231 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_660, i32 1, i32 9"   --->   Operation 686 'partselect' 'trunc_ln818_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.71ns)   --->   "%r_V_661 = sub i10 0, i10 %zext_ln1273_342"   --->   Operation 687 'sub' 'r_V_661' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.00ns)   --->   "%sext_ln1270_28 = sext i10 %r_V_661"   --->   Operation 688 'sext' 'sext_ln1270_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln818_232 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_661, i32 1, i32 9"   --->   Operation 689 'partselect' 'trunc_ln818_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.72ns)   --->   "%r_V_665 = sub i11 %sext_ln1270_28, i11 %zext_ln1273_344"   --->   Operation 690 'sub' 'r_V_665' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln818_235 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_665, i32 1, i32 10"   --->   Operation 691 'partselect' 'trunc_ln818_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln1273_348 = zext i6 %p_read_112"   --->   Operation 692 'zext' 'zext_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln1273_349 = zext i6 %p_read_112"   --->   Operation 693 'zext' 'zext_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln1273_350 = zext i6 %p_read_112"   --->   Operation 694 'zext' 'zext_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%r_V_680 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_112, i3 0"   --->   Operation 695 'bitconcatenate' 'r_V_680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln1273_351 = zext i9 %r_V_680"   --->   Operation 696 'zext' 'zext_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.71ns)   --->   "%r_V_666 = add i10 %zext_ln1273_351, i10 %zext_ln1273_349"   --->   Operation 697 'add' 'r_V_666' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns)   --->   "%mult_V_439 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_666, i32 1, i32 9"   --->   Operation 698 'partselect' 'mult_V_439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 699 [1/1] (0.00ns)   --->   "%shl_ln1273_74 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_112, i1 0"   --->   Operation 699 'bitconcatenate' 'shl_ln1273_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln1273_352 = zext i7 %shl_ln1273_74"   --->   Operation 700 'zext' 'zext_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln1273_353 = zext i7 %shl_ln1273_74"   --->   Operation 701 'zext' 'zext_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.71ns)   --->   "%r_V_667 = add i10 %zext_ln1273_351, i10 %zext_ln1273_353"   --->   Operation 702 'add' 'r_V_667' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%mult_V_440 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_667, i32 1, i32 9"   --->   Operation 703 'partselect' 'mult_V_440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln17_359 = zext i9 %mult_V_440" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 704 'zext' 'zext_ln17_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 705 [1/1] (0.71ns)   --->   "%r_V_668 = sub i10 %zext_ln1273_349, i10 %zext_ln1273_351"   --->   Operation 705 'sub' 'r_V_668' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln818_236 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_668, i32 1, i32 9"   --->   Operation 706 'partselect' 'trunc_ln818_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.71ns)   --->   "%r_V_669 = sub i10 %zext_ln1273_351, i10 %zext_ln1273_353"   --->   Operation 707 'sub' 'r_V_669' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln818_237 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_669, i32 1, i32 9"   --->   Operation 708 'partselect' 'trunc_ln818_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [1/1] (0.00ns)   --->   "%mult_V_441 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_112, i2 0"   --->   Operation 709 'bitconcatenate' 'mult_V_441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln1273_356 = zext i8 %mult_V_441"   --->   Operation 710 'zext' 'zext_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 711 [1/1] (0.70ns)   --->   "%r_V_681 = sub i9 0, i9 %zext_ln1273_356"   --->   Operation 711 'sub' 'r_V_681' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln1273_38 = sext i9 %r_V_681"   --->   Operation 712 'sext' 'sext_ln1273_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/1] (0.71ns)   --->   "%r_V_670 = sub i10 %sext_ln1273_38, i10 %zext_ln1273_349"   --->   Operation 713 'sub' 'r_V_670' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln818_238 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_670, i32 1, i32 9"   --->   Operation 714 'partselect' 'trunc_ln818_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 715 [1/1] (0.70ns)   --->   "%r_V_671 = sub i9 %zext_ln1273_356, i9 %zext_ln1273_350"   --->   Operation 715 'sub' 'r_V_671' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.00ns)   --->   "%trunc_ln818_239 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_671, i32 1, i32 8"   --->   Operation 716 'partselect' 'trunc_ln818_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [1/1] (0.71ns)   --->   "%r_V_672 = sub i10 %zext_ln1273_353, i10 %zext_ln1273_351"   --->   Operation 717 'sub' 'r_V_672' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%trunc_ln818_240 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_672, i32 1, i32 9"   --->   Operation 718 'partselect' 'trunc_ln818_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (1.23ns)   --->   "%r_V_673 = mul i10 %zext_ln1273_349, i10 11"   --->   Operation 719 'mul' 'r_V_673' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns)   --->   "%mult_V_442 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_673, i32 1, i32 9"   --->   Operation 720 'partselect' 'mult_V_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln818_196 = zext i9 %mult_V_442"   --->   Operation 721 'zext' 'zext_ln818_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.71ns)   --->   "%r_V_674 = sub i10 %zext_ln1273_351, i10 %zext_ln1273_349"   --->   Operation 722 'sub' 'r_V_674' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%trunc_ln818_241 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_674, i32 1, i32 9"   --->   Operation 723 'partselect' 'trunc_ln818_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.70ns)   --->   "%r_V_675 = sub i9 %zext_ln1273_350, i9 %zext_ln1273_356"   --->   Operation 724 'sub' 'r_V_675' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns)   --->   "%trunc_ln818_242 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_675, i32 1, i32 8"   --->   Operation 725 'partselect' 'trunc_ln818_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 726 [1/1] (0.70ns)   --->   "%r_V_676 = add i9 %zext_ln1273_356, i9 %zext_ln1273_350"   --->   Operation 726 'add' 'r_V_676' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%mult_V_443 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_676, i32 1, i32 8"   --->   Operation 727 'partselect' 'mult_V_443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%shl_ln1273_75 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_112, i4 0"   --->   Operation 728 'bitconcatenate' 'shl_ln1273_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln1273_360 = zext i10 %shl_ln1273_75"   --->   Operation 729 'zext' 'zext_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 730 [1/1] (0.72ns)   --->   "%r_V_677 = sub i11 %zext_ln1273_348, i11 %zext_ln1273_360"   --->   Operation 730 'sub' 'r_V_677' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln818_243 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_677, i32 1, i32 10"   --->   Operation 731 'partselect' 'trunc_ln818_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 732 [1/1] (0.71ns)   --->   "%sub_ln1273_175 = sub i10 0, i10 %zext_ln1273_351"   --->   Operation 732 'sub' 'sub_ln1273_175' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln1273_39 = sext i10 %sub_ln1273_175"   --->   Operation 733 'sext' 'sext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.72ns)   --->   "%r_V_678 = sub i11 %sext_ln1273_39, i11 %zext_ln1273_352"   --->   Operation 734 'sub' 'r_V_678' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln818_244 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_678, i32 1, i32 10"   --->   Operation 735 'partselect' 'trunc_ln818_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 736 [1/1] (1.23ns)   --->   "%r_V_679 = mul i11 %zext_ln1273_348, i11 2037"   --->   Operation 736 'mul' 'r_V_679' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln818_245 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_679, i32 1, i32 10"   --->   Operation 737 'partselect' 'trunc_ln818_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln1270_30 = sext i10 %trunc_ln818_245"   --->   Operation 738 'sext' 'sext_ln1270_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln818_246 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_681, i32 1, i32 8"   --->   Operation 739 'partselect' 'trunc_ln818_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln70_9 = sext i8 %trunc_ln818_246" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 740 'sext' 'sext_ln70_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln1273_361 = zext i6 %p_read_111"   --->   Operation 741 'zext' 'zext_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln1273_363 = zext i6 %p_read_111"   --->   Operation 742 'zext' 'zext_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln1273_364 = zext i6 %p_read_111"   --->   Operation 743 'zext' 'zext_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%r_V_682 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_111, i3 0"   --->   Operation 744 'bitconcatenate' 'r_V_682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln1270_9 = zext i9 %r_V_682"   --->   Operation 745 'zext' 'zext_ln1270_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 746 [1/1] (0.00ns)   --->   "%mult_V_561 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_111, i2 0"   --->   Operation 746 'bitconcatenate' 'mult_V_561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln17_365 = zext i8 %mult_V_561" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 747 'zext' 'zext_ln17_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [1/1] (0.71ns)   --->   "%r_V_688 = sub i10 0, i10 %zext_ln1270_9"   --->   Operation 748 'sub' 'r_V_688' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln1273_41 = sext i10 %r_V_688"   --->   Operation 749 'sext' 'sext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.72ns)   --->   "%r_V_683 = sub i11 %sext_ln1273_41, i11 %zext_ln1273_363"   --->   Operation 750 'sub' 'r_V_683' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln818_247 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_683, i32 1, i32 10"   --->   Operation 751 'partselect' 'trunc_ln818_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln1273_147 = sext i10 %trunc_ln818_247"   --->   Operation 752 'sext' 'sext_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 753 [1/1] (0.70ns)   --->   "%r_V_693 = sub i9 0, i9 %zext_ln17_365"   --->   Operation 753 'sub' 'r_V_693' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln1273_43 = sext i9 %r_V_693"   --->   Operation 754 'sext' 'sext_ln1273_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.71ns)   --->   "%r_V_684 = sub i10 %sext_ln1273_43, i10 %zext_ln1273_361"   --->   Operation 755 'sub' 'r_V_684' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln818_248 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_684, i32 1, i32 9"   --->   Operation 756 'partselect' 'trunc_ln818_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (1.23ns)   --->   "%r_V_685 = mul i11 %zext_ln1273_363, i11 2037"   --->   Operation 757 'mul' 'r_V_685' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln818_249 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_685, i32 1, i32 10"   --->   Operation 758 'partselect' 'trunc_ln818_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 759 [1/1] (0.71ns)   --->   "%r_V_687 = sub i10 %zext_ln1273_361, i10 %zext_ln1270_9"   --->   Operation 759 'sub' 'r_V_687' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln818_250 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_687, i32 1, i32 9"   --->   Operation 760 'partselect' 'trunc_ln818_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln1270_32 = sext i9 %trunc_ln818_250"   --->   Operation 761 'sext' 'sext_ln1270_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln818_251 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_688, i32 1, i32 9"   --->   Operation 762 'partselect' 'trunc_ln818_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 763 [1/1] (0.70ns)   --->   "%r_V_689 = add i9 %zext_ln17_365, i9 %zext_ln1273_364"   --->   Operation 763 'add' 'r_V_689' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.00ns)   --->   "%mult_V_446 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_689, i32 1, i32 8"   --->   Operation 764 'partselect' 'mult_V_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 765 [1/1] (1.23ns)   --->   "%r_V_690 = mul i10 %zext_ln1273_361, i10 11"   --->   Operation 765 'mul' 'r_V_690' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%mult_V_447 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_690, i32 1, i32 9"   --->   Operation 766 'partselect' 'mult_V_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.71ns)   --->   "%r_V_692 = add i10 %zext_ln1270_9, i10 %zext_ln1273_361"   --->   Operation 767 'add' 'r_V_692' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.00ns)   --->   "%mult_V_448 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_692, i32 1, i32 9"   --->   Operation 768 'partselect' 'mult_V_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln818_253 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_693, i32 1, i32 8"   --->   Operation 769 'partselect' 'trunc_ln818_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.71ns)   --->   "%r_V_697 = sub i10 %zext_ln1270_9, i10 %zext_ln1273_361"   --->   Operation 770 'sub' 'r_V_697' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln818_256 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_697, i32 1, i32 9"   --->   Operation 771 'partselect' 'trunc_ln818_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (1.23ns)   --->   "%r_V_698 = mul i10 %zext_ln1273_361, i10 13"   --->   Operation 772 'mul' 'r_V_698' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns)   --->   "%mult_V_449 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_698, i32 1, i32 9"   --->   Operation 773 'partselect' 'mult_V_449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln1273_368 = zext i6 %p_read_110"   --->   Operation 774 'zext' 'zext_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln1273_369 = zext i6 %p_read_110"   --->   Operation 775 'zext' 'zext_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%mult_V_450 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_110, i2 0"   --->   Operation 776 'bitconcatenate' 'mult_V_450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln1273_370 = zext i8 %mult_V_450"   --->   Operation 777 'zext' 'zext_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [1/1] (0.70ns)   --->   "%r_V_700 = sub i9 0, i9 %zext_ln1273_370"   --->   Operation 778 'sub' 'r_V_700' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln1270_34 = sext i9 %r_V_700"   --->   Operation 779 'sext' 'sext_ln1270_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln818_258 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_700, i32 1, i32 8"   --->   Operation 780 'partselect' 'trunc_ln818_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln17_441 = sext i8 %trunc_ln818_258" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 781 'sext' 'sext_ln17_441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln1273_155 = sext i8 %trunc_ln818_258"   --->   Operation 782 'sext' 'sext_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.00ns)   --->   "%r_V_706 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_110, i3 0"   --->   Operation 783 'bitconcatenate' 'r_V_706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln1273_373 = zext i9 %r_V_706"   --->   Operation 784 'zext' 'zext_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 785 [1/1] (0.71ns)   --->   "%r_V_703 = sub i10 0, i10 %zext_ln1273_373"   --->   Operation 785 'sub' 'r_V_703' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln1270_35 = sext i10 %r_V_703"   --->   Operation 786 'sext' 'sext_ln1270_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln818_261 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_703, i32 1, i32 9"   --->   Operation 787 'partselect' 'trunc_ln818_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%r_V_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_110, i1 0"   --->   Operation 788 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln1273_376 = zext i7 %r_V_7"   --->   Operation 789 'zext' 'zext_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln1273_378 = zext i7 %r_V_7"   --->   Operation 790 'zext' 'zext_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 791 [1/1] (0.70ns)   --->   "%r_V_704 = sub i8 0, i8 %zext_ln1273_378"   --->   Operation 791 'sub' 'r_V_704' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln818_262 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_704, i32 1, i32 7"   --->   Operation 792 'partselect' 'trunc_ln818_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln1273_158 = sext i7 %trunc_ln818_262"   --->   Operation 793 'sext' 'sext_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.70ns)   --->   "%r_V_705 = sub i9 %zext_ln1273_369, i9 %zext_ln1273_370"   --->   Operation 794 'sub' 'r_V_705' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln818_263 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_705, i32 1, i32 8"   --->   Operation 795 'partselect' 'trunc_ln818_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [1/1] (0.71ns)   --->   "%r_V_708 = sub i10 %sext_ln1270_34, i10 %zext_ln1273_368"   --->   Operation 796 'sub' 'r_V_708' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln818_265 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_708, i32 1, i32 9"   --->   Operation 797 'partselect' 'trunc_ln818_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.72ns)   --->   "%r_V_712 = sub i11 %sext_ln1270_35, i11 %zext_ln1273_376"   --->   Operation 798 'sub' 'r_V_712' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln818_267 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_712, i32 1, i32 10"   --->   Operation 799 'partselect' 'trunc_ln818_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln1273_381 = zext i6 %p_read_109"   --->   Operation 800 'zext' 'zext_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.00ns)   --->   "%r_V_1228 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_109, i2 0"   --->   Operation 801 'bitconcatenate' 'r_V_1228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 802 [1/1] (0.00ns)   --->   "%zext_ln1273_382 = zext i8 %r_V_1228"   --->   Operation 802 'zext' 'zext_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 803 [1/1] (0.70ns)   --->   "%r_V_713 = add i9 %zext_ln1273_382, i9 %zext_ln1273_381"   --->   Operation 803 'add' 'r_V_713' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%mult_V_453 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_713, i32 1, i32 8"   --->   Operation 804 'partselect' 'mult_V_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.70ns)   --->   "%r_V_717 = sub i9 %zext_ln1273_381, i9 %zext_ln1273_382"   --->   Operation 805 'sub' 'r_V_717' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln818_270 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_717, i32 1, i32 8"   --->   Operation 806 'partselect' 'trunc_ln818_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 807 [1/1] (0.70ns)   --->   "%r_V_718 = sub i9 0, i9 %zext_ln1273_382"   --->   Operation 807 'sub' 'r_V_718' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%trunc_ln818_271 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_718, i32 1, i32 8"   --->   Operation 808 'partselect' 'trunc_ln818_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns)   --->   "%r_V_1229 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_108, i2 0"   --->   Operation 809 'bitconcatenate' 'r_V_1229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln1273_389 = zext i8 %r_V_1229"   --->   Operation 810 'zext' 'zext_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 811 [1/1] (0.70ns)   --->   "%sub_ln1273_206 = sub i9 0, i9 %zext_ln1273_389"   --->   Operation 811 'sub' 'sub_ln1273_206' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln1273_408 = zext i6 %p_read2062"   --->   Operation 812 'zext' 'zext_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 813 [1/1] (0.00ns)   --->   "%r_V_1230 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read2062, i2 0"   --->   Operation 813 'bitconcatenate' 'r_V_1230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln1273_410 = zext i8 %r_V_1230"   --->   Operation 814 'zext' 'zext_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.70ns)   --->   "%r_V_752 = sub i9 0, i9 %zext_ln1273_410"   --->   Operation 815 'sub' 'r_V_752' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln1270_50 = sext i9 %r_V_752"   --->   Operation 816 'sext' 'sext_ln1270_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln818_296 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_752, i32 1, i32 8"   --->   Operation 817 'partselect' 'trunc_ln818_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 818 [1/1] (1.23ns)   --->   "%r_V_756 = mul i10 %zext_ln1273_408, i10 13"   --->   Operation 818 'mul' 'r_V_756' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%mult_V_467 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_756, i32 1, i32 9"   --->   Operation 819 'partselect' 'mult_V_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.71ns)   --->   "%r_V_762 = sub i10 %sext_ln1270_50, i10 %zext_ln1273_408"   --->   Operation 820 'sub' 'r_V_762' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln818_303 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_762, i32 1, i32 9"   --->   Operation 821 'partselect' 'trunc_ln818_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln1273_432 = zext i6 %p_read_105"   --->   Operation 822 'zext' 'zext_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%mult_V_564 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_105, i1 0"   --->   Operation 823 'bitconcatenate' 'mult_V_564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%zext_ln1273_435 = zext i7 %mult_V_564"   --->   Operation 824 'zext' 'zext_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.70ns)   --->   "%r_V_783 = sub i8 0, i8 %zext_ln1273_435"   --->   Operation 825 'sub' 'r_V_783' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%trunc_ln818_319 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_783, i32 1, i32 7"   --->   Operation 826 'partselect' 'trunc_ln818_319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%mult_V_565 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_103, i2 0"   --->   Operation 827 'bitconcatenate' 'mult_V_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln1273_453 = zext i8 %mult_V_565"   --->   Operation 828 'zext' 'zext_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.70ns)   --->   "%r_V_802 = sub i9 0, i9 %zext_ln1273_453"   --->   Operation 829 'sub' 'r_V_802' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln818_331 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_802, i32 1, i32 8"   --->   Operation 830 'partselect' 'trunc_ln818_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%mult_V_491 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_100, i1 0"   --->   Operation 831 'bitconcatenate' 'mult_V_491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln1273_483 = zext i7 %mult_V_491"   --->   Operation 832 'zext' 'zext_ln1273_483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (0.70ns)   --->   "%r_V_847 = sub i8 0, i8 %zext_ln1273_483"   --->   Operation 833 'sub' 'r_V_847' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln818_365 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_847, i32 1, i32 7"   --->   Operation 834 'partselect' 'trunc_ln818_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln17_478 = sext i7 %trunc_ln818_365" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 835 'sext' 'sext_ln17_478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%r_V_864 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_99, i2 0"   --->   Operation 836 'bitconcatenate' 'r_V_864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln1273_495 = zext i8 %r_V_864"   --->   Operation 837 'zext' 'zext_ln1273_495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.70ns)   --->   "%r_V_852 = sub i9 0, i9 %zext_ln1273_495"   --->   Operation 838 'sub' 'r_V_852' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln818_370 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_852, i32 1, i32 8"   --->   Operation 839 'partselect' 'trunc_ln818_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.70ns)   --->   "%add_ln813 = add i9 %zext_ln818_174, i9 %zext_ln818_170"   --->   Operation 840 'add' 'add_ln813' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 841 [1/1] (0.71ns)   --->   "%add_ln813_642 = add i10 %zext_ln818_196, i10 %sext_ln1273_100"   --->   Operation 841 'add' 'add_ln813_642' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.71ns)   --->   "%add_ln813_657 = add i10 %sext_ln1273_49, i10 %sext_ln1273_16"   --->   Operation 842 'add' 'add_ln813_657' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.70ns)   --->   "%add_ln813_662 = add i9 %zext_ln17_332, i9 %zext_ln17_365"   --->   Operation 843 'add' 'add_ln813_662' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.71ns)   --->   "%add_ln813_678 = add i10 %zext_ln818_168, i10 %zext_ln17_270"   --->   Operation 844 'add' 'add_ln813_678' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i10 %add_ln813_678"   --->   Operation 845 'zext' 'zext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.71ns)   --->   "%add_ln813_679 = add i11 %zext_ln17_296, i11 %sext_ln1270_6"   --->   Operation 846 'add' 'add_ln813_679' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns)   --->   "%sext_ln813_404 = sext i11 %add_ln813_679"   --->   Operation 847 'sext' 'sext_ln813_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_680 = add i12 %sext_ln813_404, i12 %zext_ln813_5"   --->   Operation 848 'add' 'add_ln813_680' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 849 [1/1] (0.71ns)   --->   "%add_ln813_681 = add i10 %sext_ln1273_83, i10 %zext_ln17_309"   --->   Operation 849 'add' 'add_ln813_681' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln813_405 = sext i10 %add_ln813_681"   --->   Operation 850 'sext' 'sext_ln813_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 851 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_682 = add i12 %sext_ln813_405, i12 %add_ln813_680"   --->   Operation 851 'add' 'add_ln813_682' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 852 [1/1] (0.70ns)   --->   "%add_ln813_684 = add i9 %sext_ln17_408, i9 %zext_ln17_335"   --->   Operation 852 'add' 'add_ln813_684' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 853 [1/1] (0.00ns)   --->   "%sext_ln813_407 = sext i9 %add_ln813_684"   --->   Operation 853 'sext' 'sext_ln813_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 854 [1/1] (0.71ns)   --->   "%add_ln813_685 = add i10 %sext_ln813_407, i10 %sext_ln1273_129"   --->   Operation 854 'add' 'add_ln813_685' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.71ns)   --->   "%add_ln813_700 = add i10 %zext_ln17_291, i10 %sext_ln1273_35"   --->   Operation 855 'add' 'add_ln813_700' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 856 [1/1] (0.70ns)   --->   "%add_ln813_703 = add i8 %sext_ln1273_119, i8 %sext_ln1273_125"   --->   Operation 856 'add' 'add_ln813_703' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 857 [1/1] (0.70ns)   --->   "%add_ln813_716 = add i9 %sext_ln1273_45, i9 %zext_ln17_266"   --->   Operation 857 'add' 'add_ln813_716' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln813_429 = sext i9 %add_ln813_716"   --->   Operation 858 'sext' 'sext_ln813_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 859 [1/1] (0.71ns)   --->   "%add_ln813_717 = add i10 %sext_ln813_429, i10 %sext_ln17_381"   --->   Operation 859 'add' 'add_ln813_717' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.71ns)   --->   "%add_ln813_721 = add i10 %sext_ln17_421, i10 %zext_ln17_309"   --->   Operation 860 'add' 'add_ln813_721' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln813_432 = sext i10 %add_ln813_721"   --->   Operation 861 'sext' 'sext_ln813_432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 862 [1/1] (0.70ns)   --->   "%add_ln813_722 = add i9 %zext_ln1273_341, i9 %zext_ln17_298"   --->   Operation 862 'add' 'add_ln813_722' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln813_220 = zext i9 %add_ln813_722"   --->   Operation 863 'zext' 'zext_ln813_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 864 [1/1] (0.72ns)   --->   "%add_ln813_723 = add i11 %zext_ln813_220, i11 %sext_ln813_432"   --->   Operation 864 'add' 'add_ln813_723' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.70ns)   --->   "%add_ln813_736 = add i9 %zext_ln818_183, i9 %zext_ln1273_252"   --->   Operation 865 'add' 'add_ln813_736' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln813_6 = zext i9 %add_ln813_736"   --->   Operation 866 'zext' 'zext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 867 [1/1] (0.71ns)   --->   "%add_ln813_737 = add i10 %zext_ln813_6, i10 %zext_ln17_295"   --->   Operation 867 'add' 'add_ln813_737' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 868 [1/1] (0.72ns)   --->   "%add_ln813_738 = add i11 %sext_ln1273_81, i11 %zext_ln17_314"   --->   Operation 868 'add' 'add_ln813_738' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 869 [1/1] (0.71ns)   --->   "%add_ln813_753 = add i10 %sext_ln17_383, i10 %sext_ln17_387"   --->   Operation 869 'add' 'add_ln813_753' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln813_445 = sext i10 %add_ln813_753"   --->   Operation 870 'sext' 'sext_ln813_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 871 [1/1] (0.72ns)   --->   "%add_ln813_754 = add i11 %sext_ln813_445, i11 %sext_ln1273_76"   --->   Operation 871 'add' 'add_ln813_754' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 872 [1/1] (0.71ns)   --->   "%add_ln813_757 = add i10 %sext_ln1270_24, i10 %zext_ln17_331"   --->   Operation 872 'add' 'add_ln813_757' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 873 [1/1] (0.70ns)   --->   "%add_ln813_758 = add i9 %zext_ln17_317, i9 %sext_ln1273_130"   --->   Operation 873 'add' 'add_ln813_758' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.71ns)   --->   "%add_ln813_773 = add i10 %zext_ln17_279, i10 %sext_ln1273_37"   --->   Operation 874 'add' 'add_ln813_773' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i10 %add_ln813_773"   --->   Operation 875 'sext' 'sext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 876 [1/1] (0.73ns)   --->   "%add_ln813_774 = add i12 %zext_ln1273_276, i12 %zext_ln17_302"   --->   Operation 876 'add' 'add_ln813_774' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.00ns)   --->   "%zext_ln813_227 = zext i12 %add_ln813_774"   --->   Operation 877 'zext' 'zext_ln813_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 878 [1/1] (0.74ns)   --->   "%add_ln813_775 = add i13 %zext_ln813_227, i13 %sext_ln813_36"   --->   Operation 878 'add' 'add_ln813_775' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.70ns)   --->   "%add_ln813_778 = add i9 %sext_ln1273_99, i9 %sext_ln1273_124"   --->   Operation 879 'add' 'add_ln813_778' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln813_459 = sext i9 %add_ln813_778"   --->   Operation 880 'sext' 'sext_ln813_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 881 [1/1] (0.71ns)   --->   "%add_ln813_779 = add i10 %sext_ln813_459, i10 %zext_ln17_336"   --->   Operation 881 'add' 'add_ln813_779' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.71ns)   --->   "%add_ln813_793 = add i10 %sext_ln1273_16, i10 %sext_ln1273_32"   --->   Operation 882 'add' 'add_ln813_793' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.71ns)   --->   "%add_ln813_794 = add i10 %sext_ln17_383, i10 %sext_ln1273_80"   --->   Operation 883 'add' 'add_ln813_794' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 884 [1/1] (0.70ns)   --->   "%add_ln813_797 = add i9 %sext_ln1273_118, i9 %sext_ln1273_124"   --->   Operation 884 'add' 'add_ln813_797' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 885 [1/1] (0.70ns)   --->   "%add_ln813_813 = add i9 %zext_ln17_283, i9 %sext_ln1270_7"   --->   Operation 885 'add' 'add_ln813_813' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.72ns)   --->   "%add_ln813_829 = add i11 %sext_ln70, i11 %sext_ln1273_61"   --->   Operation 886 'add' 'add_ln813_829' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.70ns)   --->   "%add_ln813_849 = add i10 %zext_ln17_312, i10 %sext_ln1273_52"   --->   Operation 887 'add' 'add_ln813_849' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln813_509 = sext i10 %add_ln813_849"   --->   Operation 888 'sext' 'sext_ln813_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.72ns)   --->   "%add_ln813_850 = add i11 %sext_ln813_509, i11 %zext_ln17_272"   --->   Operation 889 'add' 'add_ln813_850' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.71ns)   --->   "%add_ln813_870 = add i11 %zext_ln17_272, i11 %sext_ln1270_1"   --->   Operation 890 'add' 'add_ln813_870' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.72ns)   --->   "%add_ln813_871 = add i11 %sext_ln1273_54, i11 %zext_ln17_299"   --->   Operation 891 'add' 'add_ln813_871' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.71ns)   --->   "%add_ln813_889 = add i10 %sext_ln17_389, i10 %sext_ln1273_47"   --->   Operation 892 'add' 'add_ln813_889' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.72ns)   --->   "%add_ln813_892 = add i11 %sext_ln70_2, i11 %zext_ln17_316"   --->   Operation 893 'add' 'add_ln813_892' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.70ns)   --->   "%add_ln813_912 = add i9 %zext_ln818_179, i9 %zext_ln17_283"   --->   Operation 894 'add' 'add_ln813_912' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln813_237 = zext i9 %add_ln813_912"   --->   Operation 895 'zext' 'zext_ln813_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 896 [1/1] (0.73ns)   --->   "%add_ln813_913 = add i12 %zext_ln813_237, i12 %zext_ln818_173"   --->   Operation 896 'add' 'add_ln813_913' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.70ns)   --->   "%add_ln813_916 = add i10 %zext_ln17_312, i10 %sext_ln70_9"   --->   Operation 897 'add' 'add_ln813_916' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.00ns)   --->   "%sext_ln813_548 = sext i10 %add_ln813_916"   --->   Operation 898 'sext' 'sext_ln813_548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 899 [1/1] (0.72ns)   --->   "%add_ln813_917 = add i11 %sext_ln813_548, i11 %sext_ln1273_77"   --->   Operation 899 'add' 'add_ln813_917' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 900 [1/1] (0.73ns)   --->   "%add_ln813_933 = add i13 %zext_ln17_273, i13 %sext_ln17_9"   --->   Operation 900 'add' 'add_ln813_933' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 901 [1/1] (0.72ns)   --->   "%add_ln813_939 = add i11 %sext_ln1273_147, i11 %zext_ln17_359"   --->   Operation 901 'add' 'add_ln813_939' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.70ns)   --->   "%add_ln813_956 = add i9 %sext_ln1273_75, i9 %zext_ln17_266"   --->   Operation 902 'add' 'add_ln813_956' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln813_572 = sext i9 %add_ln813_956"   --->   Operation 903 'sext' 'sext_ln813_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.71ns)   --->   "%add_ln813_957 = add i10 %sext_ln813_572, i10 %zext_ln17_303"   --->   Operation 904 'add' 'add_ln813_957' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 905 [1/1] (0.71ns)   --->   "%add_ln813_993 = add i10 %zext_ln818_181, i10 %zext_ln818_169"   --->   Operation 905 'add' 'add_ln813_993' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.71ns)   --->   "%add_ln813_1011 = add i10 %sext_ln17_374, i10 %sext_ln1270"   --->   Operation 906 'add' 'add_ln813_1011' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln813_606 = sext i10 %add_ln813_1011"   --->   Operation 907 'sext' 'sext_ln813_606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 908 [1/1] (0.71ns)   --->   "%add_ln813_1012 = add i10 %sext_ln17_391, i10 %sext_ln1273_86"   --->   Operation 908 'add' 'add_ln813_1012' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln813_607 = sext i10 %add_ln813_1012"   --->   Operation 909 'sext' 'sext_ln813_607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 910 [1/1] (0.72ns)   --->   "%add_ln813_1013 = add i11 %sext_ln813_607, i11 %sext_ln813_606"   --->   Operation 910 'add' 'add_ln813_1013' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.70ns)   --->   "%add_ln813_1016 = add i9 %zext_ln17_345, i9 %sext_ln1273_158"   --->   Operation 911 'add' 'add_ln813_1016' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns)   --->   "%sext_ln813_610 = sext i9 %add_ln813_1016"   --->   Operation 912 'sext' 'sext_ln813_610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 913 [1/1] (0.71ns)   --->   "%add_ln813_1017 = add i10 %sext_ln813_610, i10 %zext_ln17_341"   --->   Operation 913 'add' 'add_ln813_1017' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.71ns)   --->   "%add_ln813_1033 = add i10 %sext_ln1273_83, i10 %sext_ln1273_58"   --->   Operation 914 'add' 'add_ln813_1033' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.70ns)   --->   "%add_ln813_1037 = add i8 %zext_ln1273_335, i8 %zext_ln1273_317"   --->   Operation 915 'add' 'add_ln813_1037' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln813_245 = zext i8 %add_ln813_1037"   --->   Operation 916 'zext' 'zext_ln813_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.70ns)   --->   "%add_ln813_1038 = add i10 %zext_ln813_245, i10 %sext_ln1273_100"   --->   Operation 917 'add' 'add_ln813_1038' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 918 [1/1] (0.71ns)   --->   "%add_ln813_1054 = add i10 %sext_ln1273_49, i10 %sext_ln1273_22"   --->   Operation 918 'add' 'add_ln813_1054' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 919 [1/1] (0.70ns)   --->   "%add_ln813_1055 = add i10 %zext_ln17_295, i10 %sext_ln1273_65"   --->   Operation 919 'add' 'add_ln813_1055' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 920 [1/1] (0.72ns)   --->   "%add_ln813_1057 = add i11 %sext_ln1270_12, i11 %sext_ln1273_94"   --->   Operation 920 'add' 'add_ln813_1057' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 921 [1/1] (0.70ns)   --->   "%add_ln813_1075 = add i9 %zext_ln1273_264, i9 %zext_ln1273_252"   --->   Operation 921 'add' 'add_ln813_1075' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 922 [1/1] (0.00ns)   --->   "%zext_ln813_12 = zext i9 %add_ln813_1075"   --->   Operation 922 'zext' 'zext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 923 [1/1] (0.71ns)   --->   "%add_ln813_1076 = add i10 %zext_ln818_188, i10 %zext_ln813_12"   --->   Operation 923 'add' 'add_ln813_1076' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 924 [1/1] (0.71ns)   --->   "%add_ln813_1080 = add i10 %sext_ln1270_32, i10 %sext_ln1273_155"   --->   Operation 924 'add' 'add_ln813_1080' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 925 [1/1] (0.72ns)   --->   "%add_ln813_1092 = add i11 %sext_ln1273_25, i11 %sext_ln17_373"   --->   Operation 925 'add' 'add_ln813_1092' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 926 [1/1] (0.00ns)   --->   "%sext_ln813_660 = sext i11 %add_ln813_1092"   --->   Operation 926 'sext' 'sext_ln813_660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 927 [1/1] (0.72ns)   --->   "%add_ln813_1093 = add i11 %sext_ln1273_89, i11 %sext_ln17_415"   --->   Operation 927 'add' 'add_ln813_1093' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln813_661 = sext i11 %add_ln813_1093"   --->   Operation 928 'sext' 'sext_ln813_661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 929 [1/1] (0.73ns)   --->   "%add_ln813_1094 = add i12 %sext_ln813_661, i12 %sext_ln813_660"   --->   Operation 929 'add' 'add_ln813_1094' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 930 [1/1] (0.71ns)   --->   "%add_ln813_1110 = add i10 %sext_ln17_391, i10 %sext_ln1273_52"   --->   Operation 930 'add' 'add_ln813_1110' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln813_669 = sext i10 %add_ln813_1110"   --->   Operation 931 'sext' 'sext_ln813_669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 932 [1/1] (0.70ns)   --->   "%add_ln813_1111 = add i10 %zext_ln17_309, i10 %sext_ln1273_86"   --->   Operation 932 'add' 'add_ln813_1111' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 933 [1/1] (0.00ns)   --->   "%sext_ln813_670 = sext i10 %add_ln813_1111"   --->   Operation 933 'sext' 'sext_ln813_670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 934 [1/1] (0.72ns)   --->   "%add_ln813_1112 = add i11 %sext_ln813_670, i11 %sext_ln813_669"   --->   Operation 934 'add' 'add_ln813_1112' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 935 [1/1] (0.71ns)   --->   "%add_ln813_1130 = add i9 %trunc_ln2, i9 %zext_ln1273_235"   --->   Operation 935 'add' 'add_ln813_1130' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln813_14 = zext i9 %add_ln813_1130"   --->   Operation 936 'zext' 'zext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 937 [1/1] (0.70ns)   --->   "%add_ln813_1131 = add i9 %zext_ln818_180, i9 %zext_ln1273_264"   --->   Operation 937 'add' 'add_ln813_1131' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln813_259 = zext i9 %add_ln813_1131"   --->   Operation 938 'zext' 'zext_ln813_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 939 [1/1] (0.71ns)   --->   "%add_ln813_1132 = add i10 %zext_ln813_259, i10 %zext_ln813_14"   --->   Operation 939 'add' 'add_ln813_1132' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln813_260 = zext i10 %add_ln813_1132"   --->   Operation 940 'zext' 'zext_ln813_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 941 [1/1] (0.72ns)   --->   "%add_ln813_1133 = add i11 %zext_ln813_260, i11 %zext_ln17_313"   --->   Operation 941 'add' 'add_ln813_1133' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 942 [1/1] (0.70ns)   --->   "%add_ln813_1154 = add i9 %zext_ln818_183, i9 %sext_ln1270_3"   --->   Operation 942 'add' 'add_ln813_1154' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln813_695 = sext i9 %add_ln813_1154"   --->   Operation 943 'sext' 'sext_ln813_695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 944 [1/1] (0.71ns)   --->   "%add_ln813_1155 = add i10 %sext_ln813_695, i10 %sext_ln1273_80"   --->   Operation 944 'add' 'add_ln813_1155' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 945 [1/1] (0.70ns)   --->   "%add_ln813_1156 = add i9 %sext_ln1273_87, i9 %zext_ln17_317"   --->   Operation 945 'add' 'add_ln813_1156' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 946 [1/1] (0.70ns)   --->   "%add_ln813_1174 = add i9 %sext_ln1270_9, i9 %sext_ln1270_3"   --->   Operation 946 'add' 'add_ln813_1174' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln813_706 = sext i9 %add_ln813_1174"   --->   Operation 947 'sext' 'sext_ln813_706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 948 [1/1] (0.71ns)   --->   "%add_ln813_1175 = add i10 %sext_ln17_404, i10 %zext_ln17_331"   --->   Operation 948 'add' 'add_ln813_1175' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln813_707 = sext i10 %add_ln813_1175"   --->   Operation 949 'sext' 'sext_ln813_707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 950 [1/1] (0.72ns)   --->   "%add_ln813_1176 = add i11 %sext_ln813_707, i11 %sext_ln813_706"   --->   Operation 950 'add' 'add_ln813_1176' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 951 [1/1] (0.70ns)   --->   "%add_ln813_1177 = add i9 %zext_ln1273_341, i9 %zext_ln17_330"   --->   Operation 951 'add' 'add_ln813_1177' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 952 [1/1] (0.71ns)   --->   "%add_ln813_1194 = add i10 %sext_ln1270, i10 %sext_ln1273_32"   --->   Operation 952 'add' 'add_ln813_1194' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln813_718 = sext i10 %add_ln813_1194"   --->   Operation 953 'sext' 'sext_ln813_718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 954 [1/1] (0.70ns)   --->   "%add_ln813_1195 = add i9 %sext_ln17_379, i9 %sext_ln1273_85"   --->   Operation 954 'add' 'add_ln813_1195' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln813_719 = sext i9 %add_ln813_1195"   --->   Operation 955 'sext' 'sext_ln813_719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 956 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1196 = add i11 %sext_ln813_719, i11 %sext_ln813_718"   --->   Operation 956 'add' 'add_ln813_1196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 957 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1197 = add i11 %add_ln813_1196, i11 %sext_ln1273_94"   --->   Operation 957 'add' 'add_ln813_1197' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 958 [1/1] (0.71ns)   --->   "%add_ln813_1198 = add i10 %sext_ln1273_123, i10 %sext_ln1273_135"   --->   Operation 958 'add' 'add_ln813_1198' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 959 [1/1] (0.73ns)   --->   "%add_ln813_1219 = add i12 %zext_ln818_175, i12 %zext_ln17_302"   --->   Operation 959 'add' 'add_ln813_1219' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln813_272 = zext i12 %add_ln813_1219"   --->   Operation 960 'zext' 'zext_ln813_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 961 [1/1] (0.70ns)   --->   "%add_ln813_1220 = add i10 %zext_ln17_312, i10 %sext_ln1273_65"   --->   Operation 961 'add' 'add_ln813_1220' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln813_736 = sext i10 %add_ln813_1220"   --->   Operation 962 'sext' 'sext_ln813_736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 963 [1/1] (0.74ns)   --->   "%add_ln813_1221 = add i13 %sext_ln813_736, i13 %zext_ln813_272"   --->   Operation 963 'add' 'add_ln813_1221' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 964 [1/1] (0.72ns)   --->   "%add_ln813_1234 = add i11 %sext_ln1273_74, i11 %sext_ln17"   --->   Operation 964 'add' 'add_ln813_1234' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 965 [1/1] (0.70ns)   --->   "%add_ln813_1237 = add i9 %sext_ln17_403, i9 %sext_ln1273_118"   --->   Operation 965 'add' 'add_ln813_1237' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 966 [1/1] (0.71ns)   --->   "%add_ln813_1258 = add i9 %trunc_ln17_s, i9 %zext_ln818_185"   --->   Operation 966 'add' 'add_ln813_1258' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 967 [1/1] (0.71ns)   --->   "%add_ln813_1274 = add i10 %sext_ln1273_17, i10 %sext_ln1273_32"   --->   Operation 967 'add' 'add_ln813_1274' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln813_764 = sext i10 %add_ln813_1274"   --->   Operation 968 'sext' 'sext_ln813_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 969 [1/1] (0.70ns)   --->   "%add_ln813_1275 = add i9 %sext_ln1273_56, i9 %zext_ln1273_249"   --->   Operation 969 'add' 'add_ln813_1275' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln813_765 = sext i9 %add_ln813_1275"   --->   Operation 970 'sext' 'sext_ln813_765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 971 [1/1] (0.72ns)   --->   "%add_ln813_1276 = add i11 %sext_ln813_765, i11 %sext_ln813_764"   --->   Operation 971 'add' 'add_ln813_1276' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 972 [1/1] (0.70ns)   --->   "%add_ln813_1279 = add i9 %sext_ln17_441, i9 %zext_ln1273_381"   --->   Operation 972 'add' 'add_ln813_1279' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln813_767 = sext i9 %add_ln813_1279"   --->   Operation 973 'sext' 'sext_ln813_767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 974 [1/1] (0.71ns)   --->   "%add_ln813_1280 = add i10 %sext_ln813_767, i10 %zext_ln17_315"   --->   Operation 974 'add' 'add_ln813_1280' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 975 [1/1] (0.71ns)   --->   "%add_ln813_1296 = add i10 %sext_ln17_382, i10 %sext_ln17_387"   --->   Operation 975 'add' 'add_ln813_1296' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 976 [1/1] (0.70ns)   --->   "%add_ln813_1311 = add i9 %zext_ln1273_264, i9 %zext_ln818_186"   --->   Operation 976 'add' 'add_ln813_1311' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 977 [1/1] (0.70ns)   --->   "%add_ln813_1315 = add i9 %zext_ln818_189, i9 %zext_ln17_335"   --->   Operation 977 'add' 'add_ln813_1315' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln813_282 = zext i9 %add_ln813_1315"   --->   Operation 978 'zext' 'zext_ln813_282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 979 [1/1] (0.71ns)   --->   "%add_ln813_1316 = add i10 %zext_ln813_282, i10 %zext_ln818_194"   --->   Operation 979 'add' 'add_ln813_1316' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 980 [1/1] (0.71ns)   --->   "%add_ln813_1334 = add i10 %sext_ln17_374, i10 %sext_ln1273_63"   --->   Operation 980 'add' 'add_ln813_1334' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln813_797 = sext i10 %add_ln813_1334"   --->   Operation 981 'sext' 'sext_ln813_797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 982 [1/1] (0.72ns)   --->   "%add_ln813_1335 = add i11 %sext_ln813_797, i11 %zext_ln17_288"   --->   Operation 982 'add' 'add_ln813_1335' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 983 [1/1] (0.73ns)   --->   "%add_ln813_1357 = add i12 %zext_ln818_173, i12 %zext_ln17_263"   --->   Operation 983 'add' 'add_ln813_1357' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln813_24 = zext i12 %add_ln813_1357"   --->   Operation 984 'zext' 'zext_ln813_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 985 [1/1] (0.73ns)   --->   "%add_ln813_1358 = add i12 %zext_ln1273_253, i12 %zext_ln17_287"   --->   Operation 985 'add' 'add_ln813_1358' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 986 [1/1] (0.00ns)   --->   "%zext_ln813_286 = zext i12 %add_ln813_1358"   --->   Operation 986 'zext' 'zext_ln813_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1359 = add i13 %zext_ln813_286, i13 %zext_ln813_24"   --->   Operation 987 'add' 'add_ln813_1359' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 988 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1360 = add i13 %add_ln813_1359, i13 %zext_ln17_311"   --->   Operation 988 'add' 'add_ln813_1360' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 989 [1/1] (0.71ns)   --->   "%add_ln813_1396 = add i10 %sext_ln17_389, i10 %zext_ln1273_282"   --->   Operation 989 'add' 'add_ln813_1396' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 990 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1416 = add i11 %sext_ln17_376, i11 %sext_ln1273_19"   --->   Operation 990 'add' 'add_ln813_1416' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 991 [1/1] (0.70ns)   --->   "%add_ln813_1417 = add i10 %zext_ln17_286, i10 %sext_ln17_390"   --->   Operation 991 'add' 'add_ln813_1417' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 992 [1/1] (0.00ns)   --->   "%sext_ln813_845 = sext i10 %add_ln813_1417"   --->   Operation 992 'sext' 'sext_ln813_845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 993 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1418 = add i11 %sext_ln813_845, i11 %add_ln813_1416"   --->   Operation 993 'add' 'add_ln813_1418' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 994 [1/1] (0.71ns)   --->   "%add_ln813_1435 = add i10 %sext_ln17_391, i10 %zext_ln17_279"   --->   Operation 994 'add' 'add_ln813_1435' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 995 [1/1] (0.00ns)   --->   "%sext_ln813_856 = sext i10 %add_ln813_1435"   --->   Operation 995 'sext' 'sext_ln813_856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 996 [1/1] (0.72ns)   --->   "%add_ln813_1436 = add i11 %sext_ln813_856, i11 %zext_ln17_305"   --->   Operation 996 'add' 'add_ln813_1436' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 997 [1/1] (0.71ns)   --->   "%add_ln813_1455 = add i10 %sext_ln17_382, i10 %sext_ln17_374"   --->   Operation 997 'add' 'add_ln813_1455' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln813_870 = sext i10 %add_ln813_1455"   --->   Operation 998 'sext' 'sext_ln813_870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 999 [1/1] (0.71ns)   --->   "%add_ln813_1456 = add i10 %sext_ln17_397, i10 %sext_ln17_393"   --->   Operation 999 'add' 'add_ln813_1456' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln813_871 = sext i10 %add_ln813_1456"   --->   Operation 1000 'sext' 'sext_ln813_871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1001 [1/1] (0.72ns)   --->   "%add_ln813_1457 = add i11 %sext_ln813_871, i11 %sext_ln813_870"   --->   Operation 1001 'add' 'add_ln813_1457' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1473 = add i12 %zext_ln818_175, i12 %zext_ln17_265"   --->   Operation 1002 'add' 'add_ln813_1473' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1003 [1/1] (0.71ns)   --->   "%add_ln813_1474 = add i9 %mult_V_412, i9 %zext_ln17_298"   --->   Operation 1003 'add' 'add_ln813_1474' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1004 [1/1] (0.00ns)   --->   "%zext_ln813_303 = zext i9 %add_ln813_1474"   --->   Operation 1004 'zext' 'zext_ln813_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1005 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_1475 = add i12 %zext_ln813_303, i12 %add_ln813_1473"   --->   Operation 1005 'add' 'add_ln813_1475' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1006 [1/1] (0.70ns)   --->   "%add_ln813_1489 = add i9 %zext_ln17_294, i9 %sext_ln17_379"   --->   Operation 1006 'add' 'add_ln813_1489' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1007 [1/1] (0.73ns)   --->   "%add_ln813_1507 = add i13 %zext_ln17_267, i13 %sext_ln17_21"   --->   Operation 1007 'add' 'add_ln813_1507' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1008 [1/1] (0.72ns)   --->   "%add_ln813_1532 = add i11 %sext_ln1273_40, i11 %sext_ln1270_10"   --->   Operation 1008 'add' 'add_ln813_1532' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1009 [1/1] (0.71ns)   --->   "%add_ln813_1535 = add i10 %sext_ln1273_112, i10 %sext_ln1270_14"   --->   Operation 1009 'add' 'add_ln813_1535' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1010 [1/1] (0.71ns)   --->   "%add_ln813_1555 = add i10 %sext_ln1273_17, i10 %sext_ln17_381"   --->   Operation 1010 'add' 'add_ln813_1555' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln813_925 = sext i10 %add_ln813_1555"   --->   Operation 1011 'sext' 'sext_ln813_925' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1012 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1556 = add i11 %zext_ln17_284, i11 %sext_ln1273_91"   --->   Operation 1012 'add' 'add_ln813_1556' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1013 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1557 = add i11 %add_ln813_1556, i11 %sext_ln813_925"   --->   Operation 1013 'add' 'add_ln813_1557' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1014 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1576 = add i10 %zext_ln17_277, i10 %sext_ln1273_63"   --->   Operation 1014 'add' 'add_ln813_1576' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1015 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_1577 = add i10 %add_ln813_1576, i10 %sext_ln1273_86"   --->   Operation 1015 'add' 'add_ln813_1577' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1016 [1/1] (0.70ns)   --->   "%add_ln813_1597 = add i9 %sext_ln17_380, i9 %sext_ln1273_30"   --->   Operation 1016 'add' 'add_ln813_1597' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln813_950 = sext i9 %add_ln813_1597"   --->   Operation 1017 'sext' 'sext_ln813_950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1018 [1/1] (0.71ns)   --->   "%add_ln813_1598 = add i10 %sext_ln813_950, i10 %sext_ln17_404"   --->   Operation 1018 'add' 'add_ln813_1598' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1019 [1/1] (0.71ns)   --->   "%add_ln813_1617 = add i10 %sext_ln1270_5, i10 %sext_ln1273_16"   --->   Operation 1019 'add' 'add_ln813_1617' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1020 [1/1] (0.71ns)   --->   "%add_ln813_1618 = add i10 %sext_ln1273_95, i10 %sext_ln17_390"   --->   Operation 1020 'add' 'add_ln813_1618' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1021 [1/1] (0.71ns)   --->   "%add_ln813_1638 = add i10 %sext_ln1273_49, i10 %sext_ln1273_27"   --->   Operation 1021 'add' 'add_ln813_1638' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1022 [1/1] (0.70ns)   --->   "%add_ln813_1639 = add i9 %sext_ln17_403, i9 %zext_ln1273_271"   --->   Operation 1022 'add' 'add_ln813_1639' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1023 [1/1] (0.70ns)   --->   "%add_ln813_1643 = add i8 %zext_ln17_340, i8 %zext_ln1273_345"   --->   Operation 1023 'add' 'add_ln813_1643' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln813_324 = zext i8 %add_ln813_1643"   --->   Operation 1024 'zext' 'zext_ln813_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1025 [1/1] (0.70ns)   --->   "%add_ln813_1644 = add i10 %zext_ln813_324, i10 %sext_ln1273_117"   --->   Operation 1025 'add' 'add_ln813_1644' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1026 [1/1] (0.71ns)   --->   "%add_ln813_1664 = add i10 %sext_ln1273_17, i10 %sext_ln1273_42"   --->   Operation 1026 'add' 'add_ln813_1664' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1027 [1/1] (0.70ns)   --->   "%add_ln813_1668 = add i9 %zext_ln818_191, i9 %zext_ln17_339"   --->   Operation 1027 'add' 'add_ln813_1668' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1028 [1/1] (0.00ns)   --->   "%zext_ln813_328 = zext i9 %add_ln813_1668"   --->   Operation 1028 'zext' 'zext_ln813_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1029 [1/1] (0.71ns)   --->   "%add_ln813_1669 = add i10 %zext_ln813_328, i10 %zext_ln17_312"   --->   Operation 1029 'add' 'add_ln813_1669' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1030 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1683 = add i11 %sext_ln1273_103, i11 %sext_ln17_409"   --->   Operation 1030 'add' 'add_ln813_1683' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1031 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1684 = add i11 %add_ln813_1683, i11 %sext_ln17_414"   --->   Operation 1031 'add' 'add_ln813_1684' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1702 = add i9 %zext_ln818_183, i9 %zext_ln17_283"   --->   Operation 1032 'add' 'add_ln813_1702' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1033 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_1703 = add i9 %add_ln813_1702, i9 %zext_ln818_191"   --->   Operation 1033 'add' 'add_ln813_1703' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 1034 [1/1] (0.71ns)   --->   "%add_ln813_1721 = add i10 %sext_ln1273_67, i10 %zext_ln1273_321"   --->   Operation 1034 'add' 'add_ln813_1721' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1035 [1/1] (0.70ns)   --->   "%add_ln813_1745 = add i9 %sext_ln1273_99, i9 %sext_ln1273_69"   --->   Operation 1035 'add' 'add_ln813_1745' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1036 [1/1] (0.70ns)   --->   "%add_ln813_1761 = add i9 %zext_ln1273_264, i9 %zext_ln818_185"   --->   Operation 1036 'add' 'add_ln813_1761' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1037 [1/1] (0.00ns)   --->   "%zext_ln813_341 = zext i9 %add_ln813_1761"   --->   Operation 1037 'zext' 'zext_ln813_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1038 [1/1] (0.71ns)   --->   "%add_ln813_1762 = add i10 %zext_ln813_341, i10 %zext_ln17_279"   --->   Operation 1038 'add' 'add_ln813_1762' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1039 [1/1] (0.70ns)   --->   "%add_ln813_1765 = add i10 %zext_ln17_315, i10 %sext_ln1270_14"   --->   Operation 1039 'add' 'add_ln813_1765' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1040 [1/1] (0.00ns)   --->   "%sext_ln813_1046 = sext i10 %add_ln813_1765"   --->   Operation 1040 'sext' 'sext_ln813_1046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1041 [1/1] (0.72ns)   --->   "%add_ln813_1766 = add i11 %sext_ln813_1046, i11 %sext_ln17_409"   --->   Operation 1041 'add' 'add_ln813_1766' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1042 [1/1] (0.70ns)   --->   "%add_ln813_1779 = add i9 %zext_ln818_189, i9 %sext_ln70_1"   --->   Operation 1042 'add' 'add_ln813_1779' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln813_1056 = sext i9 %add_ln813_1779"   --->   Operation 1043 'sext' 'sext_ln813_1056' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1044 [1/1] (0.71ns)   --->   "%add_ln813_1780 = add i10 %sext_ln813_1056, i10 %zext_ln17_279"   --->   Operation 1044 'add' 'add_ln813_1780' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1045 [1/1] (0.73ns)   --->   "%add_ln813_1814 = add i12 %zext_ln818_172, i12 %zext_ln17_281"   --->   Operation 1045 'add' 'add_ln813_1814' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1046 [1/1] (0.00ns)   --->   "%zext_ln813_34 = zext i12 %add_ln813_1814"   --->   Operation 1046 'zext' 'zext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1047 [1/1] (0.74ns)   --->   "%add_ln813_1815 = add i13 %zext_ln813_34, i13 %sext_ln17_47"   --->   Operation 1047 'add' 'add_ln813_1815' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1048 [1/1] (0.70ns)   --->   "%add_ln813_1835 = add i10 %zext_ln17_270, i10 %sext_ln17_387"   --->   Operation 1048 'add' 'add_ln813_1835' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln813_1089 = sext i10 %add_ln813_1835"   --->   Operation 1049 'sext' 'sext_ln813_1089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1050 [1/1] (0.72ns)   --->   "%add_ln813_1836 = add i11 %sext_ln813_1089, i11 %sext_ln1270_30"   --->   Operation 1050 'add' 'add_ln813_1836' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1051 [1/1] (0.71ns)   --->   "%add_ln813_1855 = add i10 %zext_ln818_176, i10 %zext_ln17_291"   --->   Operation 1051 'add' 'add_ln813_1855' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln813_351 = zext i10 %add_ln813_1855"   --->   Operation 1052 'zext' 'zext_ln813_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1053 [1/1] (0.73ns)   --->   "%add_ln813_1856 = add i12 %zext_ln813_351, i12 %zext_ln818_171"   --->   Operation 1053 'add' 'add_ln813_1856' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1054 [1/1] (0.70ns)   --->   "%add_ln813_1866 = add i8 %sext_ln17_478, i8 %zext_ln1273_432"   --->   Operation 1054 'add' 'add_ln813_1866' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln813_1105 = sext i8 %add_ln813_1866"   --->   Operation 1055 'sext' 'sext_ln813_1105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1056 [1/1] (0.70ns)   --->   "%add_ln813_1867 = add i9 %sext_ln813_1105, i9 %sext_ln17_441"   --->   Operation 1056 'add' 'add_ln813_1867' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1057 [1/1] (0.70ns)   --->   "%add_ln813_1878 = add i9 %zext_ln818_186, i9 %zext_ln17_283"   --->   Operation 1057 'add' 'add_ln813_1878' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1058 [1/1] (0.00ns)   --->   "%zext_ln813_355 = zext i9 %add_ln813_1878"   --->   Operation 1058 'zext' 'zext_ln813_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 1059 [1/1] (0.73ns)   --->   "%add_ln813_1879 = add i12 %zext_ln813_355, i12 %zext_ln818_175"   --->   Operation 1059 'add' 'add_ln813_1879' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1060 [1/1] (0.70ns)   --->   "%add_ln813_1882 = add i10 %zext_ln17_348, i10 %sext_ln1273_105"   --->   Operation 1060 'add' 'add_ln813_1882' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 1061 [1/1] (0.72ns)   --->   "%add_ln813_1898 = add i11 %sext_ln17_376, i11 %sext_ln17_386"   --->   Operation 1061 'add' 'add_ln813_1898' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.24>
ST_3 : Operation 1062 [1/1] (0.00ns)   --->   "%p_read_88 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read41" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1062 'read' 'p_read_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1063 [1/1] (0.00ns)   --->   "%p_read4082 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read40" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1063 'read' 'p_read4082' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1064 [1/1] (0.00ns)   --->   "%p_read_89 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read39" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1064 'read' 'p_read_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1065 [1/1] (0.00ns)   --->   "%p_read_90 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read38" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1065 'read' 'p_read_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1066 [1/1] (0.00ns)   --->   "%p_read_91 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read37" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1066 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1067 [1/1] (0.00ns)   --->   "%p_read_92 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read36" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1067 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1068 [1/1] (0.00ns)   --->   "%p_read_93 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read35" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1068 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1069 [1/1] (0.00ns)   --->   "%p_read_94 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read34" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1069 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1070 [1/1] (0.00ns)   --->   "%p_read_95 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read33" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1070 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1071 [1/1] (0.00ns)   --->   "%p_read_96 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read32" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1071 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1072 [1/1] (0.00ns)   --->   "%p_read_97 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read31" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1072 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1073 [1/1] (0.00ns)   --->   "%p_read3072 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read30" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1073 'read' 'p_read3072' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1074 [1/1] (0.00ns)   --->   "%p_read_98 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read29" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1074 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1075 [1/1] (0.00ns)   --->   "%p_read_101 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read26" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1075 'read' 'p_read_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1076 [1/1] (0.00ns)   --->   "%p_read_102 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read25" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1076 'read' 'p_read_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1077 [1/1] (0.00ns)   --->   "%p_read_104 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read23" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1077 'read' 'p_read_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1078 [1/1] (0.00ns)   --->   "%p_read_106 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read21" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1078 'read' 'p_read_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1079 [1/1] (0.00ns)   --->   "%p_read_107 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read19" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1079 'read' 'p_read_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1080 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i9 %mult_V"   --->   Operation 1080 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i11 %sext_ln818"   --->   Operation 1081 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i11 %sext_ln818" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1082 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln17_269 = zext i11 %sext_ln818_2" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1083 'zext' 'zext_ln17_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1084 [1/1] (0.00ns)   --->   "%zext_ln17_268 = zext i8 %mult_V_387" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1084 'zext' 'zext_ln17_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln17_10 = sext i9 %trunc_ln818_109" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1085 'sext' 'sext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln17_375 = sext i8 %trunc_ln818_110" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1086 'sext' 'sext_ln17_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln17_271 = zext i11 %sext_ln17_375" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1087 'zext' 'zext_ln17_271' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln17_18 = sext i9 %trunc_ln818_116" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1088 'sext' 'sext_ln17_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln818_5 = sext i8 %mult_V_393"   --->   Operation 1089 'sext' 'sext_ln818_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln818_177 = zext i11 %sext_ln818_5"   --->   Operation 1090 'zext' 'zext_ln818_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1091 [1/1] (0.00ns)   --->   "%zext_ln17_274 = zext i11 %sext_ln818_5" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1091 'zext' 'zext_ln17_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln17_378 = sext i10 %trunc_ln818_120" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1092 'sext' 'sext_ln17_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1093 [1/1] (0.00ns)   --->   "%zext_ln17_275 = zext i11 %sext_ln17_378" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1093 'zext' 'zext_ln17_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1094 [1/1] (0.00ns)   --->   "%sext_ln818_6 = sext i9 %mult_V_394"   --->   Operation 1094 'sext' 'sext_ln818_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln818_178 = zext i11 %sext_ln818_6"   --->   Operation 1095 'zext' 'zext_ln818_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln17_276 = zext i11 %sext_ln818_6" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1096 'zext' 'zext_ln17_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1097 [1/1] (0.00ns)   --->   "%zext_ln17_278 = zext i8 %mult_V_396" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1097 'zext' 'zext_ln17_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln17_280 = zext i8 %mult_V_396" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1098 'zext' 'zext_ln17_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln818_7 = sext i9 %mult_V_398"   --->   Operation 1099 'sext' 'sext_ln818_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1100 [1/1] (0.00ns)   --->   "%zext_ln818_182 = zext i11 %sext_ln818_7"   --->   Operation 1100 'zext' 'zext_ln818_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln17_282 = zext i11 %sext_ln818_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1101 'zext' 'zext_ln17_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln17_384 = sext i9 %trunc_ln818_131" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1102 'sext' 'sext_ln17_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1103 [1/1] (0.00ns)   --->   "%zext_ln17_285 = zext i11 %sext_ln17_384" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1103 'zext' 'zext_ln17_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln17_385 = sext i9 %trunc_ln818_132" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1104 'sext' 'sext_ln17_385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln17_289 = zext i11 %sext_ln17_385" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1105 'zext' 'zext_ln17_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln17_290 = zext i11 %sext_ln17_385" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1106 'zext' 'zext_ln17_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln17_388 = sext i8 %trunc_ln818_135" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1107 'sext' 'sext_ln17_388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln17_292 = zext i11 %sext_ln17_388" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1108 'zext' 'zext_ln17_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln17_293 = zext i11 %sext_ln17_388" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1109 'zext' 'zext_ln17_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln1273_266 = zext i11 %sext_ln17_388"   --->   Operation 1110 'zext' 'zext_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln1273_72 = sext i10 %trunc_ln818_139"   --->   Operation 1111 'sext' 'sext_ln1273_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln818_8 = sext i9 %mult_V_406"   --->   Operation 1112 'sext' 'sext_ln818_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln818_184 = zext i11 %sext_ln818_8"   --->   Operation 1113 'zext' 'zext_ln818_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln17_392 = sext i9 %trunc_ln818_144" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1114 'sext' 'sext_ln17_392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln1273_78 = sext i9 %trunc_ln818_144"   --->   Operation 1115 'sext' 'sext_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1116 [1/1] (0.00ns)   --->   "%zext_ln17_297 = zext i9 %mult_V_407" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1116 'zext' 'zext_ln17_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln17_55 = sext i8 %trunc_ln818_146" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1117 'sext' 'sext_ln17_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln17_394 = sext i9 %trunc_ln818_147" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1118 'sext' 'sext_ln17_394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln17_395 = sext i9 %trunc_ln818_148" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1119 'sext' 'sext_ln17_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln17_300 = zext i11 %sext_ln17_395" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1120 'zext' 'zext_ln17_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln17_396 = sext i8 %trunc_ln818_150" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1121 'sext' 'sext_ln17_396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln17_301 = zext i11 %sext_ln17_396" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1122 'zext' 'zext_ln17_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln1273_281 = zext i7 %mult_V_409"   --->   Operation 1123 'zext' 'zext_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1124 [1/1] (0.00ns)   --->   "%sext_ln1273_82 = sext i10 %trunc_ln818_152"   --->   Operation 1124 'sext' 'sext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln1273_84 = sext i8 %trunc_ln818_154"   --->   Operation 1125 'sext' 'sext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1126 [1/1] (0.00ns)   --->   "%zext_ln1273_287 = zext i11 %sext_ln1273_84"   --->   Operation 1126 'zext' 'zext_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln17_64 = sext i10 %trunc_ln818_156" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1127 'sext' 'sext_ln17_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln1270_13 = sext i10 %trunc_ln818_156"   --->   Operation 1128 'sext' 'sext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1129 [1/1] (0.00ns)   --->   "%zext_ln17_304 = zext i7 %mult_V_409" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1129 'zext' 'zext_ln17_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln17_67 = sext i9 %trunc_ln818_157" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1130 'sext' 'sext_ln17_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln1273_88 = sext i8 %trunc_ln818_158"   --->   Operation 1131 'sext' 'sext_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln1273_90 = sext i9 %trunc_ln818_160"   --->   Operation 1132 'sext' 'sext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln17_398 = sext i9 %trunc_ln818_162" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1133 'sext' 'sext_ln17_398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln17_306 = zext i11 %sext_ln17_398" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1134 'zext' 'zext_ln17_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln17_399 = sext i9 %trunc_ln818_163" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1135 'sext' 'sext_ln17_399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1136 [1/1] (0.00ns)   --->   "%zext_ln17_307 = zext i11 %sext_ln17_399" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1136 'zext' 'zext_ln17_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1137 [1/1] (0.70ns)   --->   "%r_V_569 = sub i8 0, i8 %zext_ln1273_281"   --->   Operation 1137 'sub' 'r_V_569' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1138 [1/1] (0.00ns)   --->   "%trunc_ln818_164 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_569, i32 1, i32 7"   --->   Operation 1138 'partselect' 'trunc_ln818_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln17_72 = sext i7 %trunc_ln818_164" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1139 'sext' 'sext_ln17_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln1273_92 = sext i8 %trunc_ln818_165"   --->   Operation 1140 'sext' 'sext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1141 [1/1] (0.00ns)   --->   "%zext_ln1273_291 = zext i11 %sext_ln1273_92"   --->   Operation 1141 'zext' 'zext_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1142 [1/1] (0.00ns)   --->   "%zext_ln1273_292 = zext i11 %sext_ln1273_92"   --->   Operation 1142 'zext' 'zext_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln818_9 = sext i9 %mult_V_414"   --->   Operation 1143 'sext' 'sext_ln818_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1144 [1/1] (0.00ns)   --->   "%zext_ln818_187 = zext i11 %sext_ln818_9"   --->   Operation 1144 'zext' 'zext_ln818_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1145 [1/1] (0.00ns)   --->   "%zext_ln17_308 = zext i11 %sext_ln818_9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1145 'zext' 'zext_ln17_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1146 [1/1] (0.00ns)   --->   "%sext_ln17_400 = sext i7 %trunc_ln818_166" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1146 'sext' 'sext_ln17_400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln1273_93 = sext i7 %trunc_ln818_166"   --->   Operation 1147 'sext' 'sext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln17_401 = sext i9 %trunc_ln818_167" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1148 'sext' 'sext_ln17_401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln17_76 = sext i9 %trunc_ln818_167" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1149 'sext' 'sext_ln17_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln17_402 = sext i9 %trunc_ln818_168" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1150 'sext' 'sext_ln17_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1151 [1/1] (0.00ns)   --->   "%zext_ln17_310 = zext i11 %sext_ln17_402" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1151 'zext' 'zext_ln17_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1152 [1/1] (0.00ns)   --->   "%sext_ln17_82 = sext i9 %trunc_ln818_173" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1152 'sext' 'sext_ln17_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln1273_96 = sext i9 %trunc_ln818_173"   --->   Operation 1153 'sext' 'sext_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln17_84 = sext i9 %trunc_ln818_174" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1154 'sext' 'sext_ln17_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln1273_97 = sext i8 %trunc_ln818_175"   --->   Operation 1155 'sext' 'sext_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln1273_303 = zext i11 %sext_ln1273_97"   --->   Operation 1156 'zext' 'zext_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1157 [1/1] (0.00ns)   --->   "%zext_ln1273_304 = zext i11 %sext_ln1273_97"   --->   Operation 1157 'zext' 'zext_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln17_405 = sext i8 %trunc_ln818_176" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1158 'sext' 'sext_ln17_405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1159 [1/1] (0.00ns)   --->   "%sext_ln1273_98 = sext i8 %trunc_ln818_176"   --->   Operation 1159 'sext' 'sext_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1160 [1/1] (0.00ns)   --->   "%sext_ln1270_17 = sext i9 %trunc_ln818_177"   --->   Operation 1160 'sext' 'sext_ln1270_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln17_318 = zext i7 %mult_V_421" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1161 'zext' 'zext_ln17_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln17_406 = sext i9 %trunc_ln818_179" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1162 'sext' 'sext_ln17_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln17_319 = zext i11 %sext_ln17_406" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1163 'zext' 'zext_ln17_319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln17_320 = zext i11 %sext_ln17_406" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1164 'zext' 'zext_ln17_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln1273_101 = sext i9 %trunc_ln818_180"   --->   Operation 1165 'sext' 'sext_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln1273_102 = sext i9 %trunc_ln818_180"   --->   Operation 1166 'sext' 'sext_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1167 [1/1] (0.00ns)   --->   "%sext_ln17_407 = sext i9 %trunc_ln818_181" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1167 'sext' 'sext_ln17_407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln17_321 = zext i11 %sext_ln17_407" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1168 'zext' 'zext_ln17_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln70_3 = sext i7 %trunc_ln818_183" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1169 'sext' 'sext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1170 [1/1] (0.00ns)   --->   "%sext_ln70_4 = sext i7 %trunc_ln818_183" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1170 'sext' 'sext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1171 [1/1] (0.00ns)   --->   "%sext_ln1273_104 = sext i9 %trunc_ln818_184"   --->   Operation 1171 'sext' 'sext_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1172 [1/1] (0.00ns)   --->   "%zext_ln1273_309 = zext i11 %sext_ln1273_104"   --->   Operation 1172 'zext' 'zext_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln1273_310 = zext i11 %sext_ln1273_104"   --->   Operation 1173 'zext' 'zext_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln17_322 = zext i9 %mult_V_424" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1174 'zext' 'zext_ln17_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln1273_106 = sext i9 %trunc_ln818_186"   --->   Operation 1175 'sext' 'sext_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1176 [1/1] (0.00ns)   --->   "%sext_ln17_410 = sext i8 %trunc_ln818_187" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1176 'sext' 'sext_ln17_410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1177 [1/1] (0.00ns)   --->   "%zext_ln17_323 = zext i11 %sext_ln17_410" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1177 'zext' 'zext_ln17_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln1273_314 = zext i11 %sext_ln17_410"   --->   Operation 1178 'zext' 'zext_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln1273_315 = zext i11 %sext_ln17_410"   --->   Operation 1179 'zext' 'zext_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1180 [1/1] (0.71ns)   --->   "%r_V_602 = add i10 %zext_ln1273_308, i10 %zext_ln1273_306"   --->   Operation 1180 'add' 'r_V_602' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1181 [1/1] (0.00ns)   --->   "%mult_V_425 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_602, i32 1, i32 9"   --->   Operation 1181 'partselect' 'mult_V_425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1182 [1/1] (0.00ns)   --->   "%zext_ln818_190 = zext i9 %mult_V_425"   --->   Operation 1182 'zext' 'zext_ln818_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln17_324 = zext i9 %mult_V_425" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1183 'zext' 'zext_ln17_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln1273_107 = sext i7 %trunc_ln818_188"   --->   Operation 1184 'sext' 'sext_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1185 [1/1] (0.00ns)   --->   "%sext_ln1273_108 = sext i7 %trunc_ln818_188"   --->   Operation 1185 'sext' 'sext_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln1273_109 = sext i8 %trunc_ln818_189"   --->   Operation 1186 'sext' 'sext_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1187 [1/1] (0.71ns)   --->   "%r_V_605 = sub i10 %zext_ln1273_308, i10 %zext_ln1273_313"   --->   Operation 1187 'sub' 'r_V_605' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1188 [1/1] (0.00ns)   --->   "%trunc_ln818_190 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_605, i32 1, i32 9"   --->   Operation 1188 'partselect' 'trunc_ln818_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln17_411 = sext i9 %trunc_ln818_190" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1189 'sext' 'sext_ln17_411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1190 [1/1] (0.00ns)   --->   "%zext_ln17_325 = zext i11 %sext_ln17_411" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1190 'zext' 'zext_ln17_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1191 [1/1] (0.71ns)   --->   "%r_V_606 = sub i10 %zext_ln1273_313, i10 %zext_ln1273_308"   --->   Operation 1191 'sub' 'r_V_606' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1192 [1/1] (0.00ns)   --->   "%trunc_ln818_191 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_606, i32 1, i32 9"   --->   Operation 1192 'partselect' 'trunc_ln818_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln1270_20 = sext i9 %trunc_ln818_191"   --->   Operation 1193 'sext' 'sext_ln1270_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln17_326 = zext i8 %mult_V_557" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1194 'zext' 'zext_ln17_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1195 [1/1] (0.00ns)   --->   "%sext_ln1273_110 = sext i10 %trunc_ln818_192"   --->   Operation 1195 'sext' 'sext_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1196 [1/1] (0.00ns)   --->   "%sext_ln1273_111 = sext i9 %trunc_ln818_193"   --->   Operation 1196 'sext' 'sext_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1197 [1/1] (0.71ns)   --->   "%r_V_610 = sub i10 %zext_ln1273_306, i10 %zext_ln1273_308"   --->   Operation 1197 'sub' 'r_V_610' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1198 [1/1] (0.00ns)   --->   "%trunc_ln818_194 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_610, i32 1, i32 9"   --->   Operation 1198 'partselect' 'trunc_ln818_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln1273_113 = sext i9 %trunc_ln818_194"   --->   Operation 1199 'sext' 'sext_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln17_327 = zext i8 %mult_V_426" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1200 'zext' 'zext_ln17_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1201 [1/1] (0.00ns)   --->   "%zext_ln17_328 = zext i8 %mult_V_426" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1201 'zext' 'zext_ln17_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1202 [1/1] (0.00ns)   --->   "%zext_ln17_329 = zext i7 %mult_V_423" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1202 'zext' 'zext_ln17_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln1273_320 = zext i7 %mult_V_559"   --->   Operation 1203 'zext' 'zext_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln17_412 = sext i9 %trunc_ln818_195" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1204 'sext' 'sext_ln17_412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln1273_114 = sext i9 %trunc_ln818_195"   --->   Operation 1205 'sext' 'sext_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln17_413 = sext i8 %trunc_ln818_196" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1206 'sext' 'sext_ln17_413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln17_333 = zext i11 %sext_ln17_413" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1207 'zext' 'zext_ln17_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1208 [1/1] (0.00ns)   --->   "%zext_ln17_334 = zext i11 %sext_ln17_413" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1208 'zext' 'zext_ln17_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1209 [1/1] (0.71ns)   --->   "%r_V_618 = sub i10 0, i10 %zext_ln1270_6"   --->   Operation 1209 'sub' 'r_V_618' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln1270_21 = sext i10 %r_V_618"   --->   Operation 1210 'sext' 'sext_ln1270_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln818_197 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_618, i32 1, i32 9"   --->   Operation 1211 'partselect' 'trunc_ln818_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln1273_115 = sext i9 %trunc_ln818_197"   --->   Operation 1212 'sext' 'sext_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1213 [1/1] (0.72ns)   --->   "%r_V_619 = sub i11 %sext_ln1270_21, i11 %zext_ln1273_320"   --->   Operation 1213 'sub' 'r_V_619' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln818_198 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_619, i32 1, i32 10"   --->   Operation 1214 'partselect' 'trunc_ln818_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln1273_116 = sext i10 %trunc_ln818_198"   --->   Operation 1215 'sext' 'sext_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln17_109 = sext i9 %trunc_ln818_199" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1216 'sext' 'sext_ln17_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln1273_120 = sext i8 %trunc_ln818_202"   --->   Operation 1217 'sext' 'sext_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln1273_121 = sext i9 %trunc_ln818_203"   --->   Operation 1218 'sext' 'sext_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1219 [1/1] (0.00ns)   --->   "%zext_ln1273_322 = zext i11 %sext_ln1273_121"   --->   Operation 1219 'zext' 'zext_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln70_5 = sext i9 %trunc_ln818_204" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1220 'sext' 'sext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln70_6 = sext i9 %trunc_ln818_204" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1221 'sext' 'sext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln1273_122 = sext i9 %trunc_ln818_205"   --->   Operation 1222 'sext' 'sext_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1223 [1/1] (0.00ns)   --->   "%sext_ln17_416 = sext i8 %trunc_ln818_206" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1223 'sext' 'sext_ln17_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1224 [1/1] (0.00ns)   --->   "%zext_ln17_337 = zext i11 %sext_ln17_416" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1224 'zext' 'zext_ln17_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln17_338 = zext i11 %sext_ln17_416" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1225 'zext' 'zext_ln17_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln818_192 = zext i8 %mult_V_430"   --->   Operation 1226 'zext' 'zext_ln818_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln17_417 = sext i9 %trunc_ln818_207" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1227 'sext' 'sext_ln17_417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1228 [1/1] (0.00ns)   --->   "%sext_ln1270_23 = sext i9 %trunc_ln818_207"   --->   Operation 1228 'sext' 'sext_ln1270_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln17_418 = sext i9 %trunc_ln818_208" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1229 'sext' 'sext_ln17_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1230 [1/1] (0.00ns)   --->   "%zext_ln17_342 = zext i11 %sext_ln17_418" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1230 'zext' 'zext_ln17_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln1273_328 = zext i11 %sext_ln17_418"   --->   Operation 1231 'zext' 'zext_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln1273_329 = zext i11 %sext_ln17_418"   --->   Operation 1232 'zext' 'zext_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1233 [1/1] (0.00ns)   --->   "%sext_ln17_419 = sext i7 %trunc_ln818_211" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1233 'sext' 'sext_ln17_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1234 [1/1] (0.00ns)   --->   "%zext_ln818_193 = zext i9 %mult_V_432"   --->   Operation 1234 'zext' 'zext_ln818_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln17_343 = zext i9 %mult_V_432" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1235 'zext' 'zext_ln17_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln1273_126 = sext i9 %trunc_ln818_212"   --->   Operation 1236 'sext' 'sext_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1237 [1/1] (0.00ns)   --->   "%zext_ln1273_330 = zext i11 %sext_ln1273_126"   --->   Operation 1237 'zext' 'zext_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln17_420 = sext i9 %trunc_ln818_213" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1238 'sext' 'sext_ln17_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln1273_127 = sext i9 %trunc_ln818_213"   --->   Operation 1239 'sext' 'sext_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln17_127 = sext i10 %trunc_ln818_214" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1240 'sext' 'sext_ln17_127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln1273_128 = sext i10 %trunc_ln818_215"   --->   Operation 1241 'sext' 'sext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln1270_25 = sext i9 %trunc_ln818_216"   --->   Operation 1242 'sext' 'sext_ln1270_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln1270_7 = zext i11 %sext_ln1270_25"   --->   Operation 1243 'zext' 'zext_ln1270_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln17_344 = zext i7 %mult_V_433" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1244 'zext' 'zext_ln17_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln1273_131 = sext i8 %trunc_ln818_219"   --->   Operation 1245 'sext' 'sext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln1273_132 = sext i8 %trunc_ln818_219"   --->   Operation 1246 'sext' 'sext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln1273_133 = sext i9 %trunc_ln818_220"   --->   Operation 1247 'sext' 'sext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln1273_134 = sext i9 %trunc_ln818_220"   --->   Operation 1248 'sext' 'sext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1249 [1/1] (0.00ns)   --->   "%zext_ln17_346 = zext i9 %mult_V_435" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1249 'zext' 'zext_ln17_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln17_347 = zext i9 %mult_V_435" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1250 'zext' 'zext_ln17_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln17_422 = sext i8 %trunc_ln818_222" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1251 'sext' 'sext_ln17_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln17_423 = sext i8 %trunc_ln818_222" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1252 'sext' 'sext_ln17_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln17_424 = sext i9 %trunc_ln818_223" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1253 'sext' 'sext_ln17_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln17_350 = zext i11 %sext_ln17_424" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1254 'zext' 'zext_ln17_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln1273_338 = zext i11 %sext_ln17_424"   --->   Operation 1255 'zext' 'zext_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln70_7 = sext i10 %trunc_ln818_225" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1256 'sext' 'sext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.00ns)   --->   "%zext_ln1273_340 = zext i6 %p_read_113"   --->   Operation 1257 'zext' 'zext_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/1] (0.00ns)   --->   "%sext_ln17_425 = sext i8 %trunc_ln818_226" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1258 'sext' 'sext_ln17_425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln17_426 = sext i9 %trunc_ln818_227" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1259 'sext' 'sext_ln17_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln17_351 = zext i11 %sext_ln17_426" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1260 'zext' 'zext_ln17_351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.00ns)   --->   "%zext_ln1273_343 = zext i11 %sext_ln17_426"   --->   Operation 1261 'zext' 'zext_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1262 [1/1] (0.70ns)   --->   "%r_V_657 = sub i9 %zext_ln1273_340, i9 %zext_ln1273_341"   --->   Operation 1262 'sub' 'r_V_657' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1263 [1/1] (0.00ns)   --->   "%trunc_ln818_228 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_657, i32 1, i32 8"   --->   Operation 1263 'partselect' 'trunc_ln818_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln17_142 = sext i8 %trunc_ln818_228" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1264 'sext' 'sext_ln17_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1265 [1/1] (0.00ns)   --->   "%sext_ln17_427 = sext i8 %trunc_ln818_228" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1265 'sext' 'sext_ln17_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1266 [1/1] (0.00ns)   --->   "%sext_ln1273_136 = sext i8 %trunc_ln818_228"   --->   Operation 1266 'sext' 'sext_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1267 [1/1] (0.00ns)   --->   "%zext_ln1273_346 = zext i7 %mult_V_438"   --->   Operation 1267 'zext' 'zext_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1268 [1/1] (0.71ns)   --->   "%r_V_658 = sub i10 %zext_ln1273_346, i10 %zext_ln1273_342"   --->   Operation 1268 'sub' 'r_V_658' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1269 [1/1] (0.00ns)   --->   "%trunc_ln818_229 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_658, i32 1, i32 9"   --->   Operation 1269 'partselect' 'trunc_ln818_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1270 [1/1] (0.71ns)   --->   "%r_V_659 = sub i10 %zext_ln1273_342, i10 %zext_ln1273_346"   --->   Operation 1270 'sub' 'r_V_659' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1271 [1/1] (0.00ns)   --->   "%trunc_ln818_230 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_659, i32 1, i32 9"   --->   Operation 1271 'partselect' 'trunc_ln818_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln17_428 = sext i9 %trunc_ln818_230" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1272 'sext' 'sext_ln17_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1273 [1/1] (0.00ns)   --->   "%zext_ln17_352 = zext i11 %sext_ln17_428" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1273 'zext' 'zext_ln17_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln17_429 = sext i9 %trunc_ln818_231" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1274 'sext' 'sext_ln17_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln1273_138 = sext i9 %trunc_ln818_231"   --->   Operation 1275 'sext' 'sext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln17_430 = sext i9 %trunc_ln818_232" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1276 'sext' 'sext_ln17_430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln1270_29 = sext i9 %trunc_ln818_232"   --->   Operation 1277 'sext' 'sext_ln1270_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1278 [1/1] (0.00ns)   --->   "%zext_ln17_354 = zext i8 %mult_V_560" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1278 'zext' 'zext_ln17_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln17_355 = zext i7 %mult_V_438" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1279 'zext' 'zext_ln17_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1280 [1/1] (0.70ns)   --->   "%r_V_663 = sub i8 0, i8 %zext_ln1273_345"   --->   Operation 1280 'sub' 'r_V_663' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1281 [1/1] (0.00ns)   --->   "%trunc_ln818_233 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_663, i32 1, i32 7"   --->   Operation 1281 'partselect' 'trunc_ln818_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln17_431 = sext i7 %trunc_ln818_233" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1282 'sext' 'sext_ln17_431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln1273_139 = sext i7 %trunc_ln818_233"   --->   Operation 1283 'sext' 'sext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1284 [1/1] (0.70ns)   --->   "%r_V_664 = sub i9 %zext_ln1273_341, i9 %zext_ln1273_340"   --->   Operation 1284 'sub' 'r_V_664' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1285 [1/1] (0.00ns)   --->   "%trunc_ln818_234 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_664, i32 1, i32 8"   --->   Operation 1285 'partselect' 'trunc_ln818_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1286 [1/1] (0.00ns)   --->   "%sext_ln17_432 = sext i8 %trunc_ln818_234" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1286 'sext' 'sext_ln17_432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln17_356 = zext i11 %sext_ln17_432" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1287 'zext' 'zext_ln17_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1288 [1/1] (0.00ns)   --->   "%sext_ln70_8 = sext i10 %trunc_ln818_235" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1288 'sext' 'sext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln818_195 = zext i9 %mult_V_439"   --->   Operation 1289 'zext' 'zext_ln818_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln17_357 = zext i9 %mult_V_439" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1290 'zext' 'zext_ln17_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln17_358 = zext i9 %mult_V_439" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1291 'zext' 'zext_ln17_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln1273_140 = sext i9 %trunc_ln818_236"   --->   Operation 1292 'sext' 'sext_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1293 [1/1] (0.00ns)   --->   "%sext_ln1273_141 = sext i9 %trunc_ln818_236"   --->   Operation 1293 'sext' 'sext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln17_433 = sext i9 %trunc_ln818_237" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1294 'sext' 'sext_ln17_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1295 [1/1] (0.00ns)   --->   "%zext_ln1273_355 = zext i11 %sext_ln17_433"   --->   Operation 1295 'zext' 'zext_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln1273_142 = sext i9 %trunc_ln818_238"   --->   Operation 1296 'sext' 'sext_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln1273_143 = sext i9 %trunc_ln818_238"   --->   Operation 1297 'sext' 'sext_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln17_434 = sext i8 %trunc_ln818_239" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1298 'sext' 'sext_ln17_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln17_361 = zext i11 %sext_ln17_434" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1299 'zext' 'zext_ln17_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1300 [1/1] (0.00ns)   --->   "%zext_ln1273_357 = zext i11 %sext_ln17_434"   --->   Operation 1300 'zext' 'zext_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln1273_358 = zext i11 %sext_ln17_434"   --->   Operation 1301 'zext' 'zext_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1302 [1/1] (0.00ns)   --->   "%sext_ln17_435 = sext i9 %trunc_ln818_240" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1302 'sext' 'sext_ln17_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln1273_144 = sext i9 %trunc_ln818_240"   --->   Operation 1303 'sext' 'sext_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln17_436 = sext i9 %trunc_ln818_241" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1304 'sext' 'sext_ln17_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1305 [1/1] (0.00ns)   --->   "%zext_ln17_362 = zext i11 %sext_ln17_436" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1305 'zext' 'zext_ln17_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln1273_359 = zext i11 %sext_ln17_436"   --->   Operation 1306 'zext' 'zext_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1307 [1/1] (0.00ns)   --->   "%sext_ln17_437 = sext i8 %trunc_ln818_242" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1307 'sext' 'sext_ln17_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln17_438 = sext i8 %trunc_ln818_242" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1308 'sext' 'sext_ln17_438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1309 [1/1] (0.00ns)   --->   "%zext_ln818_197 = zext i8 %mult_V_443"   --->   Operation 1309 'zext' 'zext_ln818_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln1273_145 = sext i10 %trunc_ln818_243"   --->   Operation 1310 'sext' 'sext_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln1273_146 = sext i10 %trunc_ln818_244"   --->   Operation 1311 'sext' 'sext_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln17_363 = zext i8 %mult_V_441" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1312 'zext' 'zext_ln17_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln1273_362 = zext i6 %p_read_111"   --->   Operation 1313 'zext' 'zext_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln17_364 = zext i8 %mult_V_561" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1314 'zext' 'zext_ln17_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln1273_365 = zext i8 %mult_V_561"   --->   Operation 1315 'zext' 'zext_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln17_439 = sext i9 %trunc_ln818_248" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1316 'sext' 'sext_ln17_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1317 [1/1] (0.00ns)   --->   "%sext_ln1273_148 = sext i9 %trunc_ln818_248"   --->   Operation 1317 'sext' 'sext_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln1273_149 = sext i9 %trunc_ln818_248"   --->   Operation 1318 'sext' 'sext_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln1270_31 = sext i10 %trunc_ln818_249"   --->   Operation 1319 'sext' 'sext_ln1270_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1320 [1/1] (0.00ns)   --->   "%mult_V_562 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_111, i1 0"   --->   Operation 1320 'bitconcatenate' 'mult_V_562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln17_366 = zext i7 %mult_V_562" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1321 'zext' 'zext_ln17_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1322 [1/1] (0.00ns)   --->   "%zext_ln17_367 = zext i7 %mult_V_562" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1322 'zext' 'zext_ln17_367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln1273_150 = sext i9 %trunc_ln818_251"   --->   Operation 1323 'sext' 'sext_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1324 [1/1] (0.00ns)   --->   "%zext_ln818_198 = zext i8 %mult_V_446"   --->   Operation 1324 'zext' 'zext_ln818_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1325 [1/1] (0.00ns)   --->   "%zext_ln17_368 = zext i8 %mult_V_446" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1325 'zext' 'zext_ln17_368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1326 [1/1] (0.00ns)   --->   "%zext_ln17_369 = zext i8 %mult_V_446" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1326 'zext' 'zext_ln17_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln818_199 = zext i9 %mult_V_447"   --->   Operation 1327 'zext' 'zext_ln818_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1328 [1/1] (0.00ns)   --->   "%zext_ln17_370 = zext i9 %mult_V_447" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1328 'zext' 'zext_ln17_370' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1329 [1/1] (0.00ns)   --->   "%shl_ln1273_76 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_111, i4 0"   --->   Operation 1329 'bitconcatenate' 'shl_ln1273_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1330 [1/1] (0.00ns)   --->   "%zext_ln1273_366 = zext i10 %shl_ln1273_76"   --->   Operation 1330 'zext' 'zext_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1331 [1/1] (0.72ns)   --->   "%r_V_691 = sub i11 %zext_ln1273_366, i11 %zext_ln1273_365"   --->   Operation 1331 'sub' 'r_V_691' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1332 [1/1] (0.00ns)   --->   "%trunc_ln818_252 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_691, i32 1, i32 10"   --->   Operation 1332 'partselect' 'trunc_ln818_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln17_440 = sext i10 %trunc_ln818_252" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1333 'sext' 'sext_ln17_440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln17_371 = zext i11 %sext_ln17_440" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1334 'zext' 'zext_ln17_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln818_200 = zext i9 %mult_V_448"   --->   Operation 1335 'zext' 'zext_ln818_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1336 [1/1] (0.00ns)   --->   "%zext_ln17_372 = zext i9 %mult_V_448" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1336 'zext' 'zext_ln17_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1337 [1/1] (0.00ns)   --->   "%sext_ln1273_151 = sext i8 %trunc_ln818_253"   --->   Operation 1337 'sext' 'sext_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1338 [1/1] (0.71ns)   --->   "%r_V_694 = sub i10 %zext_ln17_367, i10 %zext_ln1270_9"   --->   Operation 1338 'sub' 'r_V_694' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1339 [1/1] (0.00ns)   --->   "%trunc_ln818_254 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_694, i32 1, i32 9"   --->   Operation 1339 'partselect' 'trunc_ln818_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln1273_152 = sext i9 %trunc_ln818_254"   --->   Operation 1340 'sext' 'sext_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1341 [1/1] (0.71ns)   --->   "%r_V_695 = sub i10 %zext_ln1270_9, i10 %zext_ln17_367"   --->   Operation 1341 'sub' 'r_V_695' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1342 [1/1] (0.00ns)   --->   "%trunc_ln818_255 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_695, i32 1, i32 9"   --->   Operation 1342 'partselect' 'trunc_ln818_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln1270_33 = sext i9 %trunc_ln818_255"   --->   Operation 1343 'sext' 'sext_ln1270_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1344 [1/1] (0.00ns)   --->   "%zext_ln1270_10 = zext i11 %sext_ln1270_33"   --->   Operation 1344 'zext' 'zext_ln1270_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1345 [1/1] (0.00ns)   --->   "%zext_ln1270_11 = zext i11 %sext_ln1270_33"   --->   Operation 1345 'zext' 'zext_ln1270_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln1273_153 = sext i9 %trunc_ln818_256"   --->   Operation 1346 'sext' 'sext_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln1273_367 = zext i11 %sext_ln1273_153"   --->   Operation 1347 'zext' 'zext_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln17_373 = zext i9 %mult_V_449" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1348 'zext' 'zext_ln17_373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1349 [1/1] (0.70ns)   --->   "%r_V_699 = sub i9 %zext_ln1273_370, i9 %zext_ln1273_369"   --->   Operation 1349 'sub' 'r_V_699' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1350 [1/1] (0.00ns)   --->   "%trunc_ln818_257 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_699, i32 1, i32 8"   --->   Operation 1350 'partselect' 'trunc_ln818_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln1273_154 = sext i8 %trunc_ln818_257"   --->   Operation 1351 'sext' 'sext_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1352 [1/1] (0.00ns)   --->   "%zext_ln1273_371 = zext i11 %sext_ln1273_154"   --->   Operation 1352 'zext' 'zext_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1353 [1/1] (0.00ns)   --->   "%zext_ln1273_372 = zext i11 %sext_ln1273_154"   --->   Operation 1353 'zext' 'zext_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1354 [1/1] (0.71ns)   --->   "%r_V_701 = sub i10 %zext_ln1273_373, i10 %zext_ln1273_368"   --->   Operation 1354 'sub' 'r_V_701' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1355 [1/1] (0.00ns)   --->   "%trunc_ln818_259 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_701, i32 1, i32 9"   --->   Operation 1355 'partselect' 'trunc_ln818_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln1273_156 = sext i9 %trunc_ln818_259"   --->   Operation 1356 'sext' 'sext_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln1273_374 = zext i11 %sext_ln1273_156"   --->   Operation 1357 'zext' 'zext_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1358 [1/1] (0.00ns)   --->   "%zext_ln1273_375 = zext i11 %sext_ln1273_156"   --->   Operation 1358 'zext' 'zext_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1359 [1/1] (0.71ns)   --->   "%r_V_702 = sub i10 %zext_ln1273_368, i10 %zext_ln1273_373"   --->   Operation 1359 'sub' 'r_V_702' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1360 [1/1] (0.00ns)   --->   "%trunc_ln818_260 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_702, i32 1, i32 9"   --->   Operation 1360 'partselect' 'trunc_ln818_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln1273_157 = sext i9 %trunc_ln818_260"   --->   Operation 1361 'sext' 'sext_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln17_442 = sext i9 %trunc_ln818_261" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1362 'sext' 'sext_ln17_442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1363 [1/1] (0.00ns)   --->   "%zext_ln1273_377 = zext i7 %r_V_7"   --->   Operation 1363 'zext' 'zext_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln17_443 = sext i8 %trunc_ln818_263" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1364 'sext' 'sext_ln17_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln1270_36 = sext i8 %trunc_ln818_263"   --->   Operation 1365 'sext' 'sext_ln1270_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1366 [1/1] (0.00ns)   --->   "%zext_ln17_374 = zext i8 %mult_V_450" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1366 'zext' 'zext_ln17_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1367 [1/1] (0.71ns)   --->   "%r_V_707 = sub i10 %zext_ln1273_377, i10 %zext_ln1273_373"   --->   Operation 1367 'sub' 'r_V_707' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1368 [1/1] (0.00ns)   --->   "%trunc_ln818_264 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_707, i32 1, i32 9"   --->   Operation 1368 'partselect' 'trunc_ln818_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln1273_159 = sext i9 %trunc_ln818_264"   --->   Operation 1369 'sext' 'sext_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln17_444 = sext i9 %trunc_ln818_265" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1370 'sext' 'sext_ln17_444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln1273_160 = sext i9 %trunc_ln818_265"   --->   Operation 1371 'sext' 'sext_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1372 [1/1] (0.70ns)   --->   "%r_V_709 = add i9 %zext_ln1273_370, i9 %zext_ln1273_369"   --->   Operation 1372 'add' 'r_V_709' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1373 [1/1] (0.00ns)   --->   "%mult_V_451 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_709, i32 1, i32 8"   --->   Operation 1373 'partselect' 'mult_V_451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1374 [1/1] (0.00ns)   --->   "%zext_ln17_375 = zext i8 %mult_V_451" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1374 'zext' 'zext_ln17_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln17_376 = zext i8 %mult_V_451" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1375 'zext' 'zext_ln17_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1376 [1/1] (0.71ns)   --->   "%r_V_710 = sub i10 %zext_ln1273_373, i10 %zext_ln1273_377"   --->   Operation 1376 'sub' 'r_V_710' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1377 [1/1] (0.00ns)   --->   "%trunc_ln818_266 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_710, i32 1, i32 9"   --->   Operation 1377 'partselect' 'trunc_ln818_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln1273_161 = sext i9 %trunc_ln818_266"   --->   Operation 1378 'sext' 'sext_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1379 [1/1] (0.00ns)   --->   "%zext_ln1273_379 = zext i11 %sext_ln1273_161"   --->   Operation 1379 'zext' 'zext_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1380 [1/1] (0.71ns)   --->   "%r_V_711 = add i10 %zext_ln1273_373, i10 %zext_ln1273_368"   --->   Operation 1380 'add' 'r_V_711' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1381 [1/1] (0.00ns)   --->   "%mult_V_452 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_711, i32 1, i32 9"   --->   Operation 1381 'partselect' 'mult_V_452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1382 [1/1] (0.00ns)   --->   "%zext_ln17_377 = zext i9 %mult_V_452" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1382 'zext' 'zext_ln17_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln70_10 = sext i10 %trunc_ln818_267" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1383 'sext' 'sext_ln70_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1384 [1/1] (0.00ns)   --->   "%zext_ln1273_380 = zext i6 %p_read_109"   --->   Operation 1384 'zext' 'zext_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln818_201 = zext i8 %mult_V_453"   --->   Operation 1385 'zext' 'zext_ln818_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1386 [1/1] (0.00ns)   --->   "%zext_ln17_378 = zext i8 %mult_V_453" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1386 'zext' 'zext_ln17_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1387 [1/1] (0.00ns)   --->   "%zext_ln17_379 = zext i8 %mult_V_453" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1387 'zext' 'zext_ln17_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1388 [1/1] (0.00ns)   --->   "%r_V_1227 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_109, i1 0"   --->   Operation 1388 'bitconcatenate' 'r_V_1227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln1270_12 = zext i7 %r_V_1227"   --->   Operation 1389 'zext' 'zext_ln1270_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1390 [1/1] (0.00ns)   --->   "%zext_ln1270_13 = zext i7 %r_V_1227"   --->   Operation 1390 'zext' 'zext_ln1270_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1391 [1/1] (0.00ns)   --->   "%r_V_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_109, i3 0"   --->   Operation 1391 'bitconcatenate' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln1273_383 = zext i9 %r_V_9"   --->   Operation 1392 'zext' 'zext_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1393 [1/1] (0.71ns)   --->   "%r_V_714 = sub i10 %zext_ln1270_13, i10 %zext_ln1273_383"   --->   Operation 1393 'sub' 'r_V_714' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1394 [1/1] (0.00ns)   --->   "%trunc_ln818_268 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_714, i32 1, i32 9"   --->   Operation 1394 'partselect' 'trunc_ln818_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln1273_162 = sext i9 %trunc_ln818_268"   --->   Operation 1395 'sext' 'sext_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1396 [1/1] (0.71ns)   --->   "%r_V_715 = sub i10 0, i10 %zext_ln1273_383"   --->   Operation 1396 'sub' 'r_V_715' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1397 [1/1] (0.00ns)   --->   "%trunc_ln818_269 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_715, i32 1, i32 9"   --->   Operation 1397 'partselect' 'trunc_ln818_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln1270_37 = sext i9 %trunc_ln818_269"   --->   Operation 1398 'sext' 'sext_ln1270_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1399 [1/1] (0.00ns)   --->   "%sext_ln1273_163 = sext i8 %trunc_ln818_270"   --->   Operation 1399 'sext' 'sext_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln1270_38 = sext i9 %r_V_718"   --->   Operation 1400 'sext' 'sext_ln1270_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln1270_39 = sext i8 %trunc_ln818_271"   --->   Operation 1401 'sext' 'sext_ln1270_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln17_380 = zext i8 %r_V_1228" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1402 'zext' 'zext_ln17_380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1403 [1/1] (0.70ns)   --->   "%r_V_719 = sub i8 0, i8 %zext_ln1270_12"   --->   Operation 1403 'sub' 'r_V_719' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1404 [1/1] (0.00ns)   --->   "%trunc_ln818_272 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_719, i32 1, i32 7"   --->   Operation 1404 'partselect' 'trunc_ln818_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln1273_164 = sext i7 %trunc_ln818_272"   --->   Operation 1405 'sext' 'sext_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1406 [1/1] (0.71ns)   --->   "%r_V_720 = sub i10 %zext_ln1273_380, i10 %zext_ln1273_383"   --->   Operation 1406 'sub' 'r_V_720' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1407 [1/1] (0.00ns)   --->   "%trunc_ln818_273 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_720, i32 1, i32 9"   --->   Operation 1407 'partselect' 'trunc_ln818_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1408 [1/1] (0.00ns)   --->   "%sext_ln1273_165 = sext i9 %trunc_ln818_273"   --->   Operation 1408 'sext' 'sext_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1409 [1/1] (0.71ns)   --->   "%r_V_721 = sub i10 %sext_ln1270_38, i10 %zext_ln1273_380"   --->   Operation 1409 'sub' 'r_V_721' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1410 [1/1] (0.00ns)   --->   "%trunc_ln818_274 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_721, i32 1, i32 9"   --->   Operation 1410 'partselect' 'trunc_ln818_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1411 [1/1] (0.00ns)   --->   "%sext_ln1273_166 = sext i9 %trunc_ln818_274"   --->   Operation 1411 'sext' 'sext_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln1273_167 = sext i9 %trunc_ln818_274"   --->   Operation 1412 'sext' 'sext_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1413 [1/1] (0.71ns)   --->   "%r_V_722 = sub i10 %zext_ln1273_383, i10 %zext_ln1273_380"   --->   Operation 1413 'sub' 'r_V_722' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1414 [1/1] (0.00ns)   --->   "%trunc_ln818_275 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_722, i32 1, i32 9"   --->   Operation 1414 'partselect' 'trunc_ln818_275' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln17_445 = sext i9 %trunc_ln818_275" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1415 'sext' 'sext_ln17_445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln17_381 = zext i11 %sext_ln17_445" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1416 'zext' 'zext_ln17_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1417 [1/1] (0.00ns)   --->   "%zext_ln1273_384 = zext i11 %sext_ln17_445"   --->   Operation 1417 'zext' 'zext_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1418 [1/1] (0.71ns)   --->   "%r_V_723 = sub i10 %zext_ln1273_383, i10 %zext_ln1270_13"   --->   Operation 1418 'sub' 'r_V_723' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1419 [1/1] (0.00ns)   --->   "%trunc_ln818_276 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_723, i32 1, i32 9"   --->   Operation 1419 'partselect' 'trunc_ln818_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1420 [1/1] (0.00ns)   --->   "%sext_ln70_11 = sext i9 %trunc_ln818_276" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1420 'sext' 'sext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i11 %sext_ln70_11" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1421 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1422 [1/1] (0.00ns)   --->   "%zext_ln1273_385 = zext i6 %p_read_108"   --->   Operation 1422 'zext' 'zext_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln1273_386 = zext i6 %p_read_108"   --->   Operation 1423 'zext' 'zext_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1424 [1/1] (0.00ns)   --->   "%mult_V_456 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_108, i1 0"   --->   Operation 1424 'bitconcatenate' 'mult_V_456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1425 [1/1] (0.00ns)   --->   "%zext_ln1273_387 = zext i7 %mult_V_456"   --->   Operation 1425 'zext' 'zext_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1426 [1/1] (0.00ns)   --->   "%zext_ln1273_388 = zext i7 %mult_V_456"   --->   Operation 1426 'zext' 'zext_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1427 [1/1] (0.70ns)   --->   "%r_V_724 = sub i8 0, i8 %zext_ln1273_388"   --->   Operation 1427 'sub' 'r_V_724' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1428 [1/1] (0.00ns)   --->   "%trunc_ln818_277 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_724, i32 1, i32 7"   --->   Operation 1428 'partselect' 'trunc_ln818_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln1273_168 = sext i7 %trunc_ln818_277"   --->   Operation 1429 'sext' 'sext_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1430 [1/1] (0.70ns)   --->   "%r_V_725 = sub i9 %zext_ln1273_386, i9 %zext_ln1273_389"   --->   Operation 1430 'sub' 'r_V_725' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1431 [1/1] (0.00ns)   --->   "%trunc_ln818_278 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_725, i32 1, i32 8"   --->   Operation 1431 'partselect' 'trunc_ln818_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln17_446 = sext i8 %trunc_ln818_278" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1432 'sext' 'sext_ln17_446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln1273_169 = sext i8 %trunc_ln818_278"   --->   Operation 1433 'sext' 'sext_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1434 [1/1] (0.00ns)   --->   "%r_V_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_108, i3 0"   --->   Operation 1434 'bitconcatenate' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln1273_390 = zext i9 %r_V_3"   --->   Operation 1435 'zext' 'zext_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1436 [1/1] (0.71ns)   --->   "%r_V_726 = sub i10 %zext_ln1273_390, i10 %zext_ln1273_385"   --->   Operation 1436 'sub' 'r_V_726' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1437 [1/1] (0.00ns)   --->   "%trunc_ln818_279 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_726, i32 1, i32 9"   --->   Operation 1437 'partselect' 'trunc_ln818_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln17_447 = sext i9 %trunc_ln818_279" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1438 'sext' 'sext_ln17_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1439 [1/1] (0.00ns)   --->   "%zext_ln1273_391 = zext i11 %sext_ln17_447"   --->   Operation 1439 'zext' 'zext_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1440 [1/1] (0.70ns)   --->   "%r_V_727 = sub i9 %zext_ln1273_389, i9 %zext_ln1273_386"   --->   Operation 1440 'sub' 'r_V_727' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1441 [1/1] (0.00ns)   --->   "%trunc_ln818_280 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_727, i32 1, i32 8"   --->   Operation 1441 'partselect' 'trunc_ln818_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln1273_170 = sext i8 %trunc_ln818_280"   --->   Operation 1442 'sext' 'sext_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1443 [1/1] (0.00ns)   --->   "%zext_ln1273_392 = zext i11 %sext_ln1273_170"   --->   Operation 1443 'zext' 'zext_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1444 [1/1] (0.71ns)   --->   "%r_V_728 = sub i10 %zext_ln1273_385, i10 %zext_ln1273_390"   --->   Operation 1444 'sub' 'r_V_728' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1445 [1/1] (0.00ns)   --->   "%trunc_ln818_281 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_728, i32 1, i32 9"   --->   Operation 1445 'partselect' 'trunc_ln818_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln1270_40 = sext i9 %trunc_ln818_281"   --->   Operation 1446 'sext' 'sext_ln1270_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln1270_41 = sext i9 %trunc_ln818_281"   --->   Operation 1447 'sext' 'sext_ln1270_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1448 [1/1] (0.00ns)   --->   "%zext_ln17_383 = zext i7 %mult_V_456" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1448 'zext' 'zext_ln17_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1449 [1/1] (0.71ns)   --->   "%r_V_730 = sub i10 %zext_ln1273_387, i10 %zext_ln1273_390"   --->   Operation 1449 'sub' 'r_V_730' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1450 [1/1] (0.00ns)   --->   "%trunc_ln818_282 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_730, i32 1, i32 9"   --->   Operation 1450 'partselect' 'trunc_ln818_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln1273_171 = sext i9 %trunc_ln818_282"   --->   Operation 1451 'sext' 'sext_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1452 [1/1] (0.71ns)   --->   "%r_V_731 = sub i10 %zext_ln1273_390, i10 %zext_ln1273_387"   --->   Operation 1452 'sub' 'r_V_731' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1453 [1/1] (0.00ns)   --->   "%trunc_ln818_283 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_731, i32 1, i32 9"   --->   Operation 1453 'partselect' 'trunc_ln818_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln1273_173 = sext i9 %trunc_ln818_283"   --->   Operation 1454 'sext' 'sext_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1455 [1/1] (0.00ns)   --->   "%zext_ln1273_393 = zext i11 %sext_ln1273_173"   --->   Operation 1455 'zext' 'zext_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1456 [1/1] (0.00ns)   --->   "%zext_ln1273_394 = zext i11 %sext_ln1273_173"   --->   Operation 1456 'zext' 'zext_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1457 [1/1] (0.00ns)   --->   "%zext_ln1273_395 = zext i11 %sext_ln1273_173"   --->   Operation 1457 'zext' 'zext_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln1273_44 = sext i9 %sub_ln1273_206"   --->   Operation 1458 'sext' 'sext_ln1273_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1459 [1/1] (0.71ns)   --->   "%r_V_732 = sub i10 %sext_ln1273_44, i10 %zext_ln1273_385"   --->   Operation 1459 'sub' 'r_V_732' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1460 [1/1] (0.00ns)   --->   "%trunc_ln818_284 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_732, i32 1, i32 9"   --->   Operation 1460 'partselect' 'trunc_ln818_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1461 [1/1] (0.00ns)   --->   "%sext_ln1270_42 = sext i9 %trunc_ln818_284"   --->   Operation 1461 'sext' 'sext_ln1270_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1462 [1/1] (0.00ns)   --->   "%sext_ln1270_43 = sext i9 %trunc_ln818_284"   --->   Operation 1462 'sext' 'sext_ln1270_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1463 [1/1] (0.00ns)   --->   "%zext_ln17_384 = zext i8 %r_V_1229" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1463 'zext' 'zext_ln17_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1464 [1/1] (0.70ns)   --->   "%r_V_733 = add i9 %zext_ln1273_389, i9 %zext_ln1273_386"   --->   Operation 1464 'add' 'r_V_733' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1465 [1/1] (0.00ns)   --->   "%mult_V_458 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_733, i32 1, i32 8"   --->   Operation 1465 'partselect' 'mult_V_458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1466 [1/1] (0.00ns)   --->   "%zext_ln818_202 = zext i8 %mult_V_458"   --->   Operation 1466 'zext' 'zext_ln818_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1467 [1/1] (0.00ns)   --->   "%zext_ln17_385 = zext i8 %mult_V_458" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1467 'zext' 'zext_ln17_385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1468 [1/1] (0.71ns)   --->   "%r_V_734 = add i10 %zext_ln1273_390, i10 %zext_ln1273_387"   --->   Operation 1468 'add' 'r_V_734' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1469 [1/1] (0.00ns)   --->   "%mult_V_459 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_734, i32 1, i32 9"   --->   Operation 1469 'partselect' 'mult_V_459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1470 [1/1] (0.00ns)   --->   "%zext_ln17_386 = zext i9 %mult_V_459" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1470 'zext' 'zext_ln17_386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1471 [1/1] (0.00ns)   --->   "%zext_ln1273_396 = zext i6 %p_read_107"   --->   Operation 1471 'zext' 'zext_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1472 [1/1] (0.00ns)   --->   "%zext_ln1273_397 = zext i6 %p_read_107"   --->   Operation 1472 'zext' 'zext_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1473 [1/1] (0.00ns)   --->   "%zext_ln1273_398 = zext i6 %p_read_107"   --->   Operation 1473 'zext' 'zext_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1474 [1/1] (0.00ns)   --->   "%r_V_739 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_107, i3 0"   --->   Operation 1474 'bitconcatenate' 'r_V_739' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1475 [1/1] (0.00ns)   --->   "%zext_ln1273_399 = zext i9 %r_V_739"   --->   Operation 1475 'zext' 'zext_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1476 [1/1] (0.71ns)   --->   "%r_V_735 = add i10 %zext_ln1273_399, i10 %zext_ln1273_397"   --->   Operation 1476 'add' 'r_V_735' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1477 [1/1] (0.00ns)   --->   "%mult_V_460 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_735, i32 1, i32 9"   --->   Operation 1477 'partselect' 'mult_V_460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1478 [1/1] (0.00ns)   --->   "%zext_ln17_387 = zext i9 %mult_V_460" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1478 'zext' 'zext_ln17_387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1479 [1/1] (0.71ns)   --->   "%r_V_736 = sub i10 %zext_ln1273_397, i10 %zext_ln1273_399"   --->   Operation 1479 'sub' 'r_V_736' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1480 [1/1] (0.00ns)   --->   "%trunc_ln818_285 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_736, i32 1, i32 9"   --->   Operation 1480 'partselect' 'trunc_ln818_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln17_448 = sext i9 %trunc_ln818_285" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1481 'sext' 'sext_ln17_448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1482 [1/1] (0.00ns)   --->   "%mult_V_563 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_107, i2 0"   --->   Operation 1482 'bitconcatenate' 'mult_V_563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1483 [1/1] (0.00ns)   --->   "%zext_ln1273_400 = zext i8 %mult_V_563"   --->   Operation 1483 'zext' 'zext_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1484 [1/1] (0.70ns)   --->   "%r_V_737 = sub i9 0, i9 %zext_ln1273_400"   --->   Operation 1484 'sub' 'r_V_737' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln1270_44 = sext i9 %r_V_737"   --->   Operation 1485 'sext' 'sext_ln1270_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1486 [1/1] (0.00ns)   --->   "%trunc_ln818_286 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_737, i32 1, i32 8"   --->   Operation 1486 'partselect' 'trunc_ln818_286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln17_449 = sext i8 %trunc_ln818_286" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1487 'sext' 'sext_ln17_449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln17_450 = sext i8 %trunc_ln818_286" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1488 'sext' 'sext_ln17_450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1489 [1/1] (0.71ns)   --->   "%r_V_738 = sub i10 %sext_ln1270_44, i10 %zext_ln1273_397"   --->   Operation 1489 'sub' 'r_V_738' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1490 [1/1] (0.00ns)   --->   "%trunc_ln818_287 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_738, i32 1, i32 9"   --->   Operation 1490 'partselect' 'trunc_ln818_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln1270_45 = sext i9 %trunc_ln818_287"   --->   Operation 1491 'sext' 'sext_ln1270_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln1270_46 = sext i9 %trunc_ln818_287"   --->   Operation 1492 'sext' 'sext_ln1270_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln17_388 = zext i8 %mult_V_563" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1493 'zext' 'zext_ln17_388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1494 [1/1] (0.00ns)   --->   "%mult_V_462 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_107, i1 0"   --->   Operation 1494 'bitconcatenate' 'mult_V_462' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1495 [1/1] (0.00ns)   --->   "%zext_ln1273_401 = zext i7 %mult_V_462"   --->   Operation 1495 'zext' 'zext_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1496 [1/1] (0.71ns)   --->   "%r_V_740 = sub i10 %zext_ln1273_401, i10 %zext_ln1273_399"   --->   Operation 1496 'sub' 'r_V_740' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1497 [1/1] (0.00ns)   --->   "%trunc_ln818_288 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_740, i32 1, i32 9"   --->   Operation 1497 'partselect' 'trunc_ln818_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1498 [1/1] (0.00ns)   --->   "%sext_ln1270_47 = sext i9 %trunc_ln818_288"   --->   Operation 1498 'sext' 'sext_ln1270_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln1270_48 = sext i9 %trunc_ln818_288"   --->   Operation 1499 'sext' 'sext_ln1270_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1500 [1/1] (0.00ns)   --->   "%zext_ln17_389 = zext i7 %mult_V_462" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1500 'zext' 'zext_ln17_389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1501 [1/1] (0.00ns)   --->   "%zext_ln17_390 = zext i7 %mult_V_462" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1501 'zext' 'zext_ln17_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1502 [1/1] (0.71ns)   --->   "%r_V_742 = sub i10 %zext_ln1273_399, i10 %zext_ln1273_401"   --->   Operation 1502 'sub' 'r_V_742' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1503 [1/1] (0.00ns)   --->   "%trunc_ln818_289 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_742, i32 1, i32 9"   --->   Operation 1503 'partselect' 'trunc_ln818_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1504 [1/1] (0.00ns)   --->   "%sext_ln1273_174 = sext i9 %trunc_ln818_289"   --->   Operation 1504 'sext' 'sext_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln1273_402 = zext i11 %sext_ln1273_174"   --->   Operation 1505 'zext' 'zext_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1506 [1/1] (0.00ns)   --->   "%zext_ln1273_404 = zext i11 %sext_ln1273_174"   --->   Operation 1506 'zext' 'zext_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1507 [1/1] (0.70ns)   --->   "%r_V_743 = sub i9 %zext_ln1273_400, i9 %zext_ln1273_398"   --->   Operation 1507 'sub' 'r_V_743' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1508 [1/1] (0.00ns)   --->   "%trunc_ln818_290 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_743, i32 1, i32 8"   --->   Operation 1508 'partselect' 'trunc_ln818_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln1273_175 = sext i8 %trunc_ln818_290"   --->   Operation 1509 'sext' 'sext_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1510 [1/1] (0.00ns)   --->   "%zext_ln1273_405 = zext i11 %sext_ln1273_175"   --->   Operation 1510 'zext' 'zext_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln1273_406 = zext i11 %sext_ln1273_175"   --->   Operation 1511 'zext' 'zext_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1512 [1/1] (0.71ns)   --->   "%r_V_744 = sub i10 0, i10 %zext_ln1273_399"   --->   Operation 1512 'sub' 'r_V_744' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln1270_49 = sext i10 %r_V_744"   --->   Operation 1513 'sext' 'sext_ln1270_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1514 [1/1] (0.00ns)   --->   "%trunc_ln818_291 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_744, i32 1, i32 9"   --->   Operation 1514 'partselect' 'trunc_ln818_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1515 [1/1] (0.00ns)   --->   "%sext_ln1273_176 = sext i9 %trunc_ln818_291"   --->   Operation 1515 'sext' 'sext_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1516 [1/1] (0.70ns)   --->   "%r_V_745 = sub i9 %zext_ln1273_398, i9 %zext_ln1273_400"   --->   Operation 1516 'sub' 'r_V_745' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1517 [1/1] (0.00ns)   --->   "%trunc_ln818_292 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_745, i32 1, i32 8"   --->   Operation 1517 'partselect' 'trunc_ln818_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln17_451 = sext i8 %trunc_ln818_292" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1518 'sext' 'sext_ln17_451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1519 [1/1] (1.23ns)   --->   "%r_V_746 = mul i10 %zext_ln1273_397, i10 11"   --->   Operation 1519 'mul' 'r_V_746' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1520 [1/1] (0.00ns)   --->   "%mult_V_463 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_746, i32 1, i32 9"   --->   Operation 1520 'partselect' 'mult_V_463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln818_203 = zext i9 %mult_V_463"   --->   Operation 1521 'zext' 'zext_ln818_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1522 [1/1] (0.70ns)   --->   "%r_V_747 = add i9 %zext_ln1273_400, i9 %zext_ln1273_398"   --->   Operation 1522 'add' 'r_V_747' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1523 [1/1] (0.00ns)   --->   "%mult_V_464 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_747, i32 1, i32 8"   --->   Operation 1523 'partselect' 'mult_V_464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln17_391 = zext i8 %mult_V_464" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1524 'zext' 'zext_ln17_391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1525 [1/1] (0.72ns)   --->   "%r_V_748 = sub i11 %sext_ln1270_49, i11 %zext_ln1273_396"   --->   Operation 1525 'sub' 'r_V_748' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1526 [1/1] (0.00ns)   --->   "%trunc_ln818_293 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_748, i32 1, i32 10"   --->   Operation 1526 'partselect' 'trunc_ln818_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln70_12 = sext i10 %trunc_ln818_293" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1527 'sext' 'sext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1528 [1/1] (0.00ns)   --->   "%zext_ln1273_407 = zext i6 %p_read2062"   --->   Operation 1528 'zext' 'zext_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1529 [1/1] (0.00ns)   --->   "%zext_ln1273_409 = zext i6 %p_read2062"   --->   Operation 1529 'zext' 'zext_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1530 [1/1] (0.70ns)   --->   "%r_V_749 = sub i9 %zext_ln1273_409, i9 %zext_ln1273_410"   --->   Operation 1530 'sub' 'r_V_749' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1531 [1/1] (0.00ns)   --->   "%trunc_ln818_294 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_749, i32 1, i32 8"   --->   Operation 1531 'partselect' 'trunc_ln818_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1532 [1/1] (0.00ns)   --->   "%sext_ln17_452 = sext i8 %trunc_ln818_294" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1532 'sext' 'sext_ln17_452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln1273_177 = sext i8 %trunc_ln818_294"   --->   Operation 1533 'sext' 'sext_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1534 [1/1] (0.00ns)   --->   "%r_V_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read2062, i3 0"   --->   Operation 1534 'bitconcatenate' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln1273_411 = zext i9 %r_V_5"   --->   Operation 1535 'zext' 'zext_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1536 [1/1] (0.71ns)   --->   "%r_V_750 = sub i10 %zext_ln1273_411, i10 %zext_ln1273_408"   --->   Operation 1536 'sub' 'r_V_750' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1537 [1/1] (0.00ns)   --->   "%trunc_ln818_295 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_750, i32 1, i32 9"   --->   Operation 1537 'partselect' 'trunc_ln818_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1538 [1/1] (0.00ns)   --->   "%sext_ln17_453 = sext i9 %trunc_ln818_295" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1538 'sext' 'sext_ln17_453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1539 [1/1] (0.00ns)   --->   "%zext_ln17_392 = zext i11 %sext_ln17_453" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1539 'zext' 'zext_ln17_392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln17_393 = zext i11 %sext_ln17_453" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1540 'zext' 'zext_ln17_393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln17_394 = zext i11 %sext_ln17_453" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1541 'zext' 'zext_ln17_394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1542 [1/1] (0.00ns)   --->   "%mult_V_465 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read2062, i1 0"   --->   Operation 1542 'bitconcatenate' 'mult_V_465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1543 [1/1] (0.00ns)   --->   "%zext_ln17_395 = zext i7 %mult_V_465" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1543 'zext' 'zext_ln17_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1544 [1/1] (0.00ns)   --->   "%zext_ln17_396 = zext i7 %mult_V_465" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1544 'zext' 'zext_ln17_396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln17_454 = sext i8 %trunc_ln818_296" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1545 'sext' 'sext_ln17_454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln1273_178 = sext i8 %trunc_ln818_296"   --->   Operation 1546 'sext' 'sext_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1547 [1/1] (0.70ns)   --->   "%r_V_753 = add i9 %zext_ln1273_410, i9 %zext_ln1273_409"   --->   Operation 1547 'add' 'r_V_753' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1548 [1/1] (0.00ns)   --->   "%mult_V_466 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_753, i32 1, i32 8"   --->   Operation 1548 'partselect' 'mult_V_466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1549 [1/1] (0.00ns)   --->   "%zext_ln818_204 = zext i8 %mult_V_466"   --->   Operation 1549 'zext' 'zext_ln818_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1550 [1/1] (0.00ns)   --->   "%zext_ln17_397 = zext i8 %mult_V_466" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1550 'zext' 'zext_ln17_397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1551 [1/1] (0.70ns)   --->   "%r_V_754 = sub i9 %zext_ln1273_410, i9 %zext_ln1273_409"   --->   Operation 1551 'sub' 'r_V_754' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1552 [1/1] (0.00ns)   --->   "%trunc_ln818_297 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_754, i32 1, i32 8"   --->   Operation 1552 'partselect' 'trunc_ln818_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln1273_179 = sext i8 %trunc_ln818_297"   --->   Operation 1553 'sext' 'sext_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln1273_412 = zext i11 %sext_ln1273_179"   --->   Operation 1554 'zext' 'zext_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1555 [1/1] (0.00ns)   --->   "%zext_ln1273_413 = zext i11 %sext_ln1273_179"   --->   Operation 1555 'zext' 'zext_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1556 [1/1] (0.00ns)   --->   "%zext_ln1273_414 = zext i7 %mult_V_465"   --->   Operation 1556 'zext' 'zext_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln1273_415 = zext i7 %mult_V_465"   --->   Operation 1557 'zext' 'zext_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1558 [1/1] (0.71ns)   --->   "%r_V_755 = sub i10 %zext_ln1273_411, i10 %zext_ln1273_415"   --->   Operation 1558 'sub' 'r_V_755' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1559 [1/1] (0.00ns)   --->   "%trunc_ln818_298 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_755, i32 1, i32 9"   --->   Operation 1559 'partselect' 'trunc_ln818_298' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1560 [1/1] (0.00ns)   --->   "%sext_ln1273_180 = sext i9 %trunc_ln818_298"   --->   Operation 1560 'sext' 'sext_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln1273_416 = zext i11 %sext_ln1273_180"   --->   Operation 1561 'zext' 'zext_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln1273_417 = zext i11 %sext_ln1273_180"   --->   Operation 1562 'zext' 'zext_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln17_398 = zext i9 %mult_V_467" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1563 'zext' 'zext_ln17_398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1564 [1/1] (0.71ns)   --->   "%r_V_757 = sub i10 %zext_ln1273_408, i10 %zext_ln1273_411"   --->   Operation 1564 'sub' 'r_V_757' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1565 [1/1] (0.00ns)   --->   "%trunc_ln818_299 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_757, i32 1, i32 9"   --->   Operation 1565 'partselect' 'trunc_ln818_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln1273_181 = sext i9 %trunc_ln818_299"   --->   Operation 1566 'sext' 'sext_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1567 [1/1] (0.00ns)   --->   "%shl_ln1273_77 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read2062, i4 0"   --->   Operation 1567 'bitconcatenate' 'shl_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1568 [1/1] (0.00ns)   --->   "%zext_ln1273_418 = zext i10 %shl_ln1273_77"   --->   Operation 1568 'zext' 'zext_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1569 [1/1] (0.72ns)   --->   "%r_V_758 = sub i11 %zext_ln1273_418, i11 %zext_ln1273_407"   --->   Operation 1569 'sub' 'r_V_758' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1570 [1/1] (0.00ns)   --->   "%trunc_ln818_300 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_758, i32 1, i32 10"   --->   Operation 1570 'partselect' 'trunc_ln818_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1571 [1/1] (0.00ns)   --->   "%sext_ln1270_51 = sext i10 %trunc_ln818_300"   --->   Operation 1571 'sext' 'sext_ln1270_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1572 [1/1] (0.00ns)   --->   "%zext_ln1270_26 = zext i11 %sext_ln1270_51"   --->   Operation 1572 'zext' 'zext_ln1270_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1573 [1/1] (0.00ns)   --->   "%zext_ln17_399 = zext i8 %r_V_1230" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1573 'zext' 'zext_ln17_399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1574 [1/1] (0.71ns)   --->   "%r_V_759 = add i10 %zext_ln1273_411, i10 %zext_ln1273_415"   --->   Operation 1574 'add' 'r_V_759' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1575 [1/1] (0.00ns)   --->   "%mult_V_469 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_759, i32 1, i32 9"   --->   Operation 1575 'partselect' 'mult_V_469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln818_205 = zext i9 %mult_V_469"   --->   Operation 1576 'zext' 'zext_ln818_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1577 [1/1] (0.71ns)   --->   "%r_V_761 = sub i10 0, i10 %zext_ln1273_411"   --->   Operation 1577 'sub' 'r_V_761' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln1273_46 = sext i10 %r_V_761"   --->   Operation 1578 'sext' 'sext_ln1273_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1579 [1/1] (0.72ns)   --->   "%r_V_760 = sub i11 %sext_ln1273_46, i11 %zext_ln1273_414"   --->   Operation 1579 'sub' 'r_V_760' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1580 [1/1] (0.00ns)   --->   "%trunc_ln818_301 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_760, i32 1, i32 10"   --->   Operation 1580 'partselect' 'trunc_ln818_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1581 [1/1] (0.00ns)   --->   "%trunc_ln818_302 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_761, i32 1, i32 9"   --->   Operation 1581 'partselect' 'trunc_ln818_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1582 [1/1] (0.00ns)   --->   "%sext_ln1273_183 = sext i9 %trunc_ln818_302"   --->   Operation 1582 'sext' 'sext_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1583 [1/1] (0.00ns)   --->   "%sext_ln1273_184 = sext i9 %trunc_ln818_303"   --->   Operation 1583 'sext' 'sext_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1584 [1/1] (0.71ns)   --->   "%r_V_763 = add i10 %zext_ln1273_411, i10 %zext_ln1273_408"   --->   Operation 1584 'add' 'r_V_763' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1585 [1/1] (0.00ns)   --->   "%mult_V_470 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_763, i32 1, i32 9"   --->   Operation 1585 'partselect' 'mult_V_470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1586 [1/1] (0.00ns)   --->   "%zext_ln17_400 = zext i9 %mult_V_470" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1586 'zext' 'zext_ln17_400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1587 [1/1] (0.00ns)   --->   "%zext_ln1273_419 = zext i6 %p_read_106"   --->   Operation 1587 'zext' 'zext_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1588 [1/1] (0.00ns)   --->   "%zext_ln1273_420 = zext i6 %p_read_106"   --->   Operation 1588 'zext' 'zext_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1589 [1/1] (0.00ns)   --->   "%zext_ln1273_421 = zext i6 %p_read_106"   --->   Operation 1589 'zext' 'zext_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1590 [1/1] (0.00ns)   --->   "%shl_ln1273_78 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_106, i3 0"   --->   Operation 1590 'bitconcatenate' 'shl_ln1273_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1591 [1/1] (0.00ns)   --->   "%zext_ln1273_422 = zext i9 %shl_ln1273_78"   --->   Operation 1591 'zext' 'zext_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1592 [1/1] (0.00ns)   --->   "%r_V_1231 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_106, i1 0"   --->   Operation 1592 'bitconcatenate' 'r_V_1231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln1273_423 = zext i7 %r_V_1231"   --->   Operation 1593 'zext' 'zext_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1594 [1/1] (0.00ns)   --->   "%zext_ln1273_424 = zext i7 %r_V_1231"   --->   Operation 1594 'zext' 'zext_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1595 [1/1] (0.71ns)   --->   "%r_V_764 = sub i10 %zext_ln1273_424, i10 %zext_ln1273_422"   --->   Operation 1595 'sub' 'r_V_764' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln818_304 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_764, i32 1, i32 9"   --->   Operation 1596 'partselect' 'trunc_ln818_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1597 [1/1] (0.00ns)   --->   "%sext_ln1273_185 = sext i9 %trunc_ln818_304"   --->   Operation 1597 'sext' 'sext_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln1273_186 = sext i9 %trunc_ln818_304"   --->   Operation 1598 'sext' 'sext_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1599 [1/1] (0.71ns)   --->   "%r_V_765 = sub i10 %zext_ln1273_422, i10 %zext_ln1273_424"   --->   Operation 1599 'sub' 'r_V_765' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1600 [1/1] (0.00ns)   --->   "%trunc_ln818_305 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_765, i32 1, i32 9"   --->   Operation 1600 'partselect' 'trunc_ln818_305' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1601 [1/1] (0.00ns)   --->   "%r_V_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_106, i2 0"   --->   Operation 1601 'bitconcatenate' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1602 [1/1] (0.00ns)   --->   "%zext_ln1273_426 = zext i8 %r_V_8"   --->   Operation 1602 'zext' 'zext_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1603 [1/1] (0.70ns)   --->   "%r_V_766 = add i9 %zext_ln1273_426, i9 %zext_ln1273_421"   --->   Operation 1603 'add' 'r_V_766' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1604 [1/1] (0.00ns)   --->   "%mult_V_471 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_766, i32 1, i32 8"   --->   Operation 1604 'partselect' 'mult_V_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1605 [1/1] (0.00ns)   --->   "%zext_ln818_206 = zext i8 %mult_V_471"   --->   Operation 1605 'zext' 'zext_ln818_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1606 [1/1] (0.00ns)   --->   "%zext_ln17_401 = zext i8 %mult_V_471" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1606 'zext' 'zext_ln17_401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1607 [1/1] (0.70ns)   --->   "%r_V_767 = sub i9 0, i9 %zext_ln1273_426"   --->   Operation 1607 'sub' 'r_V_767' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln1270_53 = sext i9 %r_V_767"   --->   Operation 1608 'sext' 'sext_ln1270_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1609 [1/1] (0.00ns)   --->   "%trunc_ln818_306 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_767, i32 1, i32 8"   --->   Operation 1609 'partselect' 'trunc_ln818_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1610 [1/1] (0.00ns)   --->   "%sext_ln1273_188 = sext i8 %trunc_ln818_306"   --->   Operation 1610 'sext' 'sext_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln1273_189 = sext i8 %trunc_ln818_306"   --->   Operation 1611 'sext' 'sext_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1612 [1/1] (0.71ns)   --->   "%r_V_768 = sub i10 %sext_ln1270_53, i10 %zext_ln1273_419"   --->   Operation 1612 'sub' 'r_V_768' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1613 [1/1] (0.00ns)   --->   "%trunc_ln818_307 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_768, i32 1, i32 9"   --->   Operation 1613 'partselect' 'trunc_ln818_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1614 [1/1] (0.00ns)   --->   "%sext_ln1273_190 = sext i9 %trunc_ln818_307"   --->   Operation 1614 'sext' 'sext_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1615 [1/1] (0.70ns)   --->   "%r_V_769 = sub i9 %zext_ln1273_426, i9 %zext_ln1273_421"   --->   Operation 1615 'sub' 'r_V_769' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1616 [1/1] (0.00ns)   --->   "%trunc_ln818_308 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_769, i32 1, i32 8"   --->   Operation 1616 'partselect' 'trunc_ln818_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln1273_191 = sext i8 %trunc_ln818_308"   --->   Operation 1617 'sext' 'sext_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1618 [1/1] (0.00ns)   --->   "%zext_ln1273_427 = zext i11 %sext_ln1273_191"   --->   Operation 1618 'zext' 'zext_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln1273_428 = zext i11 %sext_ln1273_191"   --->   Operation 1619 'zext' 'zext_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1620 [1/1] (0.70ns)   --->   "%r_V_770 = sub i8 0, i8 %zext_ln1273_423"   --->   Operation 1620 'sub' 'r_V_770' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1621 [1/1] (0.00ns)   --->   "%trunc_ln818_309 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_770, i32 1, i32 7"   --->   Operation 1621 'partselect' 'trunc_ln818_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1622 [1/1] (0.00ns)   --->   "%sext_ln17_455 = sext i7 %trunc_ln818_309" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1622 'sext' 'sext_ln17_455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1623 [1/1] (0.70ns)   --->   "%r_V_772 = sub i9 %zext_ln1273_421, i9 %zext_ln1273_426"   --->   Operation 1623 'sub' 'r_V_772' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1624 [1/1] (0.00ns)   --->   "%trunc_ln818_310 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_772, i32 1, i32 8"   --->   Operation 1624 'partselect' 'trunc_ln818_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1625 [1/1] (0.00ns)   --->   "%sext_ln1273_192 = sext i8 %trunc_ln818_310"   --->   Operation 1625 'sext' 'sext_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1626 [1/1] (0.00ns)   --->   "%sext_ln1273_193 = sext i8 %trunc_ln818_310"   --->   Operation 1626 'sext' 'sext_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1627 [1/1] (0.71ns)   --->   "%r_V_773 = sub i10 %zext_ln1273_422, i10 %zext_ln1273_419"   --->   Operation 1627 'sub' 'r_V_773' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1628 [1/1] (0.00ns)   --->   "%trunc_ln818_311 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_773, i32 1, i32 9"   --->   Operation 1628 'partselect' 'trunc_ln818_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln1270_54 = sext i9 %trunc_ln818_311"   --->   Operation 1629 'sext' 'sext_ln1270_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1630 [1/1] (0.00ns)   --->   "%zext_ln1270_28 = zext i11 %sext_ln1270_54"   --->   Operation 1630 'zext' 'zext_ln1270_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1631 [1/1] (0.00ns)   --->   "%zext_ln17_402 = zext i7 %r_V_1231" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1631 'zext' 'zext_ln17_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1632 [1/1] (0.71ns)   --->   "%r_V_774 = sub i10 %zext_ln1273_419, i10 %zext_ln1273_422"   --->   Operation 1632 'sub' 'r_V_774' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1633 [1/1] (0.00ns)   --->   "%trunc_ln818_312 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_774, i32 1, i32 9"   --->   Operation 1633 'partselect' 'trunc_ln818_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln70_13 = sext i9 %trunc_ln818_312" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1634 'sext' 'sext_ln70_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln1273_429 = zext i6 %p_read_105"   --->   Operation 1635 'zext' 'zext_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1636 [1/1] (0.00ns)   --->   "%zext_ln1273_430 = zext i6 %p_read_105"   --->   Operation 1636 'zext' 'zext_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln1273_431 = zext i6 %p_read_105"   --->   Operation 1637 'zext' 'zext_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1638 [1/1] (0.00ns)   --->   "%r_V_780 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_105, i2 0"   --->   Operation 1638 'bitconcatenate' 'r_V_780' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1639 [1/1] (0.00ns)   --->   "%zext_ln1273_433 = zext i8 %r_V_780"   --->   Operation 1639 'zext' 'zext_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1640 [1/1] (0.70ns)   --->   "%r_V_775 = add i9 %zext_ln1273_433, i9 %zext_ln1273_431"   --->   Operation 1640 'add' 'r_V_775' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1641 [1/1] (0.00ns)   --->   "%mult_V_473 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_775, i32 1, i32 8"   --->   Operation 1641 'partselect' 'mult_V_473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1642 [1/1] (0.00ns)   --->   "%zext_ln818_207 = zext i8 %mult_V_473"   --->   Operation 1642 'zext' 'zext_ln818_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln17_403 = zext i8 %mult_V_473" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1643 'zext' 'zext_ln17_403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1644 [1/1] (0.00ns)   --->   "%shl_ln1273_79 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_105, i3 0"   --->   Operation 1644 'bitconcatenate' 'shl_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln1273_434 = zext i9 %shl_ln1273_79"   --->   Operation 1645 'zext' 'zext_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1646 [1/1] (0.71ns)   --->   "%r_V_776 = sub i10 %zext_ln1273_430, i10 %zext_ln1273_434"   --->   Operation 1646 'sub' 'r_V_776' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1647 [1/1] (0.00ns)   --->   "%trunc_ln818_313 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_776, i32 1, i32 9"   --->   Operation 1647 'partselect' 'trunc_ln818_313' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln1273_194 = sext i9 %trunc_ln818_313"   --->   Operation 1648 'sext' 'sext_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln1273_436 = zext i7 %mult_V_564"   --->   Operation 1649 'zext' 'zext_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1650 [1/1] (0.71ns)   --->   "%r_V_777 = sub i10 %zext_ln1273_436, i10 %zext_ln1273_434"   --->   Operation 1650 'sub' 'r_V_777' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1651 [1/1] (0.00ns)   --->   "%trunc_ln818_314 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_777, i32 1, i32 9"   --->   Operation 1651 'partselect' 'trunc_ln818_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1652 [1/1] (0.00ns)   --->   "%sext_ln17_456 = sext i9 %trunc_ln818_314" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1652 'sext' 'sext_ln17_456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln17_457 = sext i9 %trunc_ln818_314" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1653 'sext' 'sext_ln17_457' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1654 [1/1] (0.70ns)   --->   "%r_V_778 = sub i9 0, i9 %zext_ln1273_433"   --->   Operation 1654 'sub' 'r_V_778' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln1270_55 = sext i9 %r_V_778"   --->   Operation 1655 'sext' 'sext_ln1270_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1656 [1/1] (0.00ns)   --->   "%trunc_ln818_315 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_778, i32 1, i32 8"   --->   Operation 1656 'partselect' 'trunc_ln818_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1657 [1/1] (0.00ns)   --->   "%sext_ln17_458 = sext i8 %trunc_ln818_315" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1657 'sext' 'sext_ln17_458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1658 [1/1] (0.00ns)   --->   "%sext_ln1273_195 = sext i8 %trunc_ln818_315"   --->   Operation 1658 'sext' 'sext_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1659 [1/1] (0.71ns)   --->   "%r_V_779 = sub i10 %sext_ln1270_55, i10 %zext_ln1273_430"   --->   Operation 1659 'sub' 'r_V_779' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1660 [1/1] (0.00ns)   --->   "%trunc_ln818_316 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_779, i32 1, i32 9"   --->   Operation 1660 'partselect' 'trunc_ln818_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1661 [1/1] (0.00ns)   --->   "%sext_ln1270_56 = sext i9 %trunc_ln818_316"   --->   Operation 1661 'sext' 'sext_ln1270_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1662 [1/1] (0.00ns)   --->   "%sext_ln1270_57 = sext i9 %trunc_ln818_316"   --->   Operation 1662 'sext' 'sext_ln1270_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1663 [1/1] (0.00ns)   --->   "%zext_ln17_404 = zext i7 %mult_V_564" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1663 'zext' 'zext_ln17_404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1664 [1/1] (0.71ns)   --->   "%r_V_781 = sub i10 %zext_ln1273_434, i10 %zext_ln1273_430"   --->   Operation 1664 'sub' 'r_V_781' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1665 [1/1] (0.00ns)   --->   "%trunc_ln818_317 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_781, i32 1, i32 9"   --->   Operation 1665 'partselect' 'trunc_ln818_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln17_459 = sext i9 %trunc_ln818_317" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1666 'sext' 'sext_ln17_459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln1273_437 = zext i11 %sext_ln17_459"   --->   Operation 1667 'zext' 'zext_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1668 [1/1] (0.70ns)   --->   "%r_V_782 = sub i9 %zext_ln1273_433, i9 %zext_ln1273_431"   --->   Operation 1668 'sub' 'r_V_782' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1669 [1/1] (0.00ns)   --->   "%trunc_ln818_318 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_782, i32 1, i32 8"   --->   Operation 1669 'partselect' 'trunc_ln818_318' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln1273_196 = sext i8 %trunc_ln818_318"   --->   Operation 1670 'sext' 'sext_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1671 [1/1] (0.00ns)   --->   "%zext_ln1273_438 = zext i11 %sext_ln1273_196"   --->   Operation 1671 'zext' 'zext_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1672 [1/1] (0.00ns)   --->   "%sext_ln17_460 = sext i7 %trunc_ln818_319" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1672 'sext' 'sext_ln17_460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1673 [1/1] (0.00ns)   --->   "%sext_ln1273_197 = sext i7 %trunc_ln818_319"   --->   Operation 1673 'sext' 'sext_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1674 [1/1] (0.71ns)   --->   "%r_V_784 = sub i10 0, i10 %zext_ln1273_434"   --->   Operation 1674 'sub' 'r_V_784' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1675 [1/1] (0.00ns)   --->   "%trunc_ln818_320 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_784, i32 1, i32 9"   --->   Operation 1675 'partselect' 'trunc_ln818_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1676 [1/1] (0.00ns)   --->   "%sext_ln1273_198 = sext i9 %trunc_ln818_320"   --->   Operation 1676 'sext' 'sext_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1677 [1/1] (0.71ns)   --->   "%r_V_785 = add i10 %zext_ln1273_434, i10 %zext_ln1273_430"   --->   Operation 1677 'add' 'r_V_785' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1678 [1/1] (0.00ns)   --->   "%mult_V_475 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_785, i32 1, i32 9"   --->   Operation 1678 'partselect' 'mult_V_475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1679 [1/1] (0.00ns)   --->   "%zext_ln17_406 = zext i9 %mult_V_475" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1679 'zext' 'zext_ln17_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1680 [1/1] (0.70ns)   --->   "%r_V_786 = sub i9 %zext_ln1273_431, i9 %zext_ln1273_433"   --->   Operation 1680 'sub' 'r_V_786' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1681 [1/1] (0.00ns)   --->   "%trunc_ln818_321 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_786, i32 1, i32 8"   --->   Operation 1681 'partselect' 'trunc_ln818_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1682 [1/1] (0.00ns)   --->   "%sext_ln1270_58 = sext i8 %trunc_ln818_321"   --->   Operation 1682 'sext' 'sext_ln1270_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1683 [1/1] (0.00ns)   --->   "%shl_ln1273_80 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_105, i4 0"   --->   Operation 1683 'bitconcatenate' 'shl_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1684 [1/1] (0.00ns)   --->   "%zext_ln1273_439 = zext i10 %shl_ln1273_80"   --->   Operation 1684 'zext' 'zext_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1685 [1/1] (0.72ns)   --->   "%r_V_788 = sub i11 %zext_ln1273_429, i11 %zext_ln1273_439"   --->   Operation 1685 'sub' 'r_V_788' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1686 [1/1] (0.00ns)   --->   "%trunc_ln818_322 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_788, i32 1, i32 10"   --->   Operation 1686 'partselect' 'trunc_ln818_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1687 [1/1] (0.00ns)   --->   "%sext_ln70_14 = sext i10 %trunc_ln818_322" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1687 'sext' 'sext_ln70_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1688 [1/1] (0.00ns)   --->   "%zext_ln1273_440 = zext i6 %p_read_104"   --->   Operation 1688 'zext' 'zext_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1689 [1/1] (0.00ns)   --->   "%zext_ln1273_441 = zext i6 %p_read_104"   --->   Operation 1689 'zext' 'zext_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1690 [1/1] (0.00ns)   --->   "%r_V_792 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_104, i2 0"   --->   Operation 1690 'bitconcatenate' 'r_V_792' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1691 [1/1] (0.00ns)   --->   "%zext_ln1273_442 = zext i8 %r_V_792"   --->   Operation 1691 'zext' 'zext_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1692 [1/1] (0.70ns)   --->   "%r_V_789 = add i9 %zext_ln1273_442, i9 %zext_ln1273_441"   --->   Operation 1692 'add' 'r_V_789' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1693 [1/1] (0.00ns)   --->   "%mult_V_476 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_789, i32 1, i32 8"   --->   Operation 1693 'partselect' 'mult_V_476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1694 [1/1] (0.00ns)   --->   "%zext_ln17_407 = zext i8 %mult_V_476" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1694 'zext' 'zext_ln17_407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1695 [1/1] (0.00ns)   --->   "%shl_ln1273_81 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_104, i3 0"   --->   Operation 1695 'bitconcatenate' 'shl_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln1273_443 = zext i9 %shl_ln1273_81"   --->   Operation 1696 'zext' 'zext_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1697 [1/1] (0.00ns)   --->   "%mult_V_477 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_104, i1 0"   --->   Operation 1697 'bitconcatenate' 'mult_V_477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1698 [1/1] (0.00ns)   --->   "%zext_ln1273_444 = zext i7 %mult_V_477"   --->   Operation 1698 'zext' 'zext_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1699 [1/1] (0.71ns)   --->   "%r_V_790 = sub i10 %zext_ln1273_443, i10 %zext_ln1273_444"   --->   Operation 1699 'sub' 'r_V_790' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1700 [1/1] (0.00ns)   --->   "%trunc_ln818_323 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_790, i32 1, i32 9"   --->   Operation 1700 'partselect' 'trunc_ln818_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln17_461 = sext i9 %trunc_ln818_323" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1701 'sext' 'sext_ln17_461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln1273_445 = zext i11 %sext_ln17_461"   --->   Operation 1702 'zext' 'zext_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1703 [1/1] (0.70ns)   --->   "%r_V_791 = sub i9 0, i9 %zext_ln1273_442"   --->   Operation 1703 'sub' 'r_V_791' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln1270_59 = sext i9 %r_V_791"   --->   Operation 1704 'sext' 'sext_ln1270_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1705 [1/1] (0.00ns)   --->   "%trunc_ln818_324 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_791, i32 1, i32 8"   --->   Operation 1705 'partselect' 'trunc_ln818_324' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln1270_60 = sext i8 %trunc_ln818_324"   --->   Operation 1706 'sext' 'sext_ln1270_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln1270_61 = sext i8 %trunc_ln818_324"   --->   Operation 1707 'sext' 'sext_ln1270_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1708 [1/1] (0.00ns)   --->   "%zext_ln17_409 = zext i7 %mult_V_477" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1708 'zext' 'zext_ln17_409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1709 [1/1] (0.00ns)   --->   "%zext_ln17_410 = zext i7 %mult_V_477" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1709 'zext' 'zext_ln17_410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1710 [1/1] (0.71ns)   --->   "%r_V_793 = sub i10 %zext_ln1273_443, i10 %zext_ln1273_440"   --->   Operation 1710 'sub' 'r_V_793' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1711 [1/1] (0.00ns)   --->   "%trunc_ln818_325 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_793, i32 1, i32 9"   --->   Operation 1711 'partselect' 'trunc_ln818_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln17_462 = sext i9 %trunc_ln818_325" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1712 'sext' 'sext_ln17_462' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln1273_447 = zext i11 %sext_ln17_462"   --->   Operation 1713 'zext' 'zext_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1714 [1/1] (0.70ns)   --->   "%r_V_794 = sub i9 %zext_ln1273_442, i9 %zext_ln1273_441"   --->   Operation 1714 'sub' 'r_V_794' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1715 [1/1] (0.00ns)   --->   "%trunc_ln818_326 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_794, i32 1, i32 8"   --->   Operation 1715 'partselect' 'trunc_ln818_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln17_463 = sext i8 %trunc_ln818_326" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1716 'sext' 'sext_ln17_463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1717 [1/1] (0.00ns)   --->   "%zext_ln17_413 = zext i11 %sext_ln17_463" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1717 'zext' 'zext_ln17_413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1718 [1/1] (0.71ns)   --->   "%r_V_795 = sub i10 %sext_ln1270_59, i10 %zext_ln1273_440"   --->   Operation 1718 'sub' 'r_V_795' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1719 [1/1] (0.00ns)   --->   "%trunc_ln818_327 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_795, i32 1, i32 9"   --->   Operation 1719 'partselect' 'trunc_ln818_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1720 [1/1] (0.00ns)   --->   "%sext_ln1273_199 = sext i9 %trunc_ln818_327"   --->   Operation 1720 'sext' 'sext_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln1273_200 = sext i9 %trunc_ln818_327"   --->   Operation 1721 'sext' 'sext_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1722 [1/1] (0.70ns)   --->   "%r_V_796 = sub i9 %zext_ln1273_441, i9 %zext_ln1273_442"   --->   Operation 1722 'sub' 'r_V_796' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1723 [1/1] (0.00ns)   --->   "%trunc_ln818_328 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_796, i32 1, i32 8"   --->   Operation 1723 'partselect' 'trunc_ln818_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln1273_201 = sext i8 %trunc_ln818_328"   --->   Operation 1724 'sext' 'sext_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1725 [1/1] (0.71ns)   --->   "%r_V_797 = sub i10 %zext_ln1273_440, i10 %zext_ln1273_443"   --->   Operation 1725 'sub' 'r_V_797' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1726 [1/1] (0.00ns)   --->   "%trunc_ln818_329 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_797, i32 1, i32 9"   --->   Operation 1726 'partselect' 'trunc_ln818_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1727 [1/1] (0.00ns)   --->   "%sext_ln17_464 = sext i9 %trunc_ln818_329" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1727 'sext' 'sext_ln17_464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1728 [1/1] (0.00ns)   --->   "%zext_ln1273_449 = zext i6 %p_read_103"   --->   Operation 1728 'zext' 'zext_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1729 [1/1] (0.00ns)   --->   "%zext_ln1273_450 = zext i6 %p_read_103"   --->   Operation 1729 'zext' 'zext_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1730 [1/1] (0.00ns)   --->   "%r_V_800 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_103, i3 0"   --->   Operation 1730 'bitconcatenate' 'r_V_800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln1273_451 = zext i9 %r_V_800"   --->   Operation 1731 'zext' 'zext_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1732 [1/1] (0.71ns)   --->   "%r_V_798 = add i10 %zext_ln1273_451, i10 %zext_ln1273_449"   --->   Operation 1732 'add' 'r_V_798' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1733 [1/1] (0.00ns)   --->   "%mult_V_478 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_798, i32 1, i32 9"   --->   Operation 1733 'partselect' 'mult_V_478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1734 [1/1] (0.00ns)   --->   "%zext_ln17_415 = zext i9 %mult_V_478" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1734 'zext' 'zext_ln17_415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln17_416 = zext i9 %mult_V_478" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1735 'zext' 'zext_ln17_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1736 [1/1] (0.00ns)   --->   "%mult_V_479 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_103, i1 0"   --->   Operation 1736 'bitconcatenate' 'mult_V_479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1737 [1/1] (0.00ns)   --->   "%zext_ln1273_452 = zext i7 %mult_V_479"   --->   Operation 1737 'zext' 'zext_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1738 [1/1] (0.71ns)   --->   "%r_V_799 = sub i10 %zext_ln1273_452, i10 %zext_ln1273_451"   --->   Operation 1738 'sub' 'r_V_799' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1739 [1/1] (0.00ns)   --->   "%trunc_ln818_330 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_799, i32 1, i32 9"   --->   Operation 1739 'partselect' 'trunc_ln818_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln17_465 = sext i9 %trunc_ln818_330" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1740 'sext' 'sext_ln17_465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1741 [1/1] (0.00ns)   --->   "%zext_ln17_417 = zext i8 %mult_V_565" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1741 'zext' 'zext_ln17_417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1742 [1/1] (0.70ns)   --->   "%r_V_801 = add i9 %zext_ln1273_453, i9 %zext_ln1273_450"   --->   Operation 1742 'add' 'r_V_801' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1743 [1/1] (0.00ns)   --->   "%mult_V_481 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_801, i32 1, i32 8"   --->   Operation 1743 'partselect' 'mult_V_481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1744 [1/1] (0.00ns)   --->   "%zext_ln818_208 = zext i8 %mult_V_481"   --->   Operation 1744 'zext' 'zext_ln818_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln17_418 = zext i8 %mult_V_481" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1745 'zext' 'zext_ln17_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln1270_62 = sext i9 %r_V_802"   --->   Operation 1746 'sext' 'sext_ln1270_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln1273_202 = sext i8 %trunc_ln818_331"   --->   Operation 1747 'sext' 'sext_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1748 [1/1] (0.71ns)   --->   "%r_V_803 = sub i10 %sext_ln1270_62, i10 %zext_ln1273_449"   --->   Operation 1748 'sub' 'r_V_803' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1749 [1/1] (0.00ns)   --->   "%trunc_ln818_332 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_803, i32 1, i32 9"   --->   Operation 1749 'partselect' 'trunc_ln818_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln1273_203 = sext i9 %trunc_ln818_332"   --->   Operation 1750 'sext' 'sext_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln1273_204 = sext i9 %trunc_ln818_332"   --->   Operation 1751 'sext' 'sext_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1752 [1/1] (0.71ns)   --->   "%r_V_804 = sub i10 %zext_ln1273_451, i10 %zext_ln1273_449"   --->   Operation 1752 'sub' 'r_V_804' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1753 [1/1] (0.00ns)   --->   "%trunc_ln818_333 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_804, i32 1, i32 9"   --->   Operation 1753 'partselect' 'trunc_ln818_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1754 [1/1] (0.00ns)   --->   "%zext_ln17_419 = zext i7 %mult_V_479" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1754 'zext' 'zext_ln17_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1755 [1/1] (0.00ns)   --->   "%zext_ln17_420 = zext i7 %mult_V_479" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1755 'zext' 'zext_ln17_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1756 [1/1] (0.70ns)   --->   "%r_V_806 = sub i9 %zext_ln1273_453, i9 %zext_ln1273_450"   --->   Operation 1756 'sub' 'r_V_806' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1757 [1/1] (0.00ns)   --->   "%trunc_ln818_334 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_806, i32 1, i32 8"   --->   Operation 1757 'partselect' 'trunc_ln818_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln17_466 = sext i8 %trunc_ln818_334" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1758 'sext' 'sext_ln17_466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln17_421 = zext i11 %sext_ln17_466" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1759 'zext' 'zext_ln17_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1760 [1/1] (0.00ns)   --->   "%zext_ln1273_454 = zext i11 %sext_ln17_466"   --->   Operation 1760 'zext' 'zext_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1761 [1/1] (0.71ns)   --->   "%r_V_807 = add i10 %zext_ln1273_451, i10 %zext_ln1273_452"   --->   Operation 1761 'add' 'r_V_807' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1762 [1/1] (0.00ns)   --->   "%mult_V_482 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_807, i32 1, i32 9"   --->   Operation 1762 'partselect' 'mult_V_482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln17_422 = zext i9 %mult_V_482" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1763 'zext' 'zext_ln17_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1764 [1/1] (0.00ns)   --->   "%zext_ln1273_455 = zext i6 %p_read_102"   --->   Operation 1764 'zext' 'zext_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1765 [1/1] (0.00ns)   --->   "%zext_ln1273_456 = zext i6 %p_read_102"   --->   Operation 1765 'zext' 'zext_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1766 [1/1] (0.00ns)   --->   "%r_V_812 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_102, i3 0"   --->   Operation 1766 'bitconcatenate' 'r_V_812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1767 [1/1] (0.00ns)   --->   "%zext_ln1273_457 = zext i9 %r_V_812"   --->   Operation 1767 'zext' 'zext_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1768 [1/1] (0.71ns)   --->   "%r_V_808 = sub i10 0, i10 %zext_ln1273_457"   --->   Operation 1768 'sub' 'r_V_808' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1769 [1/1] (0.00ns)   --->   "%trunc_ln818_335 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_808, i32 1, i32 9"   --->   Operation 1769 'partselect' 'trunc_ln818_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln1273_205 = sext i9 %trunc_ln818_335"   --->   Operation 1770 'sext' 'sext_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1771 [1/1] (0.00ns)   --->   "%mult_V_483 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_102, i1 0"   --->   Operation 1771 'bitconcatenate' 'mult_V_483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1772 [1/1] (0.00ns)   --->   "%zext_ln1273_458 = zext i7 %mult_V_483"   --->   Operation 1772 'zext' 'zext_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1773 [1/1] (0.00ns)   --->   "%zext_ln1273_459 = zext i7 %mult_V_483"   --->   Operation 1773 'zext' 'zext_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1774 [1/1] (0.71ns)   --->   "%r_V_809 = add i10 %zext_ln1273_457, i10 %zext_ln1273_459"   --->   Operation 1774 'add' 'r_V_809' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1775 [1/1] (0.00ns)   --->   "%mult_V_484 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_809, i32 1, i32 9"   --->   Operation 1775 'partselect' 'mult_V_484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1776 [1/1] (0.00ns)   --->   "%zext_ln17_423 = zext i9 %mult_V_484" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1776 'zext' 'zext_ln17_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1777 [1/1] (0.00ns)   --->   "%r_V_1232 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_102, i2 0"   --->   Operation 1777 'bitconcatenate' 'r_V_1232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1778 [1/1] (0.00ns)   --->   "%zext_ln1273_460 = zext i8 %r_V_1232"   --->   Operation 1778 'zext' 'zext_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1779 [1/1] (0.00ns)   --->   "%zext_ln1273_461 = zext i8 %r_V_1232"   --->   Operation 1779 'zext' 'zext_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1780 [1/1] (0.70ns)   --->   "%r_V_810 = sub i9 %zext_ln1273_461, i9 %zext_ln1273_456"   --->   Operation 1780 'sub' 'r_V_810' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1781 [1/1] (0.00ns)   --->   "%trunc_ln818_336 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_810, i32 1, i32 8"   --->   Operation 1781 'partselect' 'trunc_ln818_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1782 [1/1] (0.70ns)   --->   "%r_V_817 = sub i9 0, i9 %zext_ln1273_461"   --->   Operation 1782 'sub' 'r_V_817' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1783 [1/1] (0.00ns)   --->   "%sext_ln1273_48 = sext i9 %r_V_817"   --->   Operation 1783 'sext' 'sext_ln1273_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1784 [1/1] (0.71ns)   --->   "%r_V_811 = sub i10 %sext_ln1273_48, i10 %zext_ln1273_455"   --->   Operation 1784 'sub' 'r_V_811' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1785 [1/1] (0.00ns)   --->   "%trunc_ln818_337 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_811, i32 1, i32 9"   --->   Operation 1785 'partselect' 'trunc_ln818_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln17_468 = sext i9 %trunc_ln818_337" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1786 'sext' 'sext_ln17_468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1787 [1/1] (0.00ns)   --->   "%sext_ln17_469 = sext i9 %trunc_ln818_337" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1787 'sext' 'sext_ln17_469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1788 [1/1] (0.00ns)   --->   "%sext_ln1270_64 = sext i9 %trunc_ln818_337"   --->   Operation 1788 'sext' 'sext_ln1270_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1789 [1/1] (0.00ns)   --->   "%zext_ln17_426 = zext i7 %mult_V_483" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1789 'zext' 'zext_ln17_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1790 [1/1] (0.00ns)   --->   "%zext_ln17_427 = zext i8 %r_V_1232" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1790 'zext' 'zext_ln17_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1791 [1/1] (0.70ns)   --->   "%r_V_813 = sub i8 0, i8 %zext_ln1273_458"   --->   Operation 1791 'sub' 'r_V_813' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1792 [1/1] (0.00ns)   --->   "%trunc_ln818_338 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_813, i32 1, i32 7"   --->   Operation 1792 'partselect' 'trunc_ln818_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1793 [1/1] (0.00ns)   --->   "%sext_ln1273_206 = sext i7 %trunc_ln818_338"   --->   Operation 1793 'sext' 'sext_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1794 [1/1] (0.70ns)   --->   "%r_V_814 = sub i9 %zext_ln1273_456, i9 %zext_ln1273_461"   --->   Operation 1794 'sub' 'r_V_814' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1795 [1/1] (0.00ns)   --->   "%trunc_ln818_339 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_814, i32 1, i32 8"   --->   Operation 1795 'partselect' 'trunc_ln818_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1796 [1/1] (0.00ns)   --->   "%sext_ln1273_207 = sext i8 %trunc_ln818_339"   --->   Operation 1796 'sext' 'sext_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1797 [1/1] (0.00ns)   --->   "%sext_ln1273_208 = sext i8 %trunc_ln818_339"   --->   Operation 1797 'sext' 'sext_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1798 [1/1] (0.00ns)   --->   "%shl_ln1273_82 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_102, i4 0"   --->   Operation 1798 'bitconcatenate' 'shl_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1799 [1/1] (0.00ns)   --->   "%zext_ln1273_463 = zext i10 %shl_ln1273_82"   --->   Operation 1799 'zext' 'zext_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1800 [1/1] (0.72ns)   --->   "%r_V_815 = sub i11 %zext_ln1273_460, i11 %zext_ln1273_463"   --->   Operation 1800 'sub' 'r_V_815' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1801 [1/1] (0.00ns)   --->   "%trunc_ln818_340 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_815, i32 1, i32 10"   --->   Operation 1801 'partselect' 'trunc_ln818_340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1802 [1/1] (0.70ns)   --->   "%r_V_816 = add i9 %zext_ln1273_461, i9 %zext_ln1273_456"   --->   Operation 1802 'add' 'r_V_816' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1803 [1/1] (0.00ns)   --->   "%mult_V_486 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_816, i32 1, i32 8"   --->   Operation 1803 'partselect' 'mult_V_486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1804 [1/1] (0.00ns)   --->   "%zext_ln17_428 = zext i8 %mult_V_486" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1804 'zext' 'zext_ln17_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1805 [1/1] (0.00ns)   --->   "%trunc_ln818_341 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_817, i32 1, i32 8"   --->   Operation 1805 'partselect' 'trunc_ln818_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln1273_210 = sext i8 %trunc_ln818_341"   --->   Operation 1806 'sext' 'sext_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1807 [1/1] (1.23ns)   --->   "%r_V_818 = mul i10 %zext_ln1273_455, i10 13"   --->   Operation 1807 'mul' 'r_V_818' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1808 [1/1] (0.00ns)   --->   "%mult_V_487 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_818, i32 1, i32 9"   --->   Operation 1808 'partselect' 'mult_V_487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1809 [1/1] (0.00ns)   --->   "%zext_ln17_429 = zext i9 %mult_V_487" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1809 'zext' 'zext_ln17_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1810 [1/1] (0.71ns)   --->   "%r_V_819 = sub i10 %zext_ln1273_457, i10 %zext_ln1273_459"   --->   Operation 1810 'sub' 'r_V_819' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1811 [1/1] (0.00ns)   --->   "%trunc_ln818_342 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_819, i32 1, i32 9"   --->   Operation 1811 'partselect' 'trunc_ln818_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1812 [1/1] (1.23ns)   --->   "%r_V_820 = mul i10 %zext_ln1273_455, i10 11"   --->   Operation 1812 'mul' 'r_V_820' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1813 [1/1] (0.00ns)   --->   "%mult_V_488 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_820, i32 1, i32 9"   --->   Operation 1813 'partselect' 'mult_V_488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1814 [1/1] (0.00ns)   --->   "%zext_ln17_431 = zext i9 %mult_V_488" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1814 'zext' 'zext_ln17_431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1815 [1/1] (0.71ns)   --->   "%r_V_821 = sub i10 %zext_ln1273_459, i10 %zext_ln1273_457"   --->   Operation 1815 'sub' 'r_V_821' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1816 [1/1] (0.00ns)   --->   "%trunc_ln818_343 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_821, i32 1, i32 9"   --->   Operation 1816 'partselect' 'trunc_ln818_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1817 [1/1] (0.00ns)   --->   "%sext_ln70_15 = sext i9 %trunc_ln818_343" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1817 'sext' 'sext_ln70_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1818 [1/1] (0.00ns)   --->   "%zext_ln1273_465 = zext i6 %p_read_101"   --->   Operation 1818 'zext' 'zext_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln1273_466 = zext i6 %p_read_101"   --->   Operation 1819 'zext' 'zext_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1820 [1/1] (0.00ns)   --->   "%zext_ln1273_467 = zext i6 %p_read_101"   --->   Operation 1820 'zext' 'zext_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1821 [1/1] (0.00ns)   --->   "%r_V_826 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_101, i2 0"   --->   Operation 1821 'bitconcatenate' 'r_V_826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1822 [1/1] (0.00ns)   --->   "%zext_ln1273_468 = zext i8 %r_V_826"   --->   Operation 1822 'zext' 'zext_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1823 [1/1] (0.70ns)   --->   "%r_V_822 = sub i9 %zext_ln1273_467, i9 %zext_ln1273_468"   --->   Operation 1823 'sub' 'r_V_822' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1824 [1/1] (0.00ns)   --->   "%trunc_ln818_344 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_822, i32 1, i32 8"   --->   Operation 1824 'partselect' 'trunc_ln818_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1825 [1/1] (0.00ns)   --->   "%sext_ln1273_211 = sext i8 %trunc_ln818_344"   --->   Operation 1825 'sext' 'sext_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln1273_212 = sext i8 %trunc_ln818_344"   --->   Operation 1826 'sext' 'sext_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1827 [1/1] (0.00ns)   --->   "%shl_ln1273_83 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_101, i3 0"   --->   Operation 1827 'bitconcatenate' 'shl_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1828 [1/1] (0.00ns)   --->   "%zext_ln1273_469 = zext i9 %shl_ln1273_83"   --->   Operation 1828 'zext' 'zext_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1829 [1/1] (0.00ns)   --->   "%mult_V_489 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_101, i1 0"   --->   Operation 1829 'bitconcatenate' 'mult_V_489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1830 [1/1] (0.00ns)   --->   "%zext_ln1273_470 = zext i7 %mult_V_489"   --->   Operation 1830 'zext' 'zext_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln1273_471 = zext i7 %mult_V_489"   --->   Operation 1831 'zext' 'zext_ln1273_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1832 [1/1] (0.00ns)   --->   "%zext_ln1273_472 = zext i7 %mult_V_489"   --->   Operation 1832 'zext' 'zext_ln1273_472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1833 [1/1] (0.71ns)   --->   "%r_V_823 = sub i10 %zext_ln1273_469, i10 %zext_ln1273_472"   --->   Operation 1833 'sub' 'r_V_823' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1834 [1/1] (0.00ns)   --->   "%trunc_ln818_345 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_823, i32 1, i32 9"   --->   Operation 1834 'partselect' 'trunc_ln818_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1835 [1/1] (0.00ns)   --->   "%sext_ln17_471 = sext i9 %trunc_ln818_345" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1835 'sext' 'sext_ln17_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1836 [1/1] (0.00ns)   --->   "%zext_ln17_432 = zext i11 %sext_ln17_471" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1836 'zext' 'zext_ln17_432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1837 [1/1] (0.00ns)   --->   "%zext_ln1273_474 = zext i8 %r_V_826"   --->   Operation 1837 'zext' 'zext_ln1273_474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1838 [1/1] (0.70ns)   --->   "%r_V_824 = sub i9 0, i9 %zext_ln1273_468"   --->   Operation 1838 'sub' 'r_V_824' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln1270_65 = sext i9 %r_V_824"   --->   Operation 1839 'sext' 'sext_ln1270_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1840 [1/1] (0.00ns)   --->   "%trunc_ln818_346 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_824, i32 1, i32 8"   --->   Operation 1840 'partselect' 'trunc_ln818_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1841 [1/1] (0.00ns)   --->   "%sext_ln1273_213 = sext i8 %trunc_ln818_346"   --->   Operation 1841 'sext' 'sext_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1842 [1/1] (0.71ns)   --->   "%r_V_825 = sub i10 %zext_ln1273_466, i10 %zext_ln1273_469"   --->   Operation 1842 'sub' 'r_V_825' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1843 [1/1] (0.00ns)   --->   "%trunc_ln818_347 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_825, i32 1, i32 9"   --->   Operation 1843 'partselect' 'trunc_ln818_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln17_472 = sext i9 %trunc_ln818_347" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1844 'sext' 'sext_ln17_472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1845 [1/1] (0.00ns)   --->   "%sext_ln1270_66 = sext i9 %trunc_ln818_347"   --->   Operation 1845 'sext' 'sext_ln1270_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1846 [1/1] (0.00ns)   --->   "%zext_ln17_433 = zext i7 %mult_V_489" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1846 'zext' 'zext_ln17_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1847 [1/1] (0.71ns)   --->   "%r_V_827 = sub i10 0, i10 %zext_ln1273_469"   --->   Operation 1847 'sub' 'r_V_827' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1848 [1/1] (0.00ns)   --->   "%sext_ln1270_67 = sext i10 %r_V_827"   --->   Operation 1848 'sext' 'sext_ln1270_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1849 [1/1] (0.00ns)   --->   "%trunc_ln818_348 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_827, i32 1, i32 9"   --->   Operation 1849 'partselect' 'trunc_ln818_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln17_473 = sext i9 %trunc_ln818_348" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1850 'sext' 'sext_ln17_473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1851 [1/1] (0.00ns)   --->   "%sext_ln1273_214 = sext i9 %trunc_ln818_348"   --->   Operation 1851 'sext' 'sext_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1852 [1/1] (0.71ns)   --->   "%r_V_828 = sub i10 %zext_ln1273_469, i10 %zext_ln1273_466"   --->   Operation 1852 'sub' 'r_V_828' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1853 [1/1] (0.00ns)   --->   "%trunc_ln818_349 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_828, i32 1, i32 9"   --->   Operation 1853 'partselect' 'trunc_ln818_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1854 [1/1] (0.00ns)   --->   "%shl_ln1273_84 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_101, i4 0"   --->   Operation 1854 'bitconcatenate' 'shl_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1855 [1/1] (0.00ns)   --->   "%zext_ln1273_476 = zext i10 %shl_ln1273_84"   --->   Operation 1855 'zext' 'zext_ln1273_476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1856 [1/1] (0.72ns)   --->   "%r_V_829 = sub i11 %zext_ln1273_474, i11 %zext_ln1273_476"   --->   Operation 1856 'sub' 'r_V_829' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1857 [1/1] (0.00ns)   --->   "%trunc_ln818_350 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_829, i32 1, i32 10"   --->   Operation 1857 'partselect' 'trunc_ln818_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln1273_216 = sext i10 %trunc_ln818_350"   --->   Operation 1858 'sext' 'sext_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1859 [1/1] (0.70ns)   --->   "%r_V_830 = add i9 %zext_ln1273_468, i9 %zext_ln1273_467"   --->   Operation 1859 'add' 'r_V_830' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1860 [1/1] (0.00ns)   --->   "%mult_V_490 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_830, i32 1, i32 8"   --->   Operation 1860 'partselect' 'mult_V_490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1861 [1/1] (0.00ns)   --->   "%zext_ln818_209 = zext i8 %mult_V_490"   --->   Operation 1861 'zext' 'zext_ln818_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1862 [1/1] (0.71ns)   --->   "%r_V_831 = sub i10 %sext_ln1270_65, i10 %zext_ln1273_466"   --->   Operation 1862 'sub' 'r_V_831' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1863 [1/1] (0.00ns)   --->   "%trunc_ln818_351 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_831, i32 1, i32 9"   --->   Operation 1863 'partselect' 'trunc_ln818_351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln17_474 = sext i9 %trunc_ln818_351" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1864 'sext' 'sext_ln17_474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1865 [1/1] (0.00ns)   --->   "%sext_ln1273_217 = sext i9 %trunc_ln818_351"   --->   Operation 1865 'sext' 'sext_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1866 [1/1] (0.71ns)   --->   "%r_V_832 = sub i10 %zext_ln1273_472, i10 %zext_ln1273_469"   --->   Operation 1866 'sub' 'r_V_832' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1867 [1/1] (0.00ns)   --->   "%trunc_ln818_352 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_832, i32 1, i32 9"   --->   Operation 1867 'partselect' 'trunc_ln818_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1868 [1/1] (0.70ns)   --->   "%r_V_833 = sub i9 %zext_ln1273_468, i9 %zext_ln1273_467"   --->   Operation 1868 'sub' 'r_V_833' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1869 [1/1] (0.00ns)   --->   "%trunc_ln818_353 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_833, i32 1, i32 8"   --->   Operation 1869 'partselect' 'trunc_ln818_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1870 [1/1] (0.00ns)   --->   "%sext_ln17_475 = sext i8 %trunc_ln818_353" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1870 'sext' 'sext_ln17_475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln1273_477 = zext i11 %sext_ln17_475"   --->   Operation 1871 'zext' 'zext_ln1273_477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1872 [1/1] (0.72ns)   --->   "%r_V_834 = sub i11 %sext_ln1270_67, i11 %zext_ln1273_471"   --->   Operation 1872 'sub' 'r_V_834' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1873 [1/1] (0.00ns)   --->   "%trunc_ln818_354 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_834, i32 1, i32 10"   --->   Operation 1873 'partselect' 'trunc_ln818_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1874 [1/1] (0.70ns)   --->   "%r_V_835 = sub i8 0, i8 %zext_ln1273_470"   --->   Operation 1874 'sub' 'r_V_835' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1875 [1/1] (0.00ns)   --->   "%trunc_ln818_355 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_835, i32 1, i32 7"   --->   Operation 1875 'partselect' 'trunc_ln818_355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1876 [1/1] (0.00ns)   --->   "%sext_ln1273_220 = sext i7 %trunc_ln818_355"   --->   Operation 1876 'sext' 'sext_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1877 [1/1] (0.72ns)   --->   "%r_V_836 = sub i11 %sext_ln1270_67, i11 %zext_ln1273_465"   --->   Operation 1877 'sub' 'r_V_836' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1878 [1/1] (0.00ns)   --->   "%trunc_ln818_356 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_836, i32 1, i32 10"   --->   Operation 1878 'partselect' 'trunc_ln818_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln70_16 = sext i10 %trunc_ln818_356" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1879 'sext' 'sext_ln70_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1880 [1/1] (0.00ns)   --->   "%zext_ln1273_478 = zext i6 %p_read_100"   --->   Operation 1880 'zext' 'zext_ln1273_478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1881 [1/1] (0.00ns)   --->   "%zext_ln1273_479 = zext i6 %p_read_100"   --->   Operation 1881 'zext' 'zext_ln1273_479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1882 [1/1] (0.00ns)   --->   "%r_V_1233 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_100, i2 0"   --->   Operation 1882 'bitconcatenate' 'r_V_1233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1883 [1/1] (0.00ns)   --->   "%zext_ln1273_480 = zext i8 %r_V_1233"   --->   Operation 1883 'zext' 'zext_ln1273_480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1884 [1/1] (0.00ns)   --->   "%zext_ln1273_481 = zext i8 %r_V_1233"   --->   Operation 1884 'zext' 'zext_ln1273_481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1885 [1/1] (0.70ns)   --->   "%r_V_837 = sub i9 0, i9 %zext_ln1273_481"   --->   Operation 1885 'sub' 'r_V_837' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1886 [1/1] (0.00ns)   --->   "%sext_ln1270_68 = sext i9 %r_V_837"   --->   Operation 1886 'sext' 'sext_ln1270_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1887 [1/1] (0.00ns)   --->   "%trunc_ln818_357 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_837, i32 1, i32 8"   --->   Operation 1887 'partselect' 'trunc_ln818_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln1273_221 = sext i8 %trunc_ln818_357"   --->   Operation 1888 'sext' 'sext_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1889 [1/1] (0.00ns)   --->   "%sext_ln1273_222 = sext i8 %trunc_ln818_357"   --->   Operation 1889 'sext' 'sext_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1890 [1/1] (0.71ns)   --->   "%r_V_838 = sub i10 %sext_ln1270_68, i10 %zext_ln1273_479"   --->   Operation 1890 'sub' 'r_V_838' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1891 [1/1] (0.00ns)   --->   "%trunc_ln818_358 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_838, i32 1, i32 9"   --->   Operation 1891 'partselect' 'trunc_ln818_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1892 [1/1] (0.00ns)   --->   "%sext_ln1273_223 = sext i9 %trunc_ln818_358"   --->   Operation 1892 'sext' 'sext_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1893 [1/1] (0.00ns)   --->   "%sext_ln1273_224 = sext i9 %trunc_ln818_358"   --->   Operation 1893 'sext' 'sext_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1894 [1/1] (0.00ns)   --->   "%r_V_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_100, i3 0"   --->   Operation 1894 'bitconcatenate' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln1273_482 = zext i9 %r_V_11"   --->   Operation 1895 'zext' 'zext_ln1273_482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1896 [1/1] (0.00ns)   --->   "%zext_ln1273_484 = zext i7 %mult_V_491"   --->   Operation 1896 'zext' 'zext_ln1273_484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1897 [1/1] (0.71ns)   --->   "%r_V_839 = sub i10 %zext_ln1273_482, i10 %zext_ln1273_484"   --->   Operation 1897 'sub' 'r_V_839' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1898 [1/1] (0.00ns)   --->   "%trunc_ln818_359 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_839, i32 1, i32 9"   --->   Operation 1898 'partselect' 'trunc_ln818_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1899 [1/1] (0.00ns)   --->   "%sext_ln17_476 = sext i9 %trunc_ln818_359" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1899 'sext' 'sext_ln17_476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1900 [1/1] (0.00ns)   --->   "%zext_ln17_436 = zext i11 %sext_ln17_476" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1900 'zext' 'zext_ln17_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1901 [1/1] (0.00ns)   --->   "%zext_ln1273_485 = zext i11 %sext_ln17_476"   --->   Operation 1901 'zext' 'zext_ln1273_485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1902 [1/1] (0.71ns)   --->   "%r_V_840 = sub i10 0, i10 %zext_ln1273_482"   --->   Operation 1902 'sub' 'r_V_840' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1903 [1/1] (0.00ns)   --->   "%trunc_ln818_360 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_840, i32 1, i32 9"   --->   Operation 1903 'partselect' 'trunc_ln818_360' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1904 [1/1] (0.00ns)   --->   "%sext_ln1270_69 = sext i9 %trunc_ln818_360"   --->   Operation 1904 'sext' 'sext_ln1270_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1905 [1/1] (0.00ns)   --->   "%zext_ln17_437 = zext i7 %mult_V_491" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1905 'zext' 'zext_ln17_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1906 [1/1] (0.70ns)   --->   "%r_V_842 = add i9 %zext_ln1273_481, i9 %zext_ln1273_478"   --->   Operation 1906 'add' 'r_V_842' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1907 [1/1] (0.00ns)   --->   "%mult_V_492 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_842, i32 1, i32 8"   --->   Operation 1907 'partselect' 'mult_V_492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1908 [1/1] (0.00ns)   --->   "%zext_ln17_439 = zext i8 %r_V_1233" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1908 'zext' 'zext_ln17_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1909 [1/1] (0.70ns)   --->   "%r_V_843 = sub i9 %zext_ln1273_481, i9 %zext_ln1273_478"   --->   Operation 1909 'sub' 'r_V_843' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1910 [1/1] (0.00ns)   --->   "%trunc_ln818_361 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_843, i32 1, i32 8"   --->   Operation 1910 'partselect' 'trunc_ln818_361' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1911 [1/1] (0.00ns)   --->   "%shl_ln1273_85 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_100, i4 0"   --->   Operation 1911 'bitconcatenate' 'shl_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1912 [1/1] (0.00ns)   --->   "%zext_ln1273_487 = zext i10 %shl_ln1273_85"   --->   Operation 1912 'zext' 'zext_ln1273_487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1913 [1/1] (0.72ns)   --->   "%r_V_844 = sub i11 %zext_ln1273_487, i11 %zext_ln1273_480"   --->   Operation 1913 'sub' 'r_V_844' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1914 [1/1] (0.00ns)   --->   "%trunc_ln818_362 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_844, i32 1, i32 10"   --->   Operation 1914 'partselect' 'trunc_ln818_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1915 [1/1] (0.00ns)   --->   "%sext_ln1273_225 = sext i10 %trunc_ln818_362"   --->   Operation 1915 'sext' 'sext_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1916 [1/1] (0.00ns)   --->   "%zext_ln1273_488 = zext i11 %sext_ln1273_225"   --->   Operation 1916 'zext' 'zext_ln1273_488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1917 [1/1] (0.71ns)   --->   "%r_V_845 = sub i10 %zext_ln1273_484, i10 %zext_ln1273_482"   --->   Operation 1917 'sub' 'r_V_845' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1918 [1/1] (0.00ns)   --->   "%trunc_ln818_363 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_845, i32 1, i32 9"   --->   Operation 1918 'partselect' 'trunc_ln818_363' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln1273_226 = sext i9 %trunc_ln818_363"   --->   Operation 1919 'sext' 'sext_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1920 [1/1] (0.71ns)   --->   "%r_V_846 = sub i10 %zext_ln1273_479, i10 %zext_ln1273_482"   --->   Operation 1920 'sub' 'r_V_846' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1921 [1/1] (0.00ns)   --->   "%trunc_ln818_364 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_846, i32 1, i32 9"   --->   Operation 1921 'partselect' 'trunc_ln818_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln1273_227 = sext i9 %trunc_ln818_364"   --->   Operation 1922 'sext' 'sext_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1923 [1/1] (0.00ns)   --->   "%sext_ln1273_228 = sext i7 %trunc_ln818_365"   --->   Operation 1923 'sext' 'sext_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1924 [1/1] (0.71ns)   --->   "%r_V_848 = sub i10 %zext_ln1273_482, i10 %zext_ln1273_479"   --->   Operation 1924 'sub' 'r_V_848' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1925 [1/1] (0.00ns)   --->   "%trunc_ln818_366 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_848, i32 1, i32 9"   --->   Operation 1925 'partselect' 'trunc_ln818_366' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1926 [1/1] (0.00ns)   --->   "%zext_ln1273_489 = zext i6 %p_read_99"   --->   Operation 1926 'zext' 'zext_ln1273_489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1927 [1/1] (0.00ns)   --->   "%zext_ln1273_490 = zext i6 %p_read_99"   --->   Operation 1927 'zext' 'zext_ln1273_490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1928 [1/1] (0.00ns)   --->   "%zext_ln1273_491 = zext i6 %p_read_99"   --->   Operation 1928 'zext' 'zext_ln1273_491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1929 [1/1] (0.00ns)   --->   "%zext_ln1273_492 = zext i6 %p_read_99"   --->   Operation 1929 'zext' 'zext_ln1273_492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1930 [1/1] (0.00ns)   --->   "%shl_ln1273_86 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_99, i3 0"   --->   Operation 1930 'bitconcatenate' 'shl_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1931 [1/1] (0.00ns)   --->   "%zext_ln1273_493 = zext i9 %shl_ln1273_86"   --->   Operation 1931 'zext' 'zext_ln1273_493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1932 [1/1] (0.71ns)   --->   "%r_V_849 = sub i10 %zext_ln1273_491, i10 %zext_ln1273_493"   --->   Operation 1932 'sub' 'r_V_849' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1933 [1/1] (0.00ns)   --->   "%trunc_ln818_367 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_849, i32 1, i32 9"   --->   Operation 1933 'partselect' 'trunc_ln818_367' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1934 [1/1] (0.00ns)   --->   "%sext_ln1273_229 = sext i9 %trunc_ln818_367"   --->   Operation 1934 'sext' 'sext_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1935 [1/1] (0.00ns)   --->   "%zext_ln1273_494 = zext i8 %r_V_864"   --->   Operation 1935 'zext' 'zext_ln1273_494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1936 [1/1] (0.00ns)   --->   "%sext_ln1273_50 = sext i9 %r_V_852"   --->   Operation 1936 'sext' 'sext_ln1273_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1937 [1/1] (0.71ns)   --->   "%r_V_850 = sub i10 %sext_ln1273_50, i10 %zext_ln1273_491"   --->   Operation 1937 'sub' 'r_V_850' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1938 [1/1] (0.00ns)   --->   "%trunc_ln818_368 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_850, i32 1, i32 9"   --->   Operation 1938 'partselect' 'trunc_ln818_368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1939 [1/1] (0.00ns)   --->   "%sext_ln1273_230 = sext i9 %trunc_ln818_368"   --->   Operation 1939 'sext' 'sext_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1940 [1/1] (0.71ns)   --->   "%r_V_851 = sub i10 %zext_ln1273_493, i10 %zext_ln1273_491"   --->   Operation 1940 'sub' 'r_V_851' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1941 [1/1] (0.00ns)   --->   "%trunc_ln818_369 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_851, i32 1, i32 9"   --->   Operation 1941 'partselect' 'trunc_ln818_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln1273_231 = sext i8 %trunc_ln818_370"   --->   Operation 1942 'sext' 'sext_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1943 [1/1] (0.70ns)   --->   "%r_V_853 = sub i9 %zext_ln1273_492, i9 %zext_ln1273_495"   --->   Operation 1943 'sub' 'r_V_853' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1944 [1/1] (0.00ns)   --->   "%trunc_ln818_371 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_853, i32 1, i32 8"   --->   Operation 1944 'partselect' 'trunc_ln818_371' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln1273_232 = sext i8 %trunc_ln818_371"   --->   Operation 1945 'sext' 'sext_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1946 [1/1] (0.00ns)   --->   "%mult_V_566 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_99, i1 0"   --->   Operation 1946 'bitconcatenate' 'mult_V_566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln1273_496 = zext i7 %mult_V_566"   --->   Operation 1947 'zext' 'zext_ln1273_496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1948 [1/1] (0.00ns)   --->   "%zext_ln1273_497 = zext i7 %mult_V_566"   --->   Operation 1948 'zext' 'zext_ln1273_497' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1949 [1/1] (0.00ns)   --->   "%zext_ln1273_498 = zext i7 %mult_V_566"   --->   Operation 1949 'zext' 'zext_ln1273_498' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1950 [1/1] (0.71ns)   --->   "%r_V_854 = sub i10 %zext_ln1273_498, i10 %zext_ln1273_493"   --->   Operation 1950 'sub' 'r_V_854' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1951 [1/1] (0.00ns)   --->   "%trunc_ln818_372 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_854, i32 1, i32 9"   --->   Operation 1951 'partselect' 'trunc_ln818_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1952 [1/1] (0.00ns)   --->   "%sext_ln17_480 = sext i9 %trunc_ln818_372" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1952 'sext' 'sext_ln17_480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln17_481 = sext i9 %trunc_ln818_372" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1953 'sext' 'sext_ln17_481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1954 [1/1] (0.70ns)   --->   "%r_V_855 = add i9 %zext_ln1273_495, i9 %zext_ln1273_492"   --->   Operation 1954 'add' 'r_V_855' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1955 [1/1] (0.00ns)   --->   "%mult_V_495 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_855, i32 1, i32 8"   --->   Operation 1955 'partselect' 'mult_V_495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1956 [1/1] (0.00ns)   --->   "%zext_ln818_211 = zext i8 %mult_V_495"   --->   Operation 1956 'zext' 'zext_ln818_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1957 [1/1] (0.00ns)   --->   "%zext_ln17_442 = zext i8 %mult_V_495" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1957 'zext' 'zext_ln17_442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1958 [1/1] (0.71ns)   --->   "%r_V_856 = add i10 %zext_ln1273_493, i10 %zext_ln1273_498"   --->   Operation 1958 'add' 'r_V_856' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1959 [1/1] (0.00ns)   --->   "%mult_V_496 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_856, i32 1, i32 9"   --->   Operation 1959 'partselect' 'mult_V_496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1960 [1/1] (0.00ns)   --->   "%zext_ln17_443 = zext i9 %mult_V_496" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1960 'zext' 'zext_ln17_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1961 [1/1] (0.00ns)   --->   "%zext_ln17_444 = zext i9 %mult_V_496" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1961 'zext' 'zext_ln17_444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1962 [1/1] (0.71ns)   --->   "%r_V_857 = sub i10 %zext_ln1273_493, i10 %zext_ln1273_498"   --->   Operation 1962 'sub' 'r_V_857' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1963 [1/1] (0.00ns)   --->   "%trunc_ln818_373 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_857, i32 1, i32 9"   --->   Operation 1963 'partselect' 'trunc_ln818_373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1964 [1/1] (0.00ns)   --->   "%sext_ln17_482 = sext i9 %trunc_ln818_373" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1964 'sext' 'sext_ln17_482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1965 [1/1] (0.00ns)   --->   "%zext_ln1273_499 = zext i11 %sext_ln17_482"   --->   Operation 1965 'zext' 'zext_ln1273_499' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1966 [1/1] (1.23ns)   --->   "%r_V_858 = mul i11 %zext_ln1273_489, i11 2037"   --->   Operation 1966 'mul' 'r_V_858' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1967 [1/1] (0.00ns)   --->   "%trunc_ln818_374 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_858, i32 1, i32 10"   --->   Operation 1967 'partselect' 'trunc_ln818_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln1273_233 = sext i10 %trunc_ln818_374"   --->   Operation 1968 'sext' 'sext_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1969 [1/1] (0.00ns)   --->   "%shl_ln1273_87 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_99, i4 0"   --->   Operation 1969 'bitconcatenate' 'shl_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1970 [1/1] (0.00ns)   --->   "%zext_ln1273_500 = zext i10 %shl_ln1273_87"   --->   Operation 1970 'zext' 'zext_ln1273_500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1971 [1/1] (0.72ns)   --->   "%r_V_859 = sub i11 %zext_ln1273_494, i11 %zext_ln1273_500"   --->   Operation 1971 'sub' 'r_V_859' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1972 [1/1] (0.00ns)   --->   "%trunc_ln818_375 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_859, i32 1, i32 10"   --->   Operation 1972 'partselect' 'trunc_ln818_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln1273_234 = sext i10 %trunc_ln818_375"   --->   Operation 1973 'sext' 'sext_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1974 [1/1] (0.72ns)   --->   "%r_V_860 = sub i11 %zext_ln1273_500, i11 %zext_ln1273_494"   --->   Operation 1974 'sub' 'r_V_860' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1975 [1/1] (0.00ns)   --->   "%trunc_ln818_376 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_860, i32 1, i32 10"   --->   Operation 1975 'partselect' 'trunc_ln818_376' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln1273_235 = sext i10 %trunc_ln818_376"   --->   Operation 1976 'sext' 'sext_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1977 [1/1] (0.00ns)   --->   "%zext_ln1273_501 = zext i11 %sext_ln1273_235"   --->   Operation 1977 'zext' 'zext_ln1273_501' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1978 [1/1] (0.72ns)   --->   "%r_V_861 = sub i11 %zext_ln1273_497, i11 %zext_ln1273_500"   --->   Operation 1978 'sub' 'r_V_861' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1979 [1/1] (0.00ns)   --->   "%trunc_ln818_377 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_861, i32 1, i32 10"   --->   Operation 1979 'partselect' 'trunc_ln818_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln1273_236 = sext i10 %trunc_ln818_377"   --->   Operation 1980 'sext' 'sext_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1981 [1/1] (0.70ns)   --->   "%r_V_862 = sub i8 0, i8 %zext_ln1273_496"   --->   Operation 1981 'sub' 'r_V_862' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1982 [1/1] (0.00ns)   --->   "%trunc_ln818_378 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_862, i32 1, i32 7"   --->   Operation 1982 'partselect' 'trunc_ln818_378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln1273_237 = sext i7 %trunc_ln818_378"   --->   Operation 1983 'sext' 'sext_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln1273_238 = sext i7 %trunc_ln818_378"   --->   Operation 1984 'sext' 'sext_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1985 [1/1] (0.71ns)   --->   "%r_V_863 = add i10 %zext_ln1273_493, i10 %zext_ln1273_491"   --->   Operation 1985 'add' 'r_V_863' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1986 [1/1] (0.00ns)   --->   "%mult_V_497 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_863, i32 1, i32 9"   --->   Operation 1986 'partselect' 'mult_V_497' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1987 [1/1] (0.00ns)   --->   "%zext_ln17_447 = zext i9 %mult_V_497" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1987 'zext' 'zext_ln17_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1988 [1/1] (0.00ns)   --->   "%zext_ln17_448 = zext i7 %mult_V_566" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1988 'zext' 'zext_ln17_448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1989 [1/1] (0.00ns)   --->   "%zext_ln1273_502 = zext i6 %p_read_98"   --->   Operation 1989 'zext' 'zext_ln1273_502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1990 [1/1] (0.00ns)   --->   "%zext_ln1273_503 = zext i6 %p_read_98"   --->   Operation 1990 'zext' 'zext_ln1273_503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1991 [1/1] (0.00ns)   --->   "%zext_ln1273_504 = zext i6 %p_read_98"   --->   Operation 1991 'zext' 'zext_ln1273_504' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1992 [1/1] (0.00ns)   --->   "%mult_V_567 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_98, i2 0"   --->   Operation 1992 'bitconcatenate' 'mult_V_567' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1993 [1/1] (0.00ns)   --->   "%zext_ln1273_505 = zext i8 %mult_V_567"   --->   Operation 1993 'zext' 'zext_ln1273_505' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1994 [1/1] (0.70ns)   --->   "%r_V_866 = sub i9 %zext_ln1273_505, i9 %zext_ln1273_504"   --->   Operation 1994 'sub' 'r_V_866' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1995 [1/1] (0.00ns)   --->   "%trunc_ln818_379 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_866, i32 1, i32 8"   --->   Operation 1995 'partselect' 'trunc_ln818_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1996 [1/1] (0.00ns)   --->   "%sext_ln17_483 = sext i8 %trunc_ln818_379" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1996 'sext' 'sext_ln17_483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1997 [1/1] (0.00ns)   --->   "%zext_ln17_451 = zext i11 %sext_ln17_483" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 1997 'zext' 'zext_ln17_451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1998 [1/1] (0.00ns)   --->   "%zext_ln1273_506 = zext i11 %sext_ln17_483"   --->   Operation 1998 'zext' 'zext_ln1273_506' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1999 [1/1] (0.00ns)   --->   "%mult_V_499 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_98, i1 0"   --->   Operation 1999 'bitconcatenate' 'mult_V_499' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2000 [1/1] (0.00ns)   --->   "%zext_ln1273_507 = zext i7 %mult_V_499"   --->   Operation 2000 'zext' 'zext_ln1273_507' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2001 [1/1] (0.00ns)   --->   "%zext_ln1273_508 = zext i7 %mult_V_499"   --->   Operation 2001 'zext' 'zext_ln1273_508' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2002 [1/1] (0.70ns)   --->   "%r_V_867 = sub i8 0, i8 %zext_ln1273_508"   --->   Operation 2002 'sub' 'r_V_867' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2003 [1/1] (0.00ns)   --->   "%trunc_ln818_380 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_867, i32 1, i32 7"   --->   Operation 2003 'partselect' 'trunc_ln818_380' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln1273_239 = sext i7 %trunc_ln818_380"   --->   Operation 2004 'sext' 'sext_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2005 [1/1] (0.00ns)   --->   "%r_V_872 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_98, i3 0"   --->   Operation 2005 'bitconcatenate' 'r_V_872' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2006 [1/1] (0.00ns)   --->   "%zext_ln1273_509 = zext i9 %r_V_872"   --->   Operation 2006 'zext' 'zext_ln1273_509' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2007 [1/1] (0.71ns)   --->   "%r_V_868 = sub i10 %zext_ln1273_503, i10 %zext_ln1273_509"   --->   Operation 2007 'sub' 'r_V_868' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2008 [1/1] (0.00ns)   --->   "%trunc_ln818_381 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_868, i32 1, i32 9"   --->   Operation 2008 'partselect' 'trunc_ln818_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln1270_70 = sext i9 %trunc_ln818_381"   --->   Operation 2009 'sext' 'sext_ln1270_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2010 [1/1] (0.00ns)   --->   "%zext_ln17_452 = zext i8 %mult_V_567" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2010 'zext' 'zext_ln17_452' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2011 [1/1] (0.71ns)   --->   "%r_V_905 = sub i10 %zext_ln1273_509, i10 %zext_ln1273_507"   --->   Operation 2011 'sub' 'r_V_905' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2012 [1/1] (0.00ns)   --->   "%trunc_ln818_382 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_905, i32 1, i32 9"   --->   Operation 2012 'partselect' 'trunc_ln818_382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2013 [1/1] (0.71ns)   --->   "%sub_ln1273_287 = sub i10 0, i10 %zext_ln1273_509"   --->   Operation 2013 'sub' 'sub_ln1273_287' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln1273_51 = sext i10 %sub_ln1273_287"   --->   Operation 2014 'sext' 'sext_ln1273_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2015 [1/1] (0.72ns)   --->   "%r_V_916 = sub i11 %sext_ln1273_51, i11 %zext_ln1273_502"   --->   Operation 2015 'sub' 'r_V_916' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2016 [1/1] (0.00ns)   --->   "%trunc_ln818_383 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_916, i32 1, i32 10"   --->   Operation 2016 'partselect' 'trunc_ln818_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2017 [1/1] (0.70ns)   --->   "%r_V_947 = sub i9 0, i9 %zext_ln1273_505"   --->   Operation 2017 'sub' 'r_V_947' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2018 [1/1] (0.00ns)   --->   "%sext_ln1273_53 = sext i9 %r_V_947"   --->   Operation 2018 'sext' 'sext_ln1273_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2019 [1/1] (0.71ns)   --->   "%r_V_919 = sub i10 %sext_ln1273_53, i10 %zext_ln1273_503"   --->   Operation 2019 'sub' 'r_V_919' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2020 [1/1] (0.00ns)   --->   "%trunc_ln818_384 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_919, i32 1, i32 9"   --->   Operation 2020 'partselect' 'trunc_ln818_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2021 [1/1] (0.00ns)   --->   "%sext_ln17_485 = sext i9 %trunc_ln818_384" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2021 'sext' 'sext_ln17_485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2022 [1/1] (0.00ns)   --->   "%sext_ln17_486 = sext i9 %trunc_ln818_384" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2022 'sext' 'sext_ln17_486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2023 [1/1] (0.00ns)   --->   "%zext_ln17_456 = zext i7 %mult_V_499" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2023 'zext' 'zext_ln17_456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2024 [1/1] (0.71ns)   --->   "%r_V_930 = sub i10 %zext_ln1273_507, i10 %zext_ln1273_509"   --->   Operation 2024 'sub' 'r_V_930' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2025 [1/1] (0.00ns)   --->   "%trunc_ln818_385 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_930, i32 1, i32 9"   --->   Operation 2025 'partselect' 'trunc_ln818_385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln17_487 = sext i9 %trunc_ln818_385" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2026 'sext' 'sext_ln17_487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2027 [1/1] (0.00ns)   --->   "%sext_ln1270_71 = sext i9 %trunc_ln818_385"   --->   Operation 2027 'sext' 'sext_ln1270_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2028 [1/1] (0.00ns)   --->   "%trunc_ln818_386 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_947, i32 1, i32 8"   --->   Operation 2028 'partselect' 'trunc_ln818_386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2029 [1/1] (0.00ns)   --->   "%sext_ln17_488 = sext i8 %trunc_ln818_386" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2029 'sext' 'sext_ln17_488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2030 [1/1] (0.70ns)   --->   "%r_V_968 = add i9 %zext_ln1273_505, i9 %zext_ln1273_504"   --->   Operation 2030 'add' 'r_V_968' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2031 [1/1] (0.00ns)   --->   "%mult_V_500 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_968, i32 1, i32 8"   --->   Operation 2031 'partselect' 'mult_V_500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2032 [1/1] (0.00ns)   --->   "%zext_ln17_457 = zext i8 %mult_V_500" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2032 'zext' 'zext_ln17_457' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2033 [1/1] (0.71ns)   --->   "%r_V_994 = sub i10 %zext_ln1273_509, i10 %zext_ln1273_503"   --->   Operation 2033 'sub' 'r_V_994' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2034 [1/1] (0.00ns)   --->   "%trunc_ln818_387 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_994, i32 1, i32 9"   --->   Operation 2034 'partselect' 'trunc_ln818_387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2035 [1/1] (0.70ns)   --->   "%r_V_999 = sub i9 %zext_ln1273_504, i9 %zext_ln1273_505"   --->   Operation 2035 'sub' 'r_V_999' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2036 [1/1] (0.00ns)   --->   "%trunc_ln818_388 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_999, i32 1, i32 8"   --->   Operation 2036 'partselect' 'trunc_ln818_388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2037 [1/1] (0.00ns)   --->   "%sext_ln70_18 = sext i8 %trunc_ln818_388" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2037 'sext' 'sext_ln70_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2038 [1/1] (0.00ns)   --->   "%zext_ln1273_511 = zext i6 %p_read3072"   --->   Operation 2038 'zext' 'zext_ln1273_511' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2039 [1/1] (0.00ns)   --->   "%zext_ln1273_512 = zext i6 %p_read3072"   --->   Operation 2039 'zext' 'zext_ln1273_512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2040 [1/1] (0.00ns)   --->   "%zext_ln1273_513 = zext i6 %p_read3072"   --->   Operation 2040 'zext' 'zext_ln1273_513' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2041 [1/1] (0.00ns)   --->   "%zext_ln1273_514 = zext i6 %p_read3072"   --->   Operation 2041 'zext' 'zext_ln1273_514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2042 [1/1] (0.00ns)   --->   "%r_V_1054 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read3072, i3 0"   --->   Operation 2042 'bitconcatenate' 'r_V_1054' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2043 [1/1] (0.00ns)   --->   "%zext_ln1273_515 = zext i9 %r_V_1054"   --->   Operation 2043 'zext' 'zext_ln1273_515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2044 [1/1] (0.71ns)   --->   "%r_V_1000 = sub i10 %zext_ln1273_513, i10 %zext_ln1273_515"   --->   Operation 2044 'sub' 'r_V_1000' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2045 [1/1] (0.00ns)   --->   "%trunc_ln818_389 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1000, i32 1, i32 9"   --->   Operation 2045 'partselect' 'trunc_ln818_389' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2046 [1/1] (0.00ns)   --->   "%sext_ln1273_241 = sext i9 %trunc_ln818_389"   --->   Operation 2046 'sext' 'sext_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2047 [1/1] (0.00ns)   --->   "%r_V_1234 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read3072, i1 0"   --->   Operation 2047 'bitconcatenate' 'r_V_1234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2048 [1/1] (0.00ns)   --->   "%zext_ln1270_14 = zext i7 %r_V_1234"   --->   Operation 2048 'zext' 'zext_ln1270_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2049 [1/1] (0.00ns)   --->   "%zext_ln1270_15 = zext i7 %r_V_1234"   --->   Operation 2049 'zext' 'zext_ln1270_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2050 [1/1] (0.00ns)   --->   "%zext_ln1270_16 = zext i7 %r_V_1234"   --->   Operation 2050 'zext' 'zext_ln1270_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2051 [1/1] (0.00ns)   --->   "%r_V_1235 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read3072, i2 0"   --->   Operation 2051 'bitconcatenate' 'r_V_1235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2052 [1/1] (0.00ns)   --->   "%zext_ln1273_516 = zext i8 %r_V_1235"   --->   Operation 2052 'zext' 'zext_ln1273_516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2053 [1/1] (0.70ns)   --->   "%r_V_1019 = add i9 %zext_ln1273_516, i9 %zext_ln1273_514"   --->   Operation 2053 'add' 'r_V_1019' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2054 [1/1] (0.00ns)   --->   "%mult_V_501 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1019, i32 1, i32 8"   --->   Operation 2054 'partselect' 'mult_V_501' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2055 [1/1] (0.00ns)   --->   "%zext_ln17_459 = zext i8 %mult_V_501" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2055 'zext' 'zext_ln17_459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2056 [1/1] (0.71ns)   --->   "%r_V_1049 = sub i10 %zext_ln1273_515, i10 %zext_ln1273_513"   --->   Operation 2056 'sub' 'r_V_1049' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2057 [1/1] (0.00ns)   --->   "%trunc_ln818_390 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1049, i32 1, i32 9"   --->   Operation 2057 'partselect' 'trunc_ln818_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2058 [1/1] (0.71ns)   --->   "%r_V_1050 = sub i10 %zext_ln1273_515, i10 %zext_ln1270_16"   --->   Operation 2058 'sub' 'r_V_1050' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2059 [1/1] (0.00ns)   --->   "%trunc_ln818_391 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1050, i32 1, i32 9"   --->   Operation 2059 'partselect' 'trunc_ln818_391' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2060 [1/1] (0.71ns)   --->   "%r_V_1057 = sub i10 0, i10 %zext_ln1273_515"   --->   Operation 2060 'sub' 'r_V_1057' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln1273_55 = sext i10 %r_V_1057"   --->   Operation 2061 'sext' 'sext_ln1273_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2062 [1/1] (0.72ns)   --->   "%r_V_1051 = sub i11 %sext_ln1273_55, i11 %zext_ln1273_511"   --->   Operation 2062 'sub' 'r_V_1051' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2063 [1/1] (0.00ns)   --->   "%trunc_ln818_392 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1051, i32 1, i32 10"   --->   Operation 2063 'partselect' 'trunc_ln818_392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2064 [1/1] (0.00ns)   --->   "%sext_ln1273_243 = sext i10 %trunc_ln818_392"   --->   Operation 2064 'sext' 'sext_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2065 [1/1] (0.70ns)   --->   "%r_V_1055 = sub i9 0, i9 %zext_ln1273_516"   --->   Operation 2065 'sub' 'r_V_1055' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2066 [1/1] (0.00ns)   --->   "%sext_ln1273_57 = sext i9 %r_V_1055"   --->   Operation 2066 'sext' 'sext_ln1273_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2067 [1/1] (0.71ns)   --->   "%r_V_1052 = sub i10 %sext_ln1273_57, i10 %zext_ln1273_513"   --->   Operation 2067 'sub' 'r_V_1052' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2068 [1/1] (0.00ns)   --->   "%trunc_ln818_393 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1052, i32 1, i32 9"   --->   Operation 2068 'partselect' 'trunc_ln818_393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2069 [1/1] (0.00ns)   --->   "%sext_ln1270_72 = sext i9 %trunc_ln818_393"   --->   Operation 2069 'sext' 'sext_ln1270_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2070 [1/1] (0.00ns)   --->   "%zext_ln17_461 = zext i7 %r_V_1234" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2070 'zext' 'zext_ln17_461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2071 [1/1] (0.72ns)   --->   "%r_V_1053 = sub i11 %sext_ln1273_55, i11 %zext_ln1270_15"   --->   Operation 2071 'sub' 'r_V_1053' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2072 [1/1] (0.00ns)   --->   "%trunc_ln818_394 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1053, i32 1, i32 10"   --->   Operation 2072 'partselect' 'trunc_ln818_394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2073 [1/1] (0.00ns)   --->   "%sext_ln1270_73 = sext i10 %trunc_ln818_394"   --->   Operation 2073 'sext' 'sext_ln1270_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2074 [1/1] (0.00ns)   --->   "%zext_ln17_462 = zext i8 %r_V_1235" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2074 'zext' 'zext_ln17_462' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2075 [1/1] (0.00ns)   --->   "%trunc_ln818_395 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1055, i32 1, i32 8"   --->   Operation 2075 'partselect' 'trunc_ln818_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln1273_244 = sext i8 %trunc_ln818_395"   --->   Operation 2076 'sext' 'sext_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln1273_245 = sext i8 %trunc_ln818_395"   --->   Operation 2077 'sext' 'sext_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2078 [1/1] (0.71ns)   --->   "%r_V_1056 = add i10 %zext_ln1273_515, i10 %zext_ln1273_513"   --->   Operation 2078 'add' 'r_V_1056' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2079 [1/1] (0.00ns)   --->   "%mult_V_504 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1056, i32 1, i32 9"   --->   Operation 2079 'partselect' 'mult_V_504' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2080 [1/1] (0.00ns)   --->   "%zext_ln17_463 = zext i9 %mult_V_504" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2080 'zext' 'zext_ln17_463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2081 [1/1] (0.00ns)   --->   "%zext_ln17_464 = zext i9 %mult_V_504" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2081 'zext' 'zext_ln17_464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2082 [1/1] (0.00ns)   --->   "%trunc_ln818_396 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1057, i32 1, i32 9"   --->   Operation 2082 'partselect' 'trunc_ln818_396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2083 [1/1] (0.00ns)   --->   "%sext_ln1273_246 = sext i9 %trunc_ln818_396"   --->   Operation 2083 'sext' 'sext_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2084 [1/1] (0.70ns)   --->   "%r_V_1065 = sub i9 %zext_ln1273_514, i9 %zext_ln1273_516"   --->   Operation 2084 'sub' 'r_V_1065' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2085 [1/1] (0.00ns)   --->   "%trunc_ln818_397 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1065, i32 1, i32 8"   --->   Operation 2085 'partselect' 'trunc_ln818_397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln1273_247 = sext i8 %trunc_ln818_397"   --->   Operation 2086 'sext' 'sext_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2087 [1/1] (0.71ns)   --->   "%r_V_1066 = sub i10 %zext_ln1270_16, i10 %zext_ln1273_515"   --->   Operation 2087 'sub' 'r_V_1066' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2088 [1/1] (0.00ns)   --->   "%trunc_ln818_398 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1066, i32 1, i32 9"   --->   Operation 2088 'partselect' 'trunc_ln818_398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2089 [1/1] (0.70ns)   --->   "%r_V_1067 = sub i8 0, i8 %zext_ln1270_14"   --->   Operation 2089 'sub' 'r_V_1067' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2090 [1/1] (0.00ns)   --->   "%trunc_ln818_399 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_1067, i32 1, i32 7"   --->   Operation 2090 'partselect' 'trunc_ln818_399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2091 [1/1] (0.00ns)   --->   "%sext_ln1273_249 = sext i7 %trunc_ln818_399"   --->   Operation 2091 'sext' 'sext_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2092 [1/1] (1.23ns)   --->   "%r_V_1068 = mul i10 %zext_ln1273_513, i10 13"   --->   Operation 2092 'mul' 'r_V_1068' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2093 [1/1] (0.00ns)   --->   "%mult_V_505 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1068, i32 1, i32 9"   --->   Operation 2093 'partselect' 'mult_V_505' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2094 [1/1] (0.71ns)   --->   "%r_V_1069 = add i10 %zext_ln1273_515, i10 %zext_ln1270_16"   --->   Operation 2094 'add' 'r_V_1069' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2095 [1/1] (0.00ns)   --->   "%mult_V_506 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1069, i32 1, i32 9"   --->   Operation 2095 'partselect' 'mult_V_506' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2096 [1/1] (0.00ns)   --->   "%zext_ln818_212 = zext i9 %mult_V_506"   --->   Operation 2096 'zext' 'zext_ln818_212' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2097 [1/1] (0.00ns)   --->   "%shl_ln1273_88 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read3072, i4 0"   --->   Operation 2097 'bitconcatenate' 'shl_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2098 [1/1] (0.00ns)   --->   "%zext_ln1273_519 = zext i10 %shl_ln1273_88"   --->   Operation 2098 'zext' 'zext_ln1273_519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2099 [1/1] (0.72ns)   --->   "%r_V_1070 = sub i11 %zext_ln1273_519, i11 %zext_ln1270_15"   --->   Operation 2099 'sub' 'r_V_1070' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2100 [1/1] (0.00ns)   --->   "%trunc_ln818_400 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1070, i32 1, i32 10"   --->   Operation 2100 'partselect' 'trunc_ln818_400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2101 [1/1] (0.00ns)   --->   "%sext_ln1273_250 = sext i10 %trunc_ln818_400"   --->   Operation 2101 'sext' 'sext_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2102 [1/1] (0.00ns)   --->   "%zext_ln1273_520 = zext i11 %sext_ln1273_250"   --->   Operation 2102 'zext' 'zext_ln1273_520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2103 [1/1] (0.70ns)   --->   "%r_V_1071 = sub i9 %zext_ln1273_516, i9 %zext_ln1273_514"   --->   Operation 2103 'sub' 'r_V_1071' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2104 [1/1] (0.00ns)   --->   "%trunc_ln818_401 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1071, i32 1, i32 8"   --->   Operation 2104 'partselect' 'trunc_ln818_401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2105 [1/1] (1.23ns)   --->   "%r_V_1072 = mul i11 %zext_ln1273_511, i11 2037"   --->   Operation 2105 'mul' 'r_V_1072' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2106 [1/1] (0.00ns)   --->   "%trunc_ln818_402 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1072, i32 1, i32 10"   --->   Operation 2106 'partselect' 'trunc_ln818_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln70_19 = sext i10 %trunc_ln818_402" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2107 'sext' 'sext_ln70_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2108 [1/1] (0.00ns)   --->   "%zext_ln1273_522 = zext i6 %p_read_97"   --->   Operation 2108 'zext' 'zext_ln1273_522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2109 [1/1] (0.00ns)   --->   "%zext_ln1273_523 = zext i6 %p_read_97"   --->   Operation 2109 'zext' 'zext_ln1273_523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2110 [1/1] (0.00ns)   --->   "%zext_ln1273_524 = zext i6 %p_read_97"   --->   Operation 2110 'zext' 'zext_ln1273_524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2111 [1/1] (0.00ns)   --->   "%mult_V_568 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_97, i2 0"   --->   Operation 2111 'bitconcatenate' 'mult_V_568' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2112 [1/1] (0.00ns)   --->   "%zext_ln1273_525 = zext i8 %mult_V_568"   --->   Operation 2112 'zext' 'zext_ln1273_525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2113 [1/1] (0.00ns)   --->   "%zext_ln1273_526 = zext i8 %mult_V_568"   --->   Operation 2113 'zext' 'zext_ln1273_526' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2114 [1/1] (0.70ns)   --->   "%r_V_1079 = sub i9 0, i9 %zext_ln1273_526"   --->   Operation 2114 'sub' 'r_V_1079' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2115 [1/1] (0.00ns)   --->   "%sext_ln1273_59 = sext i9 %r_V_1079"   --->   Operation 2115 'sext' 'sext_ln1273_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2116 [1/1] (0.71ns)   --->   "%r_V_1073 = sub i10 %sext_ln1273_59, i10 %zext_ln1273_524"   --->   Operation 2116 'sub' 'r_V_1073' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2117 [1/1] (0.00ns)   --->   "%trunc_ln818_403 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1073, i32 1, i32 9"   --->   Operation 2117 'partselect' 'trunc_ln818_403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2118 [1/1] (0.00ns)   --->   "%sext_ln17_493 = sext i9 %trunc_ln818_403" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2118 'sext' 'sext_ln17_493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2119 [1/1] (0.00ns)   --->   "%r_V_1236 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_97, i1 0"   --->   Operation 2119 'bitconcatenate' 'r_V_1236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2120 [1/1] (0.00ns)   --->   "%zext_ln1273_527 = zext i7 %r_V_1236"   --->   Operation 2120 'zext' 'zext_ln1273_527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2121 [1/1] (0.00ns)   --->   "%zext_ln1273_528 = zext i7 %r_V_1236"   --->   Operation 2121 'zext' 'zext_ln1273_528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2122 [1/1] (0.70ns)   --->   "%r_V_1074 = sub i8 0, i8 %zext_ln1273_528"   --->   Operation 2122 'sub' 'r_V_1074' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2123 [1/1] (0.00ns)   --->   "%trunc_ln818_404 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_1074, i32 1, i32 7"   --->   Operation 2123 'partselect' 'trunc_ln818_404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2124 [1/1] (0.00ns)   --->   "%sext_ln1273_252 = sext i7 %trunc_ln818_404"   --->   Operation 2124 'sext' 'sext_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2125 [1/1] (0.70ns)   --->   "%r_V_1075 = sub i9 %zext_ln1273_526, i9 %zext_ln1273_522"   --->   Operation 2125 'sub' 'r_V_1075' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2126 [1/1] (0.00ns)   --->   "%trunc_ln818_405 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1075, i32 1, i32 8"   --->   Operation 2126 'partselect' 'trunc_ln818_405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2127 [1/1] (0.00ns)   --->   "%sext_ln1273_253 = sext i8 %trunc_ln818_405"   --->   Operation 2127 'sext' 'sext_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2128 [1/1] (0.00ns)   --->   "%zext_ln1273_529 = zext i11 %sext_ln1273_253"   --->   Operation 2128 'zext' 'zext_ln1273_529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2129 [1/1] (0.00ns)   --->   "%shl_ln1273_89 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_97, i4 0"   --->   Operation 2129 'bitconcatenate' 'shl_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2130 [1/1] (0.00ns)   --->   "%zext_ln1273_530 = zext i10 %shl_ln1273_89"   --->   Operation 2130 'zext' 'zext_ln1273_530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2131 [1/1] (0.72ns)   --->   "%r_V_1076 = sub i11 %zext_ln1273_530, i11 %zext_ln1273_525"   --->   Operation 2131 'sub' 'r_V_1076' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2132 [1/1] (0.00ns)   --->   "%trunc_ln818_406 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1076, i32 1, i32 10"   --->   Operation 2132 'partselect' 'trunc_ln818_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2133 [1/1] (0.70ns)   --->   "%r_V_1077 = sub i9 %zext_ln1273_522, i9 %zext_ln1273_526"   --->   Operation 2133 'sub' 'r_V_1077' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2134 [1/1] (0.00ns)   --->   "%trunc_ln818_407 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1077, i32 1, i32 8"   --->   Operation 2134 'partselect' 'trunc_ln818_407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2135 [1/1] (0.00ns)   --->   "%sext_ln1273_255 = sext i8 %trunc_ln818_407"   --->   Operation 2135 'sext' 'sext_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln1273_256 = sext i8 %trunc_ln818_407"   --->   Operation 2136 'sext' 'sext_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2137 [1/1] (0.00ns)   --->   "%r_V_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_97, i3 0"   --->   Operation 2137 'bitconcatenate' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2138 [1/1] (0.00ns)   --->   "%zext_ln1270_17 = zext i9 %r_V_14"   --->   Operation 2138 'zext' 'zext_ln1270_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2139 [1/1] (0.00ns)   --->   "%zext_ln17_466 = zext i8 %mult_V_568" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2139 'zext' 'zext_ln17_466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2140 [1/1] (0.00ns)   --->   "%trunc_ln818_408 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1079, i32 1, i32 8"   --->   Operation 2140 'partselect' 'trunc_ln818_408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln1273_257 = sext i8 %trunc_ln818_408"   --->   Operation 2141 'sext' 'sext_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln1273_258 = sext i8 %trunc_ln818_408"   --->   Operation 2142 'sext' 'sext_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2143 [1/1] (0.71ns)   --->   "%r_V_1080 = add i10 %zext_ln1270_17, i10 %zext_ln1273_524"   --->   Operation 2143 'add' 'r_V_1080' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2144 [1/1] (0.00ns)   --->   "%mult_V_508 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1080, i32 1, i32 9"   --->   Operation 2144 'partselect' 'mult_V_508' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2145 [1/1] (0.00ns)   --->   "%zext_ln818_213 = zext i9 %mult_V_508"   --->   Operation 2145 'zext' 'zext_ln818_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2146 [1/1] (0.71ns)   --->   "%r_V_1081 = sub i10 %zext_ln1270_17, i10 %zext_ln1273_524"   --->   Operation 2146 'sub' 'r_V_1081' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2147 [1/1] (0.00ns)   --->   "%trunc_ln818_409 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1081, i32 1, i32 9"   --->   Operation 2147 'partselect' 'trunc_ln818_409' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2148 [1/1] (0.00ns)   --->   "%sext_ln1270_74 = sext i9 %trunc_ln818_409"   --->   Operation 2148 'sext' 'sext_ln1270_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2149 [1/1] (0.00ns)   --->   "%zext_ln1270_31 = zext i11 %sext_ln1270_74"   --->   Operation 2149 'zext' 'zext_ln1270_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln17_467 = zext i7 %r_V_1236" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2150 'zext' 'zext_ln17_467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2151 [1/1] (0.71ns)   --->   "%r_V_1083 = sub i10 %zext_ln1273_527, i10 %zext_ln1270_17"   --->   Operation 2151 'sub' 'r_V_1083' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2152 [1/1] (0.00ns)   --->   "%trunc_ln818_410 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1083, i32 1, i32 9"   --->   Operation 2152 'partselect' 'trunc_ln818_410' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln1273_259 = sext i9 %trunc_ln818_410"   --->   Operation 2153 'sext' 'sext_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2154 [1/1] (0.71ns)   --->   "%r_V_1084 = sub i10 %zext_ln1273_524, i10 %zext_ln1270_17"   --->   Operation 2154 'sub' 'r_V_1084' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2155 [1/1] (0.00ns)   --->   "%trunc_ln818_411 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1084, i32 1, i32 9"   --->   Operation 2155 'partselect' 'trunc_ln818_411' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2156 [1/1] (0.71ns)   --->   "%r_V_1085 = sub i10 0, i10 %zext_ln1270_17"   --->   Operation 2156 'sub' 'r_V_1085' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2157 [1/1] (0.00ns)   --->   "%trunc_ln818_412 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1085, i32 1, i32 9"   --->   Operation 2157 'partselect' 'trunc_ln818_412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln17_496 = sext i9 %trunc_ln818_412" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2158 'sext' 'sext_ln17_496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2159 [1/1] (0.00ns)   --->   "%sext_ln1273_261 = sext i9 %trunc_ln818_412"   --->   Operation 2159 'sext' 'sext_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2160 [1/1] (0.70ns)   --->   "%r_V_1086 = add i9 %zext_ln1273_526, i9 %zext_ln1273_522"   --->   Operation 2160 'add' 'r_V_1086' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2161 [1/1] (0.00ns)   --->   "%mult_V_510 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1086, i32 1, i32 8"   --->   Operation 2161 'partselect' 'mult_V_510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2162 [1/1] (0.00ns)   --->   "%zext_ln17_468 = zext i8 %mult_V_510" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2162 'zext' 'zext_ln17_468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2163 [1/1] (0.00ns)   --->   "%zext_ln1273_532 = zext i6 %p_read_96"   --->   Operation 2163 'zext' 'zext_ln1273_532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2164 [1/1] (0.00ns)   --->   "%zext_ln1273_533 = zext i6 %p_read_96"   --->   Operation 2164 'zext' 'zext_ln1273_533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2165 [1/1] (0.00ns)   --->   "%zext_ln1273_534 = zext i6 %p_read_96"   --->   Operation 2165 'zext' 'zext_ln1273_534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2166 [1/1] (0.00ns)   --->   "%zext_ln1273_535 = zext i6 %p_read_96"   --->   Operation 2166 'zext' 'zext_ln1273_535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2167 [1/1] (0.00ns)   --->   "%mult_V_569 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_96, i2 0"   --->   Operation 2167 'bitconcatenate' 'mult_V_569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2168 [1/1] (0.00ns)   --->   "%zext_ln1273_536 = zext i8 %mult_V_569"   --->   Operation 2168 'zext' 'zext_ln1273_536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2169 [1/1] (0.70ns)   --->   "%r_V_1087 = sub i9 0, i9 %zext_ln1273_536"   --->   Operation 2169 'sub' 'r_V_1087' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2170 [1/1] (0.00ns)   --->   "%sext_ln1270_75 = sext i9 %r_V_1087"   --->   Operation 2170 'sext' 'sext_ln1270_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2171 [1/1] (0.00ns)   --->   "%trunc_ln818_413 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1087, i32 1, i32 8"   --->   Operation 2171 'partselect' 'trunc_ln818_413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2172 [1/1] (0.00ns)   --->   "%sext_ln17_497 = sext i8 %trunc_ln818_413" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2172 'sext' 'sext_ln17_497' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2173 [1/1] (0.00ns)   --->   "%sext_ln1273_262 = sext i8 %trunc_ln818_413"   --->   Operation 2173 'sext' 'sext_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2174 [1/1] (0.00ns)   --->   "%r_V_1089 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_96, i3 0"   --->   Operation 2174 'bitconcatenate' 'r_V_1089' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2175 [1/1] (0.00ns)   --->   "%zext_ln1273_537 = zext i9 %r_V_1089"   --->   Operation 2175 'zext' 'zext_ln1273_537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2176 [1/1] (0.00ns)   --->   "%mult_V_570 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_96, i1 0"   --->   Operation 2176 'bitconcatenate' 'mult_V_570' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2177 [1/1] (0.00ns)   --->   "%zext_ln1273_538 = zext i7 %mult_V_570"   --->   Operation 2177 'zext' 'zext_ln1273_538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2178 [1/1] (0.71ns)   --->   "%r_V_1088 = sub i10 %zext_ln1273_538, i10 %zext_ln1273_537"   --->   Operation 2178 'sub' 'r_V_1088' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2179 [1/1] (0.00ns)   --->   "%trunc_ln818_414 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1088, i32 1, i32 9"   --->   Operation 2179 'partselect' 'trunc_ln818_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2180 [1/1] (0.00ns)   --->   "%zext_ln17_469 = zext i8 %mult_V_569" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2180 'zext' 'zext_ln17_469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2181 [1/1] (0.71ns)   --->   "%r_V_1090 = sub i10 %zext_ln1273_537, i10 %zext_ln1273_538"   --->   Operation 2181 'sub' 'r_V_1090' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2182 [1/1] (0.00ns)   --->   "%trunc_ln818_415 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1090, i32 1, i32 9"   --->   Operation 2182 'partselect' 'trunc_ln818_415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2183 [1/1] (0.70ns)   --->   "%r_V_1091 = add i9 %zext_ln1273_536, i9 %zext_ln1273_534"   --->   Operation 2183 'add' 'r_V_1091' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2184 [1/1] (0.00ns)   --->   "%mult_V_513 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1091, i32 1, i32 8"   --->   Operation 2184 'partselect' 'mult_V_513' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2185 [1/1] (0.00ns)   --->   "%zext_ln818_214 = zext i8 %mult_V_513"   --->   Operation 2185 'zext' 'zext_ln818_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2186 [1/1] (0.71ns)   --->   "%sub_ln1273_315 = sub i10 0, i10 %zext_ln1273_537"   --->   Operation 2186 'sub' 'sub_ln1273_315' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln1273_60 = sext i10 %sub_ln1273_315"   --->   Operation 2187 'sext' 'sext_ln1273_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2188 [1/1] (0.72ns)   --->   "%r_V_1092 = sub i11 %sext_ln1273_60, i11 %zext_ln1273_533"   --->   Operation 2188 'sub' 'r_V_1092' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2189 [1/1] (0.00ns)   --->   "%trunc_ln818_416 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1092, i32 1, i32 10"   --->   Operation 2189 'partselect' 'trunc_ln818_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2190 [1/1] (0.71ns)   --->   "%r_V_1093 = sub i10 %sext_ln1270_75, i10 %zext_ln1273_532"   --->   Operation 2190 'sub' 'r_V_1093' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2191 [1/1] (0.00ns)   --->   "%trunc_ln818_417 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1093, i32 1, i32 9"   --->   Operation 2191 'partselect' 'trunc_ln818_417' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln17_500 = sext i9 %trunc_ln818_417" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2192 'sext' 'sext_ln17_500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2193 [1/1] (0.00ns)   --->   "%zext_ln17_473 = zext i7 %mult_V_570" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2193 'zext' 'zext_ln17_473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2194 [1/1] (0.00ns)   --->   "%zext_ln17_474 = zext i7 %mult_V_570" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2194 'zext' 'zext_ln17_474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2195 [1/1] (0.70ns)   --->   "%r_V_1095 = sub i9 %zext_ln1273_534, i9 %zext_ln1273_536"   --->   Operation 2195 'sub' 'r_V_1095' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2196 [1/1] (0.00ns)   --->   "%trunc_ln818_418 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1095, i32 1, i32 8"   --->   Operation 2196 'partselect' 'trunc_ln818_418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln1273_264 = sext i8 %trunc_ln818_418"   --->   Operation 2197 'sext' 'sext_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2198 [1/1] (0.70ns)   --->   "%r_V_1096 = sub i9 %zext_ln1273_536, i9 %zext_ln1273_534"   --->   Operation 2198 'sub' 'r_V_1096' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2199 [1/1] (0.00ns)   --->   "%trunc_ln818_419 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1096, i32 1, i32 8"   --->   Operation 2199 'partselect' 'trunc_ln818_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2200 [1/1] (0.00ns)   --->   "%zext_ln1273_542 = zext i6 %p_read_95"   --->   Operation 2200 'zext' 'zext_ln1273_542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2201 [1/1] (0.00ns)   --->   "%zext_ln1273_543 = zext i6 %p_read_95"   --->   Operation 2201 'zext' 'zext_ln1273_543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2202 [1/1] (0.00ns)   --->   "%r_V_1237 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_95, i2 0"   --->   Operation 2202 'bitconcatenate' 'r_V_1237' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln1270_18 = zext i8 %r_V_1237"   --->   Operation 2203 'zext' 'zext_ln1270_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2204 [1/1] (0.00ns)   --->   "%zext_ln1270_19 = zext i8 %r_V_1237"   --->   Operation 2204 'zext' 'zext_ln1270_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2205 [1/1] (0.00ns)   --->   "%mult_V_571 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_95, i1 0"   --->   Operation 2205 'bitconcatenate' 'mult_V_571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2206 [1/1] (0.00ns)   --->   "%zext_ln17_475 = zext i7 %mult_V_571" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2206 'zext' 'zext_ln17_475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2207 [1/1] (0.00ns)   --->   "%zext_ln17_476 = zext i7 %mult_V_571" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2207 'zext' 'zext_ln17_476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2208 [1/1] (0.70ns)   --->   "%r_V_1099 = add i9 %zext_ln1270_19, i9 %zext_ln1273_543"   --->   Operation 2208 'add' 'r_V_1099' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2209 [1/1] (0.00ns)   --->   "%mult_V_515 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1099, i32 1, i32 8"   --->   Operation 2209 'partselect' 'mult_V_515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2210 [1/1] (0.00ns)   --->   "%zext_ln818_215 = zext i8 %mult_V_515"   --->   Operation 2210 'zext' 'zext_ln818_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2211 [1/1] (0.00ns)   --->   "%zext_ln17_477 = zext i8 %mult_V_515" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2211 'zext' 'zext_ln17_477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2212 [1/1] (0.70ns)   --->   "%r_V_1106 = sub i9 0, i9 %zext_ln1270_19"   --->   Operation 2212 'sub' 'r_V_1106' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln1273_62 = sext i9 %r_V_1106"   --->   Operation 2213 'sext' 'sext_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2214 [1/1] (0.71ns)   --->   "%r_V_1100 = sub i10 %sext_ln1273_62, i10 %zext_ln1273_542"   --->   Operation 2214 'sub' 'r_V_1100' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2215 [1/1] (0.00ns)   --->   "%trunc_ln818_420 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1100, i32 1, i32 9"   --->   Operation 2215 'partselect' 'trunc_ln818_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln1273_265 = sext i9 %trunc_ln818_420"   --->   Operation 2216 'sext' 'sext_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2217 [1/1] (0.00ns)   --->   "%r_V_1101 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_95, i3 0"   --->   Operation 2217 'bitconcatenate' 'r_V_1101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2218 [1/1] (0.00ns)   --->   "%zext_ln1270_20 = zext i9 %r_V_1101"   --->   Operation 2218 'zext' 'zext_ln1270_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2219 [1/1] (0.00ns)   --->   "%zext_ln17_478 = zext i8 %r_V_1237" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2219 'zext' 'zext_ln17_478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2220 [1/1] (0.71ns)   --->   "%r_V_1113 = sub i10 0, i10 %zext_ln1270_20"   --->   Operation 2220 'sub' 'r_V_1113' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2221 [1/1] (0.00ns)   --->   "%sext_ln1273_64 = sext i10 %r_V_1113"   --->   Operation 2221 'sext' 'sext_ln1273_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln1273_544 = zext i7 %mult_V_571"   --->   Operation 2222 'zext' 'zext_ln1273_544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2223 [1/1] (0.00ns)   --->   "%zext_ln1273_545 = zext i7 %mult_V_571"   --->   Operation 2223 'zext' 'zext_ln1273_545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2224 [1/1] (0.72ns)   --->   "%r_V_1102 = sub i11 %sext_ln1273_64, i11 %zext_ln1273_545"   --->   Operation 2224 'sub' 'r_V_1102' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2225 [1/1] (0.00ns)   --->   "%trunc_ln818_421 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1102, i32 1, i32 10"   --->   Operation 2225 'partselect' 'trunc_ln818_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2226 [1/1] (0.71ns)   --->   "%r_V_1103 = add i10 %zext_ln1270_20, i10 %zext_ln1273_544"   --->   Operation 2226 'add' 'r_V_1103' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2227 [1/1] (0.00ns)   --->   "%mult_V_517 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1103, i32 1, i32 9"   --->   Operation 2227 'partselect' 'mult_V_517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2228 [1/1] (0.00ns)   --->   "%zext_ln818_216 = zext i9 %mult_V_517"   --->   Operation 2228 'zext' 'zext_ln818_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2229 [1/1] (0.00ns)   --->   "%zext_ln17_479 = zext i9 %mult_V_517" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2229 'zext' 'zext_ln17_479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2230 [1/1] (0.00ns)   --->   "%zext_ln17_480 = zext i9 %mult_V_517" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2230 'zext' 'zext_ln17_480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2231 [1/1] (0.70ns)   --->   "%r_V_1104 = sub i9 %zext_ln1273_543, i9 %zext_ln1270_19"   --->   Operation 2231 'sub' 'r_V_1104' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2232 [1/1] (0.00ns)   --->   "%trunc_ln818_422 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1104, i32 1, i32 8"   --->   Operation 2232 'partselect' 'trunc_ln818_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2233 [1/1] (0.00ns)   --->   "%sext_ln17_504 = sext i8 %trunc_ln818_422" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2233 'sext' 'sext_ln17_504' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2234 [1/1] (0.00ns)   --->   "%sext_ln17_505 = sext i8 %trunc_ln818_422" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2234 'sext' 'sext_ln17_505' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2235 [1/1] (0.70ns)   --->   "%r_V_1105 = sub i9 %zext_ln1270_19, i9 %zext_ln1273_543"   --->   Operation 2235 'sub' 'r_V_1105' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2236 [1/1] (0.00ns)   --->   "%trunc_ln818_423 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1105, i32 1, i32 8"   --->   Operation 2236 'partselect' 'trunc_ln818_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln1270_78 = sext i8 %trunc_ln818_423"   --->   Operation 2237 'sext' 'sext_ln1270_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2238 [1/1] (0.00ns)   --->   "%zext_ln1270_35 = zext i11 %sext_ln1270_78"   --->   Operation 2238 'zext' 'zext_ln1270_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2239 [1/1] (0.00ns)   --->   "%trunc_ln818_424 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1106, i32 1, i32 8"   --->   Operation 2239 'partselect' 'trunc_ln818_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2240 [1/1] (0.00ns)   --->   "%sext_ln1273_267 = sext i8 %trunc_ln818_424"   --->   Operation 2240 'sext' 'sext_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2241 [1/1] (0.71ns)   --->   "%r_V_1107 = sub i10 %zext_ln1270_20, i10 %zext_ln1273_542"   --->   Operation 2241 'sub' 'r_V_1107' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2242 [1/1] (0.00ns)   --->   "%trunc_ln818_425 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1107, i32 1, i32 9"   --->   Operation 2242 'partselect' 'trunc_ln818_425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2243 [1/1] (0.71ns)   --->   "%r_V_1109 = sub i10 %zext_ln1270_20, i10 %zext_ln1273_544"   --->   Operation 2243 'sub' 'r_V_1109' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2244 [1/1] (0.00ns)   --->   "%trunc_ln818_426 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1109, i32 1, i32 9"   --->   Operation 2244 'partselect' 'trunc_ln818_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln1273_268 = sext i9 %trunc_ln818_426"   --->   Operation 2245 'sext' 'sext_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2246 [1/1] (0.00ns)   --->   "%zext_ln1273_546 = zext i11 %sext_ln1273_268"   --->   Operation 2246 'zext' 'zext_ln1273_546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2247 [1/1] (0.71ns)   --->   "%r_V_1110 = add i10 %zext_ln1270_20, i10 %zext_ln1273_542"   --->   Operation 2247 'add' 'r_V_1110' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2248 [1/1] (0.00ns)   --->   "%mult_V_518 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1110, i32 1, i32 9"   --->   Operation 2248 'partselect' 'mult_V_518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2249 [1/1] (0.00ns)   --->   "%zext_ln818_217 = zext i9 %mult_V_518"   --->   Operation 2249 'zext' 'zext_ln818_217' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2250 [1/1] (0.71ns)   --->   "%r_V_1111 = sub i10 %zext_ln1273_542, i10 %zext_ln1270_20"   --->   Operation 2250 'sub' 'r_V_1111' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2251 [1/1] (0.00ns)   --->   "%trunc_ln818_427 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1111, i32 1, i32 9"   --->   Operation 2251 'partselect' 'trunc_ln818_427' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln1273_269 = sext i9 %trunc_ln818_427"   --->   Operation 2252 'sext' 'sext_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2253 [1/1] (0.00ns)   --->   "%sext_ln1273_270 = sext i9 %trunc_ln818_427"   --->   Operation 2253 'sext' 'sext_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2254 [1/1] (0.00ns)   --->   "%shl_ln1273_90 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_95, i4 0"   --->   Operation 2254 'bitconcatenate' 'shl_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2255 [1/1] (0.00ns)   --->   "%zext_ln1273_547 = zext i10 %shl_ln1273_90"   --->   Operation 2255 'zext' 'zext_ln1273_547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2256 [1/1] (0.72ns)   --->   "%r_V_1112 = sub i11 %zext_ln1273_547, i11 %zext_ln1270_18"   --->   Operation 2256 'sub' 'r_V_1112' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2257 [1/1] (0.00ns)   --->   "%trunc_ln818_428 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1112, i32 1, i32 10"   --->   Operation 2257 'partselect' 'trunc_ln818_428' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2258 [1/1] (0.00ns)   --->   "%sext_ln1270_80 = sext i10 %trunc_ln818_428"   --->   Operation 2258 'sext' 'sext_ln1270_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2259 [1/1] (0.00ns)   --->   "%zext_ln1270_37 = zext i11 %sext_ln1270_80"   --->   Operation 2259 'zext' 'zext_ln1270_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2260 [1/1] (0.00ns)   --->   "%trunc_ln818_429 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1113, i32 1, i32 9"   --->   Operation 2260 'partselect' 'trunc_ln818_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2261 [1/1] (0.72ns)   --->   "%r_V_1114 = sub i11 %zext_ln1270_18, i11 %zext_ln1273_547"   --->   Operation 2261 'sub' 'r_V_1114' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2262 [1/1] (0.00ns)   --->   "%trunc_ln818_430 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1114, i32 1, i32 10"   --->   Operation 2262 'partselect' 'trunc_ln818_430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2263 [1/1] (0.00ns)   --->   "%sext_ln17_507 = sext i10 %trunc_ln818_430" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2263 'sext' 'sext_ln17_507' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2264 [1/1] (0.00ns)   --->   "%zext_ln1273_548 = zext i6 %p_read_94"   --->   Operation 2264 'zext' 'zext_ln1273_548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2265 [1/1] (0.00ns)   --->   "%zext_ln1273_549 = zext i6 %p_read_94"   --->   Operation 2265 'zext' 'zext_ln1273_549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2266 [1/1] (0.00ns)   --->   "%zext_ln1273_550 = zext i6 %p_read_94"   --->   Operation 2266 'zext' 'zext_ln1273_550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2267 [1/1] (0.00ns)   --->   "%r_V_1119 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_94, i3 0"   --->   Operation 2267 'bitconcatenate' 'r_V_1119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2268 [1/1] (0.00ns)   --->   "%zext_ln1273_551 = zext i9 %r_V_1119"   --->   Operation 2268 'zext' 'zext_ln1273_551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2269 [1/1] (0.71ns)   --->   "%r_V_1115 = sub i10 0, i10 %zext_ln1273_551"   --->   Operation 2269 'sub' 'r_V_1115' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2270 [1/1] (0.00ns)   --->   "%sext_ln1270_81 = sext i10 %r_V_1115"   --->   Operation 2270 'sext' 'sext_ln1270_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2271 [1/1] (0.00ns)   --->   "%trunc_ln818_431 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1115, i32 1, i32 9"   --->   Operation 2271 'partselect' 'trunc_ln818_431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2272 [1/1] (0.00ns)   --->   "%sext_ln1273_272 = sext i9 %trunc_ln818_431"   --->   Operation 2272 'sext' 'sext_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2273 [1/1] (0.00ns)   --->   "%mult_V_519 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_94, i1 0"   --->   Operation 2273 'bitconcatenate' 'mult_V_519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2274 [1/1] (0.00ns)   --->   "%zext_ln1273_552 = zext i7 %mult_V_519"   --->   Operation 2274 'zext' 'zext_ln1273_552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2275 [1/1] (0.00ns)   --->   "%zext_ln1273_553 = zext i7 %mult_V_519"   --->   Operation 2275 'zext' 'zext_ln1273_553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2276 [1/1] (0.71ns)   --->   "%r_V_1116 = sub i10 %zext_ln1273_551, i10 %zext_ln1273_553"   --->   Operation 2276 'sub' 'r_V_1116' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2277 [1/1] (0.00ns)   --->   "%trunc_ln818_432 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1116, i32 1, i32 9"   --->   Operation 2277 'partselect' 'trunc_ln818_432' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2278 [1/1] (0.00ns)   --->   "%sext_ln17_508 = sext i9 %trunc_ln818_432" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2278 'sext' 'sext_ln17_508' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2279 [1/1] (0.00ns)   --->   "%zext_ln17_481 = zext i11 %sext_ln17_508" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2279 'zext' 'zext_ln17_481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2280 [1/1] (0.00ns)   --->   "%zext_ln17_482 = zext i11 %sext_ln17_508" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2280 'zext' 'zext_ln17_482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2281 [1/1] (0.71ns)   --->   "%r_V_1117 = sub i10 %zext_ln1273_551, i10 %zext_ln1273_549"   --->   Operation 2281 'sub' 'r_V_1117' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2282 [1/1] (0.00ns)   --->   "%trunc_ln818_433 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1117, i32 1, i32 9"   --->   Operation 2282 'partselect' 'trunc_ln818_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2283 [1/1] (0.00ns)   --->   "%mult_V_572 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_94, i2 0"   --->   Operation 2283 'bitconcatenate' 'mult_V_572' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2284 [1/1] (0.00ns)   --->   "%zext_ln1273_557 = zext i8 %mult_V_572"   --->   Operation 2284 'zext' 'zext_ln1273_557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2285 [1/1] (0.00ns)   --->   "%zext_ln1273_558 = zext i8 %mult_V_572"   --->   Operation 2285 'zext' 'zext_ln1273_558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2286 [1/1] (0.70ns)   --->   "%r_V_1127 = sub i9 0, i9 %zext_ln1273_558"   --->   Operation 2286 'sub' 'r_V_1127' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2287 [1/1] (0.00ns)   --->   "%sext_ln1273_66 = sext i9 %r_V_1127"   --->   Operation 2287 'sext' 'sext_ln1273_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2288 [1/1] (0.71ns)   --->   "%r_V_1118 = sub i10 %sext_ln1273_66, i10 %zext_ln1273_549"   --->   Operation 2288 'sub' 'r_V_1118' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2289 [1/1] (0.00ns)   --->   "%trunc_ln818_434 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1118, i32 1, i32 9"   --->   Operation 2289 'partselect' 'trunc_ln818_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln1270_82 = sext i9 %trunc_ln818_434"   --->   Operation 2290 'sext' 'sext_ln1270_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2291 [1/1] (0.00ns)   --->   "%zext_ln17_483 = zext i8 %mult_V_572" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2291 'zext' 'zext_ln17_483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2292 [1/1] (0.70ns)   --->   "%r_V_1120 = sub i8 0, i8 %zext_ln1273_552"   --->   Operation 2292 'sub' 'r_V_1120' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2293 [1/1] (0.00ns)   --->   "%trunc_ln818_435 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_1120, i32 1, i32 7"   --->   Operation 2293 'partselect' 'trunc_ln818_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln17_509 = sext i7 %trunc_ln818_435" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2294 'sext' 'sext_ln17_509' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2295 [1/1] (0.71ns)   --->   "%r_V_1121 = add i10 %zext_ln1273_551, i10 %zext_ln1273_549"   --->   Operation 2295 'add' 'r_V_1121' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2296 [1/1] (0.00ns)   --->   "%mult_V_521 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1121, i32 1, i32 9"   --->   Operation 2296 'partselect' 'mult_V_521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2297 [1/1] (0.00ns)   --->   "%zext_ln17_484 = zext i9 %mult_V_521" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2297 'zext' 'zext_ln17_484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2298 [1/1] (0.72ns)   --->   "%r_V_1122 = sub i11 %sext_ln1270_81, i11 %zext_ln1273_548"   --->   Operation 2298 'sub' 'r_V_1122' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2299 [1/1] (0.00ns)   --->   "%trunc_ln818_436 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1122, i32 1, i32 10"   --->   Operation 2299 'partselect' 'trunc_ln818_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2300 [1/1] (0.70ns)   --->   "%r_V_1123 = add i9 %zext_ln1273_558, i9 %zext_ln1273_550"   --->   Operation 2300 'add' 'r_V_1123' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2301 [1/1] (0.00ns)   --->   "%mult_V_522 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1123, i32 1, i32 8"   --->   Operation 2301 'partselect' 'mult_V_522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2302 [1/1] (0.00ns)   --->   "%zext_ln17_486 = zext i8 %mult_V_522" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2302 'zext' 'zext_ln17_486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2303 [1/1] (0.70ns)   --->   "%r_V_1124 = sub i9 %zext_ln1273_550, i9 %zext_ln1273_558"   --->   Operation 2303 'sub' 'r_V_1124' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2304 [1/1] (0.00ns)   --->   "%trunc_ln818_437 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1124, i32 1, i32 8"   --->   Operation 2304 'partselect' 'trunc_ln818_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2305 [1/1] (0.00ns)   --->   "%sext_ln1270_83 = sext i8 %trunc_ln818_437"   --->   Operation 2305 'sext' 'sext_ln1270_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2306 [1/1] (0.00ns)   --->   "%zext_ln17_487 = zext i7 %mult_V_519" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2306 'zext' 'zext_ln17_487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2307 [1/1] (0.70ns)   --->   "%r_V_1126 = sub i9 %zext_ln1273_558, i9 %zext_ln1273_550"   --->   Operation 2307 'sub' 'r_V_1126' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2308 [1/1] (0.00ns)   --->   "%trunc_ln818_438 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1126, i32 1, i32 8"   --->   Operation 2308 'partselect' 'trunc_ln818_438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2309 [1/1] (0.00ns)   --->   "%trunc_ln818_439 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1127, i32 1, i32 8"   --->   Operation 2309 'partselect' 'trunc_ln818_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2310 [1/1] (0.00ns)   --->   "%sext_ln1273_276 = sext i8 %trunc_ln818_439"   --->   Operation 2310 'sext' 'sext_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2311 [1/1] (0.00ns)   --->   "%sext_ln1273_277 = sext i8 %trunc_ln818_439"   --->   Operation 2311 'sext' 'sext_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2312 [1/1] (0.00ns)   --->   "%shl_ln1273_91 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_94, i4 0"   --->   Operation 2312 'bitconcatenate' 'shl_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2313 [1/1] (0.00ns)   --->   "%zext_ln1273_559 = zext i10 %shl_ln1273_91"   --->   Operation 2313 'zext' 'zext_ln1273_559' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2314 [1/1] (0.72ns)   --->   "%r_V_1128 = sub i11 %zext_ln1273_559, i11 %zext_ln1273_557"   --->   Operation 2314 'sub' 'r_V_1128' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2315 [1/1] (0.00ns)   --->   "%trunc_ln818_440 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1128, i32 1, i32 10"   --->   Operation 2315 'partselect' 'trunc_ln818_440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2316 [1/1] (1.23ns)   --->   "%r_V_1129 = mul i10 %zext_ln1273_549, i10 13"   --->   Operation 2316 'mul' 'r_V_1129' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2317 [1/1] (0.00ns)   --->   "%mult_V_523 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1129, i32 1, i32 9"   --->   Operation 2317 'partselect' 'mult_V_523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2318 [1/1] (0.00ns)   --->   "%zext_ln1273_561 = zext i6 %p_read_93"   --->   Operation 2318 'zext' 'zext_ln1273_561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2319 [1/1] (0.00ns)   --->   "%zext_ln1273_562 = zext i6 %p_read_93"   --->   Operation 2319 'zext' 'zext_ln1273_562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2320 [1/1] (0.00ns)   --->   "%zext_ln1273_563 = zext i6 %p_read_93"   --->   Operation 2320 'zext' 'zext_ln1273_563' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2321 [1/1] (0.00ns)   --->   "%r_V_1139 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_93, i3 0"   --->   Operation 2321 'bitconcatenate' 'r_V_1139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2322 [1/1] (0.00ns)   --->   "%zext_ln1273_564 = zext i9 %r_V_1139"   --->   Operation 2322 'zext' 'zext_ln1273_564' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2323 [1/1] (0.71ns)   --->   "%r_V_1130 = sub i10 %zext_ln1273_562, i10 %zext_ln1273_564"   --->   Operation 2323 'sub' 'r_V_1130' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2324 [1/1] (0.00ns)   --->   "%trunc_ln818_441 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1130, i32 1, i32 9"   --->   Operation 2324 'partselect' 'trunc_ln818_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2325 [1/1] (0.00ns)   --->   "%sext_ln1273_279 = sext i9 %trunc_ln818_441"   --->   Operation 2325 'sext' 'sext_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2326 [1/1] (0.00ns)   --->   "%sext_ln1273_280 = sext i9 %trunc_ln818_441"   --->   Operation 2326 'sext' 'sext_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2327 [1/1] (0.00ns)   --->   "%r_V_1238 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_93, i2 0"   --->   Operation 2327 'bitconcatenate' 'r_V_1238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2328 [1/1] (0.00ns)   --->   "%zext_ln1270_21 = zext i8 %r_V_1238"   --->   Operation 2328 'zext' 'zext_ln1270_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2329 [1/1] (0.00ns)   --->   "%zext_ln1270_22 = zext i8 %r_V_1238"   --->   Operation 2329 'zext' 'zext_ln1270_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2330 [1/1] (0.00ns)   --->   "%mult_V_524 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_93, i1 0"   --->   Operation 2330 'bitconcatenate' 'mult_V_524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2331 [1/1] (0.00ns)   --->   "%zext_ln17_491 = zext i7 %mult_V_524" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2331 'zext' 'zext_ln17_491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2332 [1/1] (0.00ns)   --->   "%zext_ln17_492 = zext i7 %mult_V_524" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2332 'zext' 'zext_ln17_492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2333 [1/1] (0.70ns)   --->   "%r_V_1131 = sub i9 %zext_ln1273_563, i9 %zext_ln1270_22"   --->   Operation 2333 'sub' 'r_V_1131' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2334 [1/1] (0.00ns)   --->   "%trunc_ln818_442 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1131, i32 1, i32 8"   --->   Operation 2334 'partselect' 'trunc_ln818_442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2335 [1/1] (0.00ns)   --->   "%sext_ln1273_281 = sext i8 %trunc_ln818_442"   --->   Operation 2335 'sext' 'sext_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2336 [1/1] (0.00ns)   --->   "%sext_ln1273_282 = sext i8 %trunc_ln818_442"   --->   Operation 2336 'sext' 'sext_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2337 [1/1] (0.70ns)   --->   "%r_V_1132 = sub i9 0, i9 %zext_ln1270_22"   --->   Operation 2337 'sub' 'r_V_1132' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2338 [1/1] (0.00ns)   --->   "%sext_ln1270_84 = sext i9 %r_V_1132"   --->   Operation 2338 'sext' 'sext_ln1270_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2339 [1/1] (0.00ns)   --->   "%trunc_ln818_443 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1132, i32 1, i32 8"   --->   Operation 2339 'partselect' 'trunc_ln818_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln17_512 = sext i8 %trunc_ln818_443" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2340 'sext' 'sext_ln17_512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2341 [1/1] (0.71ns)   --->   "%r_V_1137 = sub i10 0, i10 %zext_ln1273_564"   --->   Operation 2341 'sub' 'r_V_1137' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2342 [1/1] (0.00ns)   --->   "%sext_ln1273_68 = sext i10 %r_V_1137"   --->   Operation 2342 'sext' 'sext_ln1273_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2343 [1/1] (0.00ns)   --->   "%zext_ln1273_566 = zext i7 %mult_V_524"   --->   Operation 2343 'zext' 'zext_ln1273_566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2344 [1/1] (0.72ns)   --->   "%r_V_1133 = sub i11 %sext_ln1273_68, i11 %zext_ln1273_566"   --->   Operation 2344 'sub' 'r_V_1133' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2345 [1/1] (0.00ns)   --->   "%trunc_ln818_444 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1133, i32 1, i32 10"   --->   Operation 2345 'partselect' 'trunc_ln818_444' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2346 [1/1] (0.00ns)   --->   "%sext_ln1273_283 = sext i10 %trunc_ln818_444"   --->   Operation 2346 'sext' 'sext_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2347 [1/1] (0.71ns)   --->   "%r_V_1134 = sub i10 %zext_ln1273_564, i10 %zext_ln1273_562"   --->   Operation 2347 'sub' 'r_V_1134' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2348 [1/1] (0.00ns)   --->   "%trunc_ln818_445 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1134, i32 1, i32 9"   --->   Operation 2348 'partselect' 'trunc_ln818_445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln17_513 = sext i9 %trunc_ln818_445" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2349 'sext' 'sext_ln17_513' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2350 [1/1] (0.00ns)   --->   "%zext_ln17_493 = zext i11 %sext_ln17_513" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2350 'zext' 'zext_ln17_493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2351 [1/1] (0.00ns)   --->   "%zext_ln17_494 = zext i11 %sext_ln17_513" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2351 'zext' 'zext_ln17_494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2352 [1/1] (0.72ns)   --->   "%r_V_1135 = sub i11 %sext_ln1273_68, i11 %zext_ln1273_561"   --->   Operation 2352 'sub' 'r_V_1135' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2353 [1/1] (0.00ns)   --->   "%trunc_ln818_446 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1135, i32 1, i32 10"   --->   Operation 2353 'partselect' 'trunc_ln818_446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2354 [1/1] (0.00ns)   --->   "%sext_ln1273_284 = sext i10 %trunc_ln818_446"   --->   Operation 2354 'sext' 'sext_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2355 [1/1] (0.70ns)   --->   "%r_V_1136 = add i9 %zext_ln1270_22, i9 %zext_ln1273_563"   --->   Operation 2355 'add' 'r_V_1136' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2356 [1/1] (0.00ns)   --->   "%mult_V_525 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1136, i32 1, i32 8"   --->   Operation 2356 'partselect' 'mult_V_525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2357 [1/1] (0.00ns)   --->   "%zext_ln17_495 = zext i8 %mult_V_525" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2357 'zext' 'zext_ln17_495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2358 [1/1] (0.00ns)   --->   "%trunc_ln818_447 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1137, i32 1, i32 9"   --->   Operation 2358 'partselect' 'trunc_ln818_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln1273_285 = sext i9 %trunc_ln818_447"   --->   Operation 2359 'sext' 'sext_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2360 [1/1] (0.71ns)   --->   "%r_V_1138 = sub i10 %sext_ln1270_84, i10 %zext_ln1273_562"   --->   Operation 2360 'sub' 'r_V_1138' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2361 [1/1] (0.00ns)   --->   "%trunc_ln818_448 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1138, i32 1, i32 9"   --->   Operation 2361 'partselect' 'trunc_ln818_448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2362 [1/1] (0.70ns)   --->   "%r_V_1142 = sub i9 %zext_ln1270_22, i9 %zext_ln1273_563"   --->   Operation 2362 'sub' 'r_V_1142' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2363 [1/1] (0.00ns)   --->   "%trunc_ln818_450 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1142, i32 1, i32 8"   --->   Operation 2363 'partselect' 'trunc_ln818_450' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2364 [1/1] (0.00ns)   --->   "%shl_ln1273_92 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_93, i4 0"   --->   Operation 2364 'bitconcatenate' 'shl_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2365 [1/1] (0.00ns)   --->   "%zext_ln1273_568 = zext i10 %shl_ln1273_92"   --->   Operation 2365 'zext' 'zext_ln1273_568' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2366 [1/1] (0.72ns)   --->   "%r_V_1143 = sub i11 %zext_ln1270_21, i11 %zext_ln1273_568"   --->   Operation 2366 'sub' 'r_V_1143' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2367 [1/1] (0.00ns)   --->   "%trunc_ln818_451 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1143, i32 1, i32 10"   --->   Operation 2367 'partselect' 'trunc_ln818_451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2368 [1/1] (0.00ns)   --->   "%sext_ln1273_288 = sext i10 %trunc_ln818_451"   --->   Operation 2368 'sext' 'sext_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2369 [1/1] (0.72ns)   --->   "%r_V_1145 = sub i11 %zext_ln1273_566, i11 %zext_ln1273_568"   --->   Operation 2369 'sub' 'r_V_1145' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2370 [1/1] (0.00ns)   --->   "%trunc_ln818_453 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1145, i32 1, i32 10"   --->   Operation 2370 'partselect' 'trunc_ln818_453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2371 [1/1] (0.00ns)   --->   "%zext_ln1273_571 = zext i6 %p_read_92"   --->   Operation 2371 'zext' 'zext_ln1273_571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2372 [1/1] (0.00ns)   --->   "%zext_ln1273_572 = zext i6 %p_read_92"   --->   Operation 2372 'zext' 'zext_ln1273_572' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2373 [1/1] (0.00ns)   --->   "%r_V_1239 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_92, i2 0"   --->   Operation 2373 'bitconcatenate' 'r_V_1239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2374 [1/1] (0.00ns)   --->   "%zext_ln1270_23 = zext i8 %r_V_1239"   --->   Operation 2374 'zext' 'zext_ln1270_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2375 [1/1] (0.00ns)   --->   "%zext_ln1270_24 = zext i8 %r_V_1239"   --->   Operation 2375 'zext' 'zext_ln1270_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2376 [1/1] (0.00ns)   --->   "%mult_V_527 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_92, i1 0"   --->   Operation 2376 'bitconcatenate' 'mult_V_527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2377 [1/1] (0.00ns)   --->   "%zext_ln17_496 = zext i7 %mult_V_527" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2377 'zext' 'zext_ln17_496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2378 [1/1] (0.00ns)   --->   "%zext_ln17_497 = zext i7 %mult_V_527" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2378 'zext' 'zext_ln17_497' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2379 [1/1] (0.00ns)   --->   "%r_V_1150 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_92, i3 0"   --->   Operation 2379 'bitconcatenate' 'r_V_1150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2380 [1/1] (0.00ns)   --->   "%zext_ln1273_573 = zext i9 %r_V_1150"   --->   Operation 2380 'zext' 'zext_ln1273_573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2381 [1/1] (0.71ns)   --->   "%r_V_1147 = sub i10 %zext_ln1273_573, i10 %zext_ln1273_571"   --->   Operation 2381 'sub' 'r_V_1147' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2382 [1/1] (0.00ns)   --->   "%trunc_ln818_454 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1147, i32 1, i32 9"   --->   Operation 2382 'partselect' 'trunc_ln818_454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2383 [1/1] (0.00ns)   --->   "%zext_ln1273_576 = zext i7 %mult_V_527"   --->   Operation 2383 'zext' 'zext_ln1273_576' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2384 [1/1] (0.70ns)   --->   "%r_V_1148 = sub i8 0, i8 %zext_ln17_497"   --->   Operation 2384 'sub' 'r_V_1148' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2385 [1/1] (0.00ns)   --->   "%trunc_ln818_455 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_1148, i32 1, i32 7"   --->   Operation 2385 'partselect' 'trunc_ln818_455' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln1273_291 = sext i7 %trunc_ln818_455"   --->   Operation 2386 'sext' 'sext_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln1273_292 = sext i7 %trunc_ln818_455"   --->   Operation 2387 'sext' 'sext_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2388 [1/1] (0.70ns)   --->   "%r_V_1149 = add i9 %zext_ln1270_24, i9 %zext_ln1273_572"   --->   Operation 2388 'add' 'r_V_1149' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2389 [1/1] (0.00ns)   --->   "%mult_V_528 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1149, i32 1, i32 8"   --->   Operation 2389 'partselect' 'mult_V_528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2390 [1/1] (0.00ns)   --->   "%zext_ln818_218 = zext i8 %mult_V_528"   --->   Operation 2390 'zext' 'zext_ln818_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2391 [1/1] (0.00ns)   --->   "%zext_ln17_498 = zext i8 %mult_V_528" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2391 'zext' 'zext_ln17_498' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2392 [1/1] (0.00ns)   --->   "%zext_ln17_500 = zext i8 %r_V_1239" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2392 'zext' 'zext_ln17_500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2393 [1/1] (0.70ns)   --->   "%r_V_1151 = sub i9 %zext_ln1273_572, i9 %zext_ln1270_24"   --->   Operation 2393 'sub' 'r_V_1151' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2394 [1/1] (0.00ns)   --->   "%trunc_ln818_456 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1151, i32 1, i32 8"   --->   Operation 2394 'partselect' 'trunc_ln818_456' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2395 [1/1] (0.00ns)   --->   "%sext_ln1273_293 = sext i8 %trunc_ln818_456"   --->   Operation 2395 'sext' 'sext_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2396 [1/1] (0.00ns)   --->   "%sext_ln1273_294 = sext i8 %trunc_ln818_456"   --->   Operation 2396 'sext' 'sext_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2397 [1/1] (0.70ns)   --->   "%r_V_1152 = sub i9 0, i9 %zext_ln1270_24"   --->   Operation 2397 'sub' 'r_V_1152' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2398 [1/1] (0.00ns)   --->   "%sext_ln1270_86 = sext i9 %r_V_1152"   --->   Operation 2398 'sext' 'sext_ln1270_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2399 [1/1] (0.00ns)   --->   "%trunc_ln818_457 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1152, i32 1, i32 8"   --->   Operation 2399 'partselect' 'trunc_ln818_457' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln1273_295 = sext i8 %trunc_ln818_457"   --->   Operation 2400 'sext' 'sext_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2401 [1/1] (0.00ns)   --->   "%sext_ln1273_296 = sext i8 %trunc_ln818_457"   --->   Operation 2401 'sext' 'sext_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2402 [1/1] (0.00ns)   --->   "%shl_ln1273_93 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_92, i4 0"   --->   Operation 2402 'bitconcatenate' 'shl_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2403 [1/1] (0.00ns)   --->   "%zext_ln1273_577 = zext i10 %shl_ln1273_93"   --->   Operation 2403 'zext' 'zext_ln1273_577' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2404 [1/1] (0.72ns)   --->   "%r_V_1153 = sub i11 %zext_ln1270_23, i11 %zext_ln1273_577"   --->   Operation 2404 'sub' 'r_V_1153' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2405 [1/1] (0.00ns)   --->   "%trunc_ln818_458 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1153, i32 1, i32 10"   --->   Operation 2405 'partselect' 'trunc_ln818_458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2406 [1/1] (0.00ns)   --->   "%sext_ln1273_297 = sext i10 %trunc_ln818_458"   --->   Operation 2406 'sext' 'sext_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2407 [1/1] (0.70ns)   --->   "%r_V_1154 = sub i9 %zext_ln1270_24, i9 %zext_ln1273_572"   --->   Operation 2407 'sub' 'r_V_1154' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2408 [1/1] (0.00ns)   --->   "%trunc_ln818_459 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1154, i32 1, i32 8"   --->   Operation 2408 'partselect' 'trunc_ln818_459' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2409 [1/1] (0.71ns)   --->   "%r_V_1155 = sub i10 %zext_ln1273_573, i10 %zext_ln1273_576"   --->   Operation 2409 'sub' 'r_V_1155' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2410 [1/1] (0.00ns)   --->   "%trunc_ln818_460 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1155, i32 1, i32 9"   --->   Operation 2410 'partselect' 'trunc_ln818_460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2411 [1/1] (0.00ns)   --->   "%sext_ln17_515 = sext i9 %trunc_ln818_460" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2411 'sext' 'sext_ln17_515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2412 [1/1] (0.00ns)   --->   "%zext_ln17_501 = zext i11 %sext_ln17_515" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2412 'zext' 'zext_ln17_501' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2413 [1/1] (0.00ns)   --->   "%zext_ln1273_579 = zext i11 %sext_ln17_515"   --->   Operation 2413 'zext' 'zext_ln1273_579' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2414 [1/1] (0.71ns)   --->   "%r_V_1156 = sub i10 %zext_ln1273_571, i10 %zext_ln1273_573"   --->   Operation 2414 'sub' 'r_V_1156' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2415 [1/1] (0.00ns)   --->   "%trunc_ln818_461 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1156, i32 1, i32 9"   --->   Operation 2415 'partselect' 'trunc_ln818_461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2416 [1/1] (0.00ns)   --->   "%sext_ln1273_299 = sext i9 %trunc_ln818_461"   --->   Operation 2416 'sext' 'sext_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2417 [1/1] (0.71ns)   --->   "%r_V_1157 = add i10 %zext_ln1273_573, i10 %zext_ln1273_571"   --->   Operation 2417 'add' 'r_V_1157' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2418 [1/1] (0.00ns)   --->   "%mult_V_530 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1157, i32 1, i32 9"   --->   Operation 2418 'partselect' 'mult_V_530' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2419 [1/1] (0.71ns)   --->   "%r_V_1158 = sub i10 %sext_ln1270_86, i10 %zext_ln1273_571"   --->   Operation 2419 'sub' 'r_V_1158' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2420 [1/1] (0.00ns)   --->   "%trunc_ln818_462 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1158, i32 1, i32 9"   --->   Operation 2420 'partselect' 'trunc_ln818_462' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln70_21 = sext i9 %trunc_ln818_462" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2421 'sext' 'sext_ln70_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2422 [1/1] (0.00ns)   --->   "%zext_ln1273_580 = zext i6 %p_read_91"   --->   Operation 2422 'zext' 'zext_ln1273_580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2423 [1/1] (0.00ns)   --->   "%zext_ln1273_581 = zext i6 %p_read_91"   --->   Operation 2423 'zext' 'zext_ln1273_581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2424 [1/1] (0.00ns)   --->   "%zext_ln1273_582 = zext i6 %p_read_91"   --->   Operation 2424 'zext' 'zext_ln1273_582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2425 [1/1] (0.00ns)   --->   "%r_V_1159 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_91, i3 0"   --->   Operation 2425 'bitconcatenate' 'r_V_1159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2426 [1/1] (0.00ns)   --->   "%zext_ln1270_25 = zext i9 %r_V_1159"   --->   Operation 2426 'zext' 'zext_ln1270_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2427 [1/1] (0.00ns)   --->   "%mult_V_573 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_91, i2 0"   --->   Operation 2427 'bitconcatenate' 'mult_V_573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2428 [1/1] (0.00ns)   --->   "%zext_ln17_504 = zext i8 %mult_V_573" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2428 'zext' 'zext_ln17_504' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2429 [1/1] (0.00ns)   --->   "%mult_V_532 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_91, i1 0"   --->   Operation 2429 'bitconcatenate' 'mult_V_532' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2430 [1/1] (0.00ns)   --->   "%zext_ln1273_583 = zext i7 %mult_V_532"   --->   Operation 2430 'zext' 'zext_ln1273_583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2431 [1/1] (0.00ns)   --->   "%zext_ln1273_584 = zext i7 %mult_V_532"   --->   Operation 2431 'zext' 'zext_ln1273_584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2432 [1/1] (0.71ns)   --->   "%r_V_1160 = sub i10 %zext_ln1273_584, i10 %zext_ln1270_25"   --->   Operation 2432 'sub' 'r_V_1160' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2433 [1/1] (0.00ns)   --->   "%trunc_ln818_463 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1160, i32 1, i32 9"   --->   Operation 2433 'partselect' 'trunc_ln818_463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln17_516 = sext i9 %trunc_ln818_463" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2434 'sext' 'sext_ln17_516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2435 [1/1] (0.00ns)   --->   "%sext_ln1273_300 = sext i9 %trunc_ln818_463"   --->   Operation 2435 'sext' 'sext_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2436 [1/1] (0.70ns)   --->   "%r_V_1162 = sub i9 %zext_ln17_504, i9 %zext_ln1273_582"   --->   Operation 2436 'sub' 'r_V_1162' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2437 [1/1] (0.00ns)   --->   "%trunc_ln818_465 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1162, i32 1, i32 8"   --->   Operation 2437 'partselect' 'trunc_ln818_465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2438 [1/1] (0.00ns)   --->   "%sext_ln1273_302 = sext i8 %trunc_ln818_465"   --->   Operation 2438 'sext' 'sext_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2439 [1/1] (0.00ns)   --->   "%zext_ln1273_587 = zext i11 %sext_ln1273_302"   --->   Operation 2439 'zext' 'zext_ln1273_587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2440 [1/1] (0.70ns)   --->   "%r_V_1164 = sub i9 0, i9 %zext_ln17_504"   --->   Operation 2440 'sub' 'r_V_1164' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2441 [1/1] (0.00ns)   --->   "%sext_ln1273_70 = sext i9 %r_V_1164"   --->   Operation 2441 'sext' 'sext_ln1273_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2442 [1/1] (0.71ns)   --->   "%r_V_1163 = sub i10 %sext_ln1273_70, i10 %zext_ln1273_581"   --->   Operation 2442 'sub' 'r_V_1163' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2443 [1/1] (0.00ns)   --->   "%trunc_ln818_466 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1163, i32 1, i32 9"   --->   Operation 2443 'partselect' 'trunc_ln818_466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2444 [1/1] (0.00ns)   --->   "%sext_ln1270_87 = sext i9 %trunc_ln818_466"   --->   Operation 2444 'sext' 'sext_ln1270_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2445 [1/1] (0.00ns)   --->   "%trunc_ln818_467 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1164, i32 1, i32 8"   --->   Operation 2445 'partselect' 'trunc_ln818_467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2446 [1/1] (0.00ns)   --->   "%sext_ln1273_303 = sext i8 %trunc_ln818_467"   --->   Operation 2446 'sext' 'sext_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2447 [1/1] (0.00ns)   --->   "%sext_ln1273_304 = sext i8 %trunc_ln818_467"   --->   Operation 2447 'sext' 'sext_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2448 [1/1] (0.71ns)   --->   "%r_V_1165 = add i10 %zext_ln1270_25, i10 %zext_ln1273_584"   --->   Operation 2448 'add' 'r_V_1165' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2449 [1/1] (0.00ns)   --->   "%mult_V_533 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1165, i32 1, i32 9"   --->   Operation 2449 'partselect' 'mult_V_533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2450 [1/1] (0.00ns)   --->   "%zext_ln818_219 = zext i9 %mult_V_533"   --->   Operation 2450 'zext' 'zext_ln818_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2451 [1/1] (0.00ns)   --->   "%zext_ln17_505 = zext i9 %mult_V_533" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2451 'zext' 'zext_ln17_505' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2452 [1/1] (0.71ns)   --->   "%r_V_1166 = sub i10 %zext_ln1270_25, i10 %zext_ln1273_581"   --->   Operation 2452 'sub' 'r_V_1166' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2453 [1/1] (0.00ns)   --->   "%trunc_ln818_468 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1166, i32 1, i32 9"   --->   Operation 2453 'partselect' 'trunc_ln818_468' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2454 [1/1] (0.70ns)   --->   "%r_V_1167 = sub i9 %zext_ln1273_582, i9 %zext_ln17_504"   --->   Operation 2454 'sub' 'r_V_1167' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2455 [1/1] (0.00ns)   --->   "%trunc_ln818_469 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1167, i32 1, i32 8"   --->   Operation 2455 'partselect' 'trunc_ln818_469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2456 [1/1] (0.00ns)   --->   "%sext_ln17_517 = sext i8 %trunc_ln818_469" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2456 'sext' 'sext_ln17_517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2457 [1/1] (0.00ns)   --->   "%sext_ln17_518 = sext i8 %trunc_ln818_469" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2457 'sext' 'sext_ln17_518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2458 [1/1] (1.23ns)   --->   "%r_V_1168 = mul i11 %zext_ln1273_580, i11 2035"   --->   Operation 2458 'mul' 'r_V_1168' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2459 [1/1] (0.00ns)   --->   "%trunc_ln818_470 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1168, i32 1, i32 10"   --->   Operation 2459 'partselect' 'trunc_ln818_470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln1273_306 = sext i10 %trunc_ln818_470"   --->   Operation 2460 'sext' 'sext_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2461 [1/1] (0.70ns)   --->   "%r_V_1169 = sub i8 0, i8 %zext_ln1273_583"   --->   Operation 2461 'sub' 'r_V_1169' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2462 [1/1] (0.00ns)   --->   "%trunc_ln818_471 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_1169, i32 1, i32 7"   --->   Operation 2462 'partselect' 'trunc_ln818_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2463 [1/1] (0.00ns)   --->   "%sext_ln1273_307 = sext i7 %trunc_ln818_471"   --->   Operation 2463 'sext' 'sext_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2464 [1/1] (0.70ns)   --->   "%r_V_1170 = add i9 %zext_ln17_504, i9 %zext_ln1273_582"   --->   Operation 2464 'add' 'r_V_1170' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2465 [1/1] (0.00ns)   --->   "%mult_V_534 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1170, i32 1, i32 8"   --->   Operation 2465 'partselect' 'mult_V_534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2466 [1/1] (0.00ns)   --->   "%zext_ln818_220 = zext i8 %mult_V_534"   --->   Operation 2466 'zext' 'zext_ln818_220' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2467 [1/1] (0.00ns)   --->   "%zext_ln17_506 = zext i8 %mult_V_534" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2467 'zext' 'zext_ln17_506' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2468 [1/1] (0.71ns)   --->   "%r_V_1171 = sub i10 %zext_ln1273_581, i10 %zext_ln1270_25"   --->   Operation 2468 'sub' 'r_V_1171' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2469 [1/1] (0.00ns)   --->   "%trunc_ln818_472 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1171, i32 1, i32 9"   --->   Operation 2469 'partselect' 'trunc_ln818_472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2470 [1/1] (0.00ns)   --->   "%sext_ln1270_88 = sext i9 %trunc_ln818_472"   --->   Operation 2470 'sext' 'sext_ln1270_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2471 [1/1] (0.00ns)   --->   "%zext_ln17_507 = zext i7 %mult_V_532" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2471 'zext' 'zext_ln17_507' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2472 [1/1] (0.71ns)   --->   "%r_V_1173 = sub i10 0, i10 %zext_ln1270_25"   --->   Operation 2472 'sub' 'r_V_1173' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2473 [1/1] (0.00ns)   --->   "%trunc_ln818_473 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1173, i32 1, i32 9"   --->   Operation 2473 'partselect' 'trunc_ln818_473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2474 [1/1] (0.00ns)   --->   "%sext_ln1273_308 = sext i9 %trunc_ln818_473"   --->   Operation 2474 'sext' 'sext_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2475 [1/1] (0.71ns)   --->   "%r_V_1174 = sub i10 %zext_ln1270_25, i10 %zext_ln1273_584"   --->   Operation 2475 'sub' 'r_V_1174' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2476 [1/1] (0.00ns)   --->   "%trunc_ln818_474 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1174, i32 1, i32 9"   --->   Operation 2476 'partselect' 'trunc_ln818_474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2477 [1/1] (0.00ns)   --->   "%zext_ln1273_589 = zext i6 %p_read_90"   --->   Operation 2477 'zext' 'zext_ln1273_589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2478 [1/1] (0.00ns)   --->   "%zext_ln1273_590 = zext i6 %p_read_90"   --->   Operation 2478 'zext' 'zext_ln1273_590' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2479 [1/1] (0.00ns)   --->   "%zext_ln1273_591 = zext i6 %p_read_90"   --->   Operation 2479 'zext' 'zext_ln1273_591' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2480 [1/1] (0.00ns)   --->   "%zext_ln1273_592 = zext i6 %p_read_90"   --->   Operation 2480 'zext' 'zext_ln1273_592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2481 [1/1] (0.00ns)   --->   "%r_V_1240 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_90, i2 0"   --->   Operation 2481 'bitconcatenate' 'r_V_1240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2482 [1/1] (0.00ns)   --->   "%zext_ln1273_593 = zext i8 %r_V_1240"   --->   Operation 2482 'zext' 'zext_ln1273_593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2483 [1/1] (0.70ns)   --->   "%r_V_1175 = sub i9 %zext_ln1273_593, i9 %zext_ln1273_591"   --->   Operation 2483 'sub' 'r_V_1175' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2484 [1/1] (0.00ns)   --->   "%trunc_ln818_475 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1175, i32 1, i32 8"   --->   Operation 2484 'partselect' 'trunc_ln818_475' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2485 [1/1] (0.70ns)   --->   "%r_V_1176 = sub i9 %zext_ln1273_591, i9 %zext_ln1273_593"   --->   Operation 2485 'sub' 'r_V_1176' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2486 [1/1] (0.00ns)   --->   "%trunc_ln818_476 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1176, i32 1, i32 8"   --->   Operation 2486 'partselect' 'trunc_ln818_476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln1270_89 = sext i8 %trunc_ln818_476"   --->   Operation 2487 'sext' 'sext_ln1270_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2488 [1/1] (0.00ns)   --->   "%mult_V_574 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_90, i1 0"   --->   Operation 2488 'bitconcatenate' 'mult_V_574' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2489 [1/1] (0.00ns)   --->   "%zext_ln17_510 = zext i7 %mult_V_574" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2489 'zext' 'zext_ln17_510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2490 [1/1] (0.00ns)   --->   "%zext_ln17_511 = zext i7 %mult_V_574" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2490 'zext' 'zext_ln17_511' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2491 [1/1] (0.70ns)   --->   "%r_V_1179 = sub i9 0, i9 %zext_ln1273_593"   --->   Operation 2491 'sub' 'r_V_1179' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2492 [1/1] (0.00ns)   --->   "%sext_ln1270_90 = sext i9 %r_V_1179"   --->   Operation 2492 'sext' 'sext_ln1270_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2493 [1/1] (0.00ns)   --->   "%trunc_ln818_477 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1179, i32 1, i32 8"   --->   Operation 2493 'partselect' 'trunc_ln818_477' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2494 [1/1] (0.00ns)   --->   "%sext_ln17_520 = sext i8 %trunc_ln818_477" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2494 'sext' 'sext_ln17_520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2495 [1/1] (0.00ns)   --->   "%r_V_1185 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_90, i3 0"   --->   Operation 2495 'bitconcatenate' 'r_V_1185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2496 [1/1] (0.00ns)   --->   "%zext_ln1273_595 = zext i9 %r_V_1185"   --->   Operation 2496 'zext' 'zext_ln1273_595' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2497 [1/1] (0.71ns)   --->   "%r_V_1180 = sub i10 %zext_ln1273_590, i10 %zext_ln1273_595"   --->   Operation 2497 'sub' 'r_V_1180' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2498 [1/1] (0.00ns)   --->   "%trunc_ln818_478 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1180, i32 1, i32 9"   --->   Operation 2498 'partselect' 'trunc_ln818_478' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2499 [1/1] (0.00ns)   --->   "%sext_ln1273_309 = sext i9 %trunc_ln818_478"   --->   Operation 2499 'sext' 'sext_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2500 [1/1] (0.71ns)   --->   "%r_V_1181 = sub i10 %zext_ln1273_595, i10 %zext_ln1273_590"   --->   Operation 2500 'sub' 'r_V_1181' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2501 [1/1] (0.00ns)   --->   "%trunc_ln818_479 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1181, i32 1, i32 9"   --->   Operation 2501 'partselect' 'trunc_ln818_479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2502 [1/1] (0.71ns)   --->   "%r_V_1182 = sub i10 %sext_ln1270_90, i10 %zext_ln1273_590"   --->   Operation 2502 'sub' 'r_V_1182' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2503 [1/1] (0.00ns)   --->   "%trunc_ln818_480 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1182, i32 1, i32 9"   --->   Operation 2503 'partselect' 'trunc_ln818_480' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2504 [1/1] (0.00ns)   --->   "%sext_ln17_521 = sext i9 %trunc_ln818_480" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2504 'sext' 'sext_ln17_521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2505 [1/1] (0.71ns)   --->   "%r_V_1183 = sub i10 %zext_ln17_510, i10 %zext_ln1273_595"   --->   Operation 2505 'sub' 'r_V_1183' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2506 [1/1] (0.00ns)   --->   "%trunc_ln818_481 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1183, i32 1, i32 9"   --->   Operation 2506 'partselect' 'trunc_ln818_481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2507 [1/1] (0.00ns)   --->   "%sext_ln1273_311 = sext i9 %trunc_ln818_481"   --->   Operation 2507 'sext' 'sext_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2508 [1/1] (0.70ns)   --->   "%r_V_1184 = add i9 %zext_ln1273_593, i9 %zext_ln1273_591"   --->   Operation 2508 'add' 'r_V_1184' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2509 [1/1] (0.00ns)   --->   "%mult_V_536 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1184, i32 1, i32 8"   --->   Operation 2509 'partselect' 'mult_V_536' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2510 [1/1] (0.00ns)   --->   "%zext_ln17_512 = zext i8 %mult_V_536" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2510 'zext' 'zext_ln17_512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2511 [1/1] (0.71ns)   --->   "%r_V_1186 = add i10 %zext_ln1273_595, i10 %zext_ln17_510"   --->   Operation 2511 'add' 'r_V_1186' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2512 [1/1] (0.00ns)   --->   "%mult_V_538 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1186, i32 1, i32 9"   --->   Operation 2512 'partselect' 'mult_V_538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2513 [1/1] (0.71ns)   --->   "%r_V_1187 = sub i10 %zext_ln1273_595, i10 %zext_ln17_510"   --->   Operation 2513 'sub' 'r_V_1187' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2514 [1/1] (0.00ns)   --->   "%trunc_ln818_482 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1187, i32 1, i32 9"   --->   Operation 2514 'partselect' 'trunc_ln818_482' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2515 [1/1] (0.71ns)   --->   "%sub_ln1273_370 = sub i10 0, i10 %zext_ln1273_595"   --->   Operation 2515 'sub' 'sub_ln1273_370' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2516 [1/1] (0.00ns)   --->   "%sext_ln1273_71 = sext i10 %sub_ln1273_370"   --->   Operation 2516 'sext' 'sext_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2517 [1/1] (0.72ns)   --->   "%r_V_1188 = sub i11 %sext_ln1273_71, i11 %zext_ln1273_589"   --->   Operation 2517 'sub' 'r_V_1188' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2518 [1/1] (0.00ns)   --->   "%trunc_ln818_483 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1188, i32 1, i32 10"   --->   Operation 2518 'partselect' 'trunc_ln818_483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2519 [1/1] (0.00ns)   --->   "%sext_ln70_23 = sext i10 %trunc_ln818_483" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2519 'sext' 'sext_ln70_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2520 [1/1] (0.00ns)   --->   "%zext_ln1273_599 = zext i6 %p_read_89"   --->   Operation 2520 'zext' 'zext_ln1273_599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2521 [1/1] (0.00ns)   --->   "%zext_ln1273_600 = zext i6 %p_read_89"   --->   Operation 2521 'zext' 'zext_ln1273_600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2522 [1/1] (0.00ns)   --->   "%zext_ln1273_601 = zext i6 %p_read_89"   --->   Operation 2522 'zext' 'zext_ln1273_601' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2523 [1/1] (0.00ns)   --->   "%r_V_1195 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_89, i3 0"   --->   Operation 2523 'bitconcatenate' 'r_V_1195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2524 [1/1] (0.00ns)   --->   "%zext_ln1273_602 = zext i9 %r_V_1195"   --->   Operation 2524 'zext' 'zext_ln1273_602' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2525 [1/1] (0.00ns)   --->   "%mult_V_575 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_89, i1 0"   --->   Operation 2525 'bitconcatenate' 'mult_V_575' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2526 [1/1] (0.00ns)   --->   "%zext_ln1273_603 = zext i7 %mult_V_575"   --->   Operation 2526 'zext' 'zext_ln1273_603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2527 [1/1] (0.00ns)   --->   "%zext_ln1273_604 = zext i7 %mult_V_575"   --->   Operation 2527 'zext' 'zext_ln1273_604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2528 [1/1] (0.71ns)   --->   "%r_V_1189 = sub i10 %zext_ln1273_604, i10 %zext_ln1273_602"   --->   Operation 2528 'sub' 'r_V_1189' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2529 [1/1] (0.00ns)   --->   "%trunc_ln818_484 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1189, i32 1, i32 9"   --->   Operation 2529 'partselect' 'trunc_ln818_484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2530 [1/1] (0.00ns)   --->   "%sext_ln1273_314 = sext i9 %trunc_ln818_484"   --->   Operation 2530 'sext' 'sext_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2531 [1/1] (0.00ns)   --->   "%sext_ln1273_315 = sext i9 %trunc_ln818_484"   --->   Operation 2531 'sext' 'sext_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2532 [1/1] (0.00ns)   --->   "%sext_ln1273_316 = sext i9 %trunc_ln818_484"   --->   Operation 2532 'sext' 'sext_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2533 [1/1] (0.00ns)   --->   "%r_V_1241 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_89, i2 0"   --->   Operation 2533 'bitconcatenate' 'r_V_1241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2534 [1/1] (0.00ns)   --->   "%zext_ln1270_27 = zext i8 %r_V_1241"   --->   Operation 2534 'zext' 'zext_ln1270_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2535 [1/1] (0.00ns)   --->   "%zext_ln17_514 = zext i7 %mult_V_575" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2535 'zext' 'zext_ln17_514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2536 [1/1] (0.71ns)   --->   "%r_V_1190 = sub i10 0, i10 %zext_ln1273_602"   --->   Operation 2536 'sub' 'r_V_1190' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2537 [1/1] (0.00ns)   --->   "%trunc_ln818_485 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1190, i32 1, i32 9"   --->   Operation 2537 'partselect' 'trunc_ln818_485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2538 [1/1] (0.00ns)   --->   "%sext_ln1273_317 = sext i9 %trunc_ln818_485"   --->   Operation 2538 'sext' 'sext_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2539 [1/1] (0.70ns)   --->   "%r_V_1191 = sub i9 0, i9 %zext_ln1270_27"   --->   Operation 2539 'sub' 'r_V_1191' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2540 [1/1] (0.00ns)   --->   "%sext_ln1270_91 = sext i9 %r_V_1191"   --->   Operation 2540 'sext' 'sext_ln1270_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2541 [1/1] (0.00ns)   --->   "%trunc_ln818_486 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1191, i32 1, i32 8"   --->   Operation 2541 'partselect' 'trunc_ln818_486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2542 [1/1] (0.70ns)   --->   "%r_V_1192 = sub i9 %zext_ln1270_27, i9 %zext_ln1273_601"   --->   Operation 2542 'sub' 'r_V_1192' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2543 [1/1] (0.00ns)   --->   "%trunc_ln818_487 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1192, i32 1, i32 8"   --->   Operation 2543 'partselect' 'trunc_ln818_487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2544 [1/1] (0.71ns)   --->   "%r_V_1193 = sub i10 %zext_ln1273_602, i10 %zext_ln1273_604"   --->   Operation 2544 'sub' 'r_V_1193' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2545 [1/1] (0.00ns)   --->   "%trunc_ln818_488 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1193, i32 1, i32 9"   --->   Operation 2545 'partselect' 'trunc_ln818_488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2546 [1/1] (0.00ns)   --->   "%sext_ln1273_321 = sext i9 %trunc_ln818_488"   --->   Operation 2546 'sext' 'sext_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2547 [1/1] (0.00ns)   --->   "%zext_ln1273_607 = zext i11 %sext_ln1273_321"   --->   Operation 2547 'zext' 'zext_ln1273_607' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2548 [1/1] (0.70ns)   --->   "%r_V_1194 = sub i8 0, i8 %zext_ln1273_603"   --->   Operation 2548 'sub' 'r_V_1194' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2549 [1/1] (0.00ns)   --->   "%trunc_ln818_489 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_1194, i32 1, i32 7"   --->   Operation 2549 'partselect' 'trunc_ln818_489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2550 [1/1] (0.00ns)   --->   "%zext_ln17_515 = zext i8 %r_V_1241" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2550 'zext' 'zext_ln17_515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2551 [1/1] (0.71ns)   --->   "%r_V_1196 = sub i10 %sext_ln1270_91, i10 %zext_ln1273_599"   --->   Operation 2551 'sub' 'r_V_1196' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2552 [1/1] (0.00ns)   --->   "%trunc_ln818_490 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1196, i32 1, i32 9"   --->   Operation 2552 'partselect' 'trunc_ln818_490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2553 [1/1] (0.70ns)   --->   "%r_V_1198 = add i9 %zext_ln1270_27, i9 %zext_ln1273_601"   --->   Operation 2553 'add' 'r_V_1198' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2554 [1/1] (0.00ns)   --->   "%mult_V_541 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1198, i32 1, i32 8"   --->   Operation 2554 'partselect' 'mult_V_541' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2555 [1/1] (0.00ns)   --->   "%zext_ln17_516 = zext i8 %mult_V_541" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2555 'zext' 'zext_ln17_516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2556 [1/1] (0.71ns)   --->   "%r_V_1199 = sub i10 %zext_ln1273_602, i10 %zext_ln1273_599"   --->   Operation 2556 'sub' 'r_V_1199' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2557 [1/1] (0.00ns)   --->   "%trunc_ln818_491 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1199, i32 1, i32 9"   --->   Operation 2557 'partselect' 'trunc_ln818_491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2558 [1/1] (0.00ns)   --->   "%zext_ln1273_608 = zext i6 %p_read4082"   --->   Operation 2558 'zext' 'zext_ln1273_608' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2559 [1/1] (0.00ns)   --->   "%zext_ln1273_609 = zext i6 %p_read4082"   --->   Operation 2559 'zext' 'zext_ln1273_609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2560 [1/1] (0.00ns)   --->   "%zext_ln1273_610 = zext i6 %p_read4082"   --->   Operation 2560 'zext' 'zext_ln1273_610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2561 [1/1] (0.00ns)   --->   "%r_V_1208 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read4082, i3 0"   --->   Operation 2561 'bitconcatenate' 'r_V_1208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2562 [1/1] (0.00ns)   --->   "%zext_ln1273_611 = zext i9 %r_V_1208"   --->   Operation 2562 'zext' 'zext_ln1273_611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2563 [1/1] (0.00ns)   --->   "%mult_V_542 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read4082, i1 0"   --->   Operation 2563 'bitconcatenate' 'mult_V_542' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2564 [1/1] (0.00ns)   --->   "%zext_ln1273_612 = zext i7 %mult_V_542"   --->   Operation 2564 'zext' 'zext_ln1273_612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2565 [1/1] (0.00ns)   --->   "%zext_ln1273_613 = zext i7 %mult_V_542"   --->   Operation 2565 'zext' 'zext_ln1273_613' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2566 [1/1] (0.71ns)   --->   "%r_V_1200 = sub i10 %zext_ln1273_613, i10 %zext_ln1273_611"   --->   Operation 2566 'sub' 'r_V_1200' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2567 [1/1] (0.00ns)   --->   "%trunc_ln818_492 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1200, i32 1, i32 9"   --->   Operation 2567 'partselect' 'trunc_ln818_492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2568 [1/1] (0.00ns)   --->   "%sext_ln1273_322 = sext i9 %trunc_ln818_492"   --->   Operation 2568 'sext' 'sext_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2569 [1/1] (0.00ns)   --->   "%sext_ln1273_323 = sext i9 %trunc_ln818_492"   --->   Operation 2569 'sext' 'sext_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2570 [1/1] (0.00ns)   --->   "%r_V_1242 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read4082, i2 0"   --->   Operation 2570 'bitconcatenate' 'r_V_1242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2571 [1/1] (0.00ns)   --->   "%zext_ln1273_614 = zext i8 %r_V_1242"   --->   Operation 2571 'zext' 'zext_ln1273_614' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2572 [1/1] (0.70ns)   --->   "%r_V_1207 = sub i9 0, i9 %zext_ln1273_614"   --->   Operation 2572 'sub' 'r_V_1207' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2573 [1/1] (0.00ns)   --->   "%sext_ln1273_73 = sext i9 %r_V_1207"   --->   Operation 2573 'sext' 'sext_ln1273_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2574 [1/1] (0.71ns)   --->   "%r_V_1201 = sub i10 %sext_ln1273_73, i10 %zext_ln1273_609"   --->   Operation 2574 'sub' 'r_V_1201' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2575 [1/1] (0.00ns)   --->   "%trunc_ln818_493 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1201, i32 1, i32 9"   --->   Operation 2575 'partselect' 'trunc_ln818_493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2576 [1/1] (0.00ns)   --->   "%sext_ln1273_325 = sext i9 %trunc_ln818_493"   --->   Operation 2576 'sext' 'sext_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2577 [1/1] (0.71ns)   --->   "%r_V_1202 = add i10 %zext_ln1273_611, i10 %zext_ln1273_613"   --->   Operation 2577 'add' 'r_V_1202' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2578 [1/1] (0.00ns)   --->   "%mult_V_543 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1202, i32 1, i32 9"   --->   Operation 2578 'partselect' 'mult_V_543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2579 [1/1] (0.00ns)   --->   "%zext_ln818_222 = zext i9 %mult_V_543"   --->   Operation 2579 'zext' 'zext_ln818_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2580 [1/1] (0.71ns)   --->   "%r_V_1203 = sub i10 %zext_ln1273_611, i10 %zext_ln1273_609"   --->   Operation 2580 'sub' 'r_V_1203' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2581 [1/1] (0.00ns)   --->   "%trunc_ln818_494 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1203, i32 1, i32 9"   --->   Operation 2581 'partselect' 'trunc_ln818_494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2582 [1/1] (0.71ns)   --->   "%r_V_1204 = sub i10 %zext_ln1273_609, i10 %zext_ln1273_611"   --->   Operation 2582 'sub' 'r_V_1204' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2583 [1/1] (0.00ns)   --->   "%trunc_ln818_495 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1204, i32 1, i32 9"   --->   Operation 2583 'partselect' 'trunc_ln818_495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2584 [1/1] (0.00ns)   --->   "%sext_ln17_523 = sext i9 %trunc_ln818_495" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2584 'sext' 'sext_ln17_523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln17_524 = sext i9 %trunc_ln818_495" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2585 'sext' 'sext_ln17_524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2586 [1/1] (0.00ns)   --->   "%sext_ln1273_327 = sext i9 %trunc_ln818_495"   --->   Operation 2586 'sext' 'sext_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2587 [1/1] (1.23ns)   --->   "%r_V_1205 = mul i11 %zext_ln1273_608, i11 2037"   --->   Operation 2587 'mul' 'r_V_1205' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2588 [1/1] (0.00ns)   --->   "%trunc_ln818_496 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1205, i32 1, i32 10"   --->   Operation 2588 'partselect' 'trunc_ln818_496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2589 [1/1] (0.00ns)   --->   "%zext_ln17_518 = zext i7 %mult_V_542" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2589 'zext' 'zext_ln17_518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2590 [1/1] (0.70ns)   --->   "%r_V_1206 = sub i8 0, i8 %zext_ln1273_612"   --->   Operation 2590 'sub' 'r_V_1206' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2591 [1/1] (0.00ns)   --->   "%trunc_ln818_497 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_1206, i32 1, i32 7"   --->   Operation 2591 'partselect' 'trunc_ln818_497' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln1270_97 = sext i7 %trunc_ln818_497"   --->   Operation 2592 'sext' 'sext_ln1270_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2593 [1/1] (0.00ns)   --->   "%trunc_ln818_498 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1207, i32 1, i32 8"   --->   Operation 2593 'partselect' 'trunc_ln818_498' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln17_525 = sext i8 %trunc_ln818_498" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2594 'sext' 'sext_ln17_525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln1270_98 = sext i8 %trunc_ln818_498"   --->   Operation 2595 'sext' 'sext_ln1270_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2596 [1/1] (0.71ns)   --->   "%r_V_1209 = sub i10 %zext_ln1273_611, i10 %zext_ln1273_613"   --->   Operation 2596 'sub' 'r_V_1209' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2597 [1/1] (0.00ns)   --->   "%trunc_ln818_499 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1209, i32 1, i32 9"   --->   Operation 2597 'partselect' 'trunc_ln818_499' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2598 [1/1] (0.70ns)   --->   "%r_V_1210 = sub i9 %zext_ln1273_614, i9 %zext_ln1273_610"   --->   Operation 2598 'sub' 'r_V_1210' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2599 [1/1] (0.00ns)   --->   "%trunc_ln818_500 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1210, i32 1, i32 8"   --->   Operation 2599 'partselect' 'trunc_ln818_500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2600 [1/1] (0.70ns)   --->   "%r_V_1211 = sub i9 %zext_ln1273_610, i9 %zext_ln1273_614"   --->   Operation 2600 'sub' 'r_V_1211' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2601 [1/1] (0.00ns)   --->   "%trunc_ln818_501 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1211, i32 1, i32 8"   --->   Operation 2601 'partselect' 'trunc_ln818_501' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2602 [1/1] (0.00ns)   --->   "%sext_ln1273_330 = sext i8 %trunc_ln818_501"   --->   Operation 2602 'sext' 'sext_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln1273_331 = sext i8 %trunc_ln818_501"   --->   Operation 2603 'sext' 'sext_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2604 [1/1] (0.70ns)   --->   "%r_V_1212 = add i9 %zext_ln1273_614, i9 %zext_ln1273_610"   --->   Operation 2604 'add' 'r_V_1212' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2605 [1/1] (0.00ns)   --->   "%mult_V_545 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1212, i32 1, i32 8"   --->   Operation 2605 'partselect' 'mult_V_545' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2606 [1/1] (0.00ns)   --->   "%zext_ln17_519 = zext i8 %mult_V_545" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2606 'zext' 'zext_ln17_519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2607 [1/1] (0.71ns)   --->   "%r_V_1213 = add i10 %zext_ln1273_611, i10 %zext_ln1273_609"   --->   Operation 2607 'add' 'r_V_1213' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2608 [1/1] (0.00ns)   --->   "%mult_V_546 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1213, i32 1, i32 9"   --->   Operation 2608 'partselect' 'mult_V_546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2609 [1/1] (0.00ns)   --->   "%zext_ln17_520 = zext i9 %mult_V_546" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2609 'zext' 'zext_ln17_520' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2610 [1/1] (0.00ns)   --->   "%zext_ln1273_620 = zext i6 %p_read_88"   --->   Operation 2610 'zext' 'zext_ln1273_620' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2611 [1/1] (0.00ns)   --->   "%zext_ln1273_621 = zext i6 %p_read_88"   --->   Operation 2611 'zext' 'zext_ln1273_621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2612 [1/1] (0.00ns)   --->   "%shl_ln1273_95 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %p_read_88, i3 0"   --->   Operation 2612 'bitconcatenate' 'shl_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2613 [1/1] (0.00ns)   --->   "%zext_ln1273_622 = zext i9 %shl_ln1273_95"   --->   Operation 2613 'zext' 'zext_ln1273_622' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2614 [1/1] (0.00ns)   --->   "%mult_V_547 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %p_read_88, i1 0"   --->   Operation 2614 'bitconcatenate' 'mult_V_547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2615 [1/1] (0.00ns)   --->   "%zext_ln1273_623 = zext i7 %mult_V_547"   --->   Operation 2615 'zext' 'zext_ln1273_623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2616 [1/1] (0.00ns)   --->   "%zext_ln1273_624 = zext i7 %mult_V_547"   --->   Operation 2616 'zext' 'zext_ln1273_624' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2617 [1/1] (0.71ns)   --->   "%r_V_1214 = add i10 %zext_ln1273_622, i10 %zext_ln1273_624"   --->   Operation 2617 'add' 'r_V_1214' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2618 [1/1] (0.00ns)   --->   "%mult_V_548 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1214, i32 1, i32 9"   --->   Operation 2618 'partselect' 'mult_V_548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2619 [1/1] (0.00ns)   --->   "%zext_ln17_521 = zext i9 %mult_V_548" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2619 'zext' 'zext_ln17_521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2620 [1/1] (0.00ns)   --->   "%r_V_1221 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %p_read_88, i2 0"   --->   Operation 2620 'bitconcatenate' 'r_V_1221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2621 [1/1] (0.00ns)   --->   "%zext_ln1273_625 = zext i8 %r_V_1221"   --->   Operation 2621 'zext' 'zext_ln1273_625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2622 [1/1] (0.70ns)   --->   "%r_V_1216 = sub i9 %zext_ln1273_621, i9 %zext_ln1273_625"   --->   Operation 2622 'sub' 'r_V_1216' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2623 [1/1] (0.00ns)   --->   "%trunc_ln818_502 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1216, i32 1, i32 8"   --->   Operation 2623 'partselect' 'trunc_ln818_502' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2624 [1/1] (0.00ns)   --->   "%sext_ln1273_332 = sext i8 %trunc_ln818_502"   --->   Operation 2624 'sext' 'sext_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2625 [1/1] (0.70ns)   --->   "%r_V_1217 = sub i8 0, i8 %zext_ln1273_623"   --->   Operation 2625 'sub' 'r_V_1217' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2626 [1/1] (0.00ns)   --->   "%trunc_ln818_503 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %r_V_1217, i32 1, i32 7"   --->   Operation 2626 'partselect' 'trunc_ln818_503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2627 [1/1] (0.00ns)   --->   "%sext_ln1273_333 = sext i7 %trunc_ln818_503"   --->   Operation 2627 'sext' 'sext_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2628 [1/1] (0.71ns)   --->   "%r_V_1218 = sub i10 %zext_ln1273_624, i10 %zext_ln1273_622"   --->   Operation 2628 'sub' 'r_V_1218' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2629 [1/1] (0.00ns)   --->   "%trunc_ln818_504 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1218, i32 1, i32 9"   --->   Operation 2629 'partselect' 'trunc_ln818_504' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2630 [1/1] (0.00ns)   --->   "%sext_ln1273_336 = sext i9 %trunc_ln818_504"   --->   Operation 2630 'sext' 'sext_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2631 [1/1] (0.70ns)   --->   "%r_V_1220 = sub i9 0, i9 %zext_ln1273_625"   --->   Operation 2631 'sub' 'r_V_1220' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln1270_99 = sext i9 %r_V_1220"   --->   Operation 2632 'sext' 'sext_ln1270_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2633 [1/1] (0.00ns)   --->   "%trunc_ln818_506 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1220, i32 1, i32 8"   --->   Operation 2633 'partselect' 'trunc_ln818_506' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2634 [1/1] (0.00ns)   --->   "%sext_ln1270_100 = sext i8 %trunc_ln818_506"   --->   Operation 2634 'sext' 'sext_ln1270_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2635 [1/1] (0.00ns)   --->   "%sext_ln1270_101 = sext i8 %trunc_ln818_506"   --->   Operation 2635 'sext' 'sext_ln1270_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2636 [1/1] (0.00ns)   --->   "%sext_ln1270_102 = sext i8 %trunc_ln818_506"   --->   Operation 2636 'sext' 'sext_ln1270_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2637 [1/1] (0.70ns)   --->   "%r_V_1222 = add i9 %zext_ln1273_625, i9 %zext_ln1273_621"   --->   Operation 2637 'add' 'r_V_1222' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2638 [1/1] (0.00ns)   --->   "%mult_V_550 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1222, i32 1, i32 8"   --->   Operation 2638 'partselect' 'mult_V_550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2639 [1/1] (0.00ns)   --->   "%zext_ln818_223 = zext i8 %mult_V_550"   --->   Operation 2639 'zext' 'zext_ln818_223' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2640 [1/1] (0.00ns)   --->   "%zext_ln17_524 = zext i8 %mult_V_550" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 2640 'zext' 'zext_ln17_524' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2641 [1/1] (0.70ns)   --->   "%r_V_1223 = sub i9 %zext_ln1273_625, i9 %zext_ln1273_621"   --->   Operation 2641 'sub' 'r_V_1223' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2642 [1/1] (0.00ns)   --->   "%trunc_ln818_507 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %r_V_1223, i32 1, i32 8"   --->   Operation 2642 'partselect' 'trunc_ln818_507' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2643 [1/1] (0.00ns)   --->   "%sext_ln1273_338 = sext i8 %trunc_ln818_507"   --->   Operation 2643 'sext' 'sext_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2644 [1/1] (0.00ns)   --->   "%zext_ln1273_628 = zext i11 %sext_ln1273_338"   --->   Operation 2644 'zext' 'zext_ln1273_628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2645 [1/1] (0.71ns)   --->   "%r_V_1225 = sub i10 %sext_ln1270_99, i10 %zext_ln1273_620"   --->   Operation 2645 'sub' 'r_V_1225' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2646 [1/1] (0.00ns)   --->   "%trunc_ln818_509 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1225, i32 1, i32 9"   --->   Operation 2646 'partselect' 'trunc_ln818_509' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2647 [1/1] (0.00ns)   --->   "%sext_ln1273_341 = sext i9 %trunc_ln818_509"   --->   Operation 2647 'sext' 'sext_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2648 [1/1] (0.71ns)   --->   "%r_V_1226 = sub i10 %zext_ln1273_620, i10 %zext_ln1273_622"   --->   Operation 2648 'sub' 'r_V_1226' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2649 [1/1] (0.00ns)   --->   "%trunc_ln818_510 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1226, i32 1, i32 9"   --->   Operation 2649 'partselect' 'trunc_ln818_510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln813_382 = sext i9 %trunc_ln818_510"   --->   Operation 2650 'sext' 'sext_ln813_382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2651 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i9 %add_ln813"   --->   Operation 2651 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2652 [1/1] (0.73ns)   --->   "%add_ln813_639 = add i12 %zext_ln818_182, i12 %zext_ln813"   --->   Operation 2652 'add' 'add_ln813_639' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2653 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i12 %add_ln813_639"   --->   Operation 2653 'zext' 'zext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_640 = add i13 %zext_ln813_3, i13 %zext_ln17_310"   --->   Operation 2654 'add' 'add_ln813_640' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2655 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_641 = add i13 %add_ln813_640, i13 %zext_ln1273_315"   --->   Operation 2655 'add' 'add_ln813_641' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2656 [1/1] (0.00ns)   --->   "%zext_ln813_213 = zext i13 %add_ln813_641"   --->   Operation 2656 'zext' 'zext_ln813_213' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2657 [1/1] (0.00ns)   --->   "%sext_ln813_383 = sext i10 %add_ln813_642"   --->   Operation 2657 'sext' 'sext_ln813_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2658 [1/1] (0.75ns)   --->   "%add_ln813_643 = add i14 %sext_ln813_383, i14 %zext_ln813_213"   --->   Operation 2658 'add' 'add_ln813_643' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2659 [1/1] (0.71ns)   --->   "%add_ln813_645 = add i10 %sext_ln1273_149, i10 %sext_ln1273_181"   --->   Operation 2659 'add' 'add_ln813_645' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2660 [1/1] (0.00ns)   --->   "%sext_ln813_384 = sext i10 %add_ln813_645"   --->   Operation 2660 'sext' 'sext_ln813_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2661 [1/1] (0.72ns)   --->   "%add_ln813_646 = add i11 %sext_ln813_384, i11 %zext_ln17_443"   --->   Operation 2661 'add' 'add_ln813_646' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2662 [1/1] (0.71ns)   --->   "%add_ln813_648 = add i10 %sext_ln1270_57, i10 %sext_ln17_485"   --->   Operation 2662 'add' 'add_ln813_648' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2663 [1/1] (0.70ns)   --->   "%add_ln813_649 = add i9 %zext_ln818_209, i9 %sext_ln17_455"   --->   Operation 2663 'add' 'add_ln813_649' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2664 [1/1] (0.00ns)   --->   "%sext_ln813_387 = sext i9 %add_ln813_649"   --->   Operation 2664 'sext' 'sext_ln813_387' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2665 [1/1] (0.71ns)   --->   "%add_ln813_650 = add i10 %sext_ln813_387, i10 %zext_ln17_418"   --->   Operation 2665 'add' 'add_ln813_650' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2666 [1/1] (0.70ns)   --->   "%add_ln813_654 = add i10 %zext_ln17_486, i10 %sext_ln17_505"   --->   Operation 2666 'add' 'add_ln813_654' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2667 [1/1] (0.00ns)   --->   "%sext_ln813_390 = sext i10 %add_ln813_654"   --->   Operation 2667 'sext' 'sext_ln813_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2668 [1/1] (0.72ns)   --->   "%add_ln813_655 = add i11 %sext_ln813_390, i11 %sext_ln1273_297"   --->   Operation 2668 'add' 'add_ln813_655' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2669 [1/1] (0.00ns)   --->   "%sext_ln813_393 = sext i10 %add_ln813_657"   --->   Operation 2669 'sext' 'sext_ln813_393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2670 [1/1] (0.72ns)   --->   "%add_ln813_658 = add i11 %sext_ln813_393, i11 %zext_ln17_280"   --->   Operation 2670 'add' 'add_ln813_658' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2671 [1/1] (0.00ns)   --->   "%sext_ln813_13 = sext i11 %add_ln813_658"   --->   Operation 2671 'sext' 'sext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2672 [1/1] (0.73ns)   --->   "%add_ln813_659 = add i12 %zext_ln1273_292, i12 %zext_ln1273_310"   --->   Operation 2672 'add' 'add_ln813_659' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2673 [1/1] (0.00ns)   --->   "%zext_ln813_214 = zext i12 %add_ln813_659"   --->   Operation 2673 'zext' 'zext_ln813_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2674 [1/1] (0.74ns)   --->   "%add_ln813_660 = add i14 %zext_ln813_214, i14 %sext_ln813_13"   --->   Operation 2674 'add' 'add_ln813_660' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2675 [1/1] (0.71ns)   --->   "%add_ln813_661 = add i11 %zext_ln17_358, i11 %sext_ln1273_96"   --->   Operation 2675 'add' 'add_ln813_661' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2676 [1/1] (0.00ns)   --->   "%sext_ln813_394 = sext i11 %add_ln813_661"   --->   Operation 2676 'sext' 'sext_ln813_394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2677 [1/1] (0.00ns)   --->   "%zext_ln813_215 = zext i9 %add_ln813_662"   --->   Operation 2677 'zext' 'zext_ln813_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2678 [1/1] (0.73ns)   --->   "%add_ln813_663 = add i12 %zext_ln813_215, i12 %sext_ln813_394"   --->   Operation 2678 'add' 'add_ln813_663' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2679 [1/1] (0.00ns)   --->   "%sext_ln813_395 = sext i12 %add_ln813_663"   --->   Operation 2679 'sext' 'sext_ln813_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_664 = add i14 %sext_ln813_395, i14 %add_ln813_660"   --->   Operation 2680 'add' 'add_ln813_664' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2681 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_665 = add i14 %add_ln813_664, i14 %zext_ln1273_372"   --->   Operation 2681 'add' 'add_ln813_665' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_666 = add i11 %zext_ln17_416, i11 %sext_ln1273_205"   --->   Operation 2682 'add' 'add_ln813_666' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2683 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_667 = add i11 %add_ln813_666, i11 %zext_ln17_387"   --->   Operation 2683 'add' 'add_ln813_667' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2684 [1/1] (0.71ns)   --->   "%add_ln813_669 = add i10 %sext_ln1273_229, i10 %zext_ln17_379"   --->   Operation 2684 'add' 'add_ln813_669' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2685 [1/1] (0.70ns)   --->   "%add_ln813_670 = add i9 %sext_ln1273_212, i9 %sext_ln1273_168"   --->   Operation 2685 'add' 'add_ln813_670' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2686 [1/1] (0.00ns)   --->   "%sext_ln813_399 = sext i9 %add_ln813_670"   --->   Operation 2686 'sext' 'sext_ln813_399' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2687 [1/1] (0.71ns)   --->   "%add_ln813_671 = add i10 %sext_ln813_399, i10 %sext_ln1273_177"   --->   Operation 2687 'add' 'add_ln813_671' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2688 [1/1] (0.70ns)   --->   "%add_ln813_675 = add i9 %zext_ln17_504, i9 %zext_ln17_496"   --->   Operation 2688 'add' 'add_ln813_675' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2689 [1/1] (0.00ns)   --->   "%zext_ln813_216 = zext i9 %add_ln813_675"   --->   Operation 2689 'zext' 'zext_ln813_216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2690 [1/1] (0.71ns)   --->   "%add_ln813_676 = add i11 %zext_ln813_216, i11 %sext_ln1273_272"   --->   Operation 2690 'add' 'add_ln813_676' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2691 [1/1] (0.00ns)   --->   "%sext_ln813_406 = sext i12 %add_ln813_682"   --->   Operation 2691 'sext' 'sext_ln813_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_683 = add i13 %sext_ln813_406, i13 %zext_ln1273_304"   --->   Operation 2692 'add' 'add_ln813_683' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln813_408 = sext i10 %add_ln813_685"   --->   Operation 2693 'sext' 'sext_ln813_408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2694 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_686 = add i13 %sext_ln813_408, i13 %add_ln813_683"   --->   Operation 2694 'add' 'add_ln813_686' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2695 [1/1] (0.71ns)   --->   "%add_ln813_690 = add i10 %sext_ln1273_141, i10 %sext_ln1273_162"   --->   Operation 2695 'add' 'add_ln813_690' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2696 [1/1] (0.00ns)   --->   "%sext_ln813_412 = sext i10 %add_ln813_690"   --->   Operation 2696 'sext' 'sext_ln813_412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2697 [1/1] (0.70ns)   --->   "%add_ln813_691 = add i9 %zext_ln818_208, i9 %sext_ln1273_168"   --->   Operation 2697 'add' 'add_ln813_691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln813_413 = sext i9 %add_ln813_691"   --->   Operation 2698 'sext' 'sext_ln813_413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2699 [1/1] (0.72ns)   --->   "%add_ln813_692 = add i11 %sext_ln813_413, i11 %sext_ln813_412"   --->   Operation 2699 'add' 'add_ln813_692' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2700 [1/1] (0.73ns)   --->   "%add_ln813_694 = add i12 %zext_ln17_432, i12 %zext_ln1273_529"   --->   Operation 2700 'add' 'add_ln813_694' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2701 [1/1] (0.71ns)   --->   "%add_ln813_696 = add i10 %sext_ln1270_69, i10 %zext_ln17_459"   --->   Operation 2701 'add' 'add_ln813_696' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln813_415 = sext i10 %add_ln813_696"   --->   Operation 2702 'sext' 'sext_ln813_415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2703 [1/1] (0.70ns)   --->   "%add_ln813_697 = add i9 %sext_ln1273_304, i9 %sext_ln1273_292"   --->   Operation 2703 'add' 'add_ln813_697' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2704 [1/1] (0.00ns)   --->   "%sext_ln813_416 = sext i9 %add_ln813_697"   --->   Operation 2704 'sext' 'sext_ln813_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2705 [1/1] (0.72ns)   --->   "%add_ln813_698 = add i11 %sext_ln813_416, i11 %sext_ln813_415"   --->   Operation 2705 'add' 'add_ln813_698' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln813_20 = sext i10 %add_ln813_700"   --->   Operation 2706 'sext' 'sext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2707 [1/1] (0.73ns)   --->   "%add_ln813_701 = add i13 %sext_ln813_20, i13 %zext_ln17_300"   --->   Operation 2707 'add' 'add_ln813_701' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_702 = add i13 %add_ln813_701, i13 %sext_ln1270_20"   --->   Operation 2708 'add' 'add_ln813_702' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2709 [1/1] (0.00ns)   --->   "%sext_ln813_419 = sext i8 %add_ln813_703"   --->   Operation 2709 'sext' 'sext_ln813_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2710 [1/1] (0.70ns)   --->   "%add_ln813_704 = add i9 %sext_ln813_419, i9 %sext_ln17_403"   --->   Operation 2710 'add' 'add_ln813_704' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2711 [1/1] (0.00ns)   --->   "%sext_ln813_420 = sext i9 %add_ln813_704"   --->   Operation 2711 'sext' 'sext_ln813_420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2712 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_705 = add i13 %sext_ln813_420, i13 %add_ln813_702"   --->   Operation 2712 'add' 'add_ln813_705' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln813_421 = sext i13 %add_ln813_705"   --->   Operation 2713 'sext' 'sext_ln813_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_706 = add i14 %sext_ln813_421, i14 %zext_ln1273_438"   --->   Operation 2714 'add' 'add_ln813_706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2715 [1/1] (0.73ns)   --->   "%add_ln813_707 = add i12 %zext_ln1273_501, i12 %zext_ln17_480"   --->   Operation 2715 'add' 'add_ln813_707' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2716 [1/1] (0.00ns)   --->   "%zext_ln813_218 = zext i12 %add_ln813_707"   --->   Operation 2716 'zext' 'zext_ln813_218' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2717 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_708 = add i14 %zext_ln813_218, i14 %add_ln813_706"   --->   Operation 2717 'add' 'add_ln813_708' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2718 [1/1] (0.71ns)   --->   "%add_ln813_709 = add i10 %sext_ln17_421, i10 %sext_ln1273_150"   --->   Operation 2718 'add' 'add_ln813_709' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2719 [1/1] (0.70ns)   --->   "%add_ln813_710 = add i10 %zext_ln17_427, i10 %sext_ln1273_193"   --->   Operation 2719 'add' 'add_ln813_710' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2720 [1/1] (0.00ns)   --->   "%sext_ln813_424 = sext i10 %add_ln813_710"   --->   Operation 2720 'sext' 'sext_ln813_424' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2721 [1/1] (0.72ns)   --->   "%add_ln813_711 = add i11 %sext_ln813_424, i11 %sext_ln1273_246"   --->   Operation 2721 'add' 'add_ln813_711' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2722 [1/1] (0.70ns)   --->   "%add_ln813_714 = add i9 %zext_ln818_220, i9 %sext_ln17_509"   --->   Operation 2722 'add' 'add_ln813_714' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2723 [1/1] (0.00ns)   --->   "%sext_ln813_430 = sext i10 %add_ln813_717"   --->   Operation 2723 'sext' 'sext_ln813_430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2724 [1/1] (0.73ns)   --->   "%add_ln813_718 = add i13 %sext_ln813_430, i13 %zext_ln17_282"   --->   Operation 2724 'add' 'add_ln813_718' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2725 [1/1] (0.00ns)   --->   "%sext_ln813_431 = sext i13 %add_ln813_718"   --->   Operation 2725 'sext' 'sext_ln813_431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2726 [1/1] (0.73ns)   --->   "%add_ln813_719 = add i12 %zext_ln17_338, i12 %zext_ln17_372"   --->   Operation 2726 'add' 'add_ln813_719' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2727 [1/1] (0.00ns)   --->   "%zext_ln813_219 = zext i12 %add_ln813_719"   --->   Operation 2727 'zext' 'zext_ln813_219' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2728 [1/1] (0.75ns)   --->   "%add_ln813_720 = add i14 %zext_ln813_219, i14 %sext_ln813_431"   --->   Operation 2728 'add' 'add_ln813_720' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2729 [1/1] (0.00ns)   --->   "%sext_ln813_433 = sext i11 %add_ln813_723"   --->   Operation 2729 'sext' 'sext_ln813_433' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_724 = add i14 %sext_ln813_433, i14 %add_ln813_720"   --->   Operation 2730 'add' 'add_ln813_724' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2731 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_725 = add i14 %add_ln813_724, i14 %zext_ln1273_413"   --->   Operation 2731 'add' 'add_ln813_725' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2732 [1/1] (0.73ns)   --->   "%add_ln813_726 = add i12 %zext_ln17_432, i12 %zext_ln17_377"   --->   Operation 2732 'add' 'add_ln813_726' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_728 = add i11 %zext_ln17_447, i11 %sext_ln1273_198"   --->   Operation 2733 'add' 'add_ln813_728' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2734 [1/1] (0.70ns)   --->   "%add_ln813_729 = add i9 %sext_ln1273_189, i9 %sext_ln1273_206"   --->   Operation 2734 'add' 'add_ln813_729' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2735 [1/1] (0.00ns)   --->   "%sext_ln813_435 = sext i9 %add_ln813_729"   --->   Operation 2735 'sext' 'sext_ln813_435' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2736 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_730 = add i11 %sext_ln813_435, i11 %add_ln813_728"   --->   Operation 2736 'add' 'add_ln813_730' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2737 [1/1] (0.70ns)   --->   "%add_ln813_733 = add i9 %zext_ln17_504, i9 %zext_ln1273_514"   --->   Operation 2737 'add' 'add_ln813_733' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2738 [1/1] (0.00ns)   --->   "%zext_ln813_222 = zext i9 %add_ln813_733"   --->   Operation 2738 'zext' 'zext_ln813_222' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2739 [1/1] (0.71ns)   --->   "%add_ln813_734 = add i10 %zext_ln813_222, i10 %zext_ln818_217"   --->   Operation 2739 'add' 'add_ln813_734' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2740 [1/1] (0.00ns)   --->   "%zext_ln813_7 = zext i10 %add_ln813_737"   --->   Operation 2740 'zext' 'zext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2741 [1/1] (0.00ns)   --->   "%sext_ln813_438 = sext i11 %add_ln813_738"   --->   Operation 2741 'sext' 'sext_ln813_438' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2742 [1/1] (0.73ns)   --->   "%add_ln813_739 = add i12 %sext_ln813_438, i12 %zext_ln813_7"   --->   Operation 2742 'add' 'add_ln813_739' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2743 [1/1] (0.00ns)   --->   "%sext_ln813_28 = sext i12 %add_ln813_739"   --->   Operation 2743 'sext' 'sext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2744 [1/1] (0.72ns)   --->   "%add_ln813_740 = add i11 %sext_ln1273_128, i11 %sext_ln17_412"   --->   Operation 2744 'add' 'add_ln813_740' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2745 [1/1] (0.00ns)   --->   "%sext_ln813_439 = sext i11 %add_ln813_740"   --->   Operation 2745 'sext' 'sext_ln813_439' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2746 [1/1] (0.74ns)   --->   "%add_ln813_741 = add i13 %sext_ln813_439, i13 %sext_ln813_28"   --->   Operation 2746 'add' 'add_ln813_741' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2747 [1/1] (0.00ns)   --->   "%sext_ln813_29 = sext i13 %add_ln813_741"   --->   Operation 2747 'sext' 'sext_ln813_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2748 [1/1] (0.75ns)   --->   "%add_ln813_742 = add i14 %sext_ln813_29, i14 %zext_ln17_394"   --->   Operation 2748 'add' 'add_ln813_742' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2749 [1/1] (0.70ns)   --->   "%add_ln813_743 = add i10 %zext_ln17_403, i10 %sext_ln17_425"   --->   Operation 2749 'add' 'add_ln813_743' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2750 [1/1] (0.71ns)   --->   "%add_ln813_748 = add i10 %sext_ln1273_300, i10 %sext_ln1273_222"   --->   Operation 2750 'add' 'add_ln813_748' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2751 [1/1] (0.00ns)   --->   "%sext_ln813_443 = sext i10 %add_ln813_748"   --->   Operation 2751 'sext' 'sext_ln813_443' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2752 [1/1] (0.70ns)   --->   "%add_ln813_749 = add i8 %zext_ln17_497, i8 %zext_ln1273_512"   --->   Operation 2752 'add' 'add_ln813_749' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2753 [1/1] (0.00ns)   --->   "%zext_ln813_224 = zext i8 %add_ln813_749"   --->   Operation 2753 'zext' 'zext_ln813_224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2754 [1/1] (0.70ns)   --->   "%add_ln813_750 = add i9 %zext_ln813_224, i9 %zext_ln17_476"   --->   Operation 2754 'add' 'add_ln813_750' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2755 [1/1] (0.00ns)   --->   "%zext_ln813_225 = zext i9 %add_ln813_750"   --->   Operation 2755 'zext' 'zext_ln813_225' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2756 [1/1] (0.72ns)   --->   "%add_ln813_751 = add i11 %zext_ln813_225, i11 %sext_ln813_443"   --->   Operation 2756 'add' 'add_ln813_751' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2757 [1/1] (0.00ns)   --->   "%sext_ln813_446 = sext i11 %add_ln813_754"   --->   Operation 2757 'sext' 'sext_ln813_446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2758 [1/1] (0.73ns)   --->   "%add_ln813_755 = add i12 %zext_ln1273_287, i12 %zext_ln17_324"   --->   Operation 2758 'add' 'add_ln813_755' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2759 [1/1] (0.00ns)   --->   "%zext_ln813_226 = zext i12 %add_ln813_755"   --->   Operation 2759 'zext' 'zext_ln813_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_756 = add i13 %zext_ln813_226, i13 %sext_ln813_446"   --->   Operation 2760 'add' 'add_ln813_756' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2761 [1/1] (0.00ns)   --->   "%sext_ln813_447 = sext i10 %add_ln813_757"   --->   Operation 2761 'sext' 'sext_ln813_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln813_448 = sext i9 %add_ln813_758"   --->   Operation 2762 'sext' 'sext_ln813_448' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2763 [1/1] (0.72ns)   --->   "%add_ln813_759 = add i11 %sext_ln813_448, i11 %sext_ln813_447"   --->   Operation 2763 'add' 'add_ln813_759' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2764 [1/1] (0.00ns)   --->   "%sext_ln813_449 = sext i11 %add_ln813_759"   --->   Operation 2764 'sext' 'sext_ln813_449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2765 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_760 = add i13 %sext_ln813_449, i13 %add_ln813_756"   --->   Operation 2765 'add' 'add_ln813_760' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2766 [1/1] (0.71ns)   --->   "%add_ln813_762 = add i10 %sext_ln1273_241, i10 %sext_ln17_493"   --->   Operation 2766 'add' 'add_ln813_762' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2767 [1/1] (0.71ns)   --->   "%add_ln813_765 = add i10 %sext_ln1273_265, i10 %zext_ln17_403"   --->   Operation 2767 'add' 'add_ln813_765' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2768 [1/1] (0.70ns)   --->   "%add_ln813_766 = add i9 %sext_ln1273_221, i9 %zext_ln17_426"   --->   Operation 2768 'add' 'add_ln813_766' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2769 [1/1] (0.00ns)   --->   "%sext_ln813_454 = sext i9 %add_ln813_766"   --->   Operation 2769 'sext' 'sext_ln813_454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2770 [1/1] (0.71ns)   --->   "%add_ln813_767 = add i10 %sext_ln813_454, i10 %sext_ln17_449"   --->   Operation 2770 'add' 'add_ln813_767' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2771 [1/1] (0.70ns)   --->   "%add_ln813_771 = add i9 %sext_ln1273_282, i9 %sext_ln17_520"   --->   Operation 2771 'add' 'add_ln813_771' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2772 [1/1] (0.00ns)   --->   "%sext_ln813_37 = sext i13 %add_ln813_775"   --->   Operation 2772 'sext' 'sext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2773 [1/1] (0.73ns)   --->   "%add_ln813_776 = add i12 %zext_ln1273_310, i12 %zext_ln17_347"   --->   Operation 2773 'add' 'add_ln813_776' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2774 [1/1] (0.00ns)   --->   "%zext_ln813_228 = zext i12 %add_ln813_776"   --->   Operation 2774 'zext' 'zext_ln813_228' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2775 [1/1] (0.75ns)   --->   "%add_ln813_777 = add i14 %zext_ln813_228, i14 %sext_ln813_37"   --->   Operation 2775 'add' 'add_ln813_777' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2776 [1/1] (0.00ns)   --->   "%sext_ln813_460 = sext i10 %add_ln813_779"   --->   Operation 2776 'sext' 'sext_ln813_460' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_780 = add i14 %sext_ln813_460, i14 %add_ln813_777"   --->   Operation 2777 'add' 'add_ln813_780' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2778 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_781 = add i14 %add_ln813_780, i14 %zext_ln1273_358"   --->   Operation 2778 'add' 'add_ln813_781' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2779 [1/1] (0.73ns)   --->   "%add_ln813_782 = add i13 %zext_ln1273_488, i13 %sext_ln1270_48"   --->   Operation 2779 'add' 'add_ln813_782' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2780 [1/1] (0.70ns)   --->   "%add_ln813_784 = add i10 %zext_ln17_401, i10 %sext_ln1270_36"   --->   Operation 2780 'add' 'add_ln813_784' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2781 [1/1] (0.00ns)   --->   "%sext_ln813_463 = sext i10 %add_ln813_784"   --->   Operation 2781 'sext' 'sext_ln813_463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2782 [1/1] (0.70ns)   --->   "%add_ln813_785 = add i9 %sext_ln1273_178, i9 %zext_ln17_410"   --->   Operation 2782 'add' 'add_ln813_785' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2783 [1/1] (0.00ns)   --->   "%sext_ln813_464 = sext i9 %add_ln813_785"   --->   Operation 2783 'sext' 'sext_ln813_464' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2784 [1/1] (0.72ns)   --->   "%add_ln813_786 = add i11 %sext_ln813_464, i11 %sext_ln813_463"   --->   Operation 2784 'add' 'add_ln813_786' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2785 [1/1] (0.70ns)   --->   "%add_ln813_790 = add i9 %sext_ln1273_282, i9 %zext_ln17_467"   --->   Operation 2785 'add' 'add_ln813_790' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln813_467 = sext i9 %add_ln813_790"   --->   Operation 2786 'sext' 'sext_ln813_467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2787 [1/1] (0.71ns)   --->   "%add_ln813_791 = add i10 %sext_ln813_467, i10 %sext_ln17_488"   --->   Operation 2787 'add' 'add_ln813_791' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln813_470 = sext i10 %add_ln813_793"   --->   Operation 2788 'sext' 'sext_ln813_470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2789 [1/1] (0.00ns)   --->   "%sext_ln813_471 = sext i10 %add_ln813_794"   --->   Operation 2789 'sext' 'sext_ln813_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2790 [1/1] (0.72ns)   --->   "%add_ln813_795 = add i11 %sext_ln813_471, i11 %sext_ln813_470"   --->   Operation 2790 'add' 'add_ln813_795' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln813_472 = sext i11 %add_ln813_795"   --->   Operation 2791 'sext' 'sext_ln813_472' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_796 = add i12 %sext_ln813_472, i12 %sext_ln1270_13"   --->   Operation 2792 'add' 'add_ln813_796' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln813_473 = sext i9 %add_ln813_797"   --->   Operation 2793 'sext' 'sext_ln813_473' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2794 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_798 = add i12 %sext_ln813_473, i12 %add_ln813_796"   --->   Operation 2794 'add' 'add_ln813_798' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2795 [1/1] (0.00ns)   --->   "%sext_ln813_474 = sext i12 %add_ln813_798"   --->   Operation 2795 'sext' 'sext_ln813_474' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2796 [1/1] (0.74ns)   --->   "%add_ln813_799 = add i13 %sext_ln813_474, i13 %zext_ln17_352"   --->   Operation 2796 'add' 'add_ln813_799' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2797 [1/1] (0.71ns)   --->   "%add_ln813_800 = add i10 %sext_ln1273_200, i10 %zext_ln17_369"   --->   Operation 2797 'add' 'add_ln813_800' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2798 [1/1] (0.70ns)   --->   "%add_ln813_803 = add i10 %zext_ln17_399, i10 %sext_ln1270_36"   --->   Operation 2798 'add' 'add_ln813_803' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2799 [1/1] (0.70ns)   --->   "%add_ln813_804 = add i9 %sext_ln1273_221, i9 %sext_ln1273_231"   --->   Operation 2799 'add' 'add_ln813_804' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln813_479 = sext i9 %add_ln813_804"   --->   Operation 2800 'sext' 'sext_ln813_479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2801 [1/1] (0.71ns)   --->   "%add_ln813_805 = add i10 %sext_ln813_479, i10 %sext_ln1273_208"   --->   Operation 2801 'add' 'add_ln813_805' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2802 [1/1] (0.73ns)   --->   "%add_ln813_808 = add i12 %zext_ln1270_35, i12 %zext_ln17_501"   --->   Operation 2802 'add' 'add_ln813_808' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2803 [1/1] (0.70ns)   --->   "%add_ln813_810 = add i9 %zext_ln1273_593, i9 %zext_ln17_487"   --->   Operation 2803 'add' 'add_ln813_810' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2804 [1/1] (0.00ns)   --->   "%zext_ln813_230 = zext i9 %add_ln813_810"   --->   Operation 2804 'zext' 'zext_ln813_230' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2805 [1/1] (0.71ns)   --->   "%add_ln813_811 = add i11 %zext_ln813_230, i11 %sext_ln17_487"   --->   Operation 2805 'add' 'add_ln813_811' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2806 [1/1] (0.00ns)   --->   "%sext_ln813_485 = sext i9 %add_ln813_813"   --->   Operation 2806 'sext' 'sext_ln813_485' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2807 [1/1] (0.71ns)   --->   "%add_ln813_814 = add i10 %sext_ln813_485, i10 %zext_ln818_190"   --->   Operation 2807 'add' 'add_ln813_814' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln813_486 = sext i10 %add_ln813_814"   --->   Operation 2808 'sext' 'sext_ln813_486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2809 [1/1] (0.70ns)   --->   "%add_ln813_815 = add i10 %zext_ln17_364, i10 %sext_ln1273_88"   --->   Operation 2809 'add' 'add_ln813_815' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2810 [1/1] (0.00ns)   --->   "%sext_ln813_487 = sext i10 %add_ln813_815"   --->   Operation 2810 'sext' 'sext_ln813_487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2811 [1/1] (0.72ns)   --->   "%add_ln813_816 = add i11 %sext_ln813_487, i11 %sext_ln1273_78"   --->   Operation 2811 'add' 'add_ln813_816' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2812 [1/1] (0.00ns)   --->   "%sext_ln813_488 = sext i11 %add_ln813_816"   --->   Operation 2812 'sext' 'sext_ln813_488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2813 [1/1] (0.73ns)   --->   "%add_ln813_817 = add i12 %sext_ln813_488, i12 %sext_ln813_486"   --->   Operation 2813 'add' 'add_ln813_817' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2814 [1/1] (0.70ns)   --->   "%add_ln813_819 = add i9 %zext_ln818_208, i9 %sext_ln17_455"   --->   Operation 2814 'add' 'add_ln813_819' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2815 [1/1] (0.00ns)   --->   "%sext_ln813_490 = sext i9 %add_ln813_819"   --->   Operation 2815 'sext' 'sext_ln813_490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2816 [1/1] (0.72ns)   --->   "%add_ln813_820 = add i11 %sext_ln813_490, i11 %sext_ln1273_236"   --->   Operation 2816 'add' 'add_ln813_820' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2817 [1/1] (0.71ns)   --->   "%add_ln813_825 = add i10 %sext_ln1273_300, i10 %zext_ln17_500"   --->   Operation 2817 'add' 'add_ln813_825' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2818 [1/1] (0.00ns)   --->   "%sext_ln813_494 = sext i10 %add_ln813_825"   --->   Operation 2818 'sext' 'sext_ln813_494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2819 [1/1] (0.70ns)   --->   "%add_ln813_826 = add i9 %sext_ln17_504, i9 %sext_ln17_520"   --->   Operation 2819 'add' 'add_ln813_826' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2820 [1/1] (0.00ns)   --->   "%sext_ln813_495 = sext i9 %add_ln813_826"   --->   Operation 2820 'sext' 'sext_ln813_495' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2821 [1/1] (0.72ns)   --->   "%add_ln813_827 = add i11 %sext_ln813_495, i11 %sext_ln813_494"   --->   Operation 2821 'add' 'add_ln813_827' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2822 [1/1] (0.00ns)   --->   "%sext_ln813_497 = sext i11 %add_ln813_829"   --->   Operation 2822 'sext' 'sext_ln813_497' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2823 [1/1] (0.72ns)   --->   "%add_ln813_830 = add i11 %sext_ln1273_72, i11 %sext_ln17_417"   --->   Operation 2823 'add' 'add_ln813_830' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2824 [1/1] (0.00ns)   --->   "%sext_ln813_498 = sext i11 %add_ln813_830"   --->   Operation 2824 'sext' 'sext_ln813_498' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2825 [1/1] (0.73ns)   --->   "%add_ln813_831 = add i12 %sext_ln813_498, i12 %sext_ln813_497"   --->   Operation 2825 'add' 'add_ln813_831' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2826 [1/1] (0.00ns)   --->   "%sext_ln813_499 = sext i12 %add_ln813_831"   --->   Operation 2826 'sext' 'sext_ln813_499' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_832 = add i13 %sext_ln813_499, i13 %zext_ln1273_338"   --->   Operation 2827 'add' 'add_ln813_832' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2828 [1/1] (0.71ns)   --->   "%add_ln813_833 = add i10 %zext_ln818_195, i10 %sext_ln17_425"   --->   Operation 2828 'add' 'add_ln813_833' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2829 [1/1] (0.00ns)   --->   "%sext_ln813_500 = sext i10 %add_ln813_833"   --->   Operation 2829 'sext' 'sext_ln813_500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2830 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_834 = add i13 %sext_ln813_500, i13 %add_ln813_832"   --->   Operation 2830 'add' 'add_ln813_834' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2831 [1/1] (0.73ns)   --->   "%add_ln813_835 = add i13 %zext_ln1273_404, i13 %sext_ln1273_148"   --->   Operation 2831 'add' 'add_ln813_835' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2832 [1/1] (0.71ns)   --->   "%add_ln813_837 = add i10 %sext_ln1273_167, i10 %sext_ln1270_43"   --->   Operation 2832 'add' 'add_ln813_837' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2833 [1/1] (0.00ns)   --->   "%sext_ln813_503 = sext i10 %add_ln813_837"   --->   Operation 2833 'sext' 'sext_ln813_503' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2834 [1/1] (0.71ns)   --->   "%add_ln813_838 = add i10 %sext_ln1273_184, i10 %sext_ln17_458"   --->   Operation 2834 'add' 'add_ln813_838' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2835 [1/1] (0.00ns)   --->   "%sext_ln813_504 = sext i10 %add_ln813_838"   --->   Operation 2835 'sext' 'sext_ln813_504' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2836 [1/1] (0.72ns)   --->   "%add_ln813_839 = add i11 %sext_ln813_504, i11 %sext_ln813_503"   --->   Operation 2836 'add' 'add_ln813_839' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2837 [1/1] (0.73ns)   --->   "%add_ln813_842 = add i12 %zext_ln17_421, i12 %zext_ln17_494"   --->   Operation 2837 'add' 'add_ln813_842' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_844 = add i11 %zext_ln17_447, i11 %sext_ln17_469"   --->   Operation 2838 'add' 'add_ln813_844' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2839 [1/1] (0.70ns)   --->   "%add_ln813_845 = add i8 %zext_ln17_511, i8 %zext_ln1273_535"   --->   Operation 2839 'add' 'add_ln813_845' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2840 [1/1] (0.00ns)   --->   "%zext_ln813_232 = zext i8 %add_ln813_845"   --->   Operation 2840 'zext' 'zext_ln813_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2841 [1/1] (0.70ns)   --->   "%add_ln813_846 = add i9 %zext_ln813_232, i9 %zext_ln17_504"   --->   Operation 2841 'add' 'add_ln813_846' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2842 [1/1] (0.00ns)   --->   "%zext_ln813_233 = zext i9 %add_ln813_846"   --->   Operation 2842 'zext' 'zext_ln813_233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2843 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_847 = add i11 %zext_ln813_233, i11 %add_ln813_844"   --->   Operation 2843 'add' 'add_ln813_847' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2844 [1/1] (0.00ns)   --->   "%sext_ln813_52 = sext i11 %add_ln813_850"   --->   Operation 2844 'sext' 'sext_ln813_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2845 [1/1] (0.73ns)   --->   "%add_ln813_851 = add i13 %sext_ln813_52, i13 %zext_ln17_320"   --->   Operation 2845 'add' 'add_ln813_851' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2846 [1/1] (0.00ns)   --->   "%sext_ln813_53 = sext i13 %add_ln813_851"   --->   Operation 2846 'sext' 'sext_ln813_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_852 = add i14 %sext_ln813_53, i14 %zext_ln17_371"   --->   Operation 2847 'add' 'add_ln813_852' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2848 [1/1] (0.70ns)   --->   "%add_ln813_853 = add i9 %sext_ln17_437, i9 %sext_ln1273_108"   --->   Operation 2848 'add' 'add_ln813_853' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2849 [1/1] (0.00ns)   --->   "%sext_ln813_510 = sext i9 %add_ln813_853"   --->   Operation 2849 'sext' 'sext_ln813_510' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2850 [1/1] (0.71ns)   --->   "%add_ln813_854 = add i10 %sext_ln813_510, i10 %zext_ln818_193"   --->   Operation 2850 'add' 'add_ln813_854' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2851 [1/1] (0.00ns)   --->   "%sext_ln813_511 = sext i10 %add_ln813_854"   --->   Operation 2851 'sext' 'sext_ln813_511' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2852 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_855 = add i14 %sext_ln813_511, i14 %add_ln813_852"   --->   Operation 2852 'add' 'add_ln813_855' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2853 [1/1] (0.71ns)   --->   "%add_ln813_857 = add i10 %sext_ln17_465, i10 %sext_ln1273_229"   --->   Operation 2853 'add' 'add_ln813_857' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2854 [1/1] (0.00ns)   --->   "%sext_ln813_512 = sext i10 %add_ln813_857"   --->   Operation 2854 'sext' 'sext_ln813_512' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2855 [1/1] (0.72ns)   --->   "%add_ln813_858 = add i11 %sext_ln813_512, i11 %zext_ln17_387"   --->   Operation 2855 'add' 'add_ln813_858' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2856 [1/1] (0.71ns)   --->   "%add_ln813_860 = add i10 %sext_ln17_493, i10 %zext_ln17_457"   --->   Operation 2856 'add' 'add_ln813_860' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2857 [1/1] (0.70ns)   --->   "%add_ln813_861 = add i9 %zext_ln17_426, i9 %sext_ln1273_164"   --->   Operation 2857 'add' 'add_ln813_861' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2858 [1/1] (0.00ns)   --->   "%sext_ln813_516 = sext i9 %add_ln813_861"   --->   Operation 2858 'sext' 'sext_ln813_516' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2859 [1/1] (0.71ns)   --->   "%add_ln813_862 = add i10 %sext_ln813_516, i10 %sext_ln1273_245"   --->   Operation 2859 'add' 'add_ln813_862' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2860 [1/1] (0.70ns)   --->   "%add_ln813_867 = add i9 %sext_ln1273_267, i9 %zext_ln17_492"   --->   Operation 2860 'add' 'add_ln813_867' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2861 [1/1] (0.00ns)   --->   "%sext_ln813_519 = sext i9 %add_ln813_867"   --->   Operation 2861 'sext' 'sext_ln813_519' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2862 [1/1] (0.71ns)   --->   "%add_ln813_868 = add i10 %sext_ln813_519, i10 %zext_ln17_515"   --->   Operation 2862 'add' 'add_ln813_868' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2863 [1/1] (0.00ns)   --->   "%sext_ln813_522 = sext i11 %add_ln813_870"   --->   Operation 2863 'sext' 'sext_ln813_522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2864 [1/1] (0.00ns)   --->   "%sext_ln813_523 = sext i11 %add_ln813_871"   --->   Operation 2864 'sext' 'sext_ln813_523' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2865 [1/1] (0.73ns)   --->   "%add_ln813_872 = add i12 %sext_ln813_523, i12 %sext_ln813_522"   --->   Operation 2865 'add' 'add_ln813_872' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2866 [1/1] (0.00ns)   --->   "%sext_ln813_57 = sext i12 %add_ln813_872"   --->   Operation 2866 'sext' 'sext_ln813_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2867 [1/1] (0.73ns)   --->   "%add_ln813_873 = add i12 %zext_ln1273_303, i12 %zext_ln17_338"   --->   Operation 2867 'add' 'add_ln813_873' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2868 [1/1] (0.00ns)   --->   "%zext_ln813_235 = zext i12 %add_ln813_873"   --->   Operation 2868 'zext' 'zext_ln813_235' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_874 = add i14 %zext_ln813_235, i14 %sext_ln813_57"   --->   Operation 2869 'add' 'add_ln813_874' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2870 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_875 = add i14 %add_ln813_874, i14 %zext_ln17_350"   --->   Operation 2870 'add' 'add_ln813_875' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2871 [1/1] (0.71ns)   --->   "%add_ln813_878 = add i10 %sext_ln17_472, i10 %sext_ln1273_230"   --->   Operation 2871 'add' 'add_ln813_878' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2872 [1/1] (0.70ns)   --->   "%add_ln813_879 = add i9 %sext_ln1270_61, i9 %sext_ln1273_207"   --->   Operation 2872 'add' 'add_ln813_879' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2873 [1/1] (0.00ns)   --->   "%sext_ln813_527 = sext i9 %add_ln813_879"   --->   Operation 2873 'sext' 'sext_ln813_527' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2874 [1/1] (0.71ns)   --->   "%add_ln813_880 = add i10 %sext_ln813_527, i10 %zext_ln17_364"   --->   Operation 2874 'add' 'add_ln813_880' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2875 [1/1] (0.00ns)   --->   "%sext_ln813_60 = sext i10 %add_ln813_889"   --->   Operation 2875 'sext' 'sext_ln813_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2876 [1/1] (0.73ns)   --->   "%add_ln813_890 = add i13 %sext_ln813_60, i13 %zext_ln17_301"   --->   Operation 2876 'add' 'add_ln813_890' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2877 [1/1] (0.00ns)   --->   "%sext_ln813_61 = sext i13 %add_ln813_890"   --->   Operation 2877 'sext' 'sext_ln813_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2878 [1/1] (0.75ns)   --->   "%add_ln813_891 = add i14 %sext_ln813_61, i14 %zext_ln17_323"   --->   Operation 2878 'add' 'add_ln813_891' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2879 [1/1] (0.00ns)   --->   "%sext_ln813_533 = sext i11 %add_ln813_892"   --->   Operation 2879 'sext' 'sext_ln813_533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_893 = add i14 %sext_ln813_533, i14 %add_ln813_891"   --->   Operation 2880 'add' 'add_ln813_893' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2881 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_894 = add i14 %add_ln813_893, i14 %zext_ln1273_445"   --->   Operation 2881 'add' 'add_ln813_894' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2882 [1/1] (0.71ns)   --->   "%add_ln813_895 = add i11 %zext_ln17_373, i11 %sext_ln1273_127"   --->   Operation 2882 'add' 'add_ln813_895' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln813_535 = sext i11 %add_ln813_895"   --->   Operation 2883 'sext' 'sext_ln813_535' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2884 [1/1] (0.73ns)   --->   "%add_ln813_896 = add i12 %sext_ln813_535, i12 %sext_ln70_16"   --->   Operation 2884 'add' 'add_ln813_896' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2885 [1/1] (0.71ns)   --->   "%add_ln813_898 = add i10 %sext_ln1273_204, i10 %zext_ln17_391"   --->   Operation 2885 'add' 'add_ln813_898' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2886 [1/1] (0.00ns)   --->   "%sext_ln813_537 = sext i10 %add_ln813_898"   --->   Operation 2886 'sext' 'sext_ln813_537' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2887 [1/1] (0.72ns)   --->   "%add_ln813_899 = add i11 %sext_ln813_537, i11 %sext_ln1273_166"   --->   Operation 2887 'add' 'add_ln813_899' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2888 [1/1] (0.70ns)   --->   "%add_ln813_900 = add i9 %sext_ln1273_169, i9 %sext_ln1270_58"   --->   Operation 2888 'add' 'add_ln813_900' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2889 [1/1] (0.00ns)   --->   "%sext_ln813_539 = sext i9 %add_ln813_900"   --->   Operation 2889 'sext' 'sext_ln813_539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2890 [1/1] (0.71ns)   --->   "%add_ln813_901 = add i10 %sext_ln813_539, i10 %zext_ln17_439"   --->   Operation 2890 'add' 'add_ln813_901' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2891 [1/1] (0.72ns)   --->   "%add_ln813_905 = add i11 %sext_ln1273_288, i11 %sext_ln17_486"   --->   Operation 2891 'add' 'add_ln813_905' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2892 [1/1] (0.71ns)   --->   "%add_ln813_907 = add i10 %sext_ln17_496, i10 %zext_ln17_459"   --->   Operation 2892 'add' 'add_ln813_907' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2893 [1/1] (0.70ns)   --->   "%add_ln813_908 = add i9 %sext_ln17_504, i9 %sext_ln17_518"   --->   Operation 2893 'add' 'add_ln813_908' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln813_544 = sext i9 %add_ln813_908"   --->   Operation 2894 'sext' 'sext_ln813_544' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2895 [1/1] (0.71ns)   --->   "%add_ln813_909 = add i10 %sext_ln813_544, i10 %zext_ln17_516"   --->   Operation 2895 'add' 'add_ln813_909' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2896 [1/1] (0.00ns)   --->   "%zext_ln813_8 = zext i12 %add_ln813_913"   --->   Operation 2896 'zext' 'zext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2897 [1/1] (0.74ns)   --->   "%add_ln813_914 = add i13 %zext_ln813_8, i13 %zext_ln17_290"   --->   Operation 2897 'add' 'add_ln813_914' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2898 [1/1] (0.00ns)   --->   "%zext_ln813_9 = zext i13 %add_ln813_914"   --->   Operation 2898 'zext' 'zext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2899 [1/1] (0.75ns)   --->   "%add_ln813_915 = add i14 %zext_ln813_9, i14 %sext_ln17_67"   --->   Operation 2899 'add' 'add_ln813_915' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2900 [1/1] (0.00ns)   --->   "%sext_ln813_549 = sext i11 %add_ln813_917"   --->   Operation 2900 'sext' 'sext_ln813_549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_918 = add i14 %sext_ln813_549, i14 %add_ln813_915"   --->   Operation 2901 'add' 'add_ln813_918' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2902 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_919 = add i14 %add_ln813_918, i14 %zext_ln1273_417"   --->   Operation 2902 'add' 'add_ln813_919' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2903 [1/1] (0.71ns)   --->   "%add_ln813_920 = add i11 %zext_ln17_422, i11 %sext_ln1270_41"   --->   Operation 2903 'add' 'add_ln813_920' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2904 [1/1] (0.00ns)   --->   "%sext_ln813_551 = sext i11 %add_ln813_920"   --->   Operation 2904 'sext' 'sext_ln813_551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2905 [1/1] (0.73ns)   --->   "%add_ln813_921 = add i12 %sext_ln813_551, i12 %sext_ln70_12"   --->   Operation 2905 'add' 'add_ln813_921' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2906 [1/1] (0.70ns)   --->   "%add_ln813_923 = add i9 %sext_ln1273_189, i9 %sext_ln1273_195"   --->   Operation 2906 'add' 'add_ln813_923' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2907 [1/1] (0.70ns)   --->   "%add_ln813_924 = add i9 %zext_ln17_456, i9 %sext_ln1273_206"   --->   Operation 2907 'add' 'add_ln813_924' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2908 [1/1] (0.00ns)   --->   "%sext_ln813_554 = sext i9 %add_ln813_924"   --->   Operation 2908 'sext' 'sext_ln813_554' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2909 [1/1] (0.71ns)   --->   "%add_ln813_925 = add i10 %sext_ln813_554, i10 %sext_ln1270_60"   --->   Operation 2909 'add' 'add_ln813_925' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2910 [1/1] (0.70ns)   --->   "%add_ln813_930 = add i10 %zext_ln17_498, i10 %sext_ln17_517"   --->   Operation 2910 'add' 'add_ln813_930' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln813_557 = sext i10 %add_ln813_930"   --->   Operation 2911 'sext' 'sext_ln813_557' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2912 [1/1] (0.72ns)   --->   "%add_ln813_931 = add i11 %sext_ln813_557, i11 %sext_ln1273_316"   --->   Operation 2912 'add' 'add_ln813_931' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2913 [1/1] (0.00ns)   --->   "%sext_ln813_66 = sext i13 %add_ln813_933"   --->   Operation 2913 'sext' 'sext_ln813_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2914 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_934 = add i14 %sext_ln813_66, i14 %zext_ln17_289"   --->   Operation 2914 'add' 'add_ln813_934' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2915 [1/1] (0.73ns)   --->   "%add_ln813_935 = add i13 %zext_ln17_333, i13 %sext_ln17_84"   --->   Operation 2915 'add' 'add_ln813_935' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2916 [1/1] (0.00ns)   --->   "%sext_ln813_560 = sext i13 %add_ln813_935"   --->   Operation 2916 'sext' 'sext_ln813_560' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2917 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_936 = add i14 %sext_ln813_560, i14 %add_ln813_934"   --->   Operation 2917 'add' 'add_ln813_936' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2918 [1/1] (0.00ns)   --->   "%sext_ln813_67 = sext i14 %add_ln813_936"   --->   Operation 2918 'sext' 'sext_ln813_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2919 [1/1] (0.73ns)   --->   "%add_ln813_937 = add i12 %zext_ln1270_7, i12 %zext_ln1273_375"   --->   Operation 2919 'add' 'add_ln813_937' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2920 [1/1] (0.00ns)   --->   "%zext_ln813_239 = zext i12 %add_ln813_937"   --->   Operation 2920 'zext' 'zext_ln813_239' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2921 [1/1] (0.76ns)   --->   "%add_ln813_938 = add i15 %zext_ln813_239, i15 %sext_ln813_67"   --->   Operation 2921 'add' 'add_ln813_938' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2922 [1/1] (0.00ns)   --->   "%sext_ln813_561 = sext i11 %add_ln813_939"   --->   Operation 2922 'sext' 'sext_ln813_561' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2923 [1/1] (0.71ns)   --->   "%add_ln813_940 = add i10 %sext_ln1273_122, i10 %sext_ln1273_136"   --->   Operation 2923 'add' 'add_ln813_940' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2924 [1/1] (0.00ns)   --->   "%sext_ln813_562 = sext i10 %add_ln813_940"   --->   Operation 2924 'sext' 'sext_ln813_562' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2925 [1/1] (0.73ns)   --->   "%add_ln813_941 = add i12 %sext_ln813_562, i12 %sext_ln813_561"   --->   Operation 2925 'add' 'add_ln813_941' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_945 = add i13 %zext_ln1273_587, i13 %sext_ln17_457"   --->   Operation 2926 'add' 'add_ln813_945' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2927 [1/1] (0.71ns)   --->   "%add_ln813_946 = add i10 %sext_ln17_465, i10 %sext_ln17_472"   --->   Operation 2927 'add' 'add_ln813_946' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2928 [1/1] (0.00ns)   --->   "%sext_ln813_565 = sext i10 %add_ln813_946"   --->   Operation 2928 'sext' 'sext_ln813_565' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2929 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_947 = add i13 %sext_ln813_565, i13 %add_ln813_945"   --->   Operation 2929 'add' 'add_ln813_947' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2930 [1/1] (0.71ns)   --->   "%add_ln813_949 = add i10 %sext_ln1273_325, i10 %zext_ln17_477"   --->   Operation 2930 'add' 'add_ln813_949' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2931 [1/1] (0.70ns)   --->   "%add_ln813_951 = add i9 %sext_ln17_450, i9 %sext_ln1270_89"   --->   Operation 2931 'add' 'add_ln813_951' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2932 [1/1] (0.00ns)   --->   "%sext_ln813_569 = sext i9 %add_ln813_951"   --->   Operation 2932 'sext' 'sext_ln813_569' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2933 [1/1] (0.70ns)   --->   "%add_ln813_952 = add i8 %zext_ln17_395, i8 %zext_ln17_491"   --->   Operation 2933 'add' 'add_ln813_952' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2934 [1/1] (0.00ns)   --->   "%zext_ln813_241 = zext i8 %add_ln813_952"   --->   Operation 2934 'zext' 'zext_ln813_241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2935 [1/1] (0.71ns)   --->   "%add_ln813_953 = add i10 %zext_ln813_241, i10 %sext_ln813_569"   --->   Operation 2935 'add' 'add_ln813_953' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2936 [1/1] (0.00ns)   --->   "%sext_ln813_573 = sext i10 %add_ln813_957"   --->   Operation 2936 'sext' 'sext_ln813_573' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2937 [1/1] (0.72ns)   --->   "%add_ln813_958 = add i11 %sext_ln813_573, i11 %zext_ln17_322"   --->   Operation 2937 'add' 'add_ln813_958' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2938 [1/1] (0.00ns)   --->   "%sext_ln813_574 = sext i11 %add_ln813_958"   --->   Operation 2938 'sext' 'sext_ln813_574' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2939 [1/1] (0.70ns)   --->   "%add_ln813_959 = add i9 %zext_ln818_192, i9 %sext_ln1273_93"   --->   Operation 2939 'add' 'add_ln813_959' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2940 [1/1] (0.00ns)   --->   "%sext_ln813_575 = sext i9 %add_ln813_959"   --->   Operation 2940 'sext' 'sext_ln813_575' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2941 [1/1] (0.73ns)   --->   "%add_ln813_960 = add i12 %sext_ln813_575, i12 %sext_ln813_574"   --->   Operation 2941 'add' 'add_ln813_960' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2942 [1/1] (0.00ns)   --->   "%sext_ln813_576 = sext i12 %add_ln813_960"   --->   Operation 2942 'sext' 'sext_ln813_576' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_961 = add i13 %sext_ln813_576, i13 %zext_ln17_352"   --->   Operation 2943 'add' 'add_ln813_961' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2944 [1/1] (0.71ns)   --->   "%add_ln813_962 = add i10 %sext_ln17_442, i10 %sext_ln17_454"   --->   Operation 2944 'add' 'add_ln813_962' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln813_577 = sext i10 %add_ln813_962"   --->   Operation 2945 'sext' 'sext_ln813_577' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2946 [1/1] (0.72ns)   --->   "%add_ln813_963 = add i11 %sext_ln813_577, i11 %sext_ln17_439"   --->   Operation 2946 'add' 'add_ln813_963' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2947 [1/1] (0.00ns)   --->   "%sext_ln813_578 = sext i11 %add_ln813_963"   --->   Operation 2947 'sext' 'sext_ln813_578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2948 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_964 = add i13 %sext_ln813_578, i13 %add_ln813_961"   --->   Operation 2948 'add' 'add_ln813_964' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2949 [1/1] (0.70ns)   --->   "%add_ln813_968 = add i9 %sext_ln1273_231, i9 %zext_ln17_433"   --->   Operation 2949 'add' 'add_ln813_968' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2950 [1/1] (0.00ns)   --->   "%sext_ln813_581 = sext i9 %add_ln813_968"   --->   Operation 2950 'sext' 'sext_ln813_581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2951 [1/1] (0.71ns)   --->   "%add_ln813_969 = add i10 %sext_ln813_581, i10 %sext_ln1273_202"   --->   Operation 2951 'add' 'add_ln813_969' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2952 [1/1] (0.70ns)   --->   "%add_ln813_973 = add i9 %sext_ln1273_282, i9 %zext_ln17_514"   --->   Operation 2952 'add' 'add_ln813_973' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2953 [1/1] (0.73ns)   --->   "%add_ln813_975 = add i13 %zext_ln17, i13 %sext_ln17_10"   --->   Operation 2953 'add' 'add_ln813_975' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln813_73 = sext i13 %add_ln813_975"   --->   Operation 2954 'sext' 'sext_ln813_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_976 = add i14 %sext_ln813_73, i14 %zext_ln17_275"   --->   Operation 2955 'add' 'add_ln813_976' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2956 [1/1] (0.73ns)   --->   "%add_ln813_977 = add i12 %zext_ln1273_266, i12 %zext_ln17_278"   --->   Operation 2956 'add' 'add_ln813_977' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2957 [1/1] (0.00ns)   --->   "%zext_ln813_242 = zext i12 %add_ln813_977"   --->   Operation 2957 'zext' 'zext_ln813_242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2958 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_978 = add i14 %zext_ln813_242, i14 %add_ln813_976"   --->   Operation 2958 'add' 'add_ln813_978' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2959 [1/1] (0.00ns)   --->   "%sext_ln813_74 = sext i14 %add_ln813_978"   --->   Operation 2959 'sext' 'sext_ln813_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_979 = add i15 %sext_ln813_74, i15 %zext_ln17_451"   --->   Operation 2960 'add' 'add_ln813_979' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2961 [1/1] (0.71ns)   --->   "%add_ln813_980 = add i10 %sext_ln1273_106, i10 %sext_ln1273_138"   --->   Operation 2961 'add' 'add_ln813_980' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2962 [1/1] (0.00ns)   --->   "%sext_ln813_587 = sext i10 %add_ln813_980"   --->   Operation 2962 'sext' 'sext_ln813_587' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2963 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_981 = add i15 %sext_ln813_587, i15 %add_ln813_979"   --->   Operation 2963 'add' 'add_ln813_981' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2964 [1/1] (0.71ns)   --->   "%add_ln813_982 = add i10 %sext_ln1273_204, i10 %zext_ln17_397"   --->   Operation 2964 'add' 'add_ln813_982' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2965 [1/1] (0.00ns)   --->   "%sext_ln813_588 = sext i10 %add_ln813_982"   --->   Operation 2965 'sext' 'sext_ln813_588' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2966 [1/1] (0.70ns)   --->   "%add_ln813_983 = add i9 %sext_ln1273_98, i9 %sext_ln1273_232"   --->   Operation 2966 'add' 'add_ln813_983' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2967 [1/1] (0.00ns)   --->   "%sext_ln813_589 = sext i9 %add_ln813_983"   --->   Operation 2967 'sext' 'sext_ln813_589' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2968 [1/1] (0.72ns)   --->   "%add_ln813_984 = add i11 %sext_ln813_589, i11 %sext_ln813_588"   --->   Operation 2968 'add' 'add_ln813_984' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2969 [1/1] (0.73ns)   --->   "%add_ln813_987 = add i13 %zext_ln17_481, i13 %sext_ln1273_315"   --->   Operation 2969 'add' 'add_ln813_987' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2970 [1/1] (0.71ns)   --->   "%add_ln813_989 = add i10 %sext_ln17_524, i10 %zext_ln17_469"   --->   Operation 2970 'add' 'add_ln813_989' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2971 [1/1] (0.00ns)   --->   "%sext_ln813_592 = sext i10 %add_ln813_989"   --->   Operation 2971 'sext' 'sext_ln813_592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2972 [1/1] (0.70ns)   --->   "%add_ln813_990 = add i10 %zext_ln17_498, i10 %sext_ln1273_303"   --->   Operation 2972 'add' 'add_ln813_990' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2973 [1/1] (0.00ns)   --->   "%sext_ln813_593 = sext i10 %add_ln813_990"   --->   Operation 2973 'sext' 'sext_ln813_593' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2974 [1/1] (0.72ns)   --->   "%add_ln813_991 = add i11 %sext_ln813_593, i11 %sext_ln813_592"   --->   Operation 2974 'add' 'add_ln813_991' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2975 [1/1] (0.00ns)   --->   "%zext_ln813_10 = zext i10 %add_ln813_993"   --->   Operation 2975 'zext' 'zext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2976 [1/1] (0.73ns)   --->   "%add_ln813_994 = add i12 %zext_ln818_184, i12 %zext_ln813_10"   --->   Operation 2976 'add' 'add_ln813_994' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2977 [1/1] (0.00ns)   --->   "%zext_ln813_11 = zext i12 %add_ln813_994"   --->   Operation 2977 'zext' 'zext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2978 [1/1] (0.74ns)   --->   "%add_ln813_995 = add i13 %zext_ln813_11, i13 %sext_ln17_76"   --->   Operation 2978 'add' 'add_ln813_995' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2979 [1/1] (0.00ns)   --->   "%sext_ln813_76 = sext i13 %add_ln813_995"   --->   Operation 2979 'sext' 'sext_ln813_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2980 [1/1] (0.73ns)   --->   "%add_ln813_996 = add i13 %zext_ln1273_315, i13 %sext_ln1270_17"   --->   Operation 2980 'add' 'add_ln813_996' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2981 [1/1] (0.00ns)   --->   "%sext_ln813_596 = sext i13 %add_ln813_996"   --->   Operation 2981 'sext' 'sext_ln813_596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2982 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_997 = add i14 %sext_ln813_596, i14 %sext_ln813_76"   --->   Operation 2982 'add' 'add_ln813_997' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2983 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_998 = add i14 %add_ln813_997, i14 %zext_ln1273_343"   --->   Operation 2983 'add' 'add_ln813_998' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2984 [1/1] (0.73ns)   --->   "%add_ln813_999 = add i13 %zext_ln1273_412, i13 %sext_ln1270_64"   --->   Operation 2984 'add' 'add_ln813_999' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2985 [1/1] (0.71ns)   --->   "%add_ln813_1001 = add i10 %sext_ln17_480, i10 %zext_ln17_388"   --->   Operation 2985 'add' 'add_ln813_1001' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2986 [1/1] (0.00ns)   --->   "%sext_ln813_599 = sext i10 %add_ln813_1001"   --->   Operation 2986 'sext' 'sext_ln813_599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2987 [1/1] (0.70ns)   --->   "%add_ln813_1002 = add i8 %zext_ln1270_12, i8 %zext_ln1273_470"   --->   Operation 2987 'add' 'add_ln813_1002' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2988 [1/1] (0.00ns)   --->   "%zext_ln813_243 = zext i8 %add_ln813_1002"   --->   Operation 2988 'zext' 'zext_ln813_243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2989 [1/1] (0.70ns)   --->   "%add_ln813_1003 = add i10 %zext_ln813_243, i10 %sext_ln1273_256"   --->   Operation 2989 'add' 'add_ln813_1003' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2990 [1/1] (0.00ns)   --->   "%sext_ln813_600 = sext i10 %add_ln813_1003"   --->   Operation 2990 'sext' 'sext_ln813_600' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2991 [1/1] (0.72ns)   --->   "%add_ln813_1004 = add i11 %sext_ln813_600, i11 %sext_ln813_599"   --->   Operation 2991 'add' 'add_ln813_1004' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2992 [1/1] (0.70ns)   --->   "%add_ln813_1008 = add i9 %sext_ln17_512, i9 %zext_ln1273_591"   --->   Operation 2992 'add' 'add_ln813_1008' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2993 [1/1] (0.00ns)   --->   "%sext_ln813_603 = sext i9 %add_ln813_1008"   --->   Operation 2993 'sext' 'sext_ln813_603' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2994 [1/1] (0.71ns)   --->   "%add_ln813_1009 = add i10 %sext_ln813_603, i10 %zext_ln17_498"   --->   Operation 2994 'add' 'add_ln813_1009' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2995 [1/1] (0.00ns)   --->   "%sext_ln813_608 = sext i11 %add_ln813_1013"   --->   Operation 2995 'sext' 'sext_ln813_608' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2996 [1/1] (0.72ns)   --->   "%add_ln813_1014 = add i11 %sext_ln1270_31, i11 %sext_ln1270_29"   --->   Operation 2996 'add' 'add_ln813_1014' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2997 [1/1] (0.00ns)   --->   "%sext_ln813_609 = sext i11 %add_ln813_1014"   --->   Operation 2997 'sext' 'sext_ln813_609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1015 = add i12 %sext_ln813_609, i12 %sext_ln813_608"   --->   Operation 2998 'add' 'add_ln813_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2999 [1/1] (0.00ns)   --->   "%sext_ln813_611 = sext i10 %add_ln813_1017"   --->   Operation 2999 'sext' 'sext_ln813_611' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3000 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_1018 = add i12 %sext_ln813_611, i12 %add_ln813_1015"   --->   Operation 3000 'add' 'add_ln813_1018' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3001 [1/1] (0.00ns)   --->   "%sext_ln813_612 = sext i12 %add_ln813_1018"   --->   Operation 3001 'sext' 'sext_ln813_612' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3002 [1/1] (0.74ns)   --->   "%add_ln813_1019 = add i13 %sext_ln813_612, i13 %zext_ln1273_416"   --->   Operation 3002 'add' 'add_ln813_1019' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3003 [1/1] (0.72ns)   --->   "%add_ln813_1020 = add i11 %sext_ln1273_243, i11 %sext_ln1273_214"   --->   Operation 3003 'add' 'add_ln813_1020' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3004 [1/1] (0.70ns)   --->   "%add_ln813_1023 = add i10 %zext_ln17_442, i10 %sext_ln1273_163"   --->   Operation 3004 'add' 'add_ln813_1023' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3005 [1/1] (0.70ns)   --->   "%add_ln813_1024 = add i9 %zext_ln17_437, i9 %sext_ln1273_239"   --->   Operation 3005 'add' 'add_ln813_1024' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3006 [1/1] (0.00ns)   --->   "%sext_ln813_617 = sext i9 %add_ln813_1024"   --->   Operation 3006 'sext' 'sext_ln813_617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3007 [1/1] (0.71ns)   --->   "%add_ln813_1025 = add i10 %sext_ln813_617, i10 %zext_ln1273_444"   --->   Operation 3007 'add' 'add_ln813_1025' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3008 [1/1] (0.71ns)   --->   "%add_ln813_1030 = add i10 %sext_ln1270_82, i10 %sext_ln1273_317"   --->   Operation 3008 'add' 'add_ln813_1030' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3009 [1/1] (0.00ns)   --->   "%sext_ln813_625 = sext i10 %add_ln813_1033"   --->   Operation 3009 'sext' 'sext_ln813_625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3010 [1/1] (0.73ns)   --->   "%add_ln813_1034 = add i13 %sext_ln813_625, i13 %zext_ln17_276"   --->   Operation 3010 'add' 'add_ln813_1034' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3011 [1/1] (0.00ns)   --->   "%sext_ln813_83 = sext i13 %add_ln813_1034"   --->   Operation 3011 'sext' 'sext_ln813_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3012 [1/1] (0.73ns)   --->   "%add_ln813_1035 = add i12 %zext_ln1273_314, i12 %zext_ln17_378"   --->   Operation 3012 'add' 'add_ln813_1035' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3013 [1/1] (0.00ns)   --->   "%zext_ln813_244 = zext i12 %add_ln813_1035"   --->   Operation 3013 'zext' 'zext_ln813_244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3014 [1/1] (0.75ns)   --->   "%add_ln813_1036 = add i14 %zext_ln813_244, i14 %sext_ln813_83"   --->   Operation 3014 'add' 'add_ln813_1036' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3015 [1/1] (0.00ns)   --->   "%sext_ln813_626 = sext i10 %add_ln813_1038"   --->   Operation 3015 'sext' 'sext_ln813_626' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3016 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1039 = add i14 %sext_ln813_626, i14 %add_ln813_1036"   --->   Operation 3016 'add' 'add_ln813_1039' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3017 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1040 = add i14 %add_ln813_1039, i14 %zext_ln1273_428"   --->   Operation 3017 'add' 'add_ln813_1040' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3018 [1/1] (0.71ns)   --->   "%add_ln813_1043 = add i10 %sext_ln1270_47, i10 %sext_ln1270_70"   --->   Operation 3018 'add' 'add_ln813_1043' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3019 [1/1] (0.00ns)   --->   "%sext_ln813_628 = sext i10 %add_ln813_1043"   --->   Operation 3019 'sext' 'sext_ln813_628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3020 [1/1] (0.70ns)   --->   "%add_ln813_1044 = add i9 %zext_ln1273_558, i9 %zext_ln17_396"   --->   Operation 3020 'add' 'add_ln813_1044' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3021 [1/1] (0.00ns)   --->   "%zext_ln813_247 = zext i9 %add_ln813_1044"   --->   Operation 3021 'zext' 'zext_ln813_247' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3022 [1/1] (0.71ns)   --->   "%add_ln813_1045 = add i10 %zext_ln813_247, i10 %zext_ln17_427"   --->   Operation 3022 'add' 'add_ln813_1045' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3023 [1/1] (0.00ns)   --->   "%zext_ln813_248 = zext i10 %add_ln813_1045"   --->   Operation 3023 'zext' 'zext_ln813_248' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3024 [1/1] (0.72ns)   --->   "%add_ln813_1046 = add i12 %zext_ln813_248, i12 %sext_ln813_628"   --->   Operation 3024 'add' 'add_ln813_1046' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3025 [1/1] (0.72ns)   --->   "%add_ln813_1048 = add i11 %sext_ln1273_283, i11 %sext_ln17_516"   --->   Operation 3025 'add' 'add_ln813_1048' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3026 [1/1] (0.71ns)   --->   "%add_ln813_1050 = add i10 %sext_ln1273_309, i10 %sext_ln1273_314"   --->   Operation 3026 'add' 'add_ln813_1050' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3027 [1/1] (0.00ns)   --->   "%sext_ln813_631 = sext i10 %add_ln813_1050"   --->   Operation 3027 'sext' 'sext_ln813_631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3028 [1/1] (0.70ns)   --->   "%add_ln813_1051 = add i9 %sext_ln1273_294, i9 %zext_ln17_518"   --->   Operation 3028 'add' 'add_ln813_1051' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3029 [1/1] (0.00ns)   --->   "%sext_ln813_632 = sext i9 %add_ln813_1051"   --->   Operation 3029 'sext' 'sext_ln813_632' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3030 [1/1] (0.72ns)   --->   "%add_ln813_1052 = add i11 %sext_ln813_632, i11 %sext_ln813_631"   --->   Operation 3030 'add' 'add_ln813_1052' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3031 [1/1] (0.00ns)   --->   "%sext_ln813_635 = sext i10 %add_ln813_1054"   --->   Operation 3031 'sext' 'sext_ln813_635' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3032 [1/1] (0.00ns)   --->   "%sext_ln813_636 = sext i10 %add_ln813_1055"   --->   Operation 3032 'sext' 'sext_ln813_636' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3033 [1/1] (0.72ns)   --->   "%add_ln813_1056 = add i11 %sext_ln813_636, i11 %sext_ln813_635"   --->   Operation 3033 'add' 'add_ln813_1056' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3034 [1/1] (0.00ns)   --->   "%sext_ln813_637 = sext i11 %add_ln813_1056"   --->   Operation 3034 'sext' 'sext_ln813_637' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3035 [1/1] (0.00ns)   --->   "%sext_ln813_638 = sext i11 %add_ln813_1057"   --->   Operation 3035 'sext' 'sext_ln813_638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3036 [1/1] (0.73ns)   --->   "%add_ln813_1058 = add i12 %sext_ln813_638, i12 %sext_ln813_637"   --->   Operation 3036 'add' 'add_ln813_1058' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln813_639 = sext i12 %add_ln813_1058"   --->   Operation 3037 'sext' 'sext_ln813_639' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3038 [1/1] (0.71ns)   --->   "%add_ln813_1059 = add i10 %sext_ln1273_123, i10 %zext_ln17_367"   --->   Operation 3038 'add' 'add_ln813_1059' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3039 [1/1] (0.00ns)   --->   "%sext_ln813_640 = sext i10 %add_ln813_1059"   --->   Operation 3039 'sext' 'sext_ln813_640' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3040 [1/1] (0.72ns)   --->   "%add_ln813_1060 = add i11 %sext_ln813_640, i11 %sext_ln1273_115"   --->   Operation 3040 'add' 'add_ln813_1060' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3041 [1/1] (0.00ns)   --->   "%sext_ln813_641 = sext i11 %add_ln813_1060"   --->   Operation 3041 'sext' 'sext_ln813_641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3042 [1/1] (0.74ns)   --->   "%add_ln813_1061 = add i13 %sext_ln813_641, i13 %sext_ln813_639"   --->   Operation 3042 'add' 'add_ln813_1061' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3043 [1/1] (0.73ns)   --->   "%add_ln813_1063 = add i13 %zext_ln1273_447, i13 %sext_ln1270_56"   --->   Operation 3043 'add' 'add_ln813_1063' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3044 [1/1] (0.72ns)   --->   "%add_ln813_1067 = add i11 %sext_ln1273_284, i11 %zext_ln17_443"   --->   Operation 3044 'add' 'add_ln813_1067' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3045 [1/1] (0.70ns)   --->   "%add_ln813_1070 = add i10 %zext_ln17_478, i10 %sext_ln17_517"   --->   Operation 3045 'add' 'add_ln813_1070' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3046 [1/1] (0.00ns)   --->   "%sext_ln813_648 = sext i10 %add_ln813_1070"   --->   Operation 3046 'sext' 'sext_ln813_648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3047 [1/1] (0.70ns)   --->   "%add_ln813_1071 = add i8 %zext_ln1273_612, i8 %zext_ln1273_523"   --->   Operation 3047 'add' 'add_ln813_1071' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3048 [1/1] (0.00ns)   --->   "%zext_ln813_249 = zext i8 %add_ln813_1071"   --->   Operation 3048 'zext' 'zext_ln813_249' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3049 [1/1] (0.70ns)   --->   "%add_ln813_1072 = add i9 %zext_ln813_249, i9 %zext_ln17_461"   --->   Operation 3049 'add' 'add_ln813_1072' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3050 [1/1] (0.00ns)   --->   "%zext_ln813_250 = zext i9 %add_ln813_1072"   --->   Operation 3050 'zext' 'zext_ln813_250' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3051 [1/1] (0.72ns)   --->   "%add_ln813_1073 = add i11 %zext_ln813_250, i11 %sext_ln813_648"   --->   Operation 3051 'add' 'add_ln813_1073' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3052 [1/1] (0.00ns)   --->   "%zext_ln813_13 = zext i10 %add_ln813_1076"   --->   Operation 3052 'zext' 'zext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1077 = add i12 %zext_ln813_13, i12 %sext_ln17_82"   --->   Operation 3053 'add' 'add_ln813_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3054 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_1078 = add i12 %add_ln813_1077, i12 %zext_ln17_326"   --->   Operation 3054 'add' 'add_ln813_1078' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3055 [1/1] (0.00ns)   --->   "%sext_ln813_651 = sext i12 %add_ln813_1078"   --->   Operation 3055 'sext' 'sext_ln813_651' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3056 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1079 = add i13 %sext_ln813_651, i13 %zext_ln1273_359"   --->   Operation 3056 'add' 'add_ln813_1079' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3057 [1/1] (0.00ns)   --->   "%sext_ln813_652 = sext i10 %add_ln813_1080"   --->   Operation 3057 'sext' 'sext_ln813_652' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3058 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1081 = add i13 %sext_ln813_652, i13 %add_ln813_1079"   --->   Operation 3058 'add' 'add_ln813_1081' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln813_653 = sext i13 %add_ln813_1081"   --->   Operation 3059 'sext' 'sext_ln813_653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3060 [1/1] (0.75ns)   --->   "%add_ln813_1082 = add i14 %sext_ln813_653, i14 %zext_ln1273_392"   --->   Operation 3060 'add' 'add_ln813_1082' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3061 [1/1] (0.71ns)   --->   "%add_ln813_1083 = add i11 %zext_ln17_484, i11 %sext_ln1273_203"   --->   Operation 3061 'add' 'add_ln813_1083' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3062 [1/1] (0.00ns)   --->   "%sext_ln813_655 = sext i11 %add_ln813_1083"   --->   Operation 3062 'sext' 'sext_ln813_655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3063 [1/1] (0.73ns)   --->   "%add_ln813_1084 = add i13 %sext_ln813_655, i13 %zext_ln1270_31"   --->   Operation 3063 'add' 'add_ln813_1084' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3064 [1/1] (0.71ns)   --->   "%add_ln813_1086 = add i10 %sext_ln1273_230, i10 %sext_ln17_524"   --->   Operation 3064 'add' 'add_ln813_1086' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3065 [1/1] (0.00ns)   --->   "%sext_ln813_657 = sext i10 %add_ln813_1086"   --->   Operation 3065 'sext' 'sext_ln813_657' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3066 [1/1] (0.72ns)   --->   "%add_ln813_1087 = add i11 %sext_ln813_657, i11 %sext_ln1273_217"   --->   Operation 3066 'add' 'add_ln813_1087' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3067 [1/1] (0.70ns)   --->   "%add_ln813_1088 = add i8 %zext_ln1273_508, i8 %zext_ln17_475"   --->   Operation 3067 'add' 'add_ln813_1088' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3068 [1/1] (0.00ns)   --->   "%zext_ln813_251 = zext i8 %add_ln813_1088"   --->   Operation 3068 'zext' 'zext_ln813_251' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3069 [1/1] (0.70ns)   --->   "%add_ln813_1089 = add i9 %zext_ln813_251, i9 %zext_ln1273_536"   --->   Operation 3069 'add' 'add_ln813_1089' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln813_662 = sext i12 %add_ln813_1094"   --->   Operation 3070 'sext' 'sext_ln813_662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3071 [1/1] (0.74ns)   --->   "%add_ln813_1095 = add i13 %sext_ln813_662, i13 %zext_ln1273_437"   --->   Operation 3071 'add' 'add_ln813_1095' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3072 [1/1] (0.00ns)   --->   "%sext_ln813_663 = sext i13 %add_ln813_1095"   --->   Operation 3072 'sext' 'sext_ln813_663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3073 [1/1] (0.71ns)   --->   "%add_ln813_1096 = add i10 %zext_ln818_200, i10 %zext_ln818_205"   --->   Operation 3073 'add' 'add_ln813_1096' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3074 [1/1] (0.00ns)   --->   "%zext_ln813_253 = zext i10 %add_ln813_1096"   --->   Operation 3074 'zext' 'zext_ln813_253' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3075 [1/1] (0.75ns)   --->   "%add_ln813_1097 = add i14 %zext_ln813_253, i14 %sext_ln813_663"   --->   Operation 3075 'add' 'add_ln813_1097' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3076 [1/1] (0.70ns)   --->   "%add_ln813_1098 = add i9 %zext_ln818_208, i9 %zext_ln17_345"   --->   Operation 3076 'add' 'add_ln813_1098' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3077 [1/1] (0.00ns)   --->   "%zext_ln813_254 = zext i9 %add_ln813_1098"   --->   Operation 3077 'zext' 'zext_ln813_254' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3078 [1/1] (0.70ns)   --->   "%add_ln813_1099 = add i8 %zext_ln1270_12, i8 %zext_ln17_390"   --->   Operation 3078 'add' 'add_ln813_1099' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3079 [1/1] (0.00ns)   --->   "%zext_ln813_255 = zext i8 %add_ln813_1099"   --->   Operation 3079 'zext' 'zext_ln813_255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3080 [1/1] (0.71ns)   --->   "%add_ln813_1100 = add i10 %zext_ln813_255, i10 %zext_ln813_254"   --->   Operation 3080 'add' 'add_ln813_1100' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3081 [1/1] (0.73ns)   --->   "%add_ln813_1103 = add i13 %zext_ln1273_579, i13 %sext_ln1273_224"   --->   Operation 3081 'add' 'add_ln813_1103' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3082 [1/1] (0.71ns)   --->   "%add_ln813_1105 = add i10 %sext_ln17_521, i10 %zext_ln17_459"   --->   Operation 3082 'add' 'add_ln813_1105' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3083 [1/1] (0.70ns)   --->   "%add_ln813_1106 = add i10 %zext_ln17_483, i10 %sext_ln1270_98"   --->   Operation 3083 'add' 'add_ln813_1106' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3084 [1/1] (0.00ns)   --->   "%sext_ln813_671 = sext i11 %add_ln813_1112"   --->   Operation 3084 'sext' 'sext_ln813_671' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3085 [1/1] (0.73ns)   --->   "%add_ln813_1113 = add i13 %sext_ln813_671, i13 %zext_ln1273_309"   --->   Operation 3085 'add' 'add_ln813_1113' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3086 [1/1] (0.00ns)   --->   "%sext_ln813_672 = sext i13 %add_ln813_1113"   --->   Operation 3086 'sext' 'sext_ln813_672' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3087 [1/1] (0.73ns)   --->   "%add_ln813_1114 = add i12 %zext_ln17_334, i12 %zext_ln17_347"   --->   Operation 3087 'add' 'add_ln813_1114' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3088 [1/1] (0.00ns)   --->   "%zext_ln813_257 = zext i12 %add_ln813_1114"   --->   Operation 3088 'zext' 'zext_ln813_257' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3089 [1/1] (0.75ns)   --->   "%add_ln813_1115 = add i14 %zext_ln813_257, i14 %sext_ln813_672"   --->   Operation 3089 'add' 'add_ln813_1115' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3090 [1/1] (0.71ns)   --->   "%add_ln813_1117 = add i10 %sext_ln1273_159, i10 %sext_ln1273_176"   --->   Operation 3090 'add' 'add_ln813_1117' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3091 [1/1] (0.00ns)   --->   "%sext_ln813_673 = sext i10 %add_ln813_1117"   --->   Operation 3091 'sext' 'sext_ln813_673' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3092 [1/1] (0.72ns)   --->   "%add_ln813_1118 = add i11 %sext_ln813_673, i11 %sext_ln1273_140"   --->   Operation 3092 'add' 'add_ln813_1118' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3093 [1/1] (0.71ns)   --->   "%add_ln813_1120 = add i10 %sext_ln1273_229, i10 %zext_ln17_428"   --->   Operation 3093 'add' 'add_ln813_1120' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3094 [1/1] (0.00ns)   --->   "%sext_ln813_676 = sext i10 %add_ln813_1120"   --->   Operation 3094 'sext' 'sext_ln813_676' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1121 = add i11 %sext_ln813_676, i11 %sext_ln1273_223"   --->   Operation 3095 'add' 'add_ln813_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3096 [1/1] (0.70ns)   --->   "%add_ln813_1122 = add i8 %zext_ln17_420, i8 %zext_ln1273_420"   --->   Operation 3096 'add' 'add_ln813_1122' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3097 [1/1] (0.00ns)   --->   "%zext_ln813_258 = zext i8 %add_ln813_1122"   --->   Operation 3097 'zext' 'zext_ln813_258' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3098 [1/1] (0.70ns)   --->   "%add_ln813_1123 = add i10 %zext_ln813_258, i10 %sext_ln1273_151"   --->   Operation 3098 'add' 'add_ln813_1123' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3099 [1/1] (0.00ns)   --->   "%sext_ln813_677 = sext i10 %add_ln813_1123"   --->   Operation 3099 'sext' 'sext_ln813_677' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3100 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1124 = add i11 %sext_ln813_677, i11 %add_ln813_1121"   --->   Operation 3100 'add' 'add_ln813_1124' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3101 [1/1] (0.70ns)   --->   "%add_ln813_1127 = add i9 %sext_ln17_525, i9 %zext_ln17_476"   --->   Operation 3101 'add' 'add_ln813_1127' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3102 [1/1] (0.00ns)   --->   "%sext_ln813_679 = sext i9 %add_ln813_1127"   --->   Operation 3102 'sext' 'sext_ln813_679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3103 [1/1] (0.71ns)   --->   "%add_ln813_1128 = add i10 %sext_ln813_679, i10 %sext_ln1273_293"   --->   Operation 3103 'add' 'add_ln813_1128' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3104 [1/1] (0.00ns)   --->   "%zext_ln813_261 = zext i11 %add_ln813_1133"   --->   Operation 3104 'zext' 'zext_ln813_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3105 [1/1] (0.73ns)   --->   "%add_ln813_1134 = add i12 %zext_ln813_261, i12 %zext_ln818_184"   --->   Operation 3105 'add' 'add_ln813_1134' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3106 [1/1] (0.00ns)   --->   "%zext_ln813_16 = zext i12 %add_ln813_1134"   --->   Operation 3106 'zext' 'zext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3107 [1/1] (0.74ns)   --->   "%add_ln813_1135 = add i13 %zext_ln813_16, i13 %zext_ln17_321"   --->   Operation 3107 'add' 'add_ln813_1135' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3108 [1/1] (0.00ns)   --->   "%zext_ln813_17 = zext i13 %add_ln813_1135"   --->   Operation 3108 'zext' 'zext_ln813_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3109 [1/1] (0.71ns)   --->   "%add_ln813_1136 = add i10 %sext_ln1273_135, i10 %sext_ln1273_113"   --->   Operation 3109 'add' 'add_ln813_1136' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3110 [1/1] (0.00ns)   --->   "%sext_ln813_682 = sext i10 %add_ln813_1136"   --->   Operation 3110 'sext' 'sext_ln813_682' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1137 = add i14 %sext_ln813_682, i14 %zext_ln813_17"   --->   Operation 3111 'add' 'add_ln813_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3112 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1138 = add i14 %add_ln813_1137, i14 %zext_ln1273_395"   --->   Operation 3112 'add' 'add_ln813_1138' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3113 [1/1] (0.71ns)   --->   "%add_ln813_1139 = add i10 %sext_ln17_430, i10 %sext_ln1270_57"   --->   Operation 3113 'add' 'add_ln813_1139' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3114 [1/1] (0.70ns)   --->   "%add_ln813_1141 = add i10 %zext_ln17_376, i10 %sext_ln17_438"   --->   Operation 3114 'add' 'add_ln813_1141' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3115 [1/1] (0.00ns)   --->   "%sext_ln813_685 = sext i10 %add_ln813_1141"   --->   Operation 3115 'sext' 'sext_ln813_685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3116 [1/1] (0.70ns)   --->   "%add_ln813_1142 = add i9 %sext_ln1270_39, i9 %sext_ln17_452"   --->   Operation 3116 'add' 'add_ln813_1142' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3117 [1/1] (0.00ns)   --->   "%sext_ln813_686 = sext i9 %add_ln813_1142"   --->   Operation 3117 'sext' 'sext_ln813_686' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3118 [1/1] (0.72ns)   --->   "%add_ln813_1143 = add i11 %sext_ln813_686, i11 %sext_ln813_685"   --->   Operation 3118 'add' 'add_ln813_1143' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3119 [1/1] (0.70ns)   --->   "%add_ln813_1149 = add i9 %sext_ln1273_282, i9 %sext_ln1273_304"   --->   Operation 3119 'add' 'add_ln813_1149' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3120 [1/1] (0.70ns)   --->   "%add_ln813_1150 = add i8 %sext_ln1273_238, i8 %zext_ln1273_600"   --->   Operation 3120 'add' 'add_ln813_1150' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3121 [1/1] (0.00ns)   --->   "%sext_ln813_691 = sext i8 %add_ln813_1150"   --->   Operation 3121 'sext' 'sext_ln813_691' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3122 [1/1] (0.70ns)   --->   "%add_ln813_1151 = add i9 %sext_ln813_691, i9 %zext_ln17_433"   --->   Operation 3122 'add' 'add_ln813_1151' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3123 [1/1] (0.00ns)   --->   "%sext_ln813_696 = sext i10 %add_ln813_1155"   --->   Operation 3123 'sext' 'sext_ln813_696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3124 [1/1] (0.00ns)   --->   "%sext_ln813_697 = sext i9 %add_ln813_1156"   --->   Operation 3124 'sext' 'sext_ln813_697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3125 [1/1] (0.72ns)   --->   "%add_ln813_1157 = add i11 %sext_ln813_697, i11 %sext_ln813_696"   --->   Operation 3125 'add' 'add_ln813_1157' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3126 [1/1] (0.00ns)   --->   "%sext_ln813_698 = sext i11 %add_ln813_1157"   --->   Operation 3126 'sext' 'sext_ln813_698' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3127 [1/1] (0.73ns)   --->   "%add_ln813_1158 = add i13 %sext_ln813_698, i13 %zext_ln17_325"   --->   Operation 3127 'add' 'add_ln813_1158' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3128 [1/1] (0.00ns)   --->   "%sext_ln813_699 = sext i13 %add_ln813_1158"   --->   Operation 3128 'sext' 'sext_ln813_699' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3129 [1/1] (0.73ns)   --->   "%add_ln813_1159 = add i12 %zext_ln1273_329, i12 %zext_ln17_344"   --->   Operation 3129 'add' 'add_ln813_1159' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3130 [1/1] (0.00ns)   --->   "%zext_ln813_262 = zext i12 %add_ln813_1159"   --->   Operation 3130 'zext' 'zext_ln813_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1160 = add i14 %zext_ln813_262, i14 %sext_ln813_699"   --->   Operation 3131 'add' 'add_ln813_1160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3132 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1161 = add i14 %add_ln813_1160, i14 %zext_ln1273_417"   --->   Operation 3132 'add' 'add_ln813_1161' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3133 [1/1] (0.73ns)   --->   "%add_ln813_1162 = add i12 %zext_ln1273_427, i12 %zext_ln17_421"   --->   Operation 3133 'add' 'add_ln813_1162' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1164 = add i11 %zext_ln17_431, i11 %sext_ln1273_199"   --->   Operation 3134 'add' 'add_ln813_1164' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3135 [1/1] (0.70ns)   --->   "%add_ln813_1165 = add i10 %zext_ln17_391, i10 %sext_ln1273_163"   --->   Operation 3135 'add' 'add_ln813_1165' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3136 [1/1] (0.00ns)   --->   "%sext_ln813_701 = sext i10 %add_ln813_1165"   --->   Operation 3136 'sext' 'sext_ln813_701' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3137 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1166 = add i11 %sext_ln813_701, i11 %add_ln813_1164"   --->   Operation 3137 'add' 'add_ln813_1166' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3138 [1/1] (0.73ns)   --->   "%add_ln813_1168 = add i12 %zext_ln1273_520, i12 %zext_ln1273_546"   --->   Operation 3138 'add' 'add_ln813_1168' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3139 [1/1] (0.71ns)   --->   "%add_ln813_1171 = add i10 %sext_ln17_493, i10 %zext_ln17_506"   --->   Operation 3139 'add' 'add_ln813_1171' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3140 [1/1] (0.00ns)   --->   "%sext_ln813_708 = sext i11 %add_ln813_1176"   --->   Operation 3140 'sext' 'sext_ln813_708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3141 [1/1] (0.00ns)   --->   "%zext_ln813_266 = zext i9 %add_ln813_1177"   --->   Operation 3141 'zext' 'zext_ln813_266' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3142 [1/1] (0.71ns)   --->   "%add_ln813_1178 = add i10 %zext_ln813_266, i10 %zext_ln17_348"   --->   Operation 3142 'add' 'add_ln813_1178' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3143 [1/1] (0.00ns)   --->   "%zext_ln813_267 = zext i10 %add_ln813_1178"   --->   Operation 3143 'zext' 'zext_ln813_267' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3144 [1/1] (0.73ns)   --->   "%add_ln813_1179 = add i12 %zext_ln813_267, i12 %sext_ln813_708"   --->   Operation 3144 'add' 'add_ln813_1179' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln813_709 = sext i12 %add_ln813_1179"   --->   Operation 3145 'sext' 'sext_ln813_709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1180 = add i13 %sext_ln813_709, i13 %zext_ln70"   --->   Operation 3146 'add' 'add_ln813_1180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3147 [1/1] (0.71ns)   --->   "%add_ln813_1181 = add i9 %mult_V_469, i9 %zext_ln818_202"   --->   Operation 3147 'add' 'add_ln813_1181' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3148 [1/1] (0.00ns)   --->   "%zext_ln813_268 = zext i9 %add_ln813_1181"   --->   Operation 3148 'zext' 'zext_ln813_268' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3149 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1182 = add i13 %zext_ln813_268, i13 %add_ln813_1180"   --->   Operation 3149 'add' 'add_ln813_1182' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3150 [1/1] (0.73ns)   --->   "%add_ln813_1183 = add i12 %zext_ln1273_427, i12 %zext_ln17_413"   --->   Operation 3150 'add' 'add_ln813_1183' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1185 = add i13 %zext_ln1273_485, i13 %sext_ln1270_56"   --->   Operation 3151 'add' 'add_ln813_1185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3152 [1/1] (0.71ns)   --->   "%add_ln813_1186 = add i10 %sext_ln17_480, i10 %sext_ln1273_211"   --->   Operation 3152 'add' 'add_ln813_1186' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3153 [1/1] (0.00ns)   --->   "%sext_ln813_712 = sext i10 %add_ln813_1186"   --->   Operation 3153 'sext' 'sext_ln813_712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3154 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1187 = add i13 %sext_ln813_712, i13 %add_ln813_1185"   --->   Operation 3154 'add' 'add_ln813_1187' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3155 [1/1] (0.70ns)   --->   "%add_ln813_1191 = add i9 %sext_ln1273_282, i9 %sext_ln1273_331"   --->   Operation 3155 'add' 'add_ln813_1191' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3156 [1/1] (0.00ns)   --->   "%sext_ln813_715 = sext i9 %add_ln813_1191"   --->   Operation 3156 'sext' 'sext_ln813_715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3157 [1/1] (0.71ns)   --->   "%add_ln813_1192 = add i10 %sext_ln813_715, i10 %zext_ln17_478"   --->   Operation 3157 'add' 'add_ln813_1192' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3158 [1/1] (0.00ns)   --->   "%sext_ln813_720 = sext i11 %add_ln813_1197"   --->   Operation 3158 'sext' 'sext_ln813_720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3159 [1/1] (0.00ns)   --->   "%sext_ln813_721 = sext i10 %add_ln813_1198"   --->   Operation 3159 'sext' 'sext_ln813_721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3160 [1/1] (0.72ns)   --->   "%add_ln813_1199 = add i11 %sext_ln813_721, i11 %sext_ln70_6"   --->   Operation 3160 'add' 'add_ln813_1199' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3161 [1/1] (0.00ns)   --->   "%sext_ln813_722 = sext i11 %add_ln813_1199"   --->   Operation 3161 'sext' 'sext_ln813_722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3162 [1/1] (0.73ns)   --->   "%add_ln813_1200 = add i12 %sext_ln813_722, i12 %sext_ln813_720"   --->   Operation 3162 'add' 'add_ln813_1200' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3163 [1/1] (0.00ns)   --->   "%sext_ln813_723 = sext i12 %add_ln813_1200"   --->   Operation 3163 'sext' 'sext_ln813_723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3164 [1/1] (0.74ns)   --->   "%add_ln813_1201 = add i13 %sext_ln813_723, i13 %zext_ln1273_406"   --->   Operation 3164 'add' 'add_ln813_1201' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3165 [1/1] (0.71ns)   --->   "%add_ln813_1202 = add i10 %sext_ln1273_167, i10 %zext_ln17_407"   --->   Operation 3165 'add' 'add_ln813_1202' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3166 [1/1] (0.00ns)   --->   "%sext_ln813_725 = sext i10 %add_ln813_1202"   --->   Operation 3166 'sext' 'sext_ln813_725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3167 [1/1] (0.72ns)   --->   "%add_ln813_1203 = add i11 %sext_ln813_725, i11 %zext_ln17_431"   --->   Operation 3167 'add' 'add_ln813_1203' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3168 [1/1] (0.70ns)   --->   "%add_ln813_1205 = add i9 %sext_ln17_437, i9 %sext_ln1270_58"   --->   Operation 3168 'add' 'add_ln813_1205' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3169 [1/1] (0.70ns)   --->   "%add_ln813_1206 = add i8 %sext_ln1273_220, i8 %zext_ln1273_362"   --->   Operation 3169 'add' 'add_ln813_1206' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3170 [1/1] (0.00ns)   --->   "%sext_ln813_728 = sext i8 %add_ln813_1206"   --->   Operation 3170 'sext' 'sext_ln813_728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3171 [1/1] (0.70ns)   --->   "%add_ln813_1207 = add i9 %sext_ln813_728, i9 %sext_ln1273_139"   --->   Operation 3171 'add' 'add_ln813_1207' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3172 [1/1] (0.70ns)   --->   "%add_ln813_1215 = add i9 %sext_ln1273_277, i9 %sext_ln17_520"   --->   Operation 3172 'add' 'add_ln813_1215' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3173 [1/1] (0.00ns)   --->   "%sext_ln813_732 = sext i9 %add_ln813_1215"   --->   Operation 3173 'sext' 'sext_ln813_732' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3174 [1/1] (0.71ns)   --->   "%add_ln813_1216 = add i10 %sext_ln813_732, i10 %zext_ln17_478"   --->   Operation 3174 'add' 'add_ln813_1216' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3175 [1/1] (0.00ns)   --->   "%sext_ln813_116 = sext i13 %add_ln813_1221"   --->   Operation 3175 'sext' 'sext_ln813_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3176 [1/1] (0.73ns)   --->   "%add_ln813_1222 = add i12 %zext_ln1273_329, i12 %zext_ln17_415"   --->   Operation 3176 'add' 'add_ln813_1222' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3177 [1/1] (0.00ns)   --->   "%zext_ln813_273 = zext i12 %add_ln813_1222"   --->   Operation 3177 'zext' 'zext_ln813_273' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3178 [1/1] (0.75ns)   --->   "%add_ln813_1223 = add i14 %zext_ln813_273, i14 %sext_ln813_116"   --->   Operation 3178 'add' 'add_ln813_1223' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3179 [1/1] (0.70ns)   --->   "%add_ln813_1224 = add i9 %sext_ln17_427, i9 %zext_ln17_404"   --->   Operation 3179 'add' 'add_ln813_1224' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3180 [1/1] (0.00ns)   --->   "%sext_ln813_737 = sext i9 %add_ln813_1224"   --->   Operation 3180 'sext' 'sext_ln813_737' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3181 [1/1] (0.71ns)   --->   "%add_ln813_1225 = add i10 %sext_ln813_737, i10 %sext_ln17_464"   --->   Operation 3181 'add' 'add_ln813_1225' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3182 [1/1] (0.72ns)   --->   "%add_ln813_1228 = add i11 %sext_ln1270_73, i11 %zext_ln17_505"   --->   Operation 3182 'add' 'add_ln813_1228' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1230 = add i11 %zext_ln17_520, i11 %sext_ln17_469"   --->   Operation 3183 'add' 'add_ln813_1230' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3184 [1/1] (0.70ns)   --->   "%add_ln813_1231 = add i9 %sext_ln1273_262, i9 %zext_ln17_456"   --->   Operation 3184 'add' 'add_ln813_1231' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln813_741 = sext i9 %add_ln813_1231"   --->   Operation 3185 'sext' 'sext_ln813_741' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3186 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1232 = add i11 %sext_ln813_741, i11 %add_ln813_1230"   --->   Operation 3186 'add' 'add_ln813_1232' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3187 [1/1] (0.00ns)   --->   "%sext_ln813_743 = sext i11 %add_ln813_1234"   --->   Operation 3187 'sext' 'sext_ln813_743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3188 [1/1] (0.73ns)   --->   "%add_ln813_1235 = add i13 %sext_ln813_743, i13 %zext_ln17_285"   --->   Operation 3188 'add' 'add_ln813_1235' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1236 = add i13 %add_ln813_1235, i13 %sext_ln17_394"   --->   Operation 3189 'add' 'add_ln813_1236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln813_744 = sext i9 %add_ln813_1237"   --->   Operation 3190 'sext' 'sext_ln813_744' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3191 [1/1] (0.71ns)   --->   "%add_ln813_1238 = add i10 %sext_ln813_744, i10 %sext_ln17_420"   --->   Operation 3191 'add' 'add_ln813_1238' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3192 [1/1] (0.00ns)   --->   "%sext_ln813_745 = sext i10 %add_ln813_1238"   --->   Operation 3192 'sext' 'sext_ln813_745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3193 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1239 = add i13 %sext_ln813_745, i13 %add_ln813_1236"   --->   Operation 3193 'add' 'add_ln813_1239' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln813_746 = sext i13 %add_ln813_1239"   --->   Operation 3194 'sext' 'sext_ln813_746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3195 [1/1] (0.73ns)   --->   "%add_ln813_1240 = add i12 %zext_ln1270_11, i12 %zext_ln1273_394"   --->   Operation 3195 'add' 'add_ln813_1240' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3196 [1/1] (0.00ns)   --->   "%zext_ln813_274 = zext i12 %add_ln813_1240"   --->   Operation 3196 'zext' 'zext_ln813_274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3197 [1/1] (0.75ns)   --->   "%add_ln813_1241 = add i14 %zext_ln813_274, i14 %sext_ln813_746"   --->   Operation 3197 'add' 'add_ln813_1241' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3198 [1/1] (0.70ns)   --->   "%add_ln813_1242 = add i9 %sext_ln1273_192, i9 %sext_ln1273_139"   --->   Operation 3198 'add' 'add_ln813_1242' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3199 [1/1] (0.00ns)   --->   "%sext_ln813_748 = sext i9 %add_ln813_1242"   --->   Operation 3199 'sext' 'sext_ln813_748' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3200 [1/1] (0.73ns)   --->   "%add_ln813_1243 = add i13 %sext_ln813_748, i13 %zext_ln1273_404"   --->   Operation 3200 'add' 'add_ln813_1243' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3201 [1/1] (0.71ns)   --->   "%add_ln813_1247 = add i10 %sext_ln17_468, i10 %sext_ln17_473"   --->   Operation 3201 'add' 'add_ln813_1247' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3202 [1/1] (0.71ns)   --->   "%add_ln813_1250 = add i10 %sext_ln17_485, i10 %zext_ln17_516"   --->   Operation 3202 'add' 'add_ln813_1250' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3203 [1/1] (0.70ns)   --->   "%add_ln813_1252 = add i9 %sext_ln1273_258, i9 %zext_ln17_419"   --->   Operation 3203 'add' 'add_ln813_1252' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln813_754 = sext i9 %add_ln813_1252"   --->   Operation 3204 'sext' 'sext_ln813_754' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3205 [1/1] (0.71ns)   --->   "%add_ln813_1253 = add i10 %sext_ln813_754, i10 %sext_ln17_458"   --->   Operation 3205 'add' 'add_ln813_1253' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3206 [1/1] (0.73ns)   --->   "%add_ln813_1256 = add i12 %zext_ln818_178, i12 %zext_ln818_173"   --->   Operation 3206 'add' 'add_ln813_1256' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3207 [1/1] (0.00ns)   --->   "%zext_ln813_18 = zext i12 %add_ln813_1256"   --->   Operation 3207 'zext' 'zext_ln813_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1257 = add i13 %zext_ln813_18, i13 %zext_ln17_285"   --->   Operation 3208 'add' 'add_ln813_1257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3209 [1/1] (0.00ns)   --->   "%zext_ln813_276 = zext i9 %add_ln813_1258"   --->   Operation 3209 'zext' 'zext_ln813_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3210 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1259 = add i13 %zext_ln813_276, i13 %add_ln813_1257"   --->   Operation 3210 'add' 'add_ln813_1259' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3211 [1/1] (0.00ns)   --->   "%zext_ln813_19 = zext i13 %add_ln813_1259"   --->   Operation 3211 'zext' 'zext_ln813_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3212 [1/1] (0.75ns)   --->   "%add_ln813_1260 = add i14 %zext_ln813_19, i14 %sext_ln17_72"   --->   Operation 3212 'add' 'add_ln813_1260' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3213 [1/1] (0.73ns)   --->   "%add_ln813_1261 = add i12 %zext_ln17_334, i12 %zext_ln1273_384"   --->   Operation 3213 'add' 'add_ln813_1261' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3214 [1/1] (0.71ns)   --->   "%add_ln813_1263 = add i10 %sext_ln1273_183, i10 %zext_ln17_369"   --->   Operation 3214 'add' 'add_ln813_1263' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3215 [1/1] (0.00ns)   --->   "%sext_ln813_758 = sext i10 %add_ln813_1263"   --->   Operation 3215 'sext' 'sext_ln813_758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3216 [1/1] (0.73ns)   --->   "%add_ln813_1264 = add i13 %sext_ln813_758, i13 %zext_ln1273_393"   --->   Operation 3216 'add' 'add_ln813_1264' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3217 [1/1] (0.71ns)   --->   "%add_ln813_1269 = add i10 %sext_ln1270_88, i10 %zext_ln17_439"   --->   Operation 3217 'add' 'add_ln813_1269' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3218 [1/1] (0.00ns)   --->   "%sext_ln813_761 = sext i10 %add_ln813_1269"   --->   Operation 3218 'sext' 'sext_ln813_761' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3219 [1/1] (0.70ns)   --->   "%add_ln813_1270 = add i8 %zext_ln1273_612, i8 %zext_ln1273_592"   --->   Operation 3219 'add' 'add_ln813_1270' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3220 [1/1] (0.00ns)   --->   "%zext_ln813_278 = zext i8 %add_ln813_1270"   --->   Operation 3220 'zext' 'zext_ln813_278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3221 [1/1] (0.70ns)   --->   "%add_ln813_1271 = add i10 %zext_ln813_278, i10 %sext_ln1273_281"   --->   Operation 3221 'add' 'add_ln813_1271' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3222 [1/1] (0.00ns)   --->   "%sext_ln813_762 = sext i10 %add_ln813_1271"   --->   Operation 3222 'sext' 'sext_ln813_762' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3223 [1/1] (0.72ns)   --->   "%add_ln813_1272 = add i11 %sext_ln813_762, i11 %sext_ln813_761"   --->   Operation 3223 'add' 'add_ln813_1272' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3224 [1/1] (0.00ns)   --->   "%sext_ln813_766 = sext i11 %add_ln813_1276"   --->   Operation 3224 'sext' 'sext_ln813_766' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3225 [1/1] (0.73ns)   --->   "%add_ln813_1277 = add i13 %zext_ln17_351, i13 %sext_ln1273_82"   --->   Operation 3225 'add' 'add_ln813_1277' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1278 = add i13 %add_ln813_1277, i13 %sext_ln813_766"   --->   Operation 3226 'add' 'add_ln813_1278' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln813_768 = sext i10 %add_ln813_1280"   --->   Operation 3227 'sext' 'sext_ln813_768' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3228 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1281 = add i13 %sext_ln813_768, i13 %add_ln813_1278"   --->   Operation 3228 'add' 'add_ln813_1281' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3229 [1/1] (0.00ns)   --->   "%sext_ln813_769 = sext i13 %add_ln813_1281"   --->   Operation 3229 'sext' 'sext_ln813_769' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1282 = add i14 %sext_ln813_769, i14 %zext_ln1273_506"   --->   Operation 3230 'add' 'add_ln813_1282' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3231 [1/1] (0.73ns)   --->   "%add_ln813_1283 = add i12 %zext_ln17_482, i12 %zext_ln17_423"   --->   Operation 3231 'add' 'add_ln813_1283' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3232 [1/1] (0.00ns)   --->   "%zext_ln813_279 = zext i12 %add_ln813_1283"   --->   Operation 3232 'zext' 'zext_ln813_279' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3233 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1284 = add i14 %zext_ln813_279, i14 %add_ln813_1282"   --->   Operation 3233 'add' 'add_ln813_1284' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3234 [1/1] (0.71ns)   --->   "%add_ln813_1285 = add i10 %sext_ln17_448, i10 %sext_ln1273_194"   --->   Operation 3234 'add' 'add_ln813_1285' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3235 [1/1] (0.70ns)   --->   "%add_ln813_1286 = add i10 %zext_ln17_407, i10 %sext_ln1273_213"   --->   Operation 3235 'add' 'add_ln813_1286' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3236 [1/1] (0.00ns)   --->   "%sext_ln813_772 = sext i10 %add_ln813_1286"   --->   Operation 3236 'sext' 'sext_ln813_772' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3237 [1/1] (0.72ns)   --->   "%add_ln813_1287 = add i11 %sext_ln813_772, i11 %sext_ln1273_223"   --->   Operation 3237 'add' 'add_ln813_1287' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3238 [1/1] (0.71ns)   --->   "%add_ln813_1291 = add i10 %sext_ln1273_314, i10 %sext_ln1273_323"   --->   Operation 3238 'add' 'add_ln813_1291' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3239 [1/1] (0.00ns)   --->   "%sext_ln813_775 = sext i10 %add_ln813_1291"   --->   Operation 3239 'sext' 'sext_ln813_775' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3240 [1/1] (0.72ns)   --->   "%add_ln813_1292 = add i11 %sext_ln813_775, i11 %zext_ln17_521"   --->   Operation 3240 'add' 'add_ln813_1292' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3241 [1/1] (0.73ns)   --->   "%add_ln813_1294 = add i12 %zext_ln818, i12 %zext_ln17_268"   --->   Operation 3241 'add' 'add_ln813_1294' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3242 [1/1] (0.00ns)   --->   "%zext_ln813_20 = zext i12 %add_ln813_1294"   --->   Operation 3242 'zext' 'zext_ln813_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3243 [1/1] (0.74ns)   --->   "%add_ln813_1295 = add i13 %zext_ln813_20, i13 %zext_ln17_274"   --->   Operation 3243 'add' 'add_ln813_1295' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3244 [1/1] (0.00ns)   --->   "%zext_ln813_21 = zext i13 %add_ln813_1295"   --->   Operation 3244 'zext' 'zext_ln813_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3245 [1/1] (0.00ns)   --->   "%sext_ln813_778 = sext i10 %add_ln813_1296"   --->   Operation 3245 'sext' 'sext_ln813_778' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1297 = add i14 %sext_ln813_778, i14 %zext_ln813_21"   --->   Operation 3246 'add' 'add_ln813_1297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3247 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1298 = add i14 %add_ln813_1297, i14 %zext_ln17_308"   --->   Operation 3247 'add' 'add_ln813_1298' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3248 [1/1] (0.71ns)   --->   "%add_ln813_1299 = add i10 %sext_ln1273_157, i10 %sext_ln1273_186"   --->   Operation 3248 'add' 'add_ln813_1299' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3249 [1/1] (0.71ns)   --->   "%add_ln813_1302 = add i10 %sext_ln1273_230, i10 %zext_ln17_403"   --->   Operation 3249 'add' 'add_ln813_1302' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3250 [1/1] (0.70ns)   --->   "%add_ln813_1303 = add i9 %sext_ln1273_178, i9 %sext_ln1273_252"   --->   Operation 3250 'add' 'add_ln813_1303' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3251 [1/1] (0.00ns)   --->   "%sext_ln813_783 = sext i9 %add_ln813_1303"   --->   Operation 3251 'sext' 'sext_ln813_783' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3252 [1/1] (0.71ns)   --->   "%add_ln813_1304 = add i10 %sext_ln813_783, i10 %zext_ln17_417"   --->   Operation 3252 'add' 'add_ln813_1304' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3253 [1/1] (0.71ns)   --->   "%add_ln813_1308 = add i10 %sext_ln1270_87, i10 %zext_ln17_510"   --->   Operation 3253 'add' 'add_ln813_1308' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3254 [1/1] (0.00ns)   --->   "%zext_ln813_280 = zext i9 %add_ln813_1311"   --->   Operation 3254 'zext' 'zext_ln813_280' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3255 [1/1] (0.73ns)   --->   "%add_ln813_1312 = add i12 %zext_ln813_280, i12 %zext_ln818_177"   --->   Operation 3255 'add' 'add_ln813_1312' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3256 [1/1] (0.00ns)   --->   "%zext_ln813_22 = zext i12 %add_ln813_1312"   --->   Operation 3256 'zext' 'zext_ln813_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3257 [1/1] (0.73ns)   --->   "%add_ln813_1313 = add i12 %zext_ln818_187, i12 %zext_ln17_338"   --->   Operation 3257 'add' 'add_ln813_1313' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3258 [1/1] (0.00ns)   --->   "%zext_ln813_281 = zext i12 %add_ln813_1313"   --->   Operation 3258 'zext' 'zext_ln813_281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1314 = add i13 %zext_ln813_281, i13 %zext_ln813_22"   --->   Operation 3259 'add' 'add_ln813_1314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3260 [1/1] (0.00ns)   --->   "%zext_ln813_283 = zext i10 %add_ln813_1316"   --->   Operation 3260 'zext' 'zext_ln813_283' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3261 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1317 = add i13 %zext_ln813_283, i13 %add_ln813_1314"   --->   Operation 3261 'add' 'add_ln813_1317' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3262 [1/1] (0.00ns)   --->   "%zext_ln813_23 = zext i13 %add_ln813_1317"   --->   Operation 3262 'zext' 'zext_ln813_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3263 [1/1] (0.75ns)   --->   "%add_ln813_1318 = add i14 %zext_ln813_23, i14 %sext_ln17_142"   --->   Operation 3263 'add' 'add_ln813_1318' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3264 [1/1] (0.71ns)   --->   "%add_ln813_1320 = add i10 %sext_ln17_442, i10 %sext_ln1270_37"   --->   Operation 3264 'add' 'add_ln813_1320' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3265 [1/1] (0.71ns)   --->   "%add_ln813_1322 = add i10 %sext_ln1270_46, i10 %zext_ln17_401"   --->   Operation 3265 'add' 'add_ln813_1322' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3266 [1/1] (0.70ns)   --->   "%add_ln813_1323 = add i9 %sext_ln1270_61, i9 %zext_ln17_437"   --->   Operation 3266 'add' 'add_ln813_1323' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3267 [1/1] (0.71ns)   --->   "%add_ln813_1329 = add i10 %zext_ln818_219, i10 %zext_ln818_222"   --->   Operation 3267 'add' 'add_ln813_1329' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3268 [1/1] (0.70ns)   --->   "%add_ln813_1330 = add i9 %sext_ln1270_89, i9 %sext_ln1273_332"   --->   Operation 3268 'add' 'add_ln813_1330' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3269 [1/1] (0.00ns)   --->   "%sext_ln813_794 = sext i9 %add_ln813_1330"   --->   Operation 3269 'sext' 'sext_ln813_794' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3270 [1/1] (0.71ns)   --->   "%add_ln813_1331 = add i10 %sext_ln813_794, i10 %sext_ln17_497"   --->   Operation 3270 'add' 'add_ln813_1331' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3271 [1/1] (0.00ns)   --->   "%sext_ln813_798 = sext i11 %add_ln813_1335"   --->   Operation 3271 'sext' 'sext_ln813_798' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3272 [1/1] (0.73ns)   --->   "%add_ln813_1336 = add i13 %sext_ln813_798, i13 %zext_ln17_310"   --->   Operation 3272 'add' 'add_ln813_1336' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3273 [1/1] (0.00ns)   --->   "%sext_ln813_799 = sext i13 %add_ln813_1336"   --->   Operation 3273 'sext' 'sext_ln813_799' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3274 [1/1] (0.73ns)   --->   "%add_ln813_1337 = add i13 %zext_ln17_320, i13 %sext_ln1273_107"   --->   Operation 3274 'add' 'add_ln813_1337' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3275 [1/1] (0.00ns)   --->   "%sext_ln813_800 = sext i13 %add_ln813_1337"   --->   Operation 3275 'sext' 'sext_ln813_800' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1338 = add i14 %sext_ln813_800, i14 %sext_ln813_799"   --->   Operation 3276 'add' 'add_ln813_1338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3277 [1/1] (0.72ns)   --->   "%add_ln813_1339 = add i11 %sext_ln1273_216, i11 %zext_ln17_398"   --->   Operation 3277 'add' 'add_ln813_1339' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3278 [1/1] (0.00ns)   --->   "%sext_ln813_801 = sext i11 %add_ln813_1339"   --->   Operation 3278 'sext' 'sext_ln813_801' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3279 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1340 = add i14 %sext_ln813_801, i14 %add_ln813_1338"   --->   Operation 3279 'add' 'add_ln813_1340' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3280 [1/1] (0.71ns)   --->   "%add_ln813_1341 = add i10 %sext_ln1273_142, i10 %zext_ln17_354"   --->   Operation 3280 'add' 'add_ln813_1341' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3281 [1/1] (0.00ns)   --->   "%sext_ln813_802 = sext i10 %add_ln813_1341"   --->   Operation 3281 'sext' 'sext_ln813_802' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3282 [1/1] (0.72ns)   --->   "%add_ln813_1342 = add i11 %sext_ln813_802, i11 %sext_ln17_412"   --->   Operation 3282 'add' 'add_ln813_1342' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3283 [1/1] (0.70ns)   --->   "%add_ln813_1344 = add i9 %sext_ln1273_132, i9 %sext_ln1270_39"   --->   Operation 3283 'add' 'add_ln813_1344' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3284 [1/1] (0.00ns)   --->   "%sext_ln813_804 = sext i9 %add_ln813_1344"   --->   Operation 3284 'sext' 'sext_ln813_804' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3285 [1/1] (0.71ns)   --->   "%add_ln813_1345 = add i10 %sext_ln813_804, i10 %zext_ln17_452"   --->   Operation 3285 'add' 'add_ln813_1345' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3286 [1/1] (0.00ns)   --->   "%sext_ln813_805 = sext i10 %add_ln813_1345"   --->   Operation 3286 'sext' 'sext_ln813_805' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3287 [1/1] (0.70ns)   --->   "%add_ln813_1346 = add i9 %sext_ln1273_231, i9 %zext_ln17_419"   --->   Operation 3287 'add' 'add_ln813_1346' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3288 [1/1] (0.00ns)   --->   "%sext_ln813_806 = sext i9 %add_ln813_1346"   --->   Operation 3288 'sext' 'sext_ln813_806' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3289 [1/1] (0.71ns)   --->   "%add_ln813_1347 = add i10 %sext_ln813_806, i10 %sext_ln17_446"   --->   Operation 3289 'add' 'add_ln813_1347' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3290 [1/1] (0.00ns)   --->   "%sext_ln813_807 = sext i10 %add_ln813_1347"   --->   Operation 3290 'sext' 'sext_ln813_807' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3291 [1/1] (0.72ns)   --->   "%add_ln813_1348 = add i11 %sext_ln813_807, i11 %sext_ln813_805"   --->   Operation 3291 'add' 'add_ln813_1348' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3292 [1/1] (0.70ns)   --->   "%add_ln813_1353 = add i9 %zext_ln17_476, i9 %sext_ln17_509"   --->   Operation 3292 'add' 'add_ln813_1353' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3293 [1/1] (0.00ns)   --->   "%sext_ln813_811 = sext i9 %add_ln813_1353"   --->   Operation 3293 'sext' 'sext_ln813_811' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3294 [1/1] (0.70ns)   --->   "%add_ln813_1354 = add i8 %sext_ln1273_291, i8 %sext_ln1273_333"   --->   Operation 3294 'add' 'add_ln813_1354' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3295 [1/1] (0.00ns)   --->   "%sext_ln813_812 = sext i8 %add_ln813_1354"   --->   Operation 3295 'sext' 'sext_ln813_812' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3296 [1/1] (0.71ns)   --->   "%add_ln813_1355 = add i10 %sext_ln813_812, i10 %sext_ln813_811"   --->   Operation 3296 'add' 'add_ln813_1355' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3297 [1/1] (0.00ns)   --->   "%zext_ln813_287 = zext i13 %add_ln813_1360"   --->   Operation 3297 'zext' 'zext_ln813_287' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3298 [1/1] (0.71ns)   --->   "%add_ln813_1361 = add i10 %sext_ln17_392, i10 %sext_ln1273_109"   --->   Operation 3298 'add' 'add_ln813_1361' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3299 [1/1] (0.00ns)   --->   "%sext_ln813_815 = sext i10 %add_ln813_1361"   --->   Operation 3299 'sext' 'sext_ln813_815' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1362 = add i14 %sext_ln813_815, i14 %zext_ln813_287"   --->   Operation 3300 'add' 'add_ln813_1362' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3301 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1363 = add i14 %add_ln813_1362, i14 %zext_ln17_342"   --->   Operation 3301 'add' 'add_ln813_1363' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3302 [1/1] (0.00ns)   --->   "%sext_ln813_816 = sext i14 %add_ln813_1363"   --->   Operation 3302 'sext' 'sext_ln813_816' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3303 [1/1] (0.73ns)   --->   "%add_ln813_1364 = add i12 %zext_ln1273_427, i12 %zext_ln17_432"   --->   Operation 3303 'add' 'add_ln813_1364' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3304 [1/1] (0.00ns)   --->   "%zext_ln813_288 = zext i12 %add_ln813_1364"   --->   Operation 3304 'zext' 'zext_ln813_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3305 [1/1] (0.76ns)   --->   "%add_ln813_1365 = add i15 %zext_ln813_288, i15 %sext_ln813_816"   --->   Operation 3305 'add' 'add_ln813_1365' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3306 [1/1] (0.71ns)   --->   "%add_ln813_1366 = add i10 %sext_ln1273_149, i10 %zext_ln17_380"   --->   Operation 3306 'add' 'add_ln813_1366' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3307 [1/1] (0.00ns)   --->   "%sext_ln813_817 = sext i10 %add_ln813_1366"   --->   Operation 3307 'sext' 'sext_ln813_817' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3308 [1/1] (0.70ns)   --->   "%add_ln813_1367 = add i8 %zext_ln1273_345, i8 %zext_ln17_390"   --->   Operation 3308 'add' 'add_ln813_1367' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3309 [1/1] (0.00ns)   --->   "%zext_ln813_289 = zext i8 %add_ln813_1367"   --->   Operation 3309 'zext' 'zext_ln813_289' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3310 [1/1] (0.70ns)   --->   "%add_ln813_1368 = add i9 %zext_ln813_289, i9 %zext_ln818_211"   --->   Operation 3310 'add' 'add_ln813_1368' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3311 [1/1] (0.00ns)   --->   "%zext_ln813_290 = zext i9 %add_ln813_1368"   --->   Operation 3311 'zext' 'zext_ln813_290' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3312 [1/1] (0.72ns)   --->   "%add_ln813_1369 = add i11 %zext_ln813_290, i11 %sext_ln813_817"   --->   Operation 3312 'add' 'add_ln813_1369' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3313 [1/1] (0.73ns)   --->   "%add_ln813_1372 = add i13 %zext_ln17_493, i13 %sext_ln1270_72"   --->   Operation 3313 'add' 'add_ln813_1372' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3314 [1/1] (0.71ns)   --->   "%add_ln813_1375 = add i10 %sext_ln1273_336, i10 %zext_ln17_466"   --->   Operation 3314 'add' 'add_ln813_1375' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3315 [1/1] (0.00ns)   --->   "%sext_ln813_822 = sext i10 %add_ln813_1375"   --->   Operation 3315 'sext' 'sext_ln813_822' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3316 [1/1] (0.70ns)   --->   "%add_ln813_1376 = add i8 %zext_ln17_511, i8 %zext_ln1273_603"   --->   Operation 3316 'add' 'add_ln813_1376' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3317 [1/1] (0.00ns)   --->   "%zext_ln813_291 = zext i8 %add_ln813_1376"   --->   Operation 3317 'zext' 'zext_ln813_291' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3318 [1/1] (0.70ns)   --->   "%add_ln813_1377 = add i10 %zext_ln813_291, i10 %sext_ln1273_296"   --->   Operation 3318 'add' 'add_ln813_1377' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3319 [1/1] (0.00ns)   --->   "%sext_ln813_823 = sext i10 %add_ln813_1377"   --->   Operation 3319 'sext' 'sext_ln813_823' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3320 [1/1] (0.72ns)   --->   "%add_ln813_1378 = add i11 %sext_ln813_823, i11 %sext_ln813_822"   --->   Operation 3320 'add' 'add_ln813_1378' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3321 [1/1] (0.73ns)   --->   "%add_ln813_1380 = add i12 %zext_ln818_178, i12 %zext_ln17_297"   --->   Operation 3321 'add' 'add_ln813_1380' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3322 [1/1] (0.00ns)   --->   "%zext_ln813_26 = zext i12 %add_ln813_1380"   --->   Operation 3322 'zext' 'zext_ln813_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1381 = add i13 %zext_ln813_26, i13 %zext_ln17_325"   --->   Operation 3323 'add' 'add_ln813_1381' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3324 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1382 = add i13 %add_ln813_1381, i13 %zext_ln17_361"   --->   Operation 3324 'add' 'add_ln813_1382' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3325 [1/1] (0.00ns)   --->   "%zext_ln813_292 = zext i13 %add_ln813_1382"   --->   Operation 3325 'zext' 'zext_ln813_292' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3326 [1/1] (0.70ns)   --->   "%add_ln813_1383 = add i10 %zext_ln17_364, i10 %sext_ln17_431"   --->   Operation 3326 'add' 'add_ln813_1383' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3327 [1/1] (0.00ns)   --->   "%sext_ln813_825 = sext i10 %add_ln813_1383"   --->   Operation 3327 'sext' 'sext_ln813_825' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3328 [1/1] (0.75ns)   --->   "%add_ln813_1384 = add i14 %sext_ln813_825, i14 %zext_ln813_292"   --->   Operation 3328 'add' 'add_ln813_1384' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3329 [1/1] (0.72ns)   --->   "%add_ln813_1386 = add i11 %sext_ln1270_73, i11 %sext_ln1273_306"   --->   Operation 3329 'add' 'add_ln813_1386' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3330 [1/1] (0.71ns)   --->   "%add_ln813_1389 = add i10 %sext_ln17_521, i10 %zext_ln17_439"   --->   Operation 3330 'add' 'add_ln813_1389' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3331 [1/1] (0.70ns)   --->   "%add_ln813_1390 = add i9 %sext_ln17_512, i9 %zext_ln17_419"   --->   Operation 3331 'add' 'add_ln813_1390' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3332 [1/1] (0.00ns)   --->   "%sext_ln813_829 = sext i9 %add_ln813_1390"   --->   Operation 3332 'sext' 'sext_ln813_829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3333 [1/1] (0.71ns)   --->   "%add_ln813_1391 = add i10 %sext_ln813_829, i10 %sext_ln17_454"   --->   Operation 3333 'add' 'add_ln813_1391' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3334 [1/1] (0.00ns)   --->   "%sext_ln813_833 = sext i10 %add_ln813_1396"   --->   Operation 3334 'sext' 'sext_ln813_833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3335 [1/1] (0.73ns)   --->   "%add_ln813_1397 = add i13 %sext_ln813_833, i13 %zext_ln17_271"   --->   Operation 3335 'add' 'add_ln813_1397' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1398 = add i13 %add_ln813_1397, i13 %sext_ln1270_20"   --->   Operation 3336 'add' 'add_ln813_1398' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3337 [1/1] (0.71ns)   --->   "%add_ln813_1399 = add i10 %sext_ln1273_134, i10 %sext_ln17_435"   --->   Operation 3337 'add' 'add_ln813_1399' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3338 [1/1] (0.00ns)   --->   "%sext_ln813_834 = sext i10 %add_ln813_1399"   --->   Operation 3338 'sext' 'sext_ln813_834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3339 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1400 = add i13 %sext_ln813_834, i13 %add_ln813_1398"   --->   Operation 3339 'add' 'add_ln813_1400' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3340 [1/1] (0.00ns)   --->   "%sext_ln813_835 = sext i13 %add_ln813_1400"   --->   Operation 3340 'sext' 'sext_ln813_835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3341 [1/1] (0.75ns)   --->   "%add_ln813_1401 = add i14 %sext_ln813_835, i14 %zext_ln1273_405"   --->   Operation 3341 'add' 'add_ln813_1401' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3342 [1/1] (0.73ns)   --->   "%add_ln813_1402 = add i12 %zext_ln17_393, i12 %zext_ln17_436"   --->   Operation 3342 'add' 'add_ln813_1402' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1404 = add i11 %sext_ln1270_73, i11 %sext_ln1273_190"   --->   Operation 3343 'add' 'add_ln813_1404' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3344 [1/1] (0.70ns)   --->   "%add_ln813_1405 = add i9 %zext_ln17_410, i9 %sext_ln1273_206"   --->   Operation 3344 'add' 'add_ln813_1405' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3345 [1/1] (0.00ns)   --->   "%sext_ln813_837 = sext i9 %add_ln813_1405"   --->   Operation 3345 'sext' 'sext_ln813_837' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3346 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1406 = add i11 %sext_ln813_837, i11 %add_ln813_1404"   --->   Operation 3346 'add' 'add_ln813_1406' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3347 [1/1] (0.71ns)   --->   "%add_ln813_1409 = add i11 %zext_ln17_484, i11 %sext_ln1273_311"   --->   Operation 3347 'add' 'add_ln813_1409' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3348 [1/1] (0.70ns)   --->   "%add_ln813_1412 = add i9 %sext_ln1273_304, i9 %sext_ln1270_97"   --->   Operation 3348 'add' 'add_ln813_1412' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln813_841 = sext i9 %add_ln813_1412"   --->   Operation 3349 'sext' 'sext_ln813_841' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3350 [1/1] (0.71ns)   --->   "%add_ln813_1413 = add i10 %sext_ln813_841, i10 %sext_ln1273_257"   --->   Operation 3350 'add' 'add_ln813_1413' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3351 [1/1] (0.00ns)   --->   "%sext_ln813_846 = sext i11 %add_ln813_1418"   --->   Operation 3351 'sext' 'sext_ln813_846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1419 = add i13 %sext_ln813_846, i13 %zext_ln17_325"   --->   Operation 3352 'add' 'add_ln813_1419' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3353 [1/1] (0.71ns)   --->   "%add_ln813_1420 = add i10 %sext_ln1273_102, i10 %sext_ln17_400"   --->   Operation 3353 'add' 'add_ln813_1420' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3354 [1/1] (0.00ns)   --->   "%sext_ln813_847 = sext i10 %add_ln813_1420"   --->   Operation 3354 'sext' 'sext_ln813_847' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3355 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1421 = add i13 %sext_ln813_847, i13 %add_ln813_1419"   --->   Operation 3355 'add' 'add_ln813_1421' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3356 [1/1] (0.00ns)   --->   "%sext_ln813_848 = sext i13 %add_ln813_1421"   --->   Operation 3356 'sext' 'sext_ln813_848' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3357 [1/1] (0.75ns)   --->   "%add_ln813_1422 = add i14 %sext_ln813_848, i14 %zext_ln17_337"   --->   Operation 3357 'add' 'add_ln813_1422' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3358 [1/1] (0.73ns)   --->   "%add_ln813_1423 = add i13 %zext_ln1273_499, i13 %sext_ln1273_116"   --->   Operation 3358 'add' 'add_ln813_1423' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3359 [1/1] (0.71ns)   --->   "%add_ln813_1426 = add i10 %zext_ln818_213, i10 %zext_ln818_216"   --->   Operation 3359 'add' 'add_ln813_1426' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3360 [1/1] (0.00ns)   --->   "%zext_ln813_295 = zext i10 %add_ln813_1426"   --->   Operation 3360 'zext' 'zext_ln813_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3361 [1/1] (0.00ns)   --->   "%zext_ln813_296 = zext i8 %add_ln813_1099"   --->   Operation 3361 'zext' 'zext_ln813_296' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3362 [1/1] (0.70ns)   --->   "%add_ln813_1427 = add i9 %zext_ln813_296, i9 %zext_ln1273_516"   --->   Operation 3362 'add' 'add_ln813_1427' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3363 [1/1] (0.00ns)   --->   "%zext_ln813_297 = zext i9 %add_ln813_1427"   --->   Operation 3363 'zext' 'zext_ln813_297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3364 [1/1] (0.72ns)   --->   "%add_ln813_1428 = add i11 %zext_ln813_297, i11 %zext_ln813_295"   --->   Operation 3364 'add' 'add_ln813_1428' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3365 [1/1] (0.70ns)   --->   "%add_ln813_1432 = add i9 %sext_ln1273_295, i9 %zext_ln17_514"   --->   Operation 3365 'add' 'add_ln813_1432' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln813_853 = sext i9 %add_ln813_1432"   --->   Operation 3366 'sext' 'sext_ln813_853' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3367 [1/1] (0.71ns)   --->   "%add_ln813_1433 = add i10 %sext_ln813_853, i10 %zext_ln17_495"   --->   Operation 3367 'add' 'add_ln813_1433' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3368 [1/1] (0.00ns)   --->   "%sext_ln813_857 = sext i11 %add_ln813_1436"   --->   Operation 3368 'sext' 'sext_ln813_857' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3369 [1/1] (0.71ns)   --->   "%add_ln813_1437 = add i10 %sext_ln1273_114, i10 %sext_ln17_405"   --->   Operation 3369 'add' 'add_ln813_1437' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3370 [1/1] (0.00ns)   --->   "%sext_ln813_858 = sext i10 %add_ln813_1437"   --->   Operation 3370 'sext' 'sext_ln813_858' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3371 [1/1] (0.73ns)   --->   "%add_ln813_1438 = add i12 %sext_ln813_858, i12 %sext_ln813_857"   --->   Operation 3371 'add' 'add_ln813_1438' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3372 [1/1] (0.00ns)   --->   "%sext_ln813_859 = sext i12 %add_ln813_1438"   --->   Operation 3372 'sext' 'sext_ln813_859' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3373 [1/1] (0.73ns)   --->   "%add_ln813_1439 = add i12 %zext_ln17_338, i12 %zext_ln17_347"   --->   Operation 3373 'add' 'add_ln813_1439' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3374 [1/1] (0.00ns)   --->   "%zext_ln813_299 = zext i12 %add_ln813_1439"   --->   Operation 3374 'zext' 'zext_ln813_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1440 = add i13 %zext_ln813_299, i13 %sext_ln813_859"   --->   Operation 3375 'add' 'add_ln813_1440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3376 [1/1] (0.70ns)   --->   "%add_ln813_1441 = add i8 %zext_ln17_409, i8 %zext_ln1273_420"   --->   Operation 3376 'add' 'add_ln813_1441' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3377 [1/1] (0.00ns)   --->   "%zext_ln813_300 = zext i8 %add_ln813_1441"   --->   Operation 3377 'zext' 'zext_ln813_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3378 [1/1] (0.70ns)   --->   "%add_ln813_1442 = add i9 %zext_ln813_300, i9 %zext_ln17_404"   --->   Operation 3378 'add' 'add_ln813_1442' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3379 [1/1] (0.00ns)   --->   "%zext_ln813_301 = zext i9 %add_ln813_1442"   --->   Operation 3379 'zext' 'zext_ln813_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3380 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1443 = add i13 %zext_ln813_301, i13 %add_ln813_1440"   --->   Operation 3380 'add' 'add_ln813_1443' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3381 [1/1] (0.71ns)   --->   "%add_ln813_1445 = add i11 %zext_ln17_479, i11 %sext_ln1270_66"   --->   Operation 3381 'add' 'add_ln813_1445' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3382 [1/1] (0.00ns)   --->   "%sext_ln813_861 = sext i11 %add_ln813_1445"   --->   Operation 3382 'sext' 'sext_ln813_861' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3383 [1/1] (0.73ns)   --->   "%add_ln813_1446 = add i12 %sext_ln813_861, i12 %sext_ln1273_233"   --->   Operation 3383 'add' 'add_ln813_1446' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3384 [1/1] (0.71ns)   --->   "%add_ln813_1448 = add i10 %sext_ln1270_71, i10 %sext_ln1273_285"   --->   Operation 3384 'add' 'add_ln813_1448' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3385 [1/1] (0.70ns)   --->   "%add_ln813_1449 = add i9 %sext_ln1273_244, i9 %sext_ln1273_307"   --->   Operation 3385 'add' 'add_ln813_1449' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3386 [1/1] (0.00ns)   --->   "%sext_ln813_864 = sext i9 %add_ln813_1449"   --->   Operation 3386 'sext' 'sext_ln813_864' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3387 [1/1] (0.71ns)   --->   "%add_ln813_1450 = add i10 %sext_ln813_864, i10 %zext_ln17_512"   --->   Operation 3387 'add' 'add_ln813_1450' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3388 [1/1] (0.73ns)   --->   "%add_ln813_1453 = add i13 %zext_ln1273_607, i13 %sext_ln1270_102"   --->   Operation 3388 'add' 'add_ln813_1453' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3389 [1/1] (0.00ns)   --->   "%sext_ln813_872 = sext i11 %add_ln813_1457"   --->   Operation 3389 'sext' 'sext_ln813_872' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1458 = add i13 %sext_ln813_872, i13 %zext_ln1273_309"   --->   Operation 3390 'add' 'add_ln813_1458' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3391 [1/1] (0.71ns)   --->   "%add_ln813_1459 = add i10 %sext_ln17_401, i10 %zext_ln17_348"   --->   Operation 3391 'add' 'add_ln813_1459' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3392 [1/1] (0.00ns)   --->   "%sext_ln813_873 = sext i10 %add_ln813_1459"   --->   Operation 3392 'sext' 'sext_ln813_873' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3393 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1460 = add i13 %sext_ln813_873, i13 %add_ln813_1458"   --->   Operation 3393 'add' 'add_ln813_1460' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln813_874 = sext i13 %add_ln813_1460"   --->   Operation 3394 'sext' 'sext_ln813_874' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1461 = add i14 %sext_ln813_874, i14 %zext_ln1273_343"   --->   Operation 3395 'add' 'add_ln813_1461' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3396 [1/1] (0.73ns)   --->   "%add_ln813_1462 = add i12 %zext_ln1270_26, i12 %zext_ln17_464"   --->   Operation 3396 'add' 'add_ln813_1462' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3397 [1/1] (0.00ns)   --->   "%zext_ln813_302 = zext i12 %add_ln813_1462"   --->   Operation 3397 'zext' 'zext_ln813_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3398 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1463 = add i14 %zext_ln813_302, i14 %add_ln813_1461"   --->   Operation 3398 'add' 'add_ln813_1463' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3399 [1/1] (0.71ns)   --->   "%add_ln813_1464 = add i10 %sext_ln1273_150, i10 %sext_ln17_465"   --->   Operation 3399 'add' 'add_ln813_1464' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3400 [1/1] (0.70ns)   --->   "%add_ln813_1465 = add i9 %sext_ln1270_83, i9 %zext_ln17_476"   --->   Operation 3400 'add' 'add_ln813_1465' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln813_877 = sext i9 %add_ln813_1465"   --->   Operation 3401 'sext' 'sext_ln813_877' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3402 [1/1] (0.71ns)   --->   "%add_ln813_1466 = add i10 %sext_ln813_877, i10 %sext_ln1273_259"   --->   Operation 3402 'add' 'add_ln813_1466' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3403 [1/1] (0.00ns)   --->   "%zext_ln813_28 = zext i12 %add_ln813_1475"   --->   Operation 3403 'zext' 'zext_ln813_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3404 [1/1] (0.74ns)   --->   "%add_ln813_1476 = add i13 %zext_ln813_28, i13 %sext_ln17_109"   --->   Operation 3404 'add' 'add_ln813_1476' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3405 [1/1] (0.71ns)   --->   "%add_ln813_1478 = add i10 %sext_ln17_448, i10 %zext_ln17_374"   --->   Operation 3405 'add' 'add_ln813_1478' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3406 [1/1] (0.00ns)   --->   "%sext_ln813_883 = sext i10 %add_ln813_1478"   --->   Operation 3406 'sext' 'sext_ln813_883' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3407 [1/1] (0.72ns)   --->   "%add_ln813_1479 = add i11 %sext_ln813_883, i11 %sext_ln1273_144"   --->   Operation 3407 'add' 'add_ln813_1479' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3408 [1/1] (0.73ns)   --->   "%add_ln813_1482 = add i13 %zext_ln17_493, i13 %sext_ln1273_234"   --->   Operation 3408 'add' 'add_ln813_1482' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3409 [1/1] (0.71ns)   --->   "%add_ln813_1484 = add i10 %sext_ln17_493, i10 %zext_ln17_477"   --->   Operation 3409 'add' 'add_ln813_1484' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3410 [1/1] (0.70ns)   --->   "%add_ln813_1485 = add i9 %zext_ln1270_27, i9 %zext_ln818_223"   --->   Operation 3410 'add' 'add_ln813_1485' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3411 [1/1] (0.00ns)   --->   "%zext_ln813_304 = zext i9 %add_ln813_1485"   --->   Operation 3411 'zext' 'zext_ln813_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3412 [1/1] (0.71ns)   --->   "%add_ln813_1486 = add i10 %zext_ln813_304, i10 %zext_ln17_506"   --->   Operation 3412 'add' 'add_ln813_1486' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3413 [1/1] (0.00ns)   --->   "%sext_ln813_888 = sext i9 %add_ln813_1489"   --->   Operation 3413 'sext' 'sext_ln813_888' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3414 [1/1] (0.71ns)   --->   "%add_ln813_1490 = add i10 %sext_ln813_888, i10 %sext_ln1273_88"   --->   Operation 3414 'add' 'add_ln813_1490' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln813_889 = sext i10 %add_ln813_1490"   --->   Operation 3415 'sext' 'sext_ln813_889' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3416 [1/1] (0.73ns)   --->   "%add_ln813_1491 = add i13 %zext_ln1273_291, i13 %sext_ln1273_110"   --->   Operation 3416 'add' 'add_ln813_1491' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1492 = add i13 %add_ln813_1491, i13 %sext_ln813_889"   --->   Operation 3417 'add' 'add_ln813_1492' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3418 [1/1] (0.71ns)   --->   "%add_ln813_1493 = add i10 %zext_ln818_199, i10 %zext_ln17_354"   --->   Operation 3418 'add' 'add_ln813_1493' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3419 [1/1] (0.00ns)   --->   "%zext_ln813_306 = zext i10 %add_ln813_1493"   --->   Operation 3419 'zext' 'zext_ln813_306' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3420 [1/1] (0.70ns)   --->   "%add_ln813_1494 = add i9 %sext_ln1273_120, i9 %sext_ln1273_197"   --->   Operation 3420 'add' 'add_ln813_1494' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3421 [1/1] (0.00ns)   --->   "%sext_ln813_890 = sext i9 %add_ln813_1494"   --->   Operation 3421 'sext' 'sext_ln813_890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3422 [1/1] (0.72ns)   --->   "%add_ln813_1495 = add i11 %sext_ln813_890, i11 %zext_ln813_306"   --->   Operation 3422 'add' 'add_ln813_1495' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3423 [1/1] (0.00ns)   --->   "%sext_ln813_891 = sext i11 %add_ln813_1495"   --->   Operation 3423 'sext' 'sext_ln813_891' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3424 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1496 = add i13 %sext_ln813_891, i13 %add_ln813_1492"   --->   Operation 3424 'add' 'add_ln813_1496' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3425 [1/1] (0.71ns)   --->   "%add_ln813_1501 = add i10 %sext_ln17_500, i10 %zext_ln17_524"   --->   Operation 3425 'add' 'add_ln813_1501' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3426 [1/1] (0.70ns)   --->   "%add_ln813_1503 = add i8 %zext_ln17_420, i8 %zext_ln1270_14"   --->   Operation 3426 'add' 'add_ln813_1503' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3427 [1/1] (0.00ns)   --->   "%zext_ln813_307 = zext i8 %add_ln813_1503"   --->   Operation 3427 'zext' 'zext_ln813_307' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3428 [1/1] (0.70ns)   --->   "%add_ln813_1504 = add i10 %zext_ln813_307, i10 %sext_ln1273_222"   --->   Operation 3428 'add' 'add_ln813_1504' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln813_162 = sext i13 %add_ln813_1507"   --->   Operation 3429 'sext' 'sext_ln813_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1508 = add i14 %sext_ln813_162, i14 %zext_ln17_293"   --->   Operation 3430 'add' 'add_ln813_1508' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3431 [1/1] (0.73ns)   --->   "%add_ln813_1509 = add i12 %zext_ln1273_310, i12 %zext_ln17_318"   --->   Operation 3431 'add' 'add_ln813_1509' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3432 [1/1] (0.00ns)   --->   "%zext_ln813_308 = zext i12 %add_ln813_1509"   --->   Operation 3432 'zext' 'zext_ln813_308' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3433 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1510 = add i14 %zext_ln813_308, i14 %add_ln813_1508"   --->   Operation 3433 'add' 'add_ln813_1510' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3434 [1/1] (0.71ns)   --->   "%add_ln813_1512 = add i10 %sext_ln1273_152, i10 %sext_ln1270_40"   --->   Operation 3434 'add' 'add_ln813_1512' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3435 [1/1] (0.00ns)   --->   "%sext_ln813_899 = sext i10 %add_ln813_1512"   --->   Operation 3435 'sext' 'sext_ln813_899' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3436 [1/1] (0.72ns)   --->   "%add_ln813_1513 = add i11 %sext_ln813_899, i11 %sext_ln17_429"   --->   Operation 3436 'add' 'add_ln813_1513' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1515 = add i9 %zext_ln818_201, i9 %zext_ln818_207"   --->   Operation 3437 'add' 'add_ln813_1515' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3438 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln813_1516 = add i9 %add_ln813_1515, i9 %zext_ln818_197"   --->   Operation 3438 'add' 'add_ln813_1516' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3439 [1/1] (0.70ns)   --->   "%add_ln813_1517 = add i9 %sext_ln17_451, i9 %sext_ln1273_189"   --->   Operation 3439 'add' 'add_ln813_1517' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3440 [1/1] (0.00ns)   --->   "%sext_ln813_901 = sext i9 %add_ln813_1517"   --->   Operation 3440 'sext' 'sext_ln813_901' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3441 [1/1] (0.71ns)   --->   "%add_ln813_1518 = add i10 %sext_ln813_901, i10 %zext_ln17_418"   --->   Operation 3441 'add' 'add_ln813_1518' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3442 [1/1] (0.70ns)   --->   "%add_ln813_1523 = add i9 %sext_ln1273_247, i9 %sext_ln1273_295"   --->   Operation 3442 'add' 'add_ln813_1523' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3443 [1/1] (0.00ns)   --->   "%sext_ln813_905 = sext i9 %add_ln813_1523"   --->   Operation 3443 'sext' 'sext_ln813_905' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3444 [1/1] (0.71ns)   --->   "%add_ln813_1524 = add i10 %sext_ln813_905, i10 %sext_ln1270_88"   --->   Operation 3444 'add' 'add_ln813_1524' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3445 [1/1] (0.70ns)   --->   "%add_ln813_1526 = add i8 %zext_ln17_474, i8 %zext_ln17_475"   --->   Operation 3445 'add' 'add_ln813_1526' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3446 [1/1] (0.00ns)   --->   "%zext_ln813_310 = zext i8 %add_ln813_1526"   --->   Operation 3446 'zext' 'zext_ln813_310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3447 [1/1] (0.70ns)   --->   "%add_ln813_1527 = add i9 %zext_ln813_310, i9 %zext_ln17_467"   --->   Operation 3447 'add' 'add_ln813_1527' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3448 [1/1] (0.70ns)   --->   "%add_ln813_1528 = add i8 %sext_ln1273_333, i8 %zext_ln1273_592"   --->   Operation 3448 'add' 'add_ln813_1528' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3449 [1/1] (0.00ns)   --->   "%sext_ln813_907 = sext i8 %add_ln813_1528"   --->   Operation 3449 'sext' 'sext_ln813_907' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3450 [1/1] (0.70ns)   --->   "%add_ln813_1529 = add i9 %sext_ln813_907, i9 %zext_ln17_518"   --->   Operation 3450 'add' 'add_ln813_1529' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln813_911 = sext i11 %add_ln813_1532"   --->   Operation 3451 'sext' 'sext_ln813_911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3452 [1/1] (0.73ns)   --->   "%add_ln813_1533 = add i13 %sext_ln813_911, i13 %zext_ln17_274"   --->   Operation 3452 'add' 'add_ln813_1533' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1534 = add i13 %add_ln813_1533, i13 %sext_ln1273_90"   --->   Operation 3453 'add' 'add_ln813_1534' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3454 [1/1] (0.00ns)   --->   "%sext_ln813_912 = sext i10 %add_ln813_1535"   --->   Operation 3454 'sext' 'sext_ln813_912' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3455 [1/1] (0.72ns)   --->   "%add_ln813_1536 = add i11 %sext_ln813_912, i11 %sext_ln1273_101"   --->   Operation 3455 'add' 'add_ln813_1536' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3456 [1/1] (0.00ns)   --->   "%sext_ln813_913 = sext i11 %add_ln813_1536"   --->   Operation 3456 'sext' 'sext_ln813_913' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3457 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1537 = add i13 %sext_ln813_913, i13 %add_ln813_1534"   --->   Operation 3457 'add' 'add_ln813_1537' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln813_914 = sext i13 %add_ln813_1537"   --->   Operation 3458 'sext' 'sext_ln813_914' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3459 [1/1] (0.75ns)   --->   "%add_ln813_1538 = add i14 %sext_ln813_914, i14 %zext_ln1273_343"   --->   Operation 3459 'add' 'add_ln813_1538' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3460 [1/1] (0.71ns)   --->   "%add_ln813_1539 = add i10 %sext_ln17_456, i10 %zext_ln17_369"   --->   Operation 3460 'add' 'add_ln813_1539' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3461 [1/1] (0.00ns)   --->   "%sext_ln813_916 = sext i10 %add_ln813_1539"   --->   Operation 3461 'sext' 'sext_ln813_916' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3462 [1/1] (0.73ns)   --->   "%add_ln813_1540 = add i13 %sext_ln813_916, i13 %zext_ln1273_355"   --->   Operation 3462 'add' 'add_ln813_1540' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3463 [1/1] (0.70ns)   --->   "%add_ln813_1542 = add i9 %zext_ln818_201, i9 %zext_ln17_339"   --->   Operation 3463 'add' 'add_ln813_1542' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3464 [1/1] (0.70ns)   --->   "%add_ln813_1543 = add i9 %sext_ln1273_201, i9 %zext_ln17_383"   --->   Operation 3464 'add' 'add_ln813_1543' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3465 [1/1] (0.00ns)   --->   "%sext_ln813_918 = sext i9 %add_ln813_1543"   --->   Operation 3465 'sext' 'sext_ln813_918' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3466 [1/1] (0.71ns)   --->   "%add_ln813_1544 = add i10 %sext_ln813_918, i10 %sext_ln17_423"   --->   Operation 3466 'add' 'add_ln813_1544' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3467 [1/1] (0.70ns)   --->   "%add_ln813_1551 = add i9 %sext_ln1273_264, i9 %zext_ln17_514"   --->   Operation 3467 'add' 'add_ln813_1551' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3468 [1/1] (0.00ns)   --->   "%sext_ln813_921 = sext i9 %add_ln813_1551"   --->   Operation 3468 'sext' 'sext_ln813_921' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3469 [1/1] (0.71ns)   --->   "%add_ln813_1552 = add i10 %sext_ln813_921, i10 %sext_ln1273_210"   --->   Operation 3469 'add' 'add_ln813_1552' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3470 [1/1] (0.00ns)   --->   "%sext_ln813_926 = sext i11 %add_ln813_1557"   --->   Operation 3470 'sext' 'sext_ln813_926' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1558 = add i13 %zext_ln17_310, i13 %sext_ln1273_111"   --->   Operation 3471 'add' 'add_ln813_1558' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3472 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1559 = add i13 %add_ln813_1558, i13 %sext_ln813_926"   --->   Operation 3472 'add' 'add_ln813_1559' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3473 [1/1] (0.00ns)   --->   "%sext_ln813_927 = sext i13 %add_ln813_1559"   --->   Operation 3473 'sext' 'sext_ln813_927' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3474 [1/1] (0.75ns)   --->   "%add_ln813_1560 = add i14 %sext_ln813_927, i14 %zext_ln1273_322"   --->   Operation 3474 'add' 'add_ln813_1560' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3475 [1/1] (0.73ns)   --->   "%add_ln813_1561 = add i12 %zext_ln1270_28, i12 %zext_ln17_370"   --->   Operation 3475 'add' 'add_ln813_1561' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3476 [1/1] (0.00ns)   --->   "%zext_ln813_314 = zext i12 %add_ln813_1561"   --->   Operation 3476 'zext' 'zext_ln813_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3477 [1/1] (0.74ns)   --->   "%add_ln813_1562 = add i13 %zext_ln813_314, i13 %zext_ln1273_371"   --->   Operation 3477 'add' 'add_ln813_1562' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3478 [1/1] (0.71ns)   --->   "%add_ln813_1564 = add i10 %sext_ln1273_165, i10 %sext_ln17_425"   --->   Operation 3478 'add' 'add_ln813_1564' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3479 [1/1] (0.00ns)   --->   "%sext_ln813_929 = sext i10 %add_ln813_1564"   --->   Operation 3479 'sext' 'sext_ln813_929' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3480 [1/1] (0.70ns)   --->   "%add_ln813_1565 = add i9 %zext_ln17_389, i9 %sext_ln17_419"   --->   Operation 3480 'add' 'add_ln813_1565' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3481 [1/1] (0.00ns)   --->   "%sext_ln813_930 = sext i9 %add_ln813_1565"   --->   Operation 3481 'sext' 'sext_ln813_930' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3482 [1/1] (0.71ns)   --->   "%add_ln813_1566 = add i10 %sext_ln813_930, i10 %zext_ln1273_336"   --->   Operation 3482 'add' 'add_ln813_1566' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3483 [1/1] (0.00ns)   --->   "%sext_ln813_931 = sext i10 %add_ln813_1566"   --->   Operation 3483 'sext' 'sext_ln813_931' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3484 [1/1] (0.72ns)   --->   "%add_ln813_1567 = add i11 %sext_ln813_931, i11 %sext_ln813_929"   --->   Operation 3484 'add' 'add_ln813_1567' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3485 [1/1] (0.71ns)   --->   "%add_ln813_1570 = add i11 %zext_ln17_463, i11 %sext_ln1273_322"   --->   Operation 3485 'add' 'add_ln813_1570' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3486 [1/1] (0.70ns)   --->   "%add_ln813_1572 = add i9 %zext_ln818_214, i9 %zext_ln1270_22"   --->   Operation 3486 'add' 'add_ln813_1572' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3487 [1/1] (0.00ns)   --->   "%zext_ln813_316 = zext i9 %add_ln813_1572"   --->   Operation 3487 'zext' 'zext_ln813_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3488 [1/1] (0.70ns)   --->   "%add_ln813_1573 = add i9 %sext_ln1273_332, i9 %sext_ln17_509"   --->   Operation 3488 'add' 'add_ln813_1573' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3489 [1/1] (0.00ns)   --->   "%sext_ln813_934 = sext i9 %add_ln813_1573"   --->   Operation 3489 'sext' 'sext_ln813_934' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3490 [1/1] (0.71ns)   --->   "%add_ln813_1574 = add i11 %sext_ln813_934, i11 %zext_ln813_316"   --->   Operation 3490 'add' 'add_ln813_1574' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3491 [1/1] (0.00ns)   --->   "%sext_ln813_937 = sext i10 %add_ln813_1577"   --->   Operation 3491 'sext' 'sext_ln813_937' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3492 [1/1] (0.73ns)   --->   "%add_ln813_1578 = add i13 %sext_ln813_937, i13 %zext_ln17_320"   --->   Operation 3492 'add' 'add_ln813_1578' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3493 [1/1] (0.00ns)   --->   "%sext_ln813_938 = sext i13 %add_ln813_1578"   --->   Operation 3493 'sext' 'sext_ln813_938' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3494 [1/1] (0.73ns)   --->   "%add_ln813_1579 = add i13 %zext_ln1273_315, i13 %sext_ln1273_133"   --->   Operation 3494 'add' 'add_ln813_1579' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3495 [1/1] (0.00ns)   --->   "%sext_ln813_939 = sext i13 %add_ln813_1579"   --->   Operation 3495 'sext' 'sext_ln813_939' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3496 [1/1] (0.75ns)   --->   "%add_ln813_1580 = add i14 %sext_ln813_939, i14 %sext_ln813_938"   --->   Operation 3496 'add' 'add_ln813_1580' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3497 [1/1] (0.71ns)   --->   "%add_ln813_1582 = add i11 %zext_ln17_429, i11 %sext_ln1273_160"   --->   Operation 3497 'add' 'add_ln813_1582' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3498 [1/1] (0.71ns)   --->   "%add_ln813_1584 = add i10 %sext_ln1273_162, i10 %sext_ln1273_171"   --->   Operation 3498 'add' 'add_ln813_1584' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3499 [1/1] (0.71ns)   --->   "%add_ln813_1585 = add i10 %sext_ln17_456, i10 %zext_ln17_418"   --->   Operation 3499 'add' 'add_ln813_1585' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3500 [1/1] (0.00ns)   --->   "%sext_ln813_943 = sext i10 %add_ln813_1585"   --->   Operation 3500 'sext' 'sext_ln813_943' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3501 [1/1] (0.72ns)   --->   "%add_ln813_1586 = add i11 %sext_ln813_943, i11 %sext_ln1270_45"   --->   Operation 3501 'add' 'add_ln813_1586' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3502 [1/1] (0.70ns)   --->   "%add_ln813_1592 = add i9 %zext_ln1273_614, i9 %zext_ln818_223"   --->   Operation 3502 'add' 'add_ln813_1592' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3503 [1/1] (0.70ns)   --->   "%add_ln813_1593 = add i9 %zext_ln17_473, i9 %sext_ln1273_249"   --->   Operation 3503 'add' 'add_ln813_1593' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3504 [1/1] (0.00ns)   --->   "%sext_ln813_946 = sext i9 %add_ln813_1593"   --->   Operation 3504 'sext' 'sext_ln813_946' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3505 [1/1] (0.71ns)   --->   "%add_ln813_1594 = add i10 %sext_ln813_946, i10 %sext_ln17_517"   --->   Operation 3505 'add' 'add_ln813_1594' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln813_951 = sext i10 %add_ln813_1598"   --->   Operation 3506 'sext' 'sext_ln813_951' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1599 = add i13 %sext_ln813_951, i13 %zext_ln1273_315"   --->   Operation 3507 'add' 'add_ln813_1599' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3508 [1/1] (0.71ns)   --->   "%add_ln813_1600 = add i11 %zext_ln17_343, i11 %sext_ln17_412"   --->   Operation 3508 'add' 'add_ln813_1600' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln813_952 = sext i11 %add_ln813_1600"   --->   Operation 3509 'sext' 'sext_ln813_952' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3510 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1601 = add i13 %sext_ln813_952, i13 %add_ln813_1599"   --->   Operation 3510 'add' 'add_ln813_1601' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1604 = add i10 %zext_ln818_203, i10 %zext_ln818_212"   --->   Operation 3511 'add' 'add_ln813_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3512 [1/1] (0.70ns)   --->   "%add_ln813_1605 = add i9 %zext_ln818_204, i9 %zext_ln818_206"   --->   Operation 3512 'add' 'add_ln813_1605' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3513 [1/1] (0.00ns)   --->   "%zext_ln813_320 = zext i9 %add_ln813_1605"   --->   Operation 3513 'zext' 'zext_ln813_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3514 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_1606 = add i10 %zext_ln813_320, i10 %add_ln813_1604"   --->   Operation 3514 'add' 'add_ln813_1606' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3515 [1/1] (0.70ns)   --->   "%add_ln813_1609 = add i9 %sext_ln1273_169, i9 %sext_ln1270_61"   --->   Operation 3515 'add' 'add_ln813_1609' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3516 [1/1] (0.70ns)   --->   "%add_ln813_1611 = add i9 %sext_ln1273_231, i9 %zext_ln17_355"   --->   Operation 3516 'add' 'add_ln813_1611' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3517 [1/1] (0.00ns)   --->   "%sext_ln813_956 = sext i9 %add_ln813_1611"   --->   Operation 3517 'sext' 'sext_ln813_956' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3518 [1/1] (0.71ns)   --->   "%add_ln813_1612 = add i10 %sext_ln813_811, i10 %sext_ln813_956"   --->   Operation 3518 'add' 'add_ln813_1612' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3519 [1/1] (0.00ns)   --->   "%sext_ln813_961 = sext i10 %add_ln813_1617"   --->   Operation 3519 'sext' 'sext_ln813_961' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3520 [1/1] (0.00ns)   --->   "%sext_ln813_962 = sext i10 %add_ln813_1618"   --->   Operation 3520 'sext' 'sext_ln813_962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3521 [1/1] (0.72ns)   --->   "%add_ln813_1619 = add i11 %sext_ln813_962, i11 %sext_ln813_961"   --->   Operation 3521 'add' 'add_ln813_1619' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln813_963 = sext i11 %add_ln813_1619"   --->   Operation 3522 'sext' 'sext_ln813_963' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1620 = add i13 %sext_ln813_963, i13 %zext_ln1273_328"   --->   Operation 3523 'add' 'add_ln813_1620' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3524 [1/1] (0.71ns)   --->   "%add_ln813_1621 = add i10 %sext_ln1273_113, i10 %sext_ln17_423"   --->   Operation 3524 'add' 'add_ln813_1621' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln813_964 = sext i10 %add_ln813_1621"   --->   Operation 3525 'sext' 'sext_ln813_964' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3526 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1622 = add i13 %sext_ln813_964, i13 %add_ln813_1620"   --->   Operation 3526 'add' 'add_ln813_1622' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3527 [1/1] (0.71ns)   --->   "%add_ln813_1624 = add i11 %zext_ln17_463, i11 %sext_ln1273_143"   --->   Operation 3527 'add' 'add_ln813_1624' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3528 [1/1] (0.00ns)   --->   "%sext_ln813_966 = sext i11 %add_ln813_1624"   --->   Operation 3528 'sext' 'sext_ln813_966' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3529 [1/1] (0.73ns)   --->   "%add_ln813_1625 = add i13 %sext_ln813_966, i13 %zext_ln1273_454"   --->   Operation 3529 'add' 'add_ln813_1625' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3530 [1/1] (0.71ns)   --->   "%add_ln813_1627 = add i10 %sext_ln1270_71, i10 %zext_ln17_391"   --->   Operation 3530 'add' 'add_ln813_1627' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3531 [1/1] (0.00ns)   --->   "%sext_ln813_969 = sext i10 %add_ln813_1627"   --->   Operation 3531 'sext' 'sext_ln813_969' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3532 [1/1] (0.70ns)   --->   "%add_ln813_1628 = add i9 %sext_ln17_443, i9 %zext_ln17_366"   --->   Operation 3532 'add' 'add_ln813_1628' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3533 [1/1] (0.00ns)   --->   "%sext_ln813_970 = sext i9 %add_ln813_1628"   --->   Operation 3533 'sext' 'sext_ln813_970' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3534 [1/1] (0.71ns)   --->   "%add_ln813_1629 = add i10 %sext_ln813_970, i10 %zext_ln17_401"   --->   Operation 3534 'add' 'add_ln813_1629' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3535 [1/1] (0.00ns)   --->   "%sext_ln813_971 = sext i10 %add_ln813_1629"   --->   Operation 3535 'sext' 'sext_ln813_971' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3536 [1/1] (0.72ns)   --->   "%add_ln813_1630 = add i11 %sext_ln813_971, i11 %sext_ln813_969"   --->   Operation 3536 'add' 'add_ln813_1630' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1634 = add i13 %zext_ln1273_628, i13 %sext_ln17_523"   --->   Operation 3537 'add' 'add_ln813_1634' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3538 [1/1] (0.70ns)   --->   "%add_ln813_1635 = add i10 %zext_ln17_515, i10 %sext_ln1273_257"   --->   Operation 3538 'add' 'add_ln813_1635' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3539 [1/1] (0.00ns)   --->   "%sext_ln813_973 = sext i10 %add_ln813_1635"   --->   Operation 3539 'sext' 'sext_ln813_973' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3540 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1636 = add i13 %sext_ln813_973, i13 %add_ln813_1634"   --->   Operation 3540 'add' 'add_ln813_1636' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3541 [1/1] (0.00ns)   --->   "%sext_ln813_976 = sext i10 %add_ln813_1638"   --->   Operation 3541 'sext' 'sext_ln813_976' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln813_977 = sext i9 %add_ln813_1639"   --->   Operation 3542 'sext' 'sext_ln813_977' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3543 [1/1] (0.72ns)   --->   "%add_ln813_1640 = add i11 %sext_ln813_977, i11 %sext_ln813_976"   --->   Operation 3543 'add' 'add_ln813_1640' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3544 [1/1] (0.00ns)   --->   "%sext_ln813_978 = sext i11 %add_ln813_1640"   --->   Operation 3544 'sext' 'sext_ln813_978' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3545 [1/1] (0.73ns)   --->   "%add_ln813_1641 = add i13 %zext_ln1273_304, i13 %sext_ln1273_110"   --->   Operation 3545 'add' 'add_ln813_1641' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1642 = add i13 %add_ln813_1641, i13 %sext_ln813_978"   --->   Operation 3546 'add' 'add_ln813_1642' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3547 [1/1] (0.00ns)   --->   "%sext_ln813_979 = sext i10 %add_ln813_1644"   --->   Operation 3547 'sext' 'sext_ln813_979' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3548 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1645 = add i13 %sext_ln813_979, i13 %add_ln813_1642"   --->   Operation 3548 'add' 'add_ln813_1645' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3549 [1/1] (0.00ns)   --->   "%sext_ln813_980 = sext i13 %add_ln813_1645"   --->   Operation 3549 'sext' 'sext_ln813_980' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3550 [1/1] (0.73ns)   --->   "%add_ln813_1646 = add i12 %zext_ln1273_357, i12 %zext_ln1270_11"   --->   Operation 3550 'add' 'add_ln813_1646' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3551 [1/1] (0.00ns)   --->   "%zext_ln813_325 = zext i12 %add_ln813_1646"   --->   Operation 3551 'zext' 'zext_ln813_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3552 [1/1] (0.75ns)   --->   "%add_ln813_1647 = add i14 %zext_ln813_325, i14 %sext_ln813_980"   --->   Operation 3552 'add' 'add_ln813_1647' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3553 [1/1] (0.00ns)   --->   "%sext_ln813_982 = sext i10 %add_ln813_837"   --->   Operation 3553 'sext' 'sext_ln813_982' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3554 [1/1] (0.73ns)   --->   "%add_ln813_1648 = add i13 %sext_ln813_982, i13 %zext_ln1273_379"   --->   Operation 3554 'add' 'add_ln813_1648' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3555 [1/1] (0.71ns)   --->   "%add_ln813_1653 = add i10 %sext_ln17_456, i10 %sext_ln17_474"   --->   Operation 3555 'add' 'add_ln813_1653' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3556 [1/1] (0.71ns)   --->   "%add_ln813_1656 = add i10 %sext_ln1273_226, i10 %zext_ln17_397"   --->   Operation 3556 'add' 'add_ln813_1656' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3557 [1/1] (0.00ns)   --->   "%sext_ln813_987 = sext i10 %add_ln813_1656"   --->   Operation 3557 'sext' 'sext_ln813_987' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3558 [1/1] (0.70ns)   --->   "%add_ln813_1657 = add i9 %zext_ln818_206, i9 %zext_ln818_218"   --->   Operation 3558 'add' 'add_ln813_1657' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3559 [1/1] (0.00ns)   --->   "%zext_ln813_327 = zext i9 %add_ln813_1657"   --->   Operation 3559 'zext' 'zext_ln813_327' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3560 [1/1] (0.72ns)   --->   "%add_ln813_1658 = add i11 %zext_ln813_327, i11 %sext_ln813_987"   --->   Operation 3560 'add' 'add_ln813_1658' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1659 = add i10 %zext_ln17_524, i10 %sext_ln17_449"   --->   Operation 3561 'add' 'add_ln813_1659' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3562 [1/1] (0.70ns)   --->   "%add_ln813_1660 = add i9 %sext_ln17_504, i9 %sext_ln1273_237"   --->   Operation 3562 'add' 'add_ln813_1660' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3563 [1/1] (0.00ns)   --->   "%sext_ln813_989 = sext i9 %add_ln813_1660"   --->   Operation 3563 'sext' 'sext_ln813_989' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3564 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln813_1661 = add i10 %sext_ln813_989, i10 %add_ln813_1659"   --->   Operation 3564 'add' 'add_ln813_1661' <Predicate = true> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3565 [1/1] (0.00ns)   --->   "%sext_ln813_188 = sext i10 %add_ln813_1664"   --->   Operation 3565 'sext' 'sext_ln813_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3566 [1/1] (0.73ns)   --->   "%add_ln813_1665 = add i13 %sext_ln813_188, i13 %zext_ln17_292"   --->   Operation 3566 'add' 'add_ln813_1665' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3567 [1/1] (0.00ns)   --->   "%sext_ln813_189 = sext i13 %add_ln813_1665"   --->   Operation 3567 'sext' 'sext_ln813_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3568 [1/1] (0.73ns)   --->   "%add_ln813_1666 = add i13 %zext_ln17_321, i13 %sext_ln70_8"   --->   Operation 3568 'add' 'add_ln813_1666' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3569 [1/1] (0.00ns)   --->   "%sext_ln813_992 = sext i13 %add_ln813_1666"   --->   Operation 3569 'sext' 'sext_ln813_992' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3570 [1/1] (0.75ns)   --->   "%add_ln813_1667 = add i14 %sext_ln813_992, i14 %sext_ln813_189"   --->   Operation 3570 'add' 'add_ln813_1667' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3571 [1/1] (0.00ns)   --->   "%zext_ln813_329 = zext i10 %add_ln813_1669"   --->   Operation 3571 'zext' 'zext_ln813_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1670 = add i14 %zext_ln813_329, i14 %add_ln813_1667"   --->   Operation 3572 'add' 'add_ln813_1670' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3573 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1671 = add i14 %add_ln813_1670, i14 %zext_ln1273_477"   --->   Operation 3573 'add' 'add_ln813_1671' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3574 [1/1] (0.72ns)   --->   "%add_ln813_1672 = add i11 %sext_ln70_23, i11 %sext_ln17_486"   --->   Operation 3574 'add' 'add_ln813_1672' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3575 [1/1] (0.70ns)   --->   "%add_ln813_1675 = add i9 %zext_ln818_214, i9 %zext_ln17_504"   --->   Operation 3575 'add' 'add_ln813_1675' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3576 [1/1] (0.00ns)   --->   "%zext_ln813_330 = zext i9 %add_ln813_1675"   --->   Operation 3576 'zext' 'zext_ln813_330' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3577 [1/1] (0.71ns)   --->   "%add_ln813_1676 = add i11 %zext_ln813_330, i11 %sext_ln1273_246"   --->   Operation 3577 'add' 'add_ln813_1676' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3578 [1/1] (0.70ns)   --->   "%add_ln813_1677 = add i8 %zext_ln1273_483, i8 %zext_ln1273_528"   --->   Operation 3578 'add' 'add_ln813_1677' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3579 [1/1] (0.00ns)   --->   "%zext_ln813_331 = zext i8 %add_ln813_1677"   --->   Operation 3579 'zext' 'zext_ln813_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3580 [1/1] (0.70ns)   --->   "%add_ln813_1678 = add i10 %zext_ln813_331, i10 %sext_ln1273_202"   --->   Operation 3580 'add' 'add_ln813_1678' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3581 [1/1] (0.00ns)   --->   "%sext_ln813_1001 = sext i11 %add_ln813_1684"   --->   Operation 3581 'sext' 'sext_ln813_1001' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3582 [1/1] (0.73ns)   --->   "%add_ln813_1685 = add i12 %zext_ln1273_330, i12 %zext_ln17_368"   --->   Operation 3582 'add' 'add_ln813_1685' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3583 [1/1] (0.00ns)   --->   "%zext_ln813_332 = zext i12 %add_ln813_1685"   --->   Operation 3583 'zext' 'zext_ln813_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1686 = add i13 %zext_ln813_332, i13 %sext_ln813_1001"   --->   Operation 3584 'add' 'add_ln813_1686' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3585 [1/1] (0.70ns)   --->   "%add_ln813_1687 = add i9 %sext_ln17_422, i9 %sext_ln17_443"   --->   Operation 3585 'add' 'add_ln813_1687' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3586 [1/1] (0.00ns)   --->   "%sext_ln813_1002 = sext i9 %add_ln813_1687"   --->   Operation 3586 'sext' 'sext_ln813_1002' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3587 [1/1] (0.71ns)   --->   "%add_ln813_1688 = add i10 %sext_ln813_1002, i10 %zext_ln17_384"   --->   Operation 3587 'add' 'add_ln813_1688' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3588 [1/1] (0.00ns)   --->   "%sext_ln813_1003 = sext i10 %add_ln813_1688"   --->   Operation 3588 'sext' 'sext_ln813_1003' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3589 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1689 = add i13 %sext_ln813_1003, i13 %add_ln813_1686"   --->   Operation 3589 'add' 'add_ln813_1689' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3590 [1/1] (0.71ns)   --->   "%add_ln813_1693 = add i10 %zext_ln818_213, i10 %zext_ln818_217"   --->   Operation 3590 'add' 'add_ln813_1693' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3591 [1/1] (0.00ns)   --->   "%zext_ln813_334 = zext i10 %add_ln813_1693"   --->   Operation 3591 'zext' 'zext_ln813_334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3592 [1/1] (0.71ns)   --->   "%add_ln813_1694 = add i10 %sext_ln70_15, i10 %sext_ln17_460"   --->   Operation 3592 'add' 'add_ln813_1694' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3593 [1/1] (0.00ns)   --->   "%sext_ln813_1006 = sext i10 %add_ln813_1694"   --->   Operation 3593 'sext' 'sext_ln813_1006' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3594 [1/1] (0.72ns)   --->   "%add_ln813_1695 = add i11 %sext_ln813_1006, i11 %zext_ln813_334"   --->   Operation 3594 'add' 'add_ln813_1695' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3595 [1/1] (0.70ns)   --->   "%add_ln813_1699 = add i9 %sext_ln1270_101, i9 %zext_ln17_507"   --->   Operation 3595 'add' 'add_ln813_1699' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3596 [1/1] (0.00ns)   --->   "%sext_ln813_1008 = sext i9 %add_ln813_1699"   --->   Operation 3596 'sext' 'sext_ln813_1008' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3597 [1/1] (0.71ns)   --->   "%add_ln813_1700 = add i10 %sext_ln813_1008, i10 %sext_ln1273_276"   --->   Operation 3597 'add' 'add_ln813_1700' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3598 [1/1] (0.00ns)   --->   "%zext_ln813_336 = zext i9 %add_ln813_1703"   --->   Operation 3598 'zext' 'zext_ln813_336' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3599 [1/1] (0.73ns)   --->   "%add_ln813_1704 = add i12 %zext_ln813_336, i12 %zext_ln818_187"   --->   Operation 3599 'add' 'add_ln813_1704' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3600 [1/1] (0.00ns)   --->   "%zext_ln813_30 = zext i12 %add_ln813_1704"   --->   Operation 3600 'zext' 'zext_ln813_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3601 [1/1] (0.74ns)   --->   "%add_ln813_1705 = add i13 %zext_ln813_30, i13 %zext_ln17_333"   --->   Operation 3601 'add' 'add_ln813_1705' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3602 [1/1] (0.00ns)   --->   "%zext_ln813_31 = zext i13 %add_ln813_1705"   --->   Operation 3602 'zext' 'zext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3603 [1/1] (0.72ns)   --->   "%add_ln813_1706 = add i11 %sext_ln1273_145, i11 %sext_ln17_429"   --->   Operation 3603 'add' 'add_ln813_1706' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3604 [1/1] (0.00ns)   --->   "%sext_ln813_1011 = sext i11 %add_ln813_1706"   --->   Operation 3604 'sext' 'sext_ln813_1011' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1707 = add i14 %sext_ln813_1011, i14 %zext_ln813_31"   --->   Operation 3605 'add' 'add_ln813_1707' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3606 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1708 = add i14 %add_ln813_1707, i14 %zext_ln1270_10"   --->   Operation 3606 'add' 'add_ln813_1708' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3607 [1/1] (0.71ns)   --->   "%add_ln813_1709 = add i11 %zext_ln17_406, i11 %sext_ln1270_42"   --->   Operation 3607 'add' 'add_ln813_1709' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln813_1013 = sext i11 %add_ln813_1709"   --->   Operation 3608 'sext' 'sext_ln813_1013' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3609 [1/1] (0.73ns)   --->   "%add_ln813_1710 = add i13 %sext_ln813_1013, i13 %zext_ln17_392"   --->   Operation 3609 'add' 'add_ln813_1710' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3610 [1/1] (0.71ns)   --->   "%add_ln813_1712 = add i10 %sext_ln1273_227, i10 %sext_ln1273_229"   --->   Operation 3610 'add' 'add_ln813_1712' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3611 [1/1] (0.70ns)   --->   "%add_ln813_1713 = add i10 %zext_ln17_391, i10 %sext_ln1273_256"   --->   Operation 3611 'add' 'add_ln813_1713' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3612 [1/1] (0.00ns)   --->   "%sext_ln813_1016 = sext i10 %add_ln813_1713"   --->   Operation 3612 'sext' 'sext_ln813_1016' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3613 [1/1] (0.72ns)   --->   "%add_ln813_1714 = add i11 %sext_ln813_1016, i11 %sext_ln1273_270"   --->   Operation 3613 'add' 'add_ln813_1714' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3614 [1/1] (0.71ns)   --->   "%add_ln813_1718 = add i10 %sext_ln1273_336, i10 %sext_ln1273_293"   --->   Operation 3614 'add' 'add_ln813_1718' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3615 [1/1] (0.00ns)   --->   "%sext_ln813_1019 = sext i10 %add_ln813_1718"   --->   Operation 3615 'sext' 'sext_ln813_1019' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3616 [1/1] (0.72ns)   --->   "%add_ln813_1719 = add i11 %sext_ln813_1019, i11 %zext_ln1273_557"   --->   Operation 3616 'add' 'add_ln813_1719' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3617 [1/1] (0.00ns)   --->   "%sext_ln813_1022 = sext i10 %add_ln813_1721"   --->   Operation 3617 'sext' 'sext_ln813_1022' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1722 = add i11 %sext_ln813_1022, i11 %zext_ln17_327"   --->   Operation 3618 'add' 'add_ln813_1722' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3619 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1723 = add i11 %add_ln813_1722, i11 %zext_ln17_346"   --->   Operation 3619 'add' 'add_ln813_1723' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3620 [1/1] (0.00ns)   --->   "%sext_ln813_1023 = sext i11 %add_ln813_1723"   --->   Operation 3620 'sext' 'sext_ln813_1023' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3621 [1/1] (0.71ns)   --->   "%add_ln813_1724 = add i10 %sext_ln17_420, i10 %sext_ln17_425"   --->   Operation 3621 'add' 'add_ln813_1724' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3622 [1/1] (0.00ns)   --->   "%sext_ln813_1024 = sext i10 %add_ln813_1724"   --->   Operation 3622 'sext' 'sext_ln813_1024' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3623 [1/1] (0.73ns)   --->   "%add_ln813_1725 = add i12 %sext_ln813_1024, i12 %sext_ln813_1023"   --->   Operation 3623 'add' 'add_ln813_1725' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3624 [1/1] (0.00ns)   --->   "%sext_ln813_1025 = sext i12 %add_ln813_1725"   --->   Operation 3624 'sext' 'sext_ln813_1025' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1726 = add i13 %sext_ln813_1025, i13 %zext_ln17_381"   --->   Operation 3625 'add' 'add_ln813_1726' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3626 [1/1] (0.71ns)   --->   "%add_ln813_1727 = add i10 %sext_ln17_444, i10 %zext_ln1273_387"   --->   Operation 3626 'add' 'add_ln813_1727' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3627 [1/1] (0.00ns)   --->   "%sext_ln813_1026 = sext i10 %add_ln813_1727"   --->   Operation 3627 'sext' 'sext_ln813_1026' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3628 [1/1] (0.72ns)   --->   "%add_ln813_1728 = add i11 %sext_ln813_1026, i11 %sext_ln1273_144"   --->   Operation 3628 'add' 'add_ln813_1728' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3629 [1/1] (0.00ns)   --->   "%sext_ln813_1027 = sext i11 %add_ln813_1728"   --->   Operation 3629 'sext' 'sext_ln813_1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3630 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1729 = add i13 %sext_ln813_1027, i13 %add_ln813_1726"   --->   Operation 3630 'add' 'add_ln813_1729' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3631 [1/1] (0.71ns)   --->   "%add_ln813_1733 = add i10 %sext_ln1270_47, i10 %sext_ln1273_230"   --->   Operation 3631 'add' 'add_ln813_1733' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln813_1031 = sext i10 %add_ln813_1733"   --->   Operation 3632 'sext' 'sext_ln813_1031' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3633 [1/1] (0.70ns)   --->   "%add_ln813_1734 = add i8 %zext_ln17_420, i8 %zext_ln1273_508"   --->   Operation 3633 'add' 'add_ln813_1734' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3634 [1/1] (0.00ns)   --->   "%zext_ln813_337 = zext i8 %add_ln813_1734"   --->   Operation 3634 'zext' 'zext_ln813_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3635 [1/1] (0.70ns)   --->   "%add_ln813_1735 = add i10 %zext_ln813_337, i10 %sext_ln1273_188"   --->   Operation 3635 'add' 'add_ln813_1735' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3636 [1/1] (0.00ns)   --->   "%sext_ln813_1032 = sext i10 %add_ln813_1735"   --->   Operation 3636 'sext' 'sext_ln813_1032' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3637 [1/1] (0.72ns)   --->   "%add_ln813_1736 = add i11 %sext_ln813_1032, i11 %sext_ln813_1031"   --->   Operation 3637 'add' 'add_ln813_1736' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3638 [1/1] (0.70ns)   --->   "%add_ln813_1740 = add i8 %zext_ln1273_612, i8 %zext_ln1273_623"   --->   Operation 3638 'add' 'add_ln813_1740' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3639 [1/1] (0.00ns)   --->   "%zext_ln813_339 = zext i8 %add_ln813_1740"   --->   Operation 3639 'zext' 'zext_ln813_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3640 [1/1] (0.70ns)   --->   "%add_ln813_1741 = add i9 %zext_ln813_339, i9 %zext_ln17_492"   --->   Operation 3640 'add' 'add_ln813_1741' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3641 [1/1] (0.73ns)   --->   "%add_ln813_1743 = add i12 %zext_ln818_182, i12 %zext_ln818"   --->   Operation 3641 'add' 'add_ln813_1743' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3642 [1/1] (0.00ns)   --->   "%zext_ln813_32 = zext i12 %add_ln813_1743"   --->   Operation 3642 'zext' 'zext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3643 [1/1] (0.74ns)   --->   "%add_ln813_1744 = add i14 %zext_ln813_32, i14 %sext_ln17_127"   --->   Operation 3643 'add' 'add_ln813_1744' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3644 [1/1] (0.00ns)   --->   "%sext_ln813_1035 = sext i9 %add_ln813_1745"   --->   Operation 3644 'sext' 'sext_ln813_1035' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1746 = add i14 %sext_ln813_1035, i14 %add_ln813_1744"   --->   Operation 3645 'add' 'add_ln813_1746' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3646 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1747 = add i14 %add_ln813_1746, i14 %zext_ln1273_391"   --->   Operation 3646 'add' 'add_ln813_1747' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3647 [1/1] (0.71ns)   --->   "%add_ln813_1750 = add i10 %sext_ln17_485, i10 %zext_ln17_469"   --->   Operation 3647 'add' 'add_ln813_1750' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3648 [1/1] (0.70ns)   --->   "%add_ln813_1751 = add i9 %sext_ln17_450, i9 %sext_ln1273_255"   --->   Operation 3648 'add' 'add_ln813_1751' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3649 [1/1] (0.71ns)   --->   "%add_ln813_1756 = add i10 %sext_ln1273_308, i10 %sext_ln17_521"   --->   Operation 3649 'add' 'add_ln813_1756' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3650 [1/1] (0.71ns)   --->   "%add_ln813_1757 = add i10 %sext_ln1273_341, i10 %zext_ln17_519"   --->   Operation 3650 'add' 'add_ln813_1757' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1760 = add i13 %zext_ln17_276, i13 %sext_ln17_18"   --->   Operation 3651 'add' 'add_ln813_1760' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3652 [1/1] (0.00ns)   --->   "%zext_ln813_342 = zext i10 %add_ln813_1762"   --->   Operation 3652 'zext' 'zext_ln813_342' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3653 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1763 = add i13 %zext_ln813_342, i13 %add_ln813_1760"   --->   Operation 3653 'add' 'add_ln813_1763' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1764 = add i13 %add_ln813_1763, i13 %sext_ln1273_90"   --->   Operation 3654 'add' 'add_ln813_1764' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3655 [1/1] (0.00ns)   --->   "%sext_ln813_1047 = sext i11 %add_ln813_1766"   --->   Operation 3655 'sext' 'sext_ln813_1047' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3656 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1767 = add i13 %sext_ln813_1047, i13 %add_ln813_1764"   --->   Operation 3656 'add' 'add_ln813_1767' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3657 [1/1] (0.00ns)   --->   "%sext_ln813_1048 = sext i13 %add_ln813_1767"   --->   Operation 3657 'sext' 'sext_ln813_1048' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1768 = add i14 %sext_ln813_1048, i14 %zext_ln17_362"   --->   Operation 3658 'add' 'add_ln813_1768' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3659 [1/1] (0.73ns)   --->   "%add_ln813_1769 = add i12 %zext_ln1270_37, i12 %zext_ln17_444"   --->   Operation 3659 'add' 'add_ln813_1769' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3660 [1/1] (0.00ns)   --->   "%zext_ln813_343 = zext i12 %add_ln813_1769"   --->   Operation 3660 'zext' 'zext_ln813_343' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3661 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1770 = add i14 %zext_ln813_343, i14 %add_ln813_1768"   --->   Operation 3661 'add' 'add_ln813_1770' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3662 [1/1] (0.71ns)   --->   "%add_ln813_1771 = add i10 %sext_ln1270_46, i10 %sext_ln1273_280"   --->   Operation 3662 'add' 'add_ln813_1771' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3663 [1/1] (0.70ns)   --->   "%add_ln813_1772 = add i10 %zext_ln17_462, i10 %sext_ln1273_202"   --->   Operation 3663 'add' 'add_ln813_1772' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3664 [1/1] (0.00ns)   --->   "%sext_ln813_1051 = sext i10 %add_ln813_1772"   --->   Operation 3664 'sext' 'sext_ln813_1051' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3665 [1/1] (0.72ns)   --->   "%add_ln813_1773 = add i11 %sext_ln813_1051, i11 %zext_ln17_375"   --->   Operation 3665 'add' 'add_ln813_1773' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3666 [1/1] (0.70ns)   --->   "%add_ln813_1777 = add i10 %zext_ln17_519, i10 %sext_ln1270_100"   --->   Operation 3666 'add' 'add_ln813_1777' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln813_1057 = sext i10 %add_ln813_1780"   --->   Operation 3667 'sext' 'sext_ln813_1057' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3668 [1/1] (0.70ns)   --->   "%add_ln813_1781 = add i9 %sext_ln17_408, i9 %sext_ln17_419"   --->   Operation 3668 'add' 'add_ln813_1781' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3669 [1/1] (0.00ns)   --->   "%sext_ln813_1058 = sext i9 %add_ln813_1781"   --->   Operation 3669 'sext' 'sext_ln813_1058' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3670 [1/1] (0.72ns)   --->   "%add_ln813_1782 = add i11 %sext_ln813_1058, i11 %sext_ln813_1057"   --->   Operation 3670 'add' 'add_ln813_1782' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3671 [1/1] (0.00ns)   --->   "%sext_ln813_1059 = sext i11 %add_ln813_1782"   --->   Operation 3671 'sext' 'sext_ln813_1059' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3672 [1/1] (0.73ns)   --->   "%add_ln813_1783 = add i13 %zext_ln17_356, i13 %sext_ln1273_146"   --->   Operation 3672 'add' 'add_ln813_1783' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1784 = add i13 %add_ln813_1783, i13 %sext_ln813_1059"   --->   Operation 3673 'add' 'add_ln813_1784' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3674 [1/1] (0.70ns)   --->   "%add_ln813_1785 = add i9 %zext_ln17_448, i9 %sext_ln1273_228"   --->   Operation 3674 'add' 'add_ln813_1785' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3675 [1/1] (0.00ns)   --->   "%sext_ln813_1060 = sext i9 %add_ln813_1785"   --->   Operation 3675 'sext' 'sext_ln813_1060' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3676 [1/1] (0.71ns)   --->   "%add_ln813_1786 = add i10 %sext_ln813_1060, i10 %zext_ln1273_436"   --->   Operation 3676 'add' 'add_ln813_1786' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3677 [1/1] (0.00ns)   --->   "%sext_ln813_1061 = sext i10 %add_ln813_1786"   --->   Operation 3677 'sext' 'sext_ln813_1061' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3678 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1787 = add i13 %sext_ln813_1061, i13 %add_ln813_1784"   --->   Operation 3678 'add' 'add_ln813_1787' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3679 [1/1] (0.71ns)   --->   "%add_ln813_1791 = add i10 %sext_ln1273_299, i10 %zext_ln17_519"   --->   Operation 3679 'add' 'add_ln813_1791' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3680 [1/1] (0.00ns)   --->   "%sext_ln813_1065 = sext i10 %add_ln813_1791"   --->   Operation 3680 'sext' 'sext_ln813_1065' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3681 [1/1] (0.70ns)   --->   "%add_ln813_1792 = add i9 %sext_ln17_512, i9 %sext_ln17_518"   --->   Operation 3681 'add' 'add_ln813_1792' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3682 [1/1] (0.00ns)   --->   "%sext_ln813_1066 = sext i9 %add_ln813_1792"   --->   Operation 3682 'sext' 'sext_ln813_1066' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3683 [1/1] (0.72ns)   --->   "%add_ln813_1793 = add i11 %sext_ln813_1066, i11 %sext_ln813_1065"   --->   Operation 3683 'add' 'add_ln813_1793' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3684 [1/1] (0.73ns)   --->   "%add_ln813_1796 = add i12 %zext_ln818_177, i12 %zext_ln17_278"   --->   Operation 3684 'add' 'add_ln813_1796' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3685 [1/1] (0.00ns)   --->   "%zext_ln813_33 = zext i12 %add_ln813_1796"   --->   Operation 3685 'zext' 'zext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3686 [1/1] (0.74ns)   --->   "%add_ln813_1797 = add i13 %zext_ln813_33, i13 %sext_ln17_64"   --->   Operation 3686 'add' 'add_ln813_1797' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3687 [1/1] (0.00ns)   --->   "%sext_ln813_211 = sext i13 %add_ln813_1797"   --->   Operation 3687 'sext' 'sext_ln813_211' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3688 [1/1] (0.75ns)   --->   "%add_ln813_1798 = add i14 %sext_ln813_211, i14 %zext_ln17_308"   --->   Operation 3688 'add' 'add_ln813_1798' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3689 [1/1] (0.73ns)   --->   "%add_ln813_1799 = add i12 %zext_ln17_319, i12 %zext_ln17_329"   --->   Operation 3689 'add' 'add_ln813_1799' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3690 [1/1] (0.72ns)   --->   "%add_ln813_1801 = add i11 %sext_ln70_7, i11 %sext_ln70_19"   --->   Operation 3690 'add' 'add_ln813_1801' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3691 [1/1] (0.71ns)   --->   "%add_ln813_1803 = add i10 %sext_ln17_435, i10 %sext_ln1270_46"   --->   Operation 3691 'add' 'add_ln813_1803' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3692 [1/1] (0.71ns)   --->   "%add_ln813_1806 = add i10 %sext_ln1273_269, i10 %zext_ln17_364"   --->   Operation 3692 'add' 'add_ln813_1806' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3693 [1/1] (0.00ns)   --->   "%sext_ln813_1073 = sext i10 %add_ln813_1806"   --->   Operation 3693 'sext' 'sext_ln813_1073' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3694 [1/1] (0.72ns)   --->   "%add_ln813_1807 = add i11 %sext_ln813_1073, i11 %sext_ln1273_261"   --->   Operation 3694 'add' 'add_ln813_1807' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3695 [1/1] (0.70ns)   --->   "%add_ln813_1808 = add i9 %sext_ln1273_221, i9 %zext_ln1273_369"   --->   Operation 3695 'add' 'add_ln813_1808' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3696 [1/1] (0.00ns)   --->   "%sext_ln813_1075 = sext i9 %add_ln813_1808"   --->   Operation 3696 'sext' 'sext_ln813_1075' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3697 [1/1] (0.71ns)   --->   "%add_ln813_1809 = add i10 %sext_ln813_1075, i10 %sext_ln17_425"   --->   Operation 3697 'add' 'add_ln813_1809' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3698 [1/1] (0.00ns)   --->   "%sext_ln813_214 = sext i13 %add_ln813_1815"   --->   Operation 3698 'sext' 'sext_ln813_214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1816 = add i14 %sext_ln813_214, i14 %zext_ln17_306"   --->   Operation 3699 'add' 'add_ln813_1816' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3700 [1/1] (0.70ns)   --->   "%add_ln813_1817 = add i9 %sext_ln17_403, i9 %sext_ln70_4"   --->   Operation 3700 'add' 'add_ln813_1817' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3701 [1/1] (0.00ns)   --->   "%sext_ln813_1080 = sext i9 %add_ln813_1817"   --->   Operation 3701 'sext' 'sext_ln813_1080' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3702 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1818 = add i14 %sext_ln813_1080, i14 %add_ln813_1816"   --->   Operation 3702 'add' 'add_ln813_1818' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3703 [1/1] (0.00ns)   --->   "%sext_ln813_215 = sext i14 %add_ln813_1818"   --->   Operation 3703 'sext' 'sext_ln813_215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3704 [1/1] (0.73ns)   --->   "%add_ln813_1819 = add i12 %zext_ln1273_367, i12 %zext_ln17_413"   --->   Operation 3704 'add' 'add_ln813_1819' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3705 [1/1] (0.00ns)   --->   "%zext_ln813_345 = zext i12 %add_ln813_1819"   --->   Operation 3705 'zext' 'zext_ln813_345' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3706 [1/1] (0.76ns)   --->   "%add_ln813_1820 = add i15 %zext_ln813_345, i15 %sext_ln813_215"   --->   Operation 3706 'add' 'add_ln813_1820' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3707 [1/1] (0.70ns)   --->   "%add_ln813_1821 = add i9 %sext_ln1270_39, i9 %zext_ln17_402"   --->   Operation 3707 'add' 'add_ln813_1821' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3708 [1/1] (0.00ns)   --->   "%sext_ln813_1081 = sext i9 %add_ln813_1821"   --->   Operation 3708 'sext' 'sext_ln813_1081' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3709 [1/1] (0.73ns)   --->   "%add_ln813_1822 = add i13 %sext_ln813_1081, i13 %zext_ln1273_454"   --->   Operation 3709 'add' 'add_ln813_1822' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3710 [1/1] (0.72ns)   --->   "%add_ln813_1826 = add i11 %sext_ln17_507, i11 %sext_ln17_486"   --->   Operation 3710 'add' 'add_ln813_1826' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3711 [1/1] (0.71ns)   --->   "%add_ln813_1829 = add i10 %sext_ln813_382, i10 %zext_ln17_466"   --->   Operation 3711 'add' 'add_ln813_1829' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3712 [1/1] (0.00ns)   --->   "%sext_ln813_1086 = sext i10 %add_ln813_1829"   --->   Operation 3712 'sext' 'sext_ln813_1086' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3713 [1/1] (0.72ns)   --->   "%add_ln813_1830 = add i11 %sext_ln813_1086, i11 %sext_ln70_21"   --->   Operation 3713 'add' 'add_ln813_1830' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3714 [1/1] (0.70ns)   --->   "%add_ln813_1831 = add i9 %zext_ln1273_614, i9 %zext_ln17_473"   --->   Operation 3714 'add' 'add_ln813_1831' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3715 [1/1] (0.00ns)   --->   "%zext_ln813_347 = zext i9 %add_ln813_1831"   --->   Operation 3715 'zext' 'zext_ln813_347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3716 [1/1] (0.71ns)   --->   "%add_ln813_1832 = add i10 %zext_ln813_347, i10 %zext_ln17_506"   --->   Operation 3716 'add' 'add_ln813_1832' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3717 [1/1] (0.00ns)   --->   "%sext_ln813_1090 = sext i11 %add_ln813_1836"   --->   Operation 3717 'sext' 'sext_ln813_1090' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3718 [1/1] (0.70ns)   --->   "%add_ln813_1837 = add i9 %zext_ln818_198, i9 %zext_ln17_304"   --->   Operation 3718 'add' 'add_ln813_1837' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3719 [1/1] (0.00ns)   --->   "%zext_ln813_349 = zext i9 %add_ln813_1837"   --->   Operation 3719 'zext' 'zext_ln813_349' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3720 [1/1] (0.71ns)   --->   "%add_ln813_1838 = add i11 %zext_ln813_349, i11 %sext_ln1270_10"   --->   Operation 3720 'add' 'add_ln813_1838' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3721 [1/1] (0.00ns)   --->   "%sext_ln813_1091 = sext i11 %add_ln813_1838"   --->   Operation 3721 'sext' 'sext_ln813_1091' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1839 = add i12 %sext_ln813_1091, i12 %sext_ln813_1090"   --->   Operation 3722 'add' 'add_ln813_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3723 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln813_1840 = add i12 %add_ln813_1839, i12 %sext_ln70_10"   --->   Operation 3723 'add' 'add_ln813_1840' <Predicate = true> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3724 [1/1] (0.70ns)   --->   "%add_ln813_1841 = add i9 %sext_ln17_451, i9 %sext_ln17_452"   --->   Operation 3724 'add' 'add_ln813_1841' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3725 [1/1] (0.00ns)   --->   "%sext_ln813_1093 = sext i9 %add_ln813_1841"   --->   Operation 3725 'sext' 'sext_ln813_1093' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3726 [1/1] (0.71ns)   --->   "%add_ln813_1842 = add i10 %sext_ln813_1093, i10 %sext_ln17_446"   --->   Operation 3726 'add' 'add_ln813_1842' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3727 [1/1] (0.71ns)   --->   "%add_ln813_1845 = add i10 %sext_ln70_13, i10 %sext_ln1273_204"   --->   Operation 3727 'add' 'add_ln813_1845' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3728 [1/1] (0.00ns)   --->   "%sext_ln813_1096 = sext i10 %add_ln813_1845"   --->   Operation 3728 'sext' 'sext_ln813_1096' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3729 [1/1] (0.72ns)   --->   "%add_ln813_1846 = add i11 %sext_ln813_1096, i11 %sext_ln17_507"   --->   Operation 3729 'add' 'add_ln813_1846' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3730 [1/1] (0.70ns)   --->   "%add_ln813_1848 = add i10 %zext_ln17_403, i10 %sext_ln1273_213"   --->   Operation 3730 'add' 'add_ln813_1848' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3731 [1/1] (0.00ns)   --->   "%sext_ln813_1098 = sext i10 %add_ln813_1848"   --->   Operation 3731 'sext' 'sext_ln813_1098' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1849 = add i11 %sext_ln813_1098, i11 %sext_ln1273_279"   --->   Operation 3732 'add' 'add_ln813_1849' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3733 [1/1] (0.70ns)   --->   "%add_ln813_1850 = add i8 %zext_ln17_511, i8 %zext_ln1273_490"   --->   Operation 3733 'add' 'add_ln813_1850' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3734 [1/1] (0.00ns)   --->   "%zext_ln813_350 = zext i8 %add_ln813_1850"   --->   Operation 3734 'zext' 'zext_ln813_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3735 [1/1] (0.70ns)   --->   "%add_ln813_1851 = add i10 %zext_ln813_350, i10 %sext_ln17_488"   --->   Operation 3735 'add' 'add_ln813_1851' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3736 [1/1] (0.00ns)   --->   "%sext_ln813_1099 = sext i10 %add_ln813_1851"   --->   Operation 3736 'sext' 'sext_ln813_1099' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3737 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1852 = add i11 %sext_ln813_1099, i11 %add_ln813_1849"   --->   Operation 3737 'add' 'add_ln813_1852' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3738 [1/1] (0.00ns)   --->   "%zext_ln813_35 = zext i12 %add_ln813_1856"   --->   Operation 3738 'zext' 'zext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3739 [1/1] (0.74ns)   --->   "%add_ln813_1857 = add i13 %zext_ln813_35, i13 %sext_ln17_55"   --->   Operation 3739 'add' 'add_ln813_1857' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3740 [1/1] (0.00ns)   --->   "%sext_ln813_221 = sext i13 %add_ln813_1857"   --->   Operation 3740 'sext' 'sext_ln813_221' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1858 = add i14 %sext_ln813_221, i14 %zext_ln17_307"   --->   Operation 3741 'add' 'add_ln813_1858' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3742 [1/1] (0.73ns)   --->   "%add_ln813_1859 = add i12 %zext_ln1273_329, i12 %zext_ln17_328"   --->   Operation 3742 'add' 'add_ln813_1859' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3743 [1/1] (0.00ns)   --->   "%zext_ln813_352 = zext i12 %add_ln813_1859"   --->   Operation 3743 'zext' 'zext_ln813_352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3744 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1860 = add i14 %zext_ln813_352, i14 %add_ln813_1858"   --->   Operation 3744 'add' 'add_ln813_1860' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3745 [1/1] (0.71ns)   --->   "%add_ln813_1862 = add i10 %sext_ln17_464, i10 %zext_ln17_363"   --->   Operation 3745 'add' 'add_ln813_1862' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3746 [1/1] (0.00ns)   --->   "%sext_ln813_1102 = sext i10 %add_ln813_1862"   --->   Operation 3746 'sext' 'sext_ln813_1102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3747 [1/1] (0.72ns)   --->   "%add_ln813_1863 = add i11 %sext_ln813_1102, i11 %sext_ln1273_185"   --->   Operation 3747 'add' 'add_ln813_1863' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3748 [1/1] (0.70ns)   --->   "%add_ln813_1865 = add i10 %zext_ln17_385, i10 %sext_ln1273_131"   --->   Operation 3748 'add' 'add_ln813_1865' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3749 [1/1] (0.00ns)   --->   "%sext_ln813_1104 = sext i10 %add_ln813_1865"   --->   Operation 3749 'sext' 'sext_ln813_1104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3750 [1/1] (0.00ns)   --->   "%sext_ln813_1106 = sext i9 %add_ln813_1867"   --->   Operation 3750 'sext' 'sext_ln813_1106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3751 [1/1] (0.72ns)   --->   "%add_ln813_1868 = add i11 %sext_ln813_1106, i11 %sext_ln813_1104"   --->   Operation 3751 'add' 'add_ln813_1868' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3752 [1/1] (0.71ns)   --->   "%add_ln813_1873 = add i10 %sext_ln17_480, i10 %sext_ln17_500"   --->   Operation 3752 'add' 'add_ln813_1873' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3753 [1/1] (0.70ns)   --->   "%add_ln813_1874 = add i8 %zext_ln1273_528, i8 %zext_ln1273_583"   --->   Operation 3753 'add' 'add_ln813_1874' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3754 [1/1] (0.00ns)   --->   "%zext_ln813_354 = zext i8 %add_ln813_1874"   --->   Operation 3754 'zext' 'zext_ln813_354' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3755 [1/1] (0.70ns)   --->   "%add_ln813_1875 = add i10 %zext_ln813_354, i10 %sext_ln1273_330"   --->   Operation 3755 'add' 'add_ln813_1875' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3756 [1/1] (0.00ns)   --->   "%zext_ln813_36 = zext i12 %add_ln813_1879"   --->   Operation 3756 'zext' 'zext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3757 [1/1] (0.74ns)   --->   "%add_ln813_1880 = add i13 %zext_ln813_36, i13 %sext_ln17_84"   --->   Operation 3757 'add' 'add_ln813_1880' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1881 = add i13 %add_ln813_1880, i13 %sext_ln1270_23"   --->   Operation 3758 'add' 'add_ln813_1881' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3759 [1/1] (0.00ns)   --->   "%sext_ln813_1112 = sext i10 %add_ln813_1882"   --->   Operation 3759 'sext' 'sext_ln813_1112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3760 [1/1] (0.72ns)   --->   "%add_ln813_1883 = add i11 %sext_ln813_1112, i11 %sext_ln17_439"   --->   Operation 3760 'add' 'add_ln813_1883' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3761 [1/1] (0.00ns)   --->   "%sext_ln813_1113 = sext i11 %add_ln813_1883"   --->   Operation 3761 'sext' 'sext_ln813_1113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3762 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1884 = add i13 %sext_ln813_1113, i13 %add_ln813_1881"   --->   Operation 3762 'add' 'add_ln813_1884' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3763 [1/1] (0.00ns)   --->   "%sext_ln813_1114 = sext i13 %add_ln813_1884"   --->   Operation 3763 'sext' 'sext_ln813_1114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3764 [1/1] (0.75ns)   --->   "%add_ln813_1885 = add i14 %sext_ln813_1114, i14 %zext_ln1273_374"   --->   Operation 3764 'add' 'add_ln813_1885' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3765 [1/1] (0.72ns)   --->   "%add_ln813_1886 = add i11 %sext_ln70_14, i11 %sext_ln1273_166"   --->   Operation 3765 'add' 'add_ln813_1886' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3766 [1/1] (0.00ns)   --->   "%sext_ln813_1116 = sext i11 %add_ln813_1886"   --->   Operation 3766 'sext' 'sext_ln813_1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3767 [1/1] (0.73ns)   --->   "%add_ln813_1887 = add i13 %sext_ln813_1116, i13 %zext_ln1273_485"   --->   Operation 3767 'add' 'add_ln813_1887' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3768 [1/1] (0.71ns)   --->   "%add_ln813_1889 = add i10 %sext_ln1270_40, i10 %sext_ln1273_186"   --->   Operation 3768 'add' 'add_ln813_1889' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3769 [1/1] (0.70ns)   --->   "%add_ln813_1890 = add i9 %sext_ln70_18, i9 %zext_ln17_396"   --->   Operation 3769 'add' 'add_ln813_1890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3770 [1/1] (0.00ns)   --->   "%sext_ln813_1119 = sext i9 %add_ln813_1890"   --->   Operation 3770 'sext' 'sext_ln813_1119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3771 [1/1] (0.71ns)   --->   "%add_ln813_1891 = add i10 %sext_ln813_1119, i10 %zext_ln17_468"   --->   Operation 3771 'add' 'add_ln813_1891' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3772 [1/1] (0.00ns)   --->   "%sext_ln813_1125 = sext i11 %add_ln813_1898"   --->   Operation 3772 'sext' 'sext_ln813_1125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3773 [1/1] (0.73ns)   --->   "%add_ln813_1899 = add i13 %sext_ln813_1125, i13 %zext_ln17_269"   --->   Operation 3773 'add' 'add_ln813_1899' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3774 [1/1] (0.00ns)   --->   "%sext_ln813_227 = sext i13 %add_ln813_1899"   --->   Operation 3774 'sext' 'sext_ln813_227' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3775 [1/1] (0.75ns)   --->   "%add_ln813_1900 = add i14 %sext_ln813_227, i14 %zext_ln17_307"   --->   Operation 3775 'add' 'add_ln813_1900' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3776 [1/1] (0.71ns)   --->   "%add_ln813_1901 = add i10 %sext_ln70_5, i10 %sext_ln70_3"   --->   Operation 3776 'add' 'add_ln813_1901' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3777 [1/1] (0.00ns)   --->   "%sext_ln813_1126 = sext i10 %add_ln813_1901"   --->   Operation 3777 'sext' 'sext_ln813_1126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1902 = add i14 %sext_ln813_1126, i14 %add_ln813_1900"   --->   Operation 3778 'add' 'add_ln813_1902' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3779 [1/1] (0.73ns)   --->   "%add_ln813_1903 = add i12 %zext_ln1273_402, i12 %zext_ln17_357"   --->   Operation 3779 'add' 'add_ln813_1903' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3780 [1/1] (0.00ns)   --->   "%zext_ln813_356 = zext i12 %add_ln813_1903"   --->   Operation 3780 'zext' 'zext_ln813_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3781 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1904 = add i14 %zext_ln813_356, i14 %add_ln813_1902"   --->   Operation 3781 'add' 'add_ln813_1904' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1905 = add i11 %zext_ln17_400, i11 %sext_ln17_481"   --->   Operation 3782 'add' 'add_ln813_1905' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3783 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1906 = add i11 %add_ln813_1905, i11 %zext_ln17_386"   --->   Operation 3783 'add' 'add_ln813_1906' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3784 [1/1] (0.70ns)   --->   "%add_ln813_1908 = add i9 %zext_ln818_215, i9 %zext_ln17_461"   --->   Operation 3784 'add' 'add_ln813_1908' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3785 [1/1] (0.00ns)   --->   "%zext_ln813_357 = zext i9 %add_ln813_1908"   --->   Operation 3785 'zext' 'zext_ln813_357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1909 = add i11 %zext_ln813_357, i11 %sext_ln1273_327"   --->   Operation 3786 'add' 'add_ln813_1909' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 3787 [1/1] (0.70ns)   --->   "%add_ln813_1910 = add i8 %zext_ln17_511, i8 %zext_ln1273_623"   --->   Operation 3787 'add' 'add_ln813_1910' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3788 [1/1] (0.00ns)   --->   "%zext_ln813_358 = zext i8 %add_ln813_1910"   --->   Operation 3788 'zext' 'zext_ln813_358' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3789 [1/1] (0.70ns)   --->   "%add_ln813_1911 = add i9 %zext_ln813_358, i9 %zext_ln17_487"   --->   Operation 3789 'add' 'add_ln813_1911' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 3790 [1/1] (0.00ns)   --->   "%zext_ln813_359 = zext i9 %add_ln813_1911"   --->   Operation 3790 'zext' 'zext_ln813_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 3791 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1912 = add i11 %zext_ln813_359, i11 %add_ln813_1909"   --->   Operation 3791 'add' 'add_ln813_1912' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.25>
ST_4 : Operation 3792 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1344, void @empty_11, void @empty_7, void @empty_7, void @empty_7" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:33->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3792 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3793 [1/1] (0.00ns)   --->   "%zext_ln17_349 = zext i11 %sext_ln17_424" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3793 'zext' 'zext_ln17_349' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3794 [1/1] (0.00ns)   --->   "%sext_ln1273_137 = sext i9 %trunc_ln818_229"   --->   Operation 3794 'sext' 'sext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3795 [1/1] (0.00ns)   --->   "%zext_ln17_353 = zext i11 %sext_ln17_428" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3795 'zext' 'zext_ln17_353' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3796 [1/1] (0.00ns)   --->   "%zext_ln1273_347 = zext i11 %sext_ln17_432"   --->   Operation 3796 'zext' 'zext_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3797 [1/1] (0.00ns)   --->   "%zext_ln17_360 = zext i11 %sext_ln17_433" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3797 'zext' 'zext_ln17_360' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3798 [1/1] (0.00ns)   --->   "%zext_ln1273_354 = zext i11 %sext_ln17_433"   --->   Operation 3798 'zext' 'zext_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3799 [1/1] (0.00ns)   --->   "%zext_ln17_382 = zext i11 %sext_ln17_447" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3799 'zext' 'zext_ln17_382' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3800 [1/1] (0.00ns)   --->   "%sext_ln1273_172 = sext i9 %trunc_ln818_282"   --->   Operation 3800 'sext' 'sext_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3801 [1/1] (0.00ns)   --->   "%zext_ln1273_403 = zext i11 %sext_ln1273_174"   --->   Operation 3801 'zext' 'zext_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3802 [1/1] (0.00ns)   --->   "%sext_ln1270_52 = sext i10 %trunc_ln818_301"   --->   Operation 3802 'sext' 'sext_ln1270_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3803 [1/1] (0.00ns)   --->   "%sext_ln1273_182 = sext i9 %trunc_ln818_302"   --->   Operation 3803 'sext' 'sext_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3804 [1/1] (0.00ns)   --->   "%sext_ln1273_187 = sext i9 %trunc_ln818_305"   --->   Operation 3804 'sext' 'sext_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3805 [1/1] (0.00ns)   --->   "%zext_ln1273_425 = zext i11 %sext_ln1273_187"   --->   Operation 3805 'zext' 'zext_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3806 [1/1] (0.00ns)   --->   "%zext_ln17_405 = zext i11 %sext_ln17_459" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3806 'zext' 'zext_ln17_405' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3807 [1/1] (0.00ns)   --->   "%zext_ln17_408 = zext i11 %sext_ln17_461" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3807 'zext' 'zext_ln17_408' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3808 [1/1] (0.00ns)   --->   "%zext_ln1273_446 = zext i11 %sext_ln17_461"   --->   Operation 3808 'zext' 'zext_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3809 [1/1] (0.00ns)   --->   "%zext_ln17_411 = zext i11 %sext_ln17_462" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3809 'zext' 'zext_ln17_411' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3810 [1/1] (0.00ns)   --->   "%zext_ln17_412 = zext i11 %sext_ln17_463" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3810 'zext' 'zext_ln17_412' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3811 [1/1] (0.00ns)   --->   "%zext_ln17_414 = zext i11 %sext_ln17_463" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3811 'zext' 'zext_ln17_414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3812 [1/1] (0.00ns)   --->   "%zext_ln1273_448 = zext i11 %sext_ln17_463"   --->   Operation 3812 'zext' 'zext_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3813 [1/1] (0.00ns)   --->   "%sext_ln1270_63 = sext i9 %trunc_ln818_333"   --->   Operation 3813 'sext' 'sext_ln1270_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3814 [1/1] (0.00ns)   --->   "%zext_ln1270_29 = zext i11 %sext_ln1270_63"   --->   Operation 3814 'zext' 'zext_ln1270_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3815 [1/1] (0.00ns)   --->   "%sext_ln17_467 = sext i8 %trunc_ln818_336" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3815 'sext' 'sext_ln17_467' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3816 [1/1] (0.00ns)   --->   "%zext_ln17_424 = zext i11 %sext_ln17_467" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3816 'zext' 'zext_ln17_424' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3817 [1/1] (0.00ns)   --->   "%zext_ln17_425 = zext i11 %sext_ln17_467" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3817 'zext' 'zext_ln17_425' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3818 [1/1] (0.00ns)   --->   "%zext_ln1273_462 = zext i11 %sext_ln17_467"   --->   Operation 3818 'zext' 'zext_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3819 [1/1] (0.00ns)   --->   "%sext_ln1273_209 = sext i10 %trunc_ln818_340"   --->   Operation 3819 'sext' 'sext_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3820 [1/1] (0.00ns)   --->   "%sext_ln17_470 = sext i9 %trunc_ln818_342" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3820 'sext' 'sext_ln17_470' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3821 [1/1] (0.00ns)   --->   "%zext_ln17_430 = zext i11 %sext_ln17_470" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3821 'zext' 'zext_ln17_430' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3822 [1/1] (0.00ns)   --->   "%zext_ln1273_464 = zext i11 %sext_ln17_470"   --->   Operation 3822 'zext' 'zext_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3823 [1/1] (0.00ns)   --->   "%zext_ln1273_473 = zext i11 %sext_ln17_471"   --->   Operation 3823 'zext' 'zext_ln1273_473' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3824 [1/1] (0.00ns)   --->   "%sext_ln1273_215 = sext i9 %trunc_ln818_349"   --->   Operation 3824 'sext' 'sext_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3825 [1/1] (0.00ns)   --->   "%zext_ln1273_475 = zext i11 %sext_ln1273_215"   --->   Operation 3825 'zext' 'zext_ln1273_475' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3826 [1/1] (0.00ns)   --->   "%sext_ln1273_218 = sext i9 %trunc_ln818_352"   --->   Operation 3826 'sext' 'sext_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3827 [1/1] (0.00ns)   --->   "%zext_ln17_434 = zext i11 %sext_ln17_475" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3827 'zext' 'zext_ln17_434' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3828 [1/1] (0.00ns)   --->   "%sext_ln1273_219 = sext i10 %trunc_ln818_354"   --->   Operation 3828 'sext' 'sext_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3829 [1/1] (0.00ns)   --->   "%zext_ln17_435 = zext i11 %sext_ln17_476" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3829 'zext' 'zext_ln17_435' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3830 [1/1] (0.00ns)   --->   "%zext_ln818_210 = zext i8 %mult_V_492"   --->   Operation 3830 'zext' 'zext_ln818_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3831 [1/1] (0.00ns)   --->   "%zext_ln17_438 = zext i8 %mult_V_492" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3831 'zext' 'zext_ln17_438' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3832 [1/1] (0.00ns)   --->   "%sext_ln17_477 = sext i8 %trunc_ln818_361" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3832 'sext' 'sext_ln17_477' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3833 [1/1] (0.00ns)   --->   "%zext_ln17_440 = zext i11 %sext_ln17_477" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3833 'zext' 'zext_ln17_440' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3834 [1/1] (0.00ns)   --->   "%zext_ln1273_486 = zext i11 %sext_ln17_477"   --->   Operation 3834 'zext' 'zext_ln1273_486' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3835 [1/1] (0.00ns)   --->   "%sext_ln70_17 = sext i9 %trunc_ln818_366" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3835 'sext' 'sext_ln70_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3836 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i11 %sext_ln70_17" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3836 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3837 [1/1] (0.00ns)   --->   "%sext_ln17_479 = sext i9 %trunc_ln818_369" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3837 'sext' 'sext_ln17_479' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3838 [1/1] (0.00ns)   --->   "%zext_ln17_441 = zext i11 %sext_ln17_479" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3838 'zext' 'zext_ln17_441' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3839 [1/1] (0.00ns)   --->   "%zext_ln1270_30 = zext i11 %sext_ln17_479"   --->   Operation 3839 'zext' 'zext_ln1270_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3840 [1/1] (0.00ns)   --->   "%zext_ln17_445 = zext i11 %sext_ln17_482" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3840 'zext' 'zext_ln17_445' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3841 [1/1] (0.00ns)   --->   "%zext_ln17_446 = zext i11 %sext_ln17_482" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3841 'zext' 'zext_ln17_446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3842 [1/1] (0.00ns)   --->   "%zext_ln17_449 = zext i11 %sext_ln17_483" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3842 'zext' 'zext_ln17_449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3843 [1/1] (0.00ns)   --->   "%zext_ln17_450 = zext i11 %sext_ln17_483" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3843 'zext' 'zext_ln17_450' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3844 [1/1] (0.00ns)   --->   "%sext_ln17_484 = sext i9 %trunc_ln818_382" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3844 'sext' 'sext_ln17_484' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3845 [1/1] (0.00ns)   --->   "%zext_ln17_453 = zext i11 %sext_ln17_484" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3845 'zext' 'zext_ln17_453' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3846 [1/1] (0.00ns)   --->   "%zext_ln17_454 = zext i11 %sext_ln17_484" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3846 'zext' 'zext_ln17_454' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3847 [1/1] (0.00ns)   --->   "%zext_ln17_455 = zext i11 %sext_ln17_484" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3847 'zext' 'zext_ln17_455' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3848 [1/1] (0.00ns)   --->   "%sext_ln1273_240 = sext i10 %trunc_ln818_383"   --->   Operation 3848 'sext' 'sext_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3849 [1/1] (0.00ns)   --->   "%sext_ln17_489 = sext i9 %trunc_ln818_387" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3849 'sext' 'sext_ln17_489' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3850 [1/1] (0.00ns)   --->   "%zext_ln17_458 = zext i11 %sext_ln17_489" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3850 'zext' 'zext_ln17_458' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3851 [1/1] (0.00ns)   --->   "%zext_ln1273_510 = zext i11 %sext_ln17_489"   --->   Operation 3851 'zext' 'zext_ln1273_510' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3852 [1/1] (0.00ns)   --->   "%sext_ln17_490 = sext i9 %trunc_ln818_389" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3852 'sext' 'sext_ln17_490' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3853 [1/1] (0.00ns)   --->   "%sext_ln1273_242 = sext i9 %trunc_ln818_390"   --->   Operation 3853 'sext' 'sext_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3854 [1/1] (0.00ns)   --->   "%zext_ln1273_517 = zext i11 %sext_ln1273_242"   --->   Operation 3854 'zext' 'zext_ln1273_517' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3855 [1/1] (0.00ns)   --->   "%sext_ln17_491 = sext i9 %trunc_ln818_391" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3855 'sext' 'sext_ln17_491' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3856 [1/1] (0.00ns)   --->   "%zext_ln17_460 = zext i11 %sext_ln17_491" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3856 'zext' 'zext_ln17_460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3857 [1/1] (0.00ns)   --->   "%zext_ln1273_518 = zext i11 %sext_ln17_491"   --->   Operation 3857 'zext' 'zext_ln1273_518' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3858 [1/1] (0.00ns)   --->   "%sext_ln17_492 = sext i9 %trunc_ln818_398" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3858 'sext' 'sext_ln17_492' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3859 [1/1] (0.00ns)   --->   "%sext_ln1273_248 = sext i9 %trunc_ln818_398"   --->   Operation 3859 'sext' 'sext_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3860 [1/1] (0.00ns)   --->   "%zext_ln17_465 = zext i9 %mult_V_505" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3860 'zext' 'zext_ln17_465' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3861 [1/1] (0.00ns)   --->   "%sext_ln1273_251 = sext i8 %trunc_ln818_401"   --->   Operation 3861 'sext' 'sext_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3862 [1/1] (0.00ns)   --->   "%zext_ln1273_521 = zext i11 %sext_ln1273_251"   --->   Operation 3862 'zext' 'zext_ln1273_521' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3863 [1/1] (0.00ns)   --->   "%sext_ln17_494 = sext i9 %trunc_ln818_403" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3863 'sext' 'sext_ln17_494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3864 [1/1] (0.00ns)   --->   "%sext_ln1273_254 = sext i10 %trunc_ln818_406"   --->   Operation 3864 'sext' 'sext_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3865 [1/1] (0.00ns)   --->   "%zext_ln1273_531 = zext i11 %sext_ln1273_254"   --->   Operation 3865 'zext' 'zext_ln1273_531' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3866 [1/1] (0.00ns)   --->   "%sext_ln17_495 = sext i9 %trunc_ln818_411" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3866 'sext' 'sext_ln17_495' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3867 [1/1] (0.00ns)   --->   "%sext_ln1273_260 = sext i9 %trunc_ln818_411"   --->   Operation 3867 'sext' 'sext_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3868 [1/1] (0.00ns)   --->   "%sext_ln17_498 = sext i9 %trunc_ln818_414" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3868 'sext' 'sext_ln17_498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3869 [1/1] (0.00ns)   --->   "%sext_ln1270_76 = sext i9 %trunc_ln818_414"   --->   Operation 3869 'sext' 'sext_ln1270_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3870 [1/1] (0.00ns)   --->   "%sext_ln17_499 = sext i9 %trunc_ln818_415" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3870 'sext' 'sext_ln17_499' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3871 [1/1] (0.00ns)   --->   "%zext_ln17_470 = zext i11 %sext_ln17_499" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3871 'zext' 'zext_ln17_470' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3872 [1/1] (0.00ns)   --->   "%zext_ln1273_539 = zext i11 %sext_ln17_499"   --->   Operation 3872 'zext' 'zext_ln1273_539' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3873 [1/1] (0.00ns)   --->   "%zext_ln1273_540 = zext i11 %sext_ln17_499"   --->   Operation 3873 'zext' 'zext_ln1273_540' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3874 [1/1] (0.00ns)   --->   "%zext_ln1273_541 = zext i11 %sext_ln17_499"   --->   Operation 3874 'zext' 'zext_ln1273_541' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3875 [1/1] (0.00ns)   --->   "%zext_ln17_471 = zext i8 %mult_V_513" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3875 'zext' 'zext_ln17_471' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3876 [1/1] (0.00ns)   --->   "%zext_ln17_472 = zext i8 %mult_V_513" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3876 'zext' 'zext_ln17_472' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3877 [1/1] (0.00ns)   --->   "%sext_ln1273_263 = sext i10 %trunc_ln818_416"   --->   Operation 3877 'sext' 'sext_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3878 [1/1] (0.00ns)   --->   "%sext_ln17_501 = sext i9 %trunc_ln818_417" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3878 'sext' 'sext_ln17_501' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3879 [1/1] (0.00ns)   --->   "%sext_ln1270_77 = sext i8 %trunc_ln818_419"   --->   Operation 3879 'sext' 'sext_ln1270_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3880 [1/1] (0.00ns)   --->   "%zext_ln1270_32 = zext i11 %sext_ln1270_77"   --->   Operation 3880 'zext' 'zext_ln1270_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3881 [1/1] (0.00ns)   --->   "%zext_ln1270_33 = zext i11 %sext_ln1270_77"   --->   Operation 3881 'zext' 'zext_ln1270_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3882 [1/1] (0.00ns)   --->   "%zext_ln1270_34 = zext i11 %sext_ln1270_77"   --->   Operation 3882 'zext' 'zext_ln1270_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3883 [1/1] (0.00ns)   --->   "%sext_ln17_502 = sext i9 %trunc_ln818_420" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3883 'sext' 'sext_ln17_502' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3884 [1/1] (0.00ns)   --->   "%sext_ln17_503 = sext i9 %trunc_ln818_420" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3884 'sext' 'sext_ln17_503' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3885 [1/1] (0.00ns)   --->   "%sext_ln1273_266 = sext i10 %trunc_ln818_421"   --->   Operation 3885 'sext' 'sext_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3886 [1/1] (0.00ns)   --->   "%sext_ln1270_79 = sext i9 %trunc_ln818_425"   --->   Operation 3886 'sext' 'sext_ln1270_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3887 [1/1] (0.00ns)   --->   "%zext_ln1270_36 = zext i11 %sext_ln1270_79"   --->   Operation 3887 'zext' 'zext_ln1270_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3888 [1/1] (0.00ns)   --->   "%sext_ln17_506 = sext i9 %trunc_ln818_429" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3888 'sext' 'sext_ln17_506' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3889 [1/1] (0.00ns)   --->   "%sext_ln1273_271 = sext i9 %trunc_ln818_429"   --->   Operation 3889 'sext' 'sext_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3890 [1/1] (0.00ns)   --->   "%sext_ln1273_273 = sext i9 %trunc_ln818_433"   --->   Operation 3890 'sext' 'sext_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3891 [1/1] (0.00ns)   --->   "%zext_ln1273_554 = zext i11 %sext_ln1273_273"   --->   Operation 3891 'zext' 'zext_ln1273_554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3892 [1/1] (0.00ns)   --->   "%zext_ln1273_555 = zext i11 %sext_ln1273_273"   --->   Operation 3892 'zext' 'zext_ln1273_555' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3893 [1/1] (0.00ns)   --->   "%zext_ln1273_556 = zext i11 %sext_ln1273_273"   --->   Operation 3893 'zext' 'zext_ln1273_556' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3894 [1/1] (0.00ns)   --->   "%sext_ln1273_274 = sext i10 %trunc_ln818_436"   --->   Operation 3894 'sext' 'sext_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3895 [1/1] (0.00ns)   --->   "%sext_ln1273_275 = sext i10 %trunc_ln818_436"   --->   Operation 3895 'sext' 'sext_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3896 [1/1] (0.00ns)   --->   "%zext_ln17_485 = zext i8 %mult_V_522" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3896 'zext' 'zext_ln17_485' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3897 [1/1] (0.00ns)   --->   "%sext_ln17_510 = sext i8 %trunc_ln818_438" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3897 'sext' 'sext_ln17_510' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3898 [1/1] (0.00ns)   --->   "%zext_ln17_488 = zext i11 %sext_ln17_510" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3898 'zext' 'zext_ln17_488' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3899 [1/1] (0.00ns)   --->   "%zext_ln17_489 = zext i11 %sext_ln17_510" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3899 'zext' 'zext_ln17_489' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3900 [1/1] (0.00ns)   --->   "%zext_ln1270_38 = zext i11 %sext_ln17_510"   --->   Operation 3900 'zext' 'zext_ln1270_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3901 [1/1] (0.00ns)   --->   "%sext_ln1273_278 = sext i10 %trunc_ln818_440"   --->   Operation 3901 'sext' 'sext_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3902 [1/1] (0.00ns)   --->   "%zext_ln1273_560 = zext i11 %sext_ln1273_278"   --->   Operation 3902 'zext' 'zext_ln1273_560' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3903 [1/1] (0.00ns)   --->   "%zext_ln17_490 = zext i9 %mult_V_523" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3903 'zext' 'zext_ln17_490' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3904 [1/1] (0.00ns)   --->   "%sext_ln17_511 = sext i9 %trunc_ln818_441" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3904 'sext' 'sext_ln17_511' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3905 [1/1] (0.00ns)   --->   "%zext_ln1273_565 = zext i7 %mult_V_524"   --->   Operation 3905 'zext' 'zext_ln1273_565' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3906 [1/1] (0.00ns)   --->   "%sext_ln17_514 = sext i9 %trunc_ln818_447" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3906 'sext' 'sext_ln17_514' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3907 [1/1] (0.00ns)   --->   "%sext_ln1270_85 = sext i9 %trunc_ln818_448"   --->   Operation 3907 'sext' 'sext_ln1270_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3908 [1/1] (0.71ns)   --->   "%r_V_1140 = add i10 %zext_ln1273_564, i10 %zext_ln1273_565"   --->   Operation 3908 'add' 'r_V_1140' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3909 [1/1] (0.00ns)   --->   "%trunc_ln17_252 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1140, i32 1, i32 9" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3909 'partselect' 'trunc_ln17_252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3910 [1/1] (0.71ns)   --->   "%r_V_1141 = sub i10 %zext_ln1273_565, i10 %zext_ln1273_564"   --->   Operation 3910 'sub' 'r_V_1141' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3911 [1/1] (0.00ns)   --->   "%trunc_ln818_449 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1141, i32 1, i32 9"   --->   Operation 3911 'partselect' 'trunc_ln818_449' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3912 [1/1] (0.00ns)   --->   "%sext_ln1273_286 = sext i9 %trunc_ln818_449"   --->   Operation 3912 'sext' 'sext_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3913 [1/1] (0.00ns)   --->   "%sext_ln1273_287 = sext i8 %trunc_ln818_450"   --->   Operation 3913 'sext' 'sext_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3914 [1/1] (0.00ns)   --->   "%zext_ln1273_567 = zext i11 %sext_ln1273_287"   --->   Operation 3914 'zext' 'zext_ln1273_567' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3915 [1/1] (0.71ns)   --->   "%r_V_1144 = sub i10 %zext_ln1273_564, i10 %zext_ln1273_565"   --->   Operation 3915 'sub' 'r_V_1144' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3916 [1/1] (0.00ns)   --->   "%trunc_ln818_452 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1144, i32 1, i32 9"   --->   Operation 3916 'partselect' 'trunc_ln818_452' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3917 [1/1] (0.00ns)   --->   "%sext_ln1273_289 = sext i9 %trunc_ln818_452"   --->   Operation 3917 'sext' 'sext_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3918 [1/1] (0.00ns)   --->   "%zext_ln1273_569 = zext i11 %sext_ln1273_289"   --->   Operation 3918 'zext' 'zext_ln1273_569' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3919 [1/1] (0.00ns)   --->   "%zext_ln1273_570 = zext i11 %sext_ln1273_289"   --->   Operation 3919 'zext' 'zext_ln1273_570' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3920 [1/1] (0.00ns)   --->   "%sext_ln70_20 = sext i10 %trunc_ln818_453" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3920 'sext' 'sext_ln70_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3921 [1/1] (0.00ns)   --->   "%sext_ln1273_290 = sext i9 %trunc_ln818_454"   --->   Operation 3921 'sext' 'sext_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3922 [1/1] (0.00ns)   --->   "%zext_ln1273_574 = zext i11 %sext_ln1273_290"   --->   Operation 3922 'zext' 'zext_ln1273_574' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3923 [1/1] (0.00ns)   --->   "%zext_ln1273_575 = zext i11 %sext_ln1273_290"   --->   Operation 3923 'zext' 'zext_ln1273_575' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3924 [1/1] (0.00ns)   --->   "%zext_ln17_499 = zext i8 %r_V_1239" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3924 'zext' 'zext_ln17_499' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3925 [1/1] (0.00ns)   --->   "%sext_ln1273_298 = sext i8 %trunc_ln818_459"   --->   Operation 3925 'sext' 'sext_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3926 [1/1] (0.00ns)   --->   "%zext_ln1273_578 = zext i11 %sext_ln1273_298"   --->   Operation 3926 'zext' 'zext_ln1273_578' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3927 [1/1] (0.00ns)   --->   "%zext_ln17_502 = zext i9 %mult_V_530" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3927 'zext' 'zext_ln17_502' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3928 [1/1] (0.00ns)   --->   "%zext_ln17_503 = zext i8 %mult_V_573" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3928 'zext' 'zext_ln17_503' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3929 [1/1] (0.00ns)   --->   "%shl_ln1273_94 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %p_read_91, i4 0"   --->   Operation 3929 'bitconcatenate' 'shl_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3930 [1/1] (0.00ns)   --->   "%zext_ln1273_585 = zext i10 %shl_ln1273_94"   --->   Operation 3930 'zext' 'zext_ln1273_585' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3931 [1/1] (0.00ns)   --->   "%zext_ln1273_586 = zext i8 %mult_V_573"   --->   Operation 3931 'zext' 'zext_ln1273_586' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3932 [1/1] (0.72ns)   --->   "%r_V_1161 = sub i11 %zext_ln1273_586, i11 %zext_ln1273_585"   --->   Operation 3932 'sub' 'r_V_1161' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3933 [1/1] (0.00ns)   --->   "%trunc_ln818_464 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %r_V_1161, i32 1, i32 10"   --->   Operation 3933 'partselect' 'trunc_ln818_464' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3934 [1/1] (0.00ns)   --->   "%sext_ln1273_301 = sext i10 %trunc_ln818_464"   --->   Operation 3934 'sext' 'sext_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3935 [1/1] (0.00ns)   --->   "%sext_ln1273_305 = sext i9 %trunc_ln818_468"   --->   Operation 3935 'sext' 'sext_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3936 [1/1] (0.00ns)   --->   "%zext_ln1273_588 = zext i11 %sext_ln1273_305"   --->   Operation 3936 'zext' 'zext_ln1273_588' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3937 [1/1] (0.00ns)   --->   "%sext_ln70_22 = sext i9 %trunc_ln818_474" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3937 'sext' 'sext_ln70_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3938 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i11 %sext_ln70_22" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3938 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3939 [1/1] (0.00ns)   --->   "%sext_ln17_519 = sext i8 %trunc_ln818_475" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3939 'sext' 'sext_ln17_519' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3940 [1/1] (0.00ns)   --->   "%zext_ln17_508 = zext i11 %sext_ln17_519" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3940 'zext' 'zext_ln17_508' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3941 [1/1] (0.00ns)   --->   "%zext_ln17_509 = zext i11 %sext_ln17_519" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3941 'zext' 'zext_ln17_509' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3942 [1/1] (0.00ns)   --->   "%zext_ln1273_594 = zext i11 %sext_ln17_519"   --->   Operation 3942 'zext' 'zext_ln1273_594' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3943 [1/1] (0.00ns)   --->   "%sext_ln1273_310 = sext i9 %trunc_ln818_479"   --->   Operation 3943 'sext' 'sext_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3944 [1/1] (0.00ns)   --->   "%zext_ln1273_596 = zext i11 %sext_ln1273_310"   --->   Operation 3944 'zext' 'zext_ln1273_596' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3945 [1/1] (0.00ns)   --->   "%zext_ln1273_597 = zext i11 %sext_ln1273_310"   --->   Operation 3945 'zext' 'zext_ln1273_597' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3946 [1/1] (0.00ns)   --->   "%sext_ln1273_312 = sext i9 %trunc_ln818_481"   --->   Operation 3946 'sext' 'sext_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3947 [1/1] (0.00ns)   --->   "%zext_ln17_513 = zext i9 %mult_V_538" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3947 'zext' 'zext_ln17_513' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3948 [1/1] (0.00ns)   --->   "%sext_ln1273_313 = sext i9 %trunc_ln818_482"   --->   Operation 3948 'sext' 'sext_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3949 [1/1] (0.00ns)   --->   "%zext_ln1273_598 = zext i11 %sext_ln1273_313"   --->   Operation 3949 'zext' 'zext_ln1273_598' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3950 [1/1] (0.00ns)   --->   "%sext_ln1273_318 = sext i8 %trunc_ln818_486"   --->   Operation 3950 'sext' 'sext_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3951 [1/1] (0.00ns)   --->   "%sext_ln1273_319 = sext i8 %trunc_ln818_486"   --->   Operation 3951 'sext' 'sext_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3952 [1/1] (0.00ns)   --->   "%sext_ln1273_320 = sext i8 %trunc_ln818_487"   --->   Operation 3952 'sext' 'sext_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3953 [1/1] (0.00ns)   --->   "%zext_ln1273_605 = zext i11 %sext_ln1273_320"   --->   Operation 3953 'zext' 'zext_ln1273_605' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3954 [1/1] (0.00ns)   --->   "%zext_ln1273_606 = zext i11 %sext_ln1273_320"   --->   Operation 3954 'zext' 'zext_ln1273_606' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3955 [1/1] (0.00ns)   --->   "%sext_ln1270_92 = sext i7 %trunc_ln818_489"   --->   Operation 3955 'sext' 'sext_ln1270_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3956 [1/1] (0.00ns)   --->   "%sext_ln1270_93 = sext i9 %trunc_ln818_490"   --->   Operation 3956 'sext' 'sext_ln1270_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln1270_94 = sext i9 %trunc_ln818_490"   --->   Operation 3957 'sext' 'sext_ln1270_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3958 [1/1] (0.00ns)   --->   "%zext_ln818_221 = zext i8 %mult_V_541"   --->   Operation 3958 'zext' 'zext_ln818_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3959 [1/1] (0.00ns)   --->   "%sext_ln17_522 = sext i9 %trunc_ln818_491" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3959 'sext' 'sext_ln17_522' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3960 [1/1] (0.00ns)   --->   "%zext_ln17_517 = zext i11 %sext_ln17_522" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3960 'zext' 'zext_ln17_517' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3961 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i11 %sext_ln17_522" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3961 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3962 [1/1] (0.00ns)   --->   "%sext_ln1273_324 = sext i9 %trunc_ln818_492"   --->   Operation 3962 'sext' 'sext_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3963 [1/1] (0.00ns)   --->   "%sext_ln1273_326 = sext i9 %trunc_ln818_494"   --->   Operation 3963 'sext' 'sext_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3964 [1/1] (0.00ns)   --->   "%zext_ln1273_615 = zext i11 %sext_ln1273_326"   --->   Operation 3964 'zext' 'zext_ln1273_615' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3965 [1/1] (0.00ns)   --->   "%sext_ln1270_95 = sext i10 %trunc_ln818_496"   --->   Operation 3965 'sext' 'sext_ln1270_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3966 [1/1] (0.00ns)   --->   "%sext_ln1270_96 = sext i10 %trunc_ln818_496"   --->   Operation 3966 'sext' 'sext_ln1270_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3967 [1/1] (0.00ns)   --->   "%sext_ln1273_328 = sext i9 %trunc_ln818_499"   --->   Operation 3967 'sext' 'sext_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3968 [1/1] (0.00ns)   --->   "%zext_ln1273_616 = zext i11 %sext_ln1273_328"   --->   Operation 3968 'zext' 'zext_ln1273_616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3969 [1/1] (0.00ns)   --->   "%zext_ln1273_617 = zext i11 %sext_ln1273_328"   --->   Operation 3969 'zext' 'zext_ln1273_617' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3970 [1/1] (0.00ns)   --->   "%sext_ln1273_329 = sext i8 %trunc_ln818_500"   --->   Operation 3970 'sext' 'sext_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3971 [1/1] (0.00ns)   --->   "%zext_ln1273_618 = zext i11 %sext_ln1273_329"   --->   Operation 3971 'zext' 'zext_ln1273_618' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3972 [1/1] (0.00ns)   --->   "%zext_ln1273_619 = zext i11 %sext_ln1273_329"   --->   Operation 3972 'zext' 'zext_ln1273_619' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3973 [1/1] (0.71ns)   --->   "%r_V_1215 = add i10 %zext_ln1273_622, i10 %zext_ln1273_620"   --->   Operation 3973 'add' 'r_V_1215' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3974 [1/1] (0.00ns)   --->   "%mult_V_549 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1215, i32 1, i32 9"   --->   Operation 3974 'partselect' 'mult_V_549' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3975 [1/1] (0.00ns)   --->   "%zext_ln17_522 = zext i9 %mult_V_549" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3975 'zext' 'zext_ln17_522' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3976 [1/1] (0.00ns)   --->   "%sext_ln1273_334 = sext i9 %trunc_ln818_504"   --->   Operation 3976 'sext' 'sext_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3977 [1/1] (0.00ns)   --->   "%sext_ln1273_335 = sext i9 %trunc_ln818_504"   --->   Operation 3977 'sext' 'sext_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3978 [1/1] (0.71ns)   --->   "%r_V_1219 = sub i10 %zext_ln1273_622, i10 %zext_ln1273_620"   --->   Operation 3978 'sub' 'r_V_1219' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3979 [1/1] (0.00ns)   --->   "%trunc_ln818_505 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1219, i32 1, i32 9"   --->   Operation 3979 'partselect' 'trunc_ln818_505' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3980 [1/1] (0.00ns)   --->   "%sext_ln1273_337 = sext i9 %trunc_ln818_505"   --->   Operation 3980 'sext' 'sext_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3981 [1/1] (0.00ns)   --->   "%zext_ln1273_626 = zext i11 %sext_ln1273_337"   --->   Operation 3981 'zext' 'zext_ln1273_626' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3982 [1/1] (0.00ns)   --->   "%zext_ln1273_627 = zext i11 %sext_ln1273_337"   --->   Operation 3982 'zext' 'zext_ln1273_627' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3983 [1/1] (0.00ns)   --->   "%zext_ln17_523 = zext i7 %mult_V_547" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_latency.h:17->/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:19]   --->   Operation 3983 'zext' 'zext_ln17_523' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3984 [1/1] (0.00ns)   --->   "%zext_ln1273_629 = zext i11 %sext_ln1273_338"   --->   Operation 3984 'zext' 'zext_ln1273_629' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3985 [1/1] (0.71ns)   --->   "%r_V_1224 = sub i10 0, i10 %zext_ln1273_622"   --->   Operation 3985 'sub' 'r_V_1224' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3986 [1/1] (0.00ns)   --->   "%trunc_ln818_508 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %r_V_1224, i32 1, i32 9"   --->   Operation 3986 'partselect' 'trunc_ln818_508' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3987 [1/1] (0.00ns)   --->   "%sext_ln1273_339 = sext i9 %trunc_ln818_508"   --->   Operation 3987 'sext' 'sext_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3988 [1/1] (0.00ns)   --->   "%sext_ln1273_340 = sext i9 %trunc_ln818_508"   --->   Operation 3988 'sext' 'sext_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3989 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i14 %add_ln813_643"   --->   Operation 3989 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3990 [1/1] (0.76ns)   --->   "%add_ln813_644 = add i15 %sext_ln813, i15 %zext_ln17_414"   --->   Operation 3990 'add' 'add_ln813_644' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3991 [1/1] (0.00ns)   --->   "%sext_ln813_385 = sext i11 %add_ln813_646"   --->   Operation 3991 'sext' 'sext_ln813_385' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3992 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_647 = add i15 %sext_ln813_385, i15 %add_ln813_644"   --->   Operation 3992 'add' 'add_ln813_647' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3993 [1/1] (0.00ns)   --->   "%sext_ln813_386 = sext i10 %add_ln813_648"   --->   Operation 3993 'sext' 'sext_ln813_386' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln813_388 = sext i10 %add_ln813_650"   --->   Operation 3994 'sext' 'sext_ln813_388' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3995 [1/1] (0.72ns)   --->   "%add_ln813_651 = add i11 %sext_ln813_388, i11 %sext_ln813_386"   --->   Operation 3995 'add' 'add_ln813_651' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3996 [1/1] (0.00ns)   --->   "%sext_ln813_389 = sext i11 %add_ln813_651"   --->   Operation 3996 'sext' 'sext_ln813_389' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3997 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_652 = add i15 %sext_ln813_389, i15 %add_ln813_647"   --->   Operation 3997 'add' 'add_ln813_652' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_653 = add i15 %add_ln813_652, i15 %sext_ln1273_263"   --->   Operation 3998 'add' 'add_ln813_653' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3999 [1/1] (0.00ns)   --->   "%sext_ln813_391 = sext i11 %add_ln813_655"   --->   Operation 3999 'sext' 'sext_ln813_391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4000 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_656 = add i15 %sext_ln813_391, i15 %add_ln813_653"   --->   Operation 4000 'add' 'add_ln813_656' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4001 [1/1] (0.00ns)   --->   "%sext_ln813_392 = sext i15 %add_ln813_656"   --->   Operation 4001 'sext' 'sext_ln813_392' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4002 [1/1] (0.00ns)   --->   "%sext_ln813_396 = sext i14 %add_ln813_665"   --->   Operation 4002 'sext' 'sext_ln813_396' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4003 [1/1] (0.00ns)   --->   "%sext_ln813_397 = sext i11 %add_ln813_667"   --->   Operation 4003 'sext' 'sext_ln813_397' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_668 = add i15 %sext_ln813_397, i15 %sext_ln813_396"   --->   Operation 4004 'add' 'add_ln813_668' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4005 [1/1] (0.00ns)   --->   "%sext_ln813_398 = sext i10 %add_ln813_669"   --->   Operation 4005 'sext' 'sext_ln813_398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4006 [1/1] (0.00ns)   --->   "%sext_ln813_400 = sext i10 %add_ln813_671"   --->   Operation 4006 'sext' 'sext_ln813_400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4007 [1/1] (0.72ns)   --->   "%add_ln813_672 = add i11 %sext_ln813_400, i11 %sext_ln813_398"   --->   Operation 4007 'add' 'add_ln813_672' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4008 [1/1] (0.00ns)   --->   "%sext_ln813_401 = sext i11 %add_ln813_672"   --->   Operation 4008 'sext' 'sext_ln813_401' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4009 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_673 = add i15 %sext_ln813_401, i15 %add_ln813_668"   --->   Operation 4009 'add' 'add_ln813_673' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4010 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_674 = add i15 %add_ln813_673, i15 %sext_ln17_490"   --->   Operation 4010 'add' 'add_ln813_674' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4011 [1/1] (0.00ns)   --->   "%sext_ln813_402 = sext i11 %add_ln813_676"   --->   Operation 4011 'sext' 'sext_ln813_402' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4012 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_677 = add i15 %sext_ln813_402, i15 %add_ln813_674"   --->   Operation 4012 'add' 'add_ln813_677' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4013 [1/1] (0.00ns)   --->   "%sext_ln813_403 = sext i15 %add_ln813_677"   --->   Operation 4013 'sext' 'sext_ln813_403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4014 [1/1] (0.00ns)   --->   "%sext_ln813_409 = sext i13 %add_ln813_686"   --->   Operation 4014 'sext' 'sext_ln813_409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4015 [1/1] (0.75ns)   --->   "%add_ln813_687 = add i14 %sext_ln813_409, i14 %zext_ln1273_425"   --->   Operation 4015 'add' 'add_ln813_687' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4016 [1/1] (0.00ns)   --->   "%sext_ln813_410 = sext i14 %add_ln813_687"   --->   Operation 4016 'sext' 'sext_ln813_410' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4017 [1/1] (0.73ns)   --->   "%add_ln813_688 = add i13 %zext_ln1273_446, i13 %sext_ln1273_137"   --->   Operation 4017 'add' 'add_ln813_688' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4018 [1/1] (0.00ns)   --->   "%sext_ln813_411 = sext i13 %add_ln813_688"   --->   Operation 4018 'sext' 'sext_ln813_411' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_689 = add i15 %sext_ln813_411, i15 %sext_ln813_410"   --->   Operation 4019 'add' 'add_ln813_689' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4020 [1/1] (0.00ns)   --->   "%sext_ln813_414 = sext i11 %add_ln813_692"   --->   Operation 4020 'sext' 'sext_ln813_414' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4021 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_693 = add i15 %sext_ln813_414, i15 %add_ln813_689"   --->   Operation 4021 'add' 'add_ln813_693' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4022 [1/1] (0.00ns)   --->   "%zext_ln813_217 = zext i12 %add_ln813_694"   --->   Operation 4022 'zext' 'zext_ln813_217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_695 = add i15 %zext_ln813_217, i15 %add_ln813_693"   --->   Operation 4023 'add' 'add_ln813_695' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4024 [1/1] (0.00ns)   --->   "%sext_ln813_417 = sext i11 %add_ln813_698"   --->   Operation 4024 'sext' 'sext_ln813_417' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4025 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_699 = add i15 %sext_ln813_417, i15 %add_ln813_695"   --->   Operation 4025 'add' 'add_ln813_699' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4026 [1/1] (0.00ns)   --->   "%sext_ln813_418 = sext i15 %add_ln813_699"   --->   Operation 4026 'sext' 'sext_ln813_418' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4027 [1/1] (0.00ns)   --->   "%sext_ln813_422 = sext i14 %add_ln813_708"   --->   Operation 4027 'sext' 'sext_ln813_422' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4028 [1/1] (0.00ns)   --->   "%sext_ln813_423 = sext i10 %add_ln813_709"   --->   Operation 4028 'sext' 'sext_ln813_423' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4029 [1/1] (0.00ns)   --->   "%sext_ln813_425 = sext i11 %add_ln813_711"   --->   Operation 4029 'sext' 'sext_ln813_425' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4030 [1/1] (0.73ns)   --->   "%add_ln813_712 = add i12 %sext_ln813_425, i12 %sext_ln813_423"   --->   Operation 4030 'add' 'add_ln813_712' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4031 [1/1] (0.00ns)   --->   "%sext_ln813_426 = sext i12 %add_ln813_712"   --->   Operation 4031 'sext' 'sext_ln813_426' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_713 = add i15 %sext_ln813_426, i15 %sext_ln813_422"   --->   Operation 4032 'add' 'add_ln813_713' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4033 [1/1] (0.00ns)   --->   "%sext_ln813_427 = sext i9 %add_ln813_714"   --->   Operation 4033 'sext' 'sext_ln813_427' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4034 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_715 = add i15 %sext_ln813_427, i15 %add_ln813_713"   --->   Operation 4034 'add' 'add_ln813_715' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4035 [1/1] (0.00ns)   --->   "%sext_ln813_428 = sext i15 %add_ln813_715"   --->   Operation 4035 'sext' 'sext_ln813_428' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4036 [1/1] (0.00ns)   --->   "%sext_ln813_434 = sext i14 %add_ln813_725"   --->   Operation 4036 'sext' 'sext_ln813_434' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4037 [1/1] (0.00ns)   --->   "%zext_ln813_221 = zext i12 %add_ln813_726"   --->   Operation 4037 'zext' 'zext_ln813_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_727 = add i15 %zext_ln813_221, i15 %sext_ln813_434"   --->   Operation 4038 'add' 'add_ln813_727' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4039 [1/1] (0.00ns)   --->   "%sext_ln813_436 = sext i11 %add_ln813_730"   --->   Operation 4039 'sext' 'sext_ln813_436' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4040 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_731 = add i15 %sext_ln813_436, i15 %add_ln813_727"   --->   Operation 4040 'add' 'add_ln813_731' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4041 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_732 = add i15 %add_ln813_731, i15 %zext_ln17_453"   --->   Operation 4041 'add' 'add_ln813_732' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4042 [1/1] (0.00ns)   --->   "%zext_ln813_223 = zext i10 %add_ln813_734"   --->   Operation 4042 'zext' 'zext_ln813_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4043 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_735 = add i15 %zext_ln813_223, i15 %add_ln813_732"   --->   Operation 4043 'add' 'add_ln813_735' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4044 [1/1] (0.00ns)   --->   "%sext_ln813_437 = sext i15 %add_ln813_735"   --->   Operation 4044 'sext' 'sext_ln813_437' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4045 [1/1] (0.00ns)   --->   "%sext_ln813_440 = sext i10 %add_ln813_743"   --->   Operation 4045 'sext' 'sext_ln813_440' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4046 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_744 = add i14 %sext_ln813_440, i14 %add_ln813_742"   --->   Operation 4046 'add' 'add_ln813_744' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4047 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_745 = add i14 %add_ln813_744, i14 %zext_ln1273_473"   --->   Operation 4047 'add' 'add_ln813_745' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4048 [1/1] (0.00ns)   --->   "%sext_ln813_441 = sext i14 %add_ln813_745"   --->   Operation 4048 'sext' 'sext_ln813_441' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4049 [1/1] (0.73ns)   --->   "%add_ln813_746 = add i13 %zext_ln1273_594, i13 %sext_ln17_511"   --->   Operation 4049 'add' 'add_ln813_746' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4050 [1/1] (0.00ns)   --->   "%sext_ln813_442 = sext i13 %add_ln813_746"   --->   Operation 4050 'sext' 'sext_ln813_442' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_747 = add i15 %sext_ln813_442, i15 %sext_ln813_441"   --->   Operation 4051 'add' 'add_ln813_747' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4052 [1/1] (0.00ns)   --->   "%sext_ln813_444 = sext i11 %add_ln813_751"   --->   Operation 4052 'sext' 'sext_ln813_444' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4053 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_752 = add i15 %sext_ln813_444, i15 %add_ln813_747"   --->   Operation 4053 'add' 'add_ln813_752' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4054 [1/1] (0.00ns)   --->   "%sext_ln813_31 = sext i15 %add_ln813_752"   --->   Operation 4054 'sext' 'sext_ln813_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4055 [1/1] (0.00ns)   --->   "%sext_ln813_450 = sext i13 %add_ln813_760"   --->   Operation 4055 'sext' 'sext_ln813_450' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4056 [1/1] (0.75ns)   --->   "%add_ln813_761 = add i14 %sext_ln813_450, i14 %zext_ln1270_29"   --->   Operation 4056 'add' 'add_ln813_761' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4057 [1/1] (0.00ns)   --->   "%sext_ln813_451 = sext i10 %add_ln813_762"   --->   Operation 4057 'sext' 'sext_ln813_451' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4058 [1/1] (0.72ns)   --->   "%add_ln813_763 = add i11 %sext_ln813_451, i11 %sext_ln1273_190"   --->   Operation 4058 'add' 'add_ln813_763' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4059 [1/1] (0.00ns)   --->   "%sext_ln813_452 = sext i11 %add_ln813_763"   --->   Operation 4059 'sext' 'sext_ln813_452' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_764 = add i14 %sext_ln813_452, i14 %add_ln813_761"   --->   Operation 4060 'add' 'add_ln813_764' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4061 [1/1] (0.00ns)   --->   "%sext_ln813_453 = sext i10 %add_ln813_765"   --->   Operation 4061 'sext' 'sext_ln813_453' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4062 [1/1] (0.00ns)   --->   "%sext_ln813_455 = sext i10 %add_ln813_767"   --->   Operation 4062 'sext' 'sext_ln813_455' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4063 [1/1] (0.72ns)   --->   "%add_ln813_768 = add i11 %sext_ln813_455, i11 %sext_ln813_453"   --->   Operation 4063 'add' 'add_ln813_768' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4064 [1/1] (0.00ns)   --->   "%sext_ln813_456 = sext i11 %add_ln813_768"   --->   Operation 4064 'sext' 'sext_ln813_456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4065 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_769 = add i14 %sext_ln813_456, i14 %add_ln813_764"   --->   Operation 4065 'add' 'add_ln813_769' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4066 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_770 = add i14 %add_ln813_769, i14 %zext_ln17_499"   --->   Operation 4066 'add' 'add_ln813_770' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4067 [1/1] (0.00ns)   --->   "%sext_ln813_457 = sext i9 %add_ln813_771"   --->   Operation 4067 'sext' 'sext_ln813_457' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4068 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_772 = add i14 %sext_ln813_457, i14 %add_ln813_770"   --->   Operation 4068 'add' 'add_ln813_772' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4069 [1/1] (0.00ns)   --->   "%sext_ln813_458 = sext i14 %add_ln813_772"   --->   Operation 4069 'sext' 'sext_ln813_458' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4070 [1/1] (0.00ns)   --->   "%sext_ln813_461 = sext i14 %add_ln813_781"   --->   Operation 4070 'sext' 'sext_ln813_461' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4071 [1/1] (0.00ns)   --->   "%sext_ln813_462 = sext i13 %add_ln813_782"   --->   Operation 4071 'sext' 'sext_ln813_462' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4072 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_783 = add i15 %sext_ln813_462, i15 %sext_ln813_461"   --->   Operation 4072 'add' 'add_ln813_783' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4073 [1/1] (0.00ns)   --->   "%sext_ln813_465 = sext i11 %add_ln813_786"   --->   Operation 4073 'sext' 'sext_ln813_465' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4074 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_787 = add i15 %sext_ln813_465, i15 %add_ln813_783"   --->   Operation 4074 'add' 'add_ln813_787' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4075 [1/1] (0.73ns)   --->   "%add_ln813_788 = add i13 %zext_ln1273_588, i13 %sext_ln1273_312"   --->   Operation 4075 'add' 'add_ln813_788' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4076 [1/1] (0.00ns)   --->   "%sext_ln813_466 = sext i13 %add_ln813_788"   --->   Operation 4076 'sext' 'sext_ln813_466' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_789 = add i15 %sext_ln813_466, i15 %add_ln813_787"   --->   Operation 4077 'add' 'add_ln813_789' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4078 [1/1] (0.00ns)   --->   "%sext_ln813_468 = sext i10 %add_ln813_791"   --->   Operation 4078 'sext' 'sext_ln813_468' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4079 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_792 = add i15 %sext_ln813_468, i15 %add_ln813_789"   --->   Operation 4079 'add' 'add_ln813_792' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4080 [1/1] (0.00ns)   --->   "%sext_ln813_469 = sext i15 %add_ln813_792"   --->   Operation 4080 'sext' 'sext_ln813_469' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4081 [1/1] (0.00ns)   --->   "%sext_ln813_475 = sext i13 %add_ln813_799"   --->   Operation 4081 'sext' 'sext_ln813_475' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4082 [1/1] (0.00ns)   --->   "%sext_ln813_476 = sext i10 %add_ln813_800"   --->   Operation 4082 'sext' 'sext_ln813_476' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4083 [1/1] (0.72ns)   --->   "%add_ln813_801 = add i11 %sext_ln813_476, i11 %sext_ln1273_143"   --->   Operation 4083 'add' 'add_ln813_801' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4084 [1/1] (0.00ns)   --->   "%sext_ln813_477 = sext i11 %add_ln813_801"   --->   Operation 4084 'sext' 'sext_ln813_477' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4085 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_802 = add i14 %sext_ln813_477, i14 %sext_ln813_475"   --->   Operation 4085 'add' 'add_ln813_802' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4086 [1/1] (0.00ns)   --->   "%sext_ln813_478 = sext i10 %add_ln813_803"   --->   Operation 4086 'sext' 'sext_ln813_478' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4087 [1/1] (0.00ns)   --->   "%sext_ln813_480 = sext i10 %add_ln813_805"   --->   Operation 4087 'sext' 'sext_ln813_480' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4088 [1/1] (0.72ns)   --->   "%add_ln813_806 = add i11 %sext_ln813_480, i11 %sext_ln813_478"   --->   Operation 4088 'add' 'add_ln813_806' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4089 [1/1] (0.00ns)   --->   "%sext_ln813_481 = sext i11 %add_ln813_806"   --->   Operation 4089 'sext' 'sext_ln813_481' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4090 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_807 = add i14 %sext_ln813_481, i14 %add_ln813_802"   --->   Operation 4090 'add' 'add_ln813_807' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4091 [1/1] (0.00ns)   --->   "%sext_ln813_482 = sext i14 %add_ln813_807"   --->   Operation 4091 'sext' 'sext_ln813_482' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4092 [1/1] (0.00ns)   --->   "%zext_ln813_229 = zext i12 %add_ln813_808"   --->   Operation 4092 'zext' 'zext_ln813_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4093 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_809 = add i15 %zext_ln813_229, i15 %sext_ln813_482"   --->   Operation 4093 'add' 'add_ln813_809' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4094 [1/1] (0.00ns)   --->   "%sext_ln813_483 = sext i11 %add_ln813_811"   --->   Operation 4094 'sext' 'sext_ln813_483' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4095 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_812 = add i15 %sext_ln813_483, i15 %add_ln813_809"   --->   Operation 4095 'add' 'add_ln813_812' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4096 [1/1] (0.00ns)   --->   "%sext_ln813_484 = sext i15 %add_ln813_812"   --->   Operation 4096 'sext' 'sext_ln813_484' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4097 [1/1] (0.00ns)   --->   "%sext_ln813_489 = sext i12 %add_ln813_817"   --->   Operation 4097 'sext' 'sext_ln813_489' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4098 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_818 = add i13 %sext_ln813_489, i13 %zext_ln17_455"   --->   Operation 4098 'add' 'add_ln813_818' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4099 [1/1] (0.00ns)   --->   "%sext_ln813_491 = sext i11 %add_ln813_820"   --->   Operation 4099 'sext' 'sext_ln813_491' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4100 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_821 = add i13 %sext_ln813_491, i13 %add_ln813_818"   --->   Operation 4100 'add' 'add_ln813_821' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4101 [1/1] (0.00ns)   --->   "%sext_ln813_492 = sext i13 %add_ln813_821"   --->   Operation 4101 'sext' 'sext_ln813_492' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4102 [1/1] (0.75ns)   --->   "%add_ln813_822 = add i14 %sext_ln813_492, i14 %zext_ln1273_541"   --->   Operation 4102 'add' 'add_ln813_822' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4103 [1/1] (0.71ns)   --->   "%add_ln813_823 = add i10 %sext_ln1273_248, i10 %sext_ln1273_260"   --->   Operation 4103 'add' 'add_ln813_823' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4104 [1/1] (0.00ns)   --->   "%sext_ln813_493 = sext i10 %add_ln813_823"   --->   Operation 4104 'sext' 'sext_ln813_493' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_824 = add i14 %sext_ln813_493, i14 %add_ln813_822"   --->   Operation 4105 'add' 'add_ln813_824' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4106 [1/1] (0.00ns)   --->   "%sext_ln813_496 = sext i11 %add_ln813_827"   --->   Operation 4106 'sext' 'sext_ln813_496' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4107 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_828 = add i14 %sext_ln813_496, i14 %add_ln813_824"   --->   Operation 4107 'add' 'add_ln813_828' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4108 [1/1] (0.00ns)   --->   "%sext_ln813_47 = sext i14 %add_ln813_828"   --->   Operation 4108 'sext' 'sext_ln813_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4109 [1/1] (0.00ns)   --->   "%sext_ln813_501 = sext i13 %add_ln813_834"   --->   Operation 4109 'sext' 'sext_ln813_501' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4110 [1/1] (0.00ns)   --->   "%sext_ln813_502 = sext i13 %add_ln813_835"   --->   Operation 4110 'sext' 'sext_ln813_502' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_836 = add i14 %sext_ln813_502, i14 %sext_ln813_501"   --->   Operation 4111 'add' 'add_ln813_836' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4112 [1/1] (0.00ns)   --->   "%sext_ln813_505 = sext i11 %add_ln813_839"   --->   Operation 4112 'sext' 'sext_ln813_505' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4113 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_840 = add i14 %sext_ln813_505, i14 %add_ln813_836"   --->   Operation 4113 'add' 'add_ln813_840' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4114 [1/1] (0.00ns)   --->   "%sext_ln813_506 = sext i14 %add_ln813_840"   --->   Operation 4114 'sext' 'sext_ln813_506' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4115 [1/1] (0.76ns)   --->   "%add_ln813_841 = add i15 %sext_ln813_506, i15 %zext_ln17_411"   --->   Operation 4115 'add' 'add_ln813_841' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4116 [1/1] (0.00ns)   --->   "%zext_ln813_231 = zext i12 %add_ln813_842"   --->   Operation 4116 'zext' 'zext_ln813_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_843 = add i15 %zext_ln813_231, i15 %add_ln813_841"   --->   Operation 4117 'add' 'add_ln813_843' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4118 [1/1] (0.00ns)   --->   "%sext_ln813_507 = sext i11 %add_ln813_847"   --->   Operation 4118 'sext' 'sext_ln813_507' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4119 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_848 = add i15 %sext_ln813_507, i15 %add_ln813_843"   --->   Operation 4119 'add' 'add_ln813_848' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4120 [1/1] (0.00ns)   --->   "%sext_ln813_508 = sext i15 %add_ln813_848"   --->   Operation 4120 'sext' 'sext_ln813_508' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_856 = add i14 %add_ln813_855, i14 %zext_ln1273_425"   --->   Operation 4121 'add' 'add_ln813_856' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4122 [1/1] (0.00ns)   --->   "%sext_ln813_513 = sext i11 %add_ln813_858"   --->   Operation 4122 'sext' 'sext_ln813_513' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4123 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_859 = add i14 %sext_ln813_513, i14 %add_ln813_856"   --->   Operation 4123 'add' 'add_ln813_859' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4124 [1/1] (0.00ns)   --->   "%sext_ln813_514 = sext i14 %add_ln813_859"   --->   Operation 4124 'sext' 'sext_ln813_514' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4125 [1/1] (0.00ns)   --->   "%sext_ln813_515 = sext i10 %add_ln813_860"   --->   Operation 4125 'sext' 'sext_ln813_515' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4126 [1/1] (0.00ns)   --->   "%sext_ln813_517 = sext i10 %add_ln813_862"   --->   Operation 4126 'sext' 'sext_ln813_517' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4127 [1/1] (0.72ns)   --->   "%add_ln813_863 = add i11 %sext_ln813_517, i11 %sext_ln813_515"   --->   Operation 4127 'add' 'add_ln813_863' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4128 [1/1] (0.00ns)   --->   "%sext_ln813_518 = sext i11 %add_ln813_863"   --->   Operation 4128 'sext' 'sext_ln813_518' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4129 [1/1] (0.76ns)   --->   "%add_ln813_864 = add i15 %sext_ln813_518, i15 %sext_ln813_514"   --->   Operation 4129 'add' 'add_ln813_864' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4130 [1/1] (0.73ns)   --->   "%add_ln813_865 = add i12 %zext_ln17_489, i12 %zext_ln1273_575"   --->   Operation 4130 'add' 'add_ln813_865' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4131 [1/1] (0.00ns)   --->   "%zext_ln813_234 = zext i12 %add_ln813_865"   --->   Operation 4131 'zext' 'zext_ln813_234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_866 = add i15 %zext_ln813_234, i15 %add_ln813_864"   --->   Operation 4132 'add' 'add_ln813_866' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4133 [1/1] (0.00ns)   --->   "%sext_ln813_520 = sext i10 %add_ln813_868"   --->   Operation 4133 'sext' 'sext_ln813_520' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4134 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_869 = add i15 %sext_ln813_520, i15 %add_ln813_866"   --->   Operation 4134 'add' 'add_ln813_869' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4135 [1/1] (0.00ns)   --->   "%sext_ln813_521 = sext i15 %add_ln813_869"   --->   Operation 4135 'sext' 'sext_ln813_521' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4136 [1/1] (0.00ns)   --->   "%sext_ln813_524 = sext i14 %add_ln813_875"   --->   Operation 4136 'sext' 'sext_ln813_524' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4137 [1/1] (0.73ns)   --->   "%add_ln813_876 = add i13 %zext_ln17_455, i13 %sext_ln1273_172"   --->   Operation 4137 'add' 'add_ln813_876' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4138 [1/1] (0.00ns)   --->   "%sext_ln813_525 = sext i13 %add_ln813_876"   --->   Operation 4138 'sext' 'sext_ln813_525' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_877 = add i15 %sext_ln813_525, i15 %sext_ln813_524"   --->   Operation 4139 'add' 'add_ln813_877' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4140 [1/1] (0.00ns)   --->   "%sext_ln813_526 = sext i10 %add_ln813_878"   --->   Operation 4140 'sext' 'sext_ln813_526' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4141 [1/1] (0.00ns)   --->   "%sext_ln813_528 = sext i10 %add_ln813_880"   --->   Operation 4141 'sext' 'sext_ln813_528' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4142 [1/1] (0.72ns)   --->   "%add_ln813_881 = add i11 %sext_ln813_528, i11 %sext_ln813_526"   --->   Operation 4142 'add' 'add_ln813_881' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4143 [1/1] (0.00ns)   --->   "%sext_ln813_529 = sext i11 %add_ln813_881"   --->   Operation 4143 'sext' 'sext_ln813_529' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4144 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_882 = add i15 %sext_ln813_529, i15 %add_ln813_877"   --->   Operation 4144 'add' 'add_ln813_882' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4145 [1/1] (0.73ns)   --->   "%add_ln813_883 = add i12 %zext_ln17_482, i12 %zext_ln1273_575"   --->   Operation 4145 'add' 'add_ln813_883' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4146 [1/1] (0.00ns)   --->   "%zext_ln813_236 = zext i12 %add_ln813_883"   --->   Operation 4146 'zext' 'zext_ln813_236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_884 = add i15 %zext_ln813_236, i15 %add_ln813_882"   --->   Operation 4147 'add' 'add_ln813_884' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_885 = add i11 %zext_ln17_465, i11 %sext_ln17_498"   --->   Operation 4148 'add' 'add_ln813_885' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4149 [1/1] (0.71ns)   --->   "%add_ln813_886 = add i10 %sext_ln1270_94, i10 %zext_ln1273_542"   --->   Operation 4149 'add' 'add_ln813_886' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4150 [1/1] (0.00ns)   --->   "%sext_ln813_530 = sext i10 %add_ln813_886"   --->   Operation 4150 'sext' 'sext_ln813_530' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4151 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_887 = add i11 %sext_ln813_530, i11 %add_ln813_885"   --->   Operation 4151 'add' 'add_ln813_887' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4152 [1/1] (0.00ns)   --->   "%sext_ln813_531 = sext i11 %add_ln813_887"   --->   Operation 4152 'sext' 'sext_ln813_531' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4153 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_888 = add i15 %sext_ln813_531, i15 %add_ln813_884"   --->   Operation 4153 'add' 'add_ln813_888' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4154 [1/1] (0.00ns)   --->   "%sext_ln813_532 = sext i15 %add_ln813_888"   --->   Operation 4154 'sext' 'sext_ln813_532' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4155 [1/1] (0.00ns)   --->   "%sext_ln813_534 = sext i14 %add_ln813_894"   --->   Operation 4155 'sext' 'sext_ln813_534' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4156 [1/1] (0.00ns)   --->   "%sext_ln813_536 = sext i12 %add_ln813_896"   --->   Operation 4156 'sext' 'sext_ln813_536' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4157 [1/1] (0.76ns)   --->   "%add_ln813_897 = add i15 %sext_ln813_536, i15 %sext_ln813_534"   --->   Operation 4157 'add' 'add_ln813_897' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4158 [1/1] (0.00ns)   --->   "%sext_ln813_538 = sext i11 %add_ln813_899"   --->   Operation 4158 'sext' 'sext_ln813_538' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4159 [1/1] (0.00ns)   --->   "%sext_ln813_540 = sext i10 %add_ln813_901"   --->   Operation 4159 'sext' 'sext_ln813_540' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4160 [1/1] (0.73ns)   --->   "%add_ln813_902 = add i12 %sext_ln813_540, i12 %sext_ln813_538"   --->   Operation 4160 'add' 'add_ln813_902' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4161 [1/1] (0.00ns)   --->   "%sext_ln813_541 = sext i12 %add_ln813_902"   --->   Operation 4161 'sext' 'sext_ln813_541' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_903 = add i15 %sext_ln813_541, i15 %add_ln813_897"   --->   Operation 4162 'add' 'add_ln813_903' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4163 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_904 = add i15 %add_ln813_903, i15 %zext_ln17_488"   --->   Operation 4163 'add' 'add_ln813_904' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4164 [1/1] (0.00ns)   --->   "%sext_ln813_542 = sext i11 %add_ln813_905"   --->   Operation 4164 'sext' 'sext_ln813_542' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_906 = add i15 %sext_ln813_542, i15 %add_ln813_904"   --->   Operation 4165 'add' 'add_ln813_906' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4166 [1/1] (0.00ns)   --->   "%sext_ln813_543 = sext i10 %add_ln813_907"   --->   Operation 4166 'sext' 'sext_ln813_543' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4167 [1/1] (0.00ns)   --->   "%sext_ln813_545 = sext i10 %add_ln813_909"   --->   Operation 4167 'sext' 'sext_ln813_545' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4168 [1/1] (0.72ns)   --->   "%add_ln813_910 = add i11 %sext_ln813_545, i11 %sext_ln813_543"   --->   Operation 4168 'add' 'add_ln813_910' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4169 [1/1] (0.00ns)   --->   "%sext_ln813_546 = sext i11 %add_ln813_910"   --->   Operation 4169 'sext' 'sext_ln813_546' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4170 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_911 = add i15 %sext_ln813_546, i15 %add_ln813_906"   --->   Operation 4170 'add' 'add_ln813_911' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4171 [1/1] (0.00ns)   --->   "%sext_ln813_547 = sext i15 %add_ln813_911"   --->   Operation 4171 'sext' 'sext_ln813_547' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4172 [1/1] (0.00ns)   --->   "%sext_ln813_550 = sext i14 %add_ln813_919"   --->   Operation 4172 'sext' 'sext_ln813_550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4173 [1/1] (0.00ns)   --->   "%sext_ln813_552 = sext i12 %add_ln813_921"   --->   Operation 4173 'sext' 'sext_ln813_552' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_922 = add i15 %sext_ln813_552, i15 %sext_ln813_550"   --->   Operation 4174 'add' 'add_ln813_922' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4175 [1/1] (0.00ns)   --->   "%sext_ln813_553 = sext i9 %add_ln813_923"   --->   Operation 4175 'sext' 'sext_ln813_553' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4176 [1/1] (0.00ns)   --->   "%sext_ln813_555 = sext i10 %add_ln813_925"   --->   Operation 4176 'sext' 'sext_ln813_555' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4177 [1/1] (0.72ns)   --->   "%add_ln813_926 = add i11 %sext_ln813_555, i11 %sext_ln813_553"   --->   Operation 4177 'add' 'add_ln813_926' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4178 [1/1] (0.00ns)   --->   "%sext_ln813_556 = sext i11 %add_ln813_926"   --->   Operation 4178 'sext' 'sext_ln813_556' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4179 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_927 = add i15 %sext_ln813_556, i15 %add_ln813_922"   --->   Operation 4179 'add' 'add_ln813_927' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4180 [1/1] (0.73ns)   --->   "%add_ln813_928 = add i12 %zext_ln1273_570, i12 %zext_ln17_485"   --->   Operation 4180 'add' 'add_ln813_928' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4181 [1/1] (0.00ns)   --->   "%zext_ln813_238 = zext i12 %add_ln813_928"   --->   Operation 4181 'zext' 'zext_ln813_238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_929 = add i15 %zext_ln813_238, i15 %add_ln813_927"   --->   Operation 4182 'add' 'add_ln813_929' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4183 [1/1] (0.00ns)   --->   "%sext_ln813_558 = sext i11 %add_ln813_931"   --->   Operation 4183 'sext' 'sext_ln813_558' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4184 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_932 = add i15 %sext_ln813_558, i15 %add_ln813_929"   --->   Operation 4184 'add' 'add_ln813_932' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4185 [1/1] (0.00ns)   --->   "%sext_ln813_559 = sext i15 %add_ln813_932"   --->   Operation 4185 'sext' 'sext_ln813_559' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4186 [1/1] (0.00ns)   --->   "%sext_ln813_563 = sext i12 %add_ln813_941"   --->   Operation 4186 'sext' 'sext_ln813_563' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_942 = add i15 %sext_ln813_563, i15 %add_ln813_938"   --->   Operation 4187 'add' 'add_ln813_942' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4188 [1/1] (0.73ns)   --->   "%add_ln813_943 = add i12 %zext_ln17_436, i12 %zext_ln1273_556"   --->   Operation 4188 'add' 'add_ln813_943' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4189 [1/1] (0.00ns)   --->   "%zext_ln813_240 = zext i12 %add_ln813_943"   --->   Operation 4189 'zext' 'zext_ln813_240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4190 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_944 = add i15 %zext_ln813_240, i15 %add_ln813_942"   --->   Operation 4190 'add' 'add_ln813_944' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4191 [1/1] (0.00ns)   --->   "%sext_ln813_564 = sext i15 %add_ln813_944"   --->   Operation 4191 'sext' 'sext_ln813_564' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4192 [1/1] (0.00ns)   --->   "%sext_ln813_566 = sext i13 %add_ln813_947"   --->   Operation 4192 'sext' 'sext_ln813_566' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_948 = add i16 %sext_ln813_566, i16 %sext_ln813_564"   --->   Operation 4193 'add' 'add_ln813_948' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln813_567 = sext i10 %add_ln813_949"   --->   Operation 4194 'sext' 'sext_ln813_567' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4195 [1/1] (0.72ns)   --->   "%add_ln813_950 = add i11 %sext_ln813_567, i11 %sext_ln17_494"   --->   Operation 4195 'add' 'add_ln813_950' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4196 [1/1] (0.00ns)   --->   "%sext_ln813_568 = sext i11 %add_ln813_950"   --->   Operation 4196 'sext' 'sext_ln813_568' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4197 [1/1] (0.00ns)   --->   "%sext_ln813_570 = sext i10 %add_ln813_953"   --->   Operation 4197 'sext' 'sext_ln813_570' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4198 [1/1] (0.73ns)   --->   "%add_ln813_954 = add i12 %sext_ln813_570, i12 %sext_ln813_568"   --->   Operation 4198 'add' 'add_ln813_954' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4199 [1/1] (0.00ns)   --->   "%sext_ln813_571 = sext i12 %add_ln813_954"   --->   Operation 4199 'sext' 'sext_ln813_571' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4200 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_955 = add i16 %sext_ln813_571, i16 %add_ln813_948"   --->   Operation 4200 'add' 'add_ln813_955' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4201 [1/1] (0.00ns)   --->   "%sext_ln813_579 = sext i13 %add_ln813_964"   --->   Operation 4201 'sext' 'sext_ln813_579' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4202 [1/1] (0.75ns)   --->   "%add_ln813_965 = add i14 %sext_ln813_579, i14 %zext_ln1273_518"   --->   Operation 4202 'add' 'add_ln813_965' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4203 [1/1] (0.71ns)   --->   "%add_ln813_966 = add i10 %sext_ln1270_76, i10 %zext_ln17_438"   --->   Operation 4203 'add' 'add_ln813_966' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4204 [1/1] (0.00ns)   --->   "%sext_ln813_580 = sext i10 %add_ln813_966"   --->   Operation 4204 'sext' 'sext_ln813_580' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_967 = add i14 %sext_ln813_580, i14 %add_ln813_965"   --->   Operation 4205 'add' 'add_ln813_967' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4206 [1/1] (0.00ns)   --->   "%sext_ln813_582 = sext i10 %add_ln813_969"   --->   Operation 4206 'sext' 'sext_ln813_582' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4207 [1/1] (0.72ns)   --->   "%add_ln813_970 = add i11 %sext_ln813_582, i11 %sext_ln813_553"   --->   Operation 4207 'add' 'add_ln813_970' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4208 [1/1] (0.00ns)   --->   "%sext_ln813_583 = sext i11 %add_ln813_970"   --->   Operation 4208 'sext' 'sext_ln813_583' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4209 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_971 = add i14 %sext_ln813_583, i14 %add_ln813_967"   --->   Operation 4209 'add' 'add_ln813_971' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4210 [1/1] (0.00ns)   --->   "%sext_ln813_584 = sext i14 %add_ln813_971"   --->   Operation 4210 'sext' 'sext_ln813_584' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_972 = add i15 %sext_ln813_584, i15 %zext_ln1273_615"   --->   Operation 4211 'add' 'add_ln813_972' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4212 [1/1] (0.00ns)   --->   "%sext_ln813_585 = sext i9 %add_ln813_973"   --->   Operation 4212 'sext' 'sext_ln813_585' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4213 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_974 = add i15 %sext_ln813_585, i15 %add_ln813_972"   --->   Operation 4213 'add' 'add_ln813_974' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4214 [1/1] (0.00ns)   --->   "%sext_ln813_586 = sext i15 %add_ln813_974"   --->   Operation 4214 'sext' 'sext_ln813_586' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4215 [1/1] (0.00ns)   --->   "%sext_ln813_590 = sext i11 %add_ln813_984"   --->   Operation 4215 'sext' 'sext_ln813_590' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_985 = add i15 %sext_ln813_590, i15 %add_ln813_981"   --->   Operation 4216 'add' 'add_ln813_985' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4217 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_986 = add i15 %add_ln813_985, i15 %zext_ln1273_531"   --->   Operation 4217 'add' 'add_ln813_986' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4218 [1/1] (0.00ns)   --->   "%sext_ln813_591 = sext i13 %add_ln813_987"   --->   Operation 4218 'sext' 'sext_ln813_591' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_988 = add i15 %sext_ln813_591, i15 %add_ln813_986"   --->   Operation 4219 'add' 'add_ln813_988' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4220 [1/1] (0.00ns)   --->   "%sext_ln813_594 = sext i11 %add_ln813_991"   --->   Operation 4220 'sext' 'sext_ln813_594' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4221 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_992 = add i15 %sext_ln813_594, i15 %add_ln813_988"   --->   Operation 4221 'add' 'add_ln813_992' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4222 [1/1] (0.00ns)   --->   "%sext_ln813_595 = sext i15 %add_ln813_992"   --->   Operation 4222 'sext' 'sext_ln813_595' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4223 [1/1] (0.00ns)   --->   "%sext_ln813_597 = sext i14 %add_ln813_998"   --->   Operation 4223 'sext' 'sext_ln813_597' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4224 [1/1] (0.00ns)   --->   "%sext_ln813_598 = sext i13 %add_ln813_999"   --->   Operation 4224 'sext' 'sext_ln813_598' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1000 = add i15 %sext_ln813_598, i15 %sext_ln813_597"   --->   Operation 4225 'add' 'add_ln813_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4226 [1/1] (0.00ns)   --->   "%sext_ln813_601 = sext i11 %add_ln813_1004"   --->   Operation 4226 'sext' 'sext_ln813_601' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4227 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1005 = add i15 %sext_ln813_601, i15 %add_ln813_1000"   --->   Operation 4227 'add' 'add_ln813_1005' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4228 [1/1] (0.73ns)   --->   "%add_ln813_1006 = add i13 %zext_ln1273_555, i13 %sext_ln1273_324"   --->   Operation 4228 'add' 'add_ln813_1006' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4229 [1/1] (0.00ns)   --->   "%sext_ln813_602 = sext i13 %add_ln813_1006"   --->   Operation 4229 'sext' 'sext_ln813_602' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1007 = add i15 %sext_ln813_602, i15 %add_ln813_1005"   --->   Operation 4230 'add' 'add_ln813_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4231 [1/1] (0.00ns)   --->   "%sext_ln813_604 = sext i10 %add_ln813_1009"   --->   Operation 4231 'sext' 'sext_ln813_604' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4232 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1010 = add i15 %sext_ln813_604, i15 %add_ln813_1007"   --->   Operation 4232 'add' 'add_ln813_1010' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4233 [1/1] (0.00ns)   --->   "%sext_ln813_605 = sext i15 %add_ln813_1010"   --->   Operation 4233 'sext' 'sext_ln813_605' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4234 [1/1] (0.00ns)   --->   "%sext_ln813_613 = sext i13 %add_ln813_1019"   --->   Operation 4234 'sext' 'sext_ln813_613' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4235 [1/1] (0.00ns)   --->   "%sext_ln813_614 = sext i11 %add_ln813_1020"   --->   Operation 4235 'sext' 'sext_ln813_614' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4236 [1/1] (0.73ns)   --->   "%add_ln813_1021 = add i13 %sext_ln813_614, i13 %zext_ln1273_462"   --->   Operation 4236 'add' 'add_ln813_1021' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4237 [1/1] (0.00ns)   --->   "%sext_ln813_615 = sext i13 %add_ln813_1021"   --->   Operation 4237 'sext' 'sext_ln813_615' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1022 = add i14 %sext_ln813_615, i14 %sext_ln813_613"   --->   Operation 4238 'add' 'add_ln813_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4239 [1/1] (0.00ns)   --->   "%sext_ln813_616 = sext i10 %add_ln813_1023"   --->   Operation 4239 'sext' 'sext_ln813_616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4240 [1/1] (0.00ns)   --->   "%sext_ln813_618 = sext i10 %add_ln813_1025"   --->   Operation 4240 'sext' 'sext_ln813_618' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4241 [1/1] (0.72ns)   --->   "%add_ln813_1026 = add i11 %sext_ln813_618, i11 %sext_ln813_616"   --->   Operation 4241 'add' 'add_ln813_1026' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4242 [1/1] (0.00ns)   --->   "%sext_ln813_619 = sext i11 %add_ln813_1026"   --->   Operation 4242 'sext' 'sext_ln813_619' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4243 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1027 = add i14 %sext_ln813_619, i14 %add_ln813_1022"   --->   Operation 4243 'add' 'add_ln813_1027' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4244 [1/1] (0.00ns)   --->   "%sext_ln813_620 = sext i14 %add_ln813_1027"   --->   Operation 4244 'sext' 'sext_ln813_620' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4245 [1/1] (0.73ns)   --->   "%add_ln813_1028 = add i13 %zext_ln1273_588, i13 %sext_ln1270_96"   --->   Operation 4245 'add' 'add_ln813_1028' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4246 [1/1] (0.00ns)   --->   "%sext_ln813_621 = sext i13 %add_ln813_1028"   --->   Operation 4246 'sext' 'sext_ln813_621' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1029 = add i15 %sext_ln813_621, i15 %sext_ln813_620"   --->   Operation 4247 'add' 'add_ln813_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4248 [1/1] (0.00ns)   --->   "%sext_ln813_622 = sext i10 %add_ln813_1030"   --->   Operation 4248 'sext' 'sext_ln813_622' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4249 [1/1] (0.72ns)   --->   "%add_ln813_1031 = add i11 %sext_ln813_622, i11 %sext_ln17_503"   --->   Operation 4249 'add' 'add_ln813_1031' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4250 [1/1] (0.00ns)   --->   "%sext_ln813_623 = sext i11 %add_ln813_1031"   --->   Operation 4250 'sext' 'sext_ln813_623' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4251 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1032 = add i15 %sext_ln813_623, i15 %add_ln813_1029"   --->   Operation 4251 'add' 'add_ln813_1032' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4252 [1/1] (0.00ns)   --->   "%sext_ln813_624 = sext i15 %add_ln813_1032"   --->   Operation 4252 'sext' 'sext_ln813_624' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4253 [1/1] (0.00ns)   --->   "%sext_ln813_627 = sext i14 %add_ln813_1040"   --->   Operation 4253 'sext' 'sext_ln813_627' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4254 [1/1] (0.73ns)   --->   "%add_ln813_1041 = add i12 %zext_ln1273_475, i12 %zext_ln1270_30"   --->   Operation 4254 'add' 'add_ln813_1041' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4255 [1/1] (0.00ns)   --->   "%zext_ln813_246 = zext i12 %add_ln813_1041"   --->   Operation 4255 'zext' 'zext_ln813_246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1042 = add i15 %zext_ln813_246, i15 %sext_ln813_627"   --->   Operation 4256 'add' 'add_ln813_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4257 [1/1] (0.00ns)   --->   "%sext_ln813_629 = sext i12 %add_ln813_1046"   --->   Operation 4257 'sext' 'sext_ln813_629' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4258 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1047 = add i15 %sext_ln813_629, i15 %add_ln813_1042"   --->   Operation 4258 'add' 'add_ln813_1047' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4259 [1/1] (0.00ns)   --->   "%sext_ln813_630 = sext i11 %add_ln813_1048"   --->   Operation 4259 'sext' 'sext_ln813_630' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1049 = add i15 %sext_ln813_630, i15 %add_ln813_1047"   --->   Operation 4260 'add' 'add_ln813_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4261 [1/1] (0.00ns)   --->   "%sext_ln813_633 = sext i11 %add_ln813_1052"   --->   Operation 4261 'sext' 'sext_ln813_633' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4262 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1053 = add i15 %sext_ln813_633, i15 %add_ln813_1049"   --->   Operation 4262 'add' 'add_ln813_1053' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4263 [1/1] (0.00ns)   --->   "%sext_ln813_634 = sext i15 %add_ln813_1053"   --->   Operation 4263 'sext' 'sext_ln813_634' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4264 [1/1] (0.00ns)   --->   "%sext_ln813_642 = sext i13 %add_ln813_1061"   --->   Operation 4264 'sext' 'sext_ln813_642' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4265 [1/1] (0.75ns)   --->   "%add_ln813_1062 = add i14 %sext_ln813_642, i14 %zext_ln1273_372"   --->   Operation 4265 'add' 'add_ln813_1062' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4266 [1/1] (0.00ns)   --->   "%sext_ln813_643 = sext i14 %add_ln813_1062"   --->   Operation 4266 'sext' 'sext_ln813_643' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4267 [1/1] (0.00ns)   --->   "%sext_ln813_644 = sext i13 %add_ln813_1063"   --->   Operation 4267 'sext' 'sext_ln813_644' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4268 [1/1] (0.75ns)   --->   "%add_ln813_1064 = add i14 %sext_ln813_644, i14 %zext_ln1273_403"   --->   Operation 4268 'add' 'add_ln813_1064' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4269 [1/1] (0.00ns)   --->   "%sext_ln813_645 = sext i14 %add_ln813_1064"   --->   Operation 4269 'sext' 'sext_ln813_645' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1065 = add i15 %sext_ln813_645, i15 %sext_ln813_643"   --->   Operation 4270 'add' 'add_ln813_1065' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4271 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1066 = add i15 %add_ln813_1065, i15 %zext_ln17_435"   --->   Operation 4271 'add' 'add_ln813_1066' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4272 [1/1] (0.00ns)   --->   "%sext_ln813_646 = sext i11 %add_ln813_1067"   --->   Operation 4272 'sext' 'sext_ln813_646' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4273 [1/1] (0.73ns)   --->   "%add_ln813_1068 = add i13 %sext_ln813_646, i13 %zext_ln1273_597"   --->   Operation 4273 'add' 'add_ln813_1068' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4274 [1/1] (0.00ns)   --->   "%sext_ln813_647 = sext i13 %add_ln813_1068"   --->   Operation 4274 'sext' 'sext_ln813_647' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1069 = add i15 %sext_ln813_647, i15 %add_ln813_1066"   --->   Operation 4275 'add' 'add_ln813_1069' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4276 [1/1] (0.00ns)   --->   "%sext_ln813_649 = sext i11 %add_ln813_1073"   --->   Operation 4276 'sext' 'sext_ln813_649' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4277 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1074 = add i15 %sext_ln813_649, i15 %add_ln813_1069"   --->   Operation 4277 'add' 'add_ln813_1074' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4278 [1/1] (0.00ns)   --->   "%sext_ln813_650 = sext i15 %add_ln813_1074"   --->   Operation 4278 'sext' 'sext_ln813_650' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4279 [1/1] (0.00ns)   --->   "%sext_ln813_654 = sext i14 %add_ln813_1082"   --->   Operation 4279 'sext' 'sext_ln813_654' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4280 [1/1] (0.00ns)   --->   "%sext_ln813_656 = sext i13 %add_ln813_1084"   --->   Operation 4280 'sext' 'sext_ln813_656' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1085 = add i15 %sext_ln813_656, i15 %sext_ln813_654"   --->   Operation 4281 'add' 'add_ln813_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4282 [1/1] (0.00ns)   --->   "%sext_ln813_658 = sext i11 %add_ln813_1087"   --->   Operation 4282 'sext' 'sext_ln813_658' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4283 [1/1] (0.00ns)   --->   "%zext_ln813_252 = zext i9 %add_ln813_1089"   --->   Operation 4283 'zext' 'zext_ln813_252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4284 [1/1] (0.73ns)   --->   "%add_ln813_1090 = add i12 %zext_ln813_252, i12 %sext_ln813_658"   --->   Operation 4284 'add' 'add_ln813_1090' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4285 [1/1] (0.00ns)   --->   "%sext_ln813_659 = sext i12 %add_ln813_1090"   --->   Operation 4285 'sext' 'sext_ln813_659' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4286 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1091 = add i15 %sext_ln813_659, i15 %add_ln813_1085"   --->   Operation 4286 'add' 'add_ln813_1091' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4287 [1/1] (0.00ns)   --->   "%sext_ln813_93 = sext i15 %add_ln813_1091"   --->   Operation 4287 'sext' 'sext_ln813_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4288 [1/1] (0.00ns)   --->   "%zext_ln813_256 = zext i10 %add_ln813_1100"   --->   Operation 4288 'zext' 'zext_ln813_256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1101 = add i14 %zext_ln813_256, i14 %add_ln813_1097"   --->   Operation 4289 'add' 'add_ln813_1101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4290 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1102 = add i14 %add_ln813_1101, i14 %zext_ln1273_510"   --->   Operation 4290 'add' 'add_ln813_1102' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4291 [1/1] (0.00ns)   --->   "%sext_ln813_664 = sext i14 %add_ln813_1102"   --->   Operation 4291 'sext' 'sext_ln813_664' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4292 [1/1] (0.00ns)   --->   "%sext_ln813_665 = sext i13 %add_ln813_1103"   --->   Operation 4292 'sext' 'sext_ln813_665' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1104 = add i15 %sext_ln813_665, i15 %sext_ln813_664"   --->   Operation 4293 'add' 'add_ln813_1104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4294 [1/1] (0.00ns)   --->   "%sext_ln813_666 = sext i10 %add_ln813_1105"   --->   Operation 4294 'sext' 'sext_ln813_666' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4295 [1/1] (0.00ns)   --->   "%sext_ln813_667 = sext i10 %add_ln813_1106"   --->   Operation 4295 'sext' 'sext_ln813_667' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1107 = add i11 %sext_ln813_667, i11 %zext_ln17_472"   --->   Operation 4296 'add' 'add_ln813_1107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4297 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1108 = add i11 %add_ln813_1107, i11 %sext_ln813_666"   --->   Operation 4297 'add' 'add_ln813_1108' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4298 [1/1] (0.00ns)   --->   "%sext_ln813_668 = sext i11 %add_ln813_1108"   --->   Operation 4298 'sext' 'sext_ln813_668' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4299 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1109 = add i15 %sext_ln813_668, i15 %add_ln813_1104"   --->   Operation 4299 'add' 'add_ln813_1109' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4300 [1/1] (0.00ns)   --->   "%sext_ln813_97 = sext i15 %add_ln813_1109"   --->   Operation 4300 'sext' 'sext_ln813_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1116 = add i14 %add_ln813_1115, i14 %zext_ln1273_347"   --->   Operation 4301 'add' 'add_ln813_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4302 [1/1] (0.00ns)   --->   "%sext_ln813_674 = sext i11 %add_ln813_1118"   --->   Operation 4302 'sext' 'sext_ln813_674' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4303 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1119 = add i14 %sext_ln813_674, i14 %add_ln813_1116"   --->   Operation 4303 'add' 'add_ln813_1119' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4304 [1/1] (0.00ns)   --->   "%sext_ln813_675 = sext i14 %add_ln813_1119"   --->   Operation 4304 'sext' 'sext_ln813_675' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4305 [1/1] (0.00ns)   --->   "%sext_ln813_678 = sext i11 %add_ln813_1124"   --->   Operation 4305 'sext' 'sext_ln813_678' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4306 [1/1] (0.76ns)   --->   "%add_ln813_1125 = add i15 %sext_ln813_678, i15 %sext_ln813_675"   --->   Operation 4306 'add' 'add_ln813_1125' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1126 = add i15 %add_ln813_1125, i15 %sext_ln17_501"   --->   Operation 4307 'add' 'add_ln813_1126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4308 [1/1] (0.00ns)   --->   "%sext_ln813_680 = sext i10 %add_ln813_1128"   --->   Operation 4308 'sext' 'sext_ln813_680' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4309 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1129 = add i15 %sext_ln813_680, i15 %add_ln813_1126"   --->   Operation 4309 'add' 'add_ln813_1129' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4310 [1/1] (0.00ns)   --->   "%sext_ln813_681 = sext i15 %add_ln813_1129"   --->   Operation 4310 'sext' 'sext_ln813_681' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4311 [1/1] (0.00ns)   --->   "%sext_ln813_683 = sext i14 %add_ln813_1138"   --->   Operation 4311 'sext' 'sext_ln813_683' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4312 [1/1] (0.00ns)   --->   "%sext_ln813_684 = sext i10 %add_ln813_1139"   --->   Operation 4312 'sext' 'sext_ln813_684' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4313 [1/1] (0.76ns)   --->   "%add_ln813_1140 = add i15 %sext_ln813_684, i15 %sext_ln813_683"   --->   Operation 4313 'add' 'add_ln813_1140' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4314 [1/1] (0.00ns)   --->   "%sext_ln813_687 = sext i11 %add_ln813_1143"   --->   Operation 4314 'sext' 'sext_ln813_687' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1144 = add i15 %sext_ln813_687, i15 %add_ln813_1140"   --->   Operation 4315 'add' 'add_ln813_1144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4316 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1145 = add i15 %add_ln813_1144, i15 %zext_ln17_430"   --->   Operation 4316 'add' 'add_ln813_1145' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4317 [1/1] (0.73ns)   --->   "%add_ln813_1146 = add i13 %zext_ln1273_617, i13 %sext_ln17_502"   --->   Operation 4317 'add' 'add_ln813_1146' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4318 [1/1] (0.00ns)   --->   "%sext_ln813_688 = sext i13 %add_ln813_1146"   --->   Operation 4318 'sext' 'sext_ln813_688' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4319 [1/1] (0.75ns)   --->   "%add_ln813_1147 = add i14 %sext_ln813_688, i14 %zext_ln1270_34"   --->   Operation 4319 'add' 'add_ln813_1147' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4320 [1/1] (0.00ns)   --->   "%sext_ln813_689 = sext i14 %add_ln813_1147"   --->   Operation 4320 'sext' 'sext_ln813_689' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1148 = add i15 %sext_ln813_689, i15 %add_ln813_1145"   --->   Operation 4321 'add' 'add_ln813_1148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4322 [1/1] (0.00ns)   --->   "%sext_ln813_690 = sext i9 %add_ln813_1149"   --->   Operation 4322 'sext' 'sext_ln813_690' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4323 [1/1] (0.00ns)   --->   "%sext_ln813_692 = sext i9 %add_ln813_1151"   --->   Operation 4323 'sext' 'sext_ln813_692' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4324 [1/1] (0.71ns)   --->   "%add_ln813_1152 = add i10 %sext_ln813_692, i10 %sext_ln813_690"   --->   Operation 4324 'add' 'add_ln813_1152' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4325 [1/1] (0.00ns)   --->   "%sext_ln813_693 = sext i10 %add_ln813_1152"   --->   Operation 4325 'sext' 'sext_ln813_693' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4326 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1153 = add i15 %sext_ln813_693, i15 %add_ln813_1148"   --->   Operation 4326 'add' 'add_ln813_1153' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4327 [1/1] (0.00ns)   --->   "%sext_ln813_694 = sext i15 %add_ln813_1153"   --->   Operation 4327 'sext' 'sext_ln813_694' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4328 [1/1] (0.00ns)   --->   "%sext_ln813_700 = sext i14 %add_ln813_1161"   --->   Operation 4328 'sext' 'sext_ln813_700' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4329 [1/1] (0.00ns)   --->   "%zext_ln813_263 = zext i12 %add_ln813_1162"   --->   Operation 4329 'zext' 'zext_ln813_263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4330 [1/1] (0.76ns)   --->   "%add_ln813_1163 = add i15 %zext_ln813_263, i15 %sext_ln813_700"   --->   Operation 4330 'add' 'add_ln813_1163' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4331 [1/1] (0.00ns)   --->   "%sext_ln813_702 = sext i11 %add_ln813_1166"   --->   Operation 4331 'sext' 'sext_ln813_702' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1167 = add i15 %sext_ln813_702, i15 %add_ln813_1163"   --->   Operation 4332 'add' 'add_ln813_1167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4333 [1/1] (0.00ns)   --->   "%zext_ln813_264 = zext i12 %add_ln813_1168"   --->   Operation 4333 'zext' 'zext_ln813_264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4334 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1169 = add i15 %zext_ln813_264, i15 %add_ln813_1167"   --->   Operation 4334 'add' 'add_ln813_1169' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4335 [1/1] (0.00ns)   --->   "%sext_ln813_703 = sext i15 %add_ln813_1169"   --->   Operation 4335 'sext' 'sext_ln813_703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4336 [1/1] (0.73ns)   --->   "%add_ln813_1170 = add i12 %zext_ln1273_596, i12 %zext_ln1273_616"   --->   Operation 4336 'add' 'add_ln813_1170' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4337 [1/1] (0.00ns)   --->   "%zext_ln813_265 = zext i12 %add_ln813_1170"   --->   Operation 4337 'zext' 'zext_ln813_265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4338 [1/1] (0.00ns)   --->   "%sext_ln813_704 = sext i10 %add_ln813_1171"   --->   Operation 4338 'sext' 'sext_ln813_704' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4339 [1/1] (0.74ns)   --->   "%add_ln813_1172 = add i14 %sext_ln813_704, i14 %zext_ln813_265"   --->   Operation 4339 'add' 'add_ln813_1172' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4340 [1/1] (0.00ns)   --->   "%sext_ln813_705 = sext i14 %add_ln813_1172"   --->   Operation 4340 'sext' 'sext_ln813_705' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4341 [1/1] (0.77ns)   --->   "%add_ln813_1173 = add i16 %sext_ln813_705, i16 %sext_ln813_703"   --->   Operation 4341 'add' 'add_ln813_1173' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4342 [1/1] (0.00ns)   --->   "%sext_ln813_710 = sext i13 %add_ln813_1182"   --->   Operation 4342 'sext' 'sext_ln813_710' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4343 [1/1] (0.00ns)   --->   "%zext_ln813_269 = zext i12 %add_ln813_1183"   --->   Operation 4343 'zext' 'zext_ln813_269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4344 [1/1] (0.75ns)   --->   "%add_ln813_1184 = add i14 %zext_ln813_269, i14 %sext_ln813_710"   --->   Operation 4344 'add' 'add_ln813_1184' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4345 [1/1] (0.00ns)   --->   "%sext_ln813_711 = sext i14 %add_ln813_1184"   --->   Operation 4345 'sext' 'sext_ln813_711' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4346 [1/1] (0.00ns)   --->   "%sext_ln813_713 = sext i13 %add_ln813_1187"   --->   Operation 4346 'sext' 'sext_ln813_713' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4347 [1/1] (0.76ns)   --->   "%add_ln813_1188 = add i15 %sext_ln813_713, i15 %sext_ln813_711"   --->   Operation 4347 'add' 'add_ln813_1188' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4348 [1/1] (0.73ns)   --->   "%add_ln813_1189 = add i13 %zext_ln17_458, i13 %sext_ln17_492"   --->   Operation 4348 'add' 'add_ln813_1189' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4349 [1/1] (0.00ns)   --->   "%sext_ln813_714 = sext i13 %add_ln813_1189"   --->   Operation 4349 'sext' 'sext_ln813_714' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1190 = add i15 %sext_ln813_714, i15 %add_ln813_1188"   --->   Operation 4350 'add' 'add_ln813_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4351 [1/1] (0.00ns)   --->   "%sext_ln813_716 = sext i10 %add_ln813_1192"   --->   Operation 4351 'sext' 'sext_ln813_716' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4352 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1193 = add i15 %sext_ln813_716, i15 %add_ln813_1190"   --->   Operation 4352 'add' 'add_ln813_1193' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4353 [1/1] (0.00ns)   --->   "%sext_ln813_717 = sext i15 %add_ln813_1193"   --->   Operation 4353 'sext' 'sext_ln813_717' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4354 [1/1] (0.00ns)   --->   "%sext_ln813_724 = sext i13 %add_ln813_1201"   --->   Operation 4354 'sext' 'sext_ln813_724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4355 [1/1] (0.00ns)   --->   "%sext_ln813_726 = sext i11 %add_ln813_1203"   --->   Operation 4355 'sext' 'sext_ln813_726' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4356 [1/1] (0.75ns)   --->   "%add_ln813_1204 = add i14 %sext_ln813_726, i14 %sext_ln813_724"   --->   Operation 4356 'add' 'add_ln813_1204' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4357 [1/1] (0.00ns)   --->   "%sext_ln813_727 = sext i9 %add_ln813_1205"   --->   Operation 4357 'sext' 'sext_ln813_727' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4358 [1/1] (0.00ns)   --->   "%sext_ln813_729 = sext i9 %add_ln813_1207"   --->   Operation 4358 'sext' 'sext_ln813_729' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4359 [1/1] (0.71ns)   --->   "%add_ln813_1208 = add i10 %sext_ln813_729, i10 %sext_ln813_727"   --->   Operation 4359 'add' 'add_ln813_1208' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4360 [1/1] (0.00ns)   --->   "%sext_ln813_730 = sext i10 %add_ln813_1208"   --->   Operation 4360 'sext' 'sext_ln813_730' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1209 = add i14 %sext_ln813_730, i14 %add_ln813_1204"   --->   Operation 4361 'add' 'add_ln813_1209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4362 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1210 = add i14 %add_ln813_1209, i14 %zext_ln17_446"   --->   Operation 4362 'add' 'add_ln813_1210' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4363 [1/1] (0.00ns)   --->   "%sext_ln813_731 = sext i14 %add_ln813_1210"   --->   Operation 4363 'sext' 'sext_ln813_731' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4364 [1/1] (0.73ns)   --->   "%add_ln813_1211 = add i12 %zext_ln1273_517, i12 %zext_ln17_517"   --->   Operation 4364 'add' 'add_ln813_1211' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4365 [1/1] (0.00ns)   --->   "%zext_ln813_270 = zext i12 %add_ln813_1211"   --->   Operation 4365 'zext' 'zext_ln813_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4366 [1/1] (0.74ns)   --->   "%add_ln813_1212 = add i13 %zext_ln813_270, i13 %zext_ln17_450"   --->   Operation 4366 'add' 'add_ln813_1212' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4367 [1/1] (0.00ns)   --->   "%zext_ln813_271 = zext i13 %add_ln813_1212"   --->   Operation 4367 'zext' 'zext_ln813_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1213 = add i15 %zext_ln813_271, i15 %sext_ln813_731"   --->   Operation 4368 'add' 'add_ln813_1213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1214 = add i13 %zext_ln1273_617, i13 %sext_ln1273_286"   --->   Operation 4369 'add' 'add_ln813_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4370 [1/1] (0.00ns)   --->   "%sext_ln813_733 = sext i10 %add_ln813_1216"   --->   Operation 4370 'sext' 'sext_ln813_733' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4371 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1217 = add i13 %sext_ln813_733, i13 %add_ln813_1214"   --->   Operation 4371 'add' 'add_ln813_1217' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4372 [1/1] (0.00ns)   --->   "%sext_ln813_734 = sext i13 %add_ln813_1217"   --->   Operation 4372 'sext' 'sext_ln813_734' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4373 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1218 = add i15 %sext_ln813_734, i15 %add_ln813_1213"   --->   Operation 4373 'add' 'add_ln813_1218' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4374 [1/1] (0.00ns)   --->   "%sext_ln813_735 = sext i15 %add_ln813_1218"   --->   Operation 4374 'sext' 'sext_ln813_735' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4375 [1/1] (0.00ns)   --->   "%sext_ln813_738 = sext i10 %add_ln813_1225"   --->   Operation 4375 'sext' 'sext_ln813_738' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1226 = add i14 %sext_ln813_738, i14 %add_ln813_1223"   --->   Operation 4376 'add' 'add_ln813_1226' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4377 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1227 = add i14 %add_ln813_1226, i14 %zext_ln70_3"   --->   Operation 4377 'add' 'add_ln813_1227' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4378 [1/1] (0.00ns)   --->   "%sext_ln813_739 = sext i14 %add_ln813_1227"   --->   Operation 4378 'sext' 'sext_ln813_739' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4379 [1/1] (0.00ns)   --->   "%sext_ln813_740 = sext i11 %add_ln813_1228"   --->   Operation 4379 'sext' 'sext_ln813_740' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1229 = add i15 %sext_ln813_740, i15 %sext_ln813_739"   --->   Operation 4380 'add' 'add_ln813_1229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4381 [1/1] (0.00ns)   --->   "%sext_ln813_742 = sext i11 %add_ln813_1232"   --->   Operation 4381 'sext' 'sext_ln813_742' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4382 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1233 = add i15 %sext_ln813_742, i15 %add_ln813_1229"   --->   Operation 4382 'add' 'add_ln813_1233' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4383 [1/1] (0.00ns)   --->   "%sext_ln813_118 = sext i15 %add_ln813_1233"   --->   Operation 4383 'sext' 'sext_ln813_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4384 [1/1] (0.00ns)   --->   "%sext_ln813_747 = sext i14 %add_ln813_1241"   --->   Operation 4384 'sext' 'sext_ln813_747' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4385 [1/1] (0.00ns)   --->   "%sext_ln813_749 = sext i13 %add_ln813_1243"   --->   Operation 4385 'sext' 'sext_ln813_749' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1244 = add i15 %sext_ln813_749, i15 %sext_ln813_747"   --->   Operation 4386 'add' 'add_ln813_1244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4387 [1/1] (0.73ns)   --->   "%add_ln813_1245 = add i12 %zext_ln17_408, i12 %zext_ln1273_619"   --->   Operation 4387 'add' 'add_ln813_1245' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4388 [1/1] (0.00ns)   --->   "%zext_ln813_275 = zext i12 %add_ln813_1245"   --->   Operation 4388 'zext' 'zext_ln813_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4389 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1246 = add i15 %zext_ln813_275, i15 %add_ln813_1244"   --->   Operation 4389 'add' 'add_ln813_1246' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4390 [1/1] (0.00ns)   --->   "%sext_ln813_750 = sext i10 %add_ln813_1247"   --->   Operation 4390 'sext' 'sext_ln813_750' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4391 [1/1] (0.72ns)   --->   "%add_ln813_1248 = add i11 %sext_ln813_750, i11 %sext_ln70_20"   --->   Operation 4391 'add' 'add_ln813_1248' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4392 [1/1] (0.00ns)   --->   "%sext_ln813_751 = sext i11 %add_ln813_1248"   --->   Operation 4392 'sext' 'sext_ln813_751' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1249 = add i15 %sext_ln813_751, i15 %add_ln813_1246"   --->   Operation 4393 'add' 'add_ln813_1249' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4394 [1/1] (0.00ns)   --->   "%sext_ln813_752 = sext i10 %add_ln813_1250"   --->   Operation 4394 'sext' 'sext_ln813_752' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4395 [1/1] (0.72ns)   --->   "%add_ln813_1251 = add i11 %sext_ln813_752, i11 %sext_ln17_481"   --->   Operation 4395 'add' 'add_ln813_1251' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4396 [1/1] (0.00ns)   --->   "%sext_ln813_753 = sext i11 %add_ln813_1251"   --->   Operation 4396 'sext' 'sext_ln813_753' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4397 [1/1] (0.00ns)   --->   "%sext_ln813_755 = sext i10 %add_ln813_1253"   --->   Operation 4397 'sext' 'sext_ln813_755' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4398 [1/1] (0.73ns)   --->   "%add_ln813_1254 = add i12 %sext_ln813_755, i12 %sext_ln813_753"   --->   Operation 4398 'add' 'add_ln813_1254' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4399 [1/1] (0.00ns)   --->   "%sext_ln813_756 = sext i12 %add_ln813_1254"   --->   Operation 4399 'sext' 'sext_ln813_756' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4400 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1255 = add i15 %sext_ln813_756, i15 %add_ln813_1249"   --->   Operation 4400 'add' 'add_ln813_1255' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4401 [1/1] (0.00ns)   --->   "%sext_ln813_757 = sext i15 %add_ln813_1255"   --->   Operation 4401 'sext' 'sext_ln813_757' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4402 [1/1] (0.00ns)   --->   "%sext_ln813_122 = sext i14 %add_ln813_1260"   --->   Operation 4402 'sext' 'sext_ln813_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4403 [1/1] (0.00ns)   --->   "%zext_ln813_277 = zext i12 %add_ln813_1261"   --->   Operation 4403 'zext' 'zext_ln813_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4404 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1262 = add i15 %zext_ln813_277, i15 %sext_ln813_122"   --->   Operation 4404 'add' 'add_ln813_1262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4405 [1/1] (0.00ns)   --->   "%sext_ln813_759 = sext i13 %add_ln813_1264"   --->   Operation 4405 'sext' 'sext_ln813_759' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4406 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1265 = add i15 %sext_ln813_759, i15 %add_ln813_1262"   --->   Operation 4406 'add' 'add_ln813_1265' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4407 [1/1] (0.00ns)   --->   "%sext_ln813_123 = sext i15 %add_ln813_1265"   --->   Operation 4407 'sext' 'sext_ln813_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4408 [1/1] (0.77ns)   --->   "%add_ln813_1266 = add i16 %sext_ln813_123, i16 %zext_ln17_412"   --->   Operation 4408 'add' 'add_ln813_1266' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4409 [1/1] (0.73ns)   --->   "%add_ln813_1267 = add i13 %zext_ln1270_33, i13 %sext_ln17_495"   --->   Operation 4409 'add' 'add_ln813_1267' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4410 [1/1] (0.00ns)   --->   "%sext_ln813_760 = sext i13 %add_ln813_1267"   --->   Operation 4410 'sext' 'sext_ln813_760' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1268 = add i16 %sext_ln813_760, i16 %add_ln813_1266"   --->   Operation 4411 'add' 'add_ln813_1268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4412 [1/1] (0.00ns)   --->   "%sext_ln813_763 = sext i11 %add_ln813_1272"   --->   Operation 4412 'sext' 'sext_ln813_763' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4413 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1273 = add i16 %sext_ln813_763, i16 %add_ln813_1268"   --->   Operation 4413 'add' 'add_ln813_1273' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4414 [1/1] (0.00ns)   --->   "%sext_ln813_770 = sext i14 %add_ln813_1284"   --->   Operation 4414 'sext' 'sext_ln813_770' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4415 [1/1] (0.00ns)   --->   "%sext_ln813_771 = sext i10 %add_ln813_1285"   --->   Operation 4415 'sext' 'sext_ln813_771' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4416 [1/1] (0.00ns)   --->   "%sext_ln813_773 = sext i11 %add_ln813_1287"   --->   Operation 4416 'sext' 'sext_ln813_773' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4417 [1/1] (0.73ns)   --->   "%add_ln813_1288 = add i12 %sext_ln813_773, i12 %sext_ln813_771"   --->   Operation 4417 'add' 'add_ln813_1288' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4418 [1/1] (0.00ns)   --->   "%sext_ln813_774 = sext i12 %add_ln813_1288"   --->   Operation 4418 'sext' 'sext_ln813_774' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4419 [1/1] (0.76ns)   --->   "%add_ln813_1289 = add i15 %sext_ln813_774, i15 %sext_ln813_770"   --->   Operation 4419 'add' 'add_ln813_1289' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1290 = add i15 %add_ln813_1289, i15 %sext_ln1273_301"   --->   Operation 4420 'add' 'add_ln813_1290' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4421 [1/1] (0.00ns)   --->   "%sext_ln813_776 = sext i11 %add_ln813_1292"   --->   Operation 4421 'sext' 'sext_ln813_776' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4422 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1293 = add i15 %sext_ln813_776, i15 %add_ln813_1290"   --->   Operation 4422 'add' 'add_ln813_1293' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4423 [1/1] (0.00ns)   --->   "%sext_ln813_777 = sext i15 %add_ln813_1293"   --->   Operation 4423 'sext' 'sext_ln813_777' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4424 [1/1] (0.00ns)   --->   "%sext_ln813_779 = sext i14 %add_ln813_1298"   --->   Operation 4424 'sext' 'sext_ln813_779' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4425 [1/1] (0.00ns)   --->   "%sext_ln813_780 = sext i10 %add_ln813_1299"   --->   Operation 4425 'sext' 'sext_ln813_780' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4426 [1/1] (0.73ns)   --->   "%add_ln813_1300 = add i13 %sext_ln813_780, i13 %zext_ln1273_462"   --->   Operation 4426 'add' 'add_ln813_1300' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4427 [1/1] (0.00ns)   --->   "%sext_ln813_781 = sext i13 %add_ln813_1300"   --->   Operation 4427 'sext' 'sext_ln813_781' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1301 = add i15 %sext_ln813_781, i15 %sext_ln813_779"   --->   Operation 4428 'add' 'add_ln813_1301' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4429 [1/1] (0.00ns)   --->   "%sext_ln813_782 = sext i10 %add_ln813_1302"   --->   Operation 4429 'sext' 'sext_ln813_782' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4430 [1/1] (0.00ns)   --->   "%sext_ln813_784 = sext i10 %add_ln813_1304"   --->   Operation 4430 'sext' 'sext_ln813_784' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4431 [1/1] (0.72ns)   --->   "%add_ln813_1305 = add i11 %sext_ln813_784, i11 %sext_ln813_782"   --->   Operation 4431 'add' 'add_ln813_1305' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4432 [1/1] (0.00ns)   --->   "%sext_ln813_785 = sext i11 %add_ln813_1305"   --->   Operation 4432 'sext' 'sext_ln813_785' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4433 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1306 = add i15 %sext_ln813_785, i15 %add_ln813_1301"   --->   Operation 4433 'add' 'add_ln813_1306' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1307 = add i15 %add_ln813_1306, i15 %zext_ln1273_574"   --->   Operation 4434 'add' 'add_ln813_1307' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4435 [1/1] (0.00ns)   --->   "%sext_ln813_786 = sext i10 %add_ln813_1308"   --->   Operation 4435 'sext' 'sext_ln813_786' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4436 [1/1] (0.72ns)   --->   "%add_ln813_1309 = add i11 %sext_ln813_786, i11 %zext_ln17_522"   --->   Operation 4436 'add' 'add_ln813_1309' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4437 [1/1] (0.00ns)   --->   "%sext_ln813_787 = sext i11 %add_ln813_1309"   --->   Operation 4437 'sext' 'sext_ln813_787' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4438 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1310 = add i15 %sext_ln813_787, i15 %add_ln813_1307"   --->   Operation 4438 'add' 'add_ln813_1310' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4439 [1/1] (0.00ns)   --->   "%sext_ln813_788 = sext i15 %add_ln813_1310"   --->   Operation 4439 'sext' 'sext_ln813_788' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4440 [1/1] (0.00ns)   --->   "%sext_ln813_130 = sext i14 %add_ln813_1318"   --->   Operation 4440 'sext' 'sext_ln813_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1319 = add i15 %sext_ln813_130, i15 %zext_ln17_360"   --->   Operation 4441 'add' 'add_ln813_1319' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4442 [1/1] (0.00ns)   --->   "%sext_ln813_789 = sext i10 %add_ln813_1320"   --->   Operation 4442 'sext' 'sext_ln813_789' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4443 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1321 = add i15 %sext_ln813_789, i15 %add_ln813_1319"   --->   Operation 4443 'add' 'add_ln813_1321' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4444 [1/1] (0.00ns)   --->   "%sext_ln813_790 = sext i10 %add_ln813_1322"   --->   Operation 4444 'sext' 'sext_ln813_790' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4445 [1/1] (0.00ns)   --->   "%sext_ln813_791 = sext i9 %add_ln813_1323"   --->   Operation 4445 'sext' 'sext_ln813_791' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4446 [1/1] (0.72ns)   --->   "%add_ln813_1324 = add i11 %sext_ln813_791, i11 %sext_ln813_790"   --->   Operation 4446 'add' 'add_ln813_1324' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4447 [1/1] (0.00ns)   --->   "%sext_ln813_792 = sext i11 %add_ln813_1324"   --->   Operation 4447 'sext' 'sext_ln813_792' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1325 = add i15 %sext_ln813_792, i15 %add_ln813_1321"   --->   Operation 4448 'add' 'add_ln813_1325' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4449 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1326 = add i15 %add_ln813_1325, i15 %zext_ln17_441"   --->   Operation 4449 'add' 'add_ln813_1326' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4450 [1/1] (0.00ns)   --->   "%sext_ln813_793 = sext i15 %add_ln813_1326"   --->   Operation 4450 'sext' 'sext_ln813_793' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4451 [1/1] (0.73ns)   --->   "%add_ln813_1327 = add i12 %zext_ln17_449, i12 %zext_ln1273_517"   --->   Operation 4451 'add' 'add_ln813_1327' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4452 [1/1] (0.00ns)   --->   "%zext_ln813_284 = zext i12 %add_ln813_1327"   --->   Operation 4452 'zext' 'zext_ln813_284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4453 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1328 = add i16 %zext_ln813_284, i16 %sext_ln813_793"   --->   Operation 4453 'add' 'add_ln813_1328' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4454 [1/1] (0.00ns)   --->   "%zext_ln813_285 = zext i10 %add_ln813_1329"   --->   Operation 4454 'zext' 'zext_ln813_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4455 [1/1] (0.00ns)   --->   "%sext_ln813_795 = sext i10 %add_ln813_1331"   --->   Operation 4455 'sext' 'sext_ln813_795' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4456 [1/1] (0.72ns)   --->   "%add_ln813_1332 = add i11 %sext_ln813_795, i11 %zext_ln813_285"   --->   Operation 4456 'add' 'add_ln813_1332' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4457 [1/1] (0.00ns)   --->   "%sext_ln813_796 = sext i11 %add_ln813_1332"   --->   Operation 4457 'sext' 'sext_ln813_796' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4458 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1333 = add i16 %sext_ln813_796, i16 %add_ln813_1328"   --->   Operation 4458 'add' 'add_ln813_1333' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4459 [1/1] (0.00ns)   --->   "%sext_ln813_803 = sext i11 %add_ln813_1342"   --->   Operation 4459 'sext' 'sext_ln813_803' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1343 = add i14 %sext_ln813_803, i14 %add_ln813_1340"   --->   Operation 4460 'add' 'add_ln813_1343' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4461 [1/1] (0.00ns)   --->   "%sext_ln813_808 = sext i11 %add_ln813_1348"   --->   Operation 4461 'sext' 'sext_ln813_808' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4462 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1349 = add i14 %sext_ln813_808, i14 %add_ln813_1343"   --->   Operation 4462 'add' 'add_ln813_1349' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4463 [1/1] (0.00ns)   --->   "%sext_ln813_809 = sext i14 %add_ln813_1349"   --->   Operation 4463 'sext' 'sext_ln813_809' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4464 [1/1] (0.76ns)   --->   "%add_ln813_1350 = add i15 %sext_ln813_809, i15 %zext_ln17_470"   --->   Operation 4464 'add' 'add_ln813_1350' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4465 [1/1] (0.70ns)   --->   "%add_ln813_1351 = add i9 %sext_ln17_512, i9 %sext_ln1273_319"   --->   Operation 4465 'add' 'add_ln813_1351' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4466 [1/1] (0.00ns)   --->   "%sext_ln813_810 = sext i9 %add_ln813_1351"   --->   Operation 4466 'sext' 'sext_ln813_810' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1352 = add i15 %sext_ln813_810, i15 %add_ln813_1350"   --->   Operation 4467 'add' 'add_ln813_1352' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4468 [1/1] (0.00ns)   --->   "%sext_ln813_813 = sext i10 %add_ln813_1355"   --->   Operation 4468 'sext' 'sext_ln813_813' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4469 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1356 = add i15 %sext_ln813_813, i15 %add_ln813_1352"   --->   Operation 4469 'add' 'add_ln813_1356' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4470 [1/1] (0.00ns)   --->   "%sext_ln813_814 = sext i15 %add_ln813_1356"   --->   Operation 4470 'sext' 'sext_ln813_814' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4471 [1/1] (0.00ns)   --->   "%sext_ln813_818 = sext i11 %add_ln813_1369"   --->   Operation 4471 'sext' 'sext_ln813_818' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4472 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1370 = add i15 %sext_ln813_818, i15 %add_ln813_1365"   --->   Operation 4472 'add' 'add_ln813_1370' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4473 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1371 = add i15 %add_ln813_1370, i15 %zext_ln17_453"   --->   Operation 4473 'add' 'add_ln813_1371' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4474 [1/1] (0.00ns)   --->   "%sext_ln813_819 = sext i15 %add_ln813_1371"   --->   Operation 4474 'sext' 'sext_ln813_819' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4475 [1/1] (0.00ns)   --->   "%sext_ln813_820 = sext i13 %add_ln813_1372"   --->   Operation 4475 'sext' 'sext_ln813_820' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4476 [1/1] (0.75ns)   --->   "%add_ln813_1373 = add i14 %sext_ln813_820, i14 %zext_ln1273_554"   --->   Operation 4476 'add' 'add_ln813_1373' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4477 [1/1] (0.00ns)   --->   "%sext_ln813_821 = sext i14 %add_ln813_1373"   --->   Operation 4477 'sext' 'sext_ln813_821' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1374 = add i16 %sext_ln813_821, i16 %sext_ln813_819"   --->   Operation 4478 'add' 'add_ln813_1374' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4479 [1/1] (0.00ns)   --->   "%sext_ln813_824 = sext i11 %add_ln813_1378"   --->   Operation 4479 'sext' 'sext_ln813_824' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4480 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1379 = add i16 %sext_ln813_824, i16 %add_ln813_1374"   --->   Operation 4480 'add' 'add_ln813_1379' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4481 [1/1] (0.00ns)   --->   "%sext_ln813_138 = sext i14 %add_ln813_1384"   --->   Operation 4481 'sext' 'sext_ln813_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1385 = add i15 %sext_ln813_138, i15 %zext_ln17_382"   --->   Operation 4482 'add' 'add_ln813_1385' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4483 [1/1] (0.00ns)   --->   "%sext_ln813_826 = sext i11 %add_ln813_1386"   --->   Operation 4483 'sext' 'sext_ln813_826' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4484 [1/1] (0.73ns)   --->   "%add_ln813_1387 = add i12 %sext_ln813_826, i12 %sext_ln1273_240"   --->   Operation 4484 'add' 'add_ln813_1387' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4485 [1/1] (0.00ns)   --->   "%sext_ln813_827 = sext i12 %add_ln813_1387"   --->   Operation 4485 'sext' 'sext_ln813_827' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4486 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1388 = add i15 %sext_ln813_827, i15 %add_ln813_1385"   --->   Operation 4486 'add' 'add_ln813_1388' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4487 [1/1] (0.00ns)   --->   "%sext_ln813_828 = sext i10 %add_ln813_1389"   --->   Operation 4487 'sext' 'sext_ln813_828' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4488 [1/1] (0.00ns)   --->   "%sext_ln813_830 = sext i10 %add_ln813_1391"   --->   Operation 4488 'sext' 'sext_ln813_830' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4489 [1/1] (0.72ns)   --->   "%add_ln813_1392 = add i11 %sext_ln813_830, i11 %sext_ln813_828"   --->   Operation 4489 'add' 'add_ln813_1392' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4490 [1/1] (0.00ns)   --->   "%sext_ln813_831 = sext i11 %add_ln813_1392"   --->   Operation 4490 'sext' 'sext_ln813_831' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1393 = add i15 %sext_ln813_831, i15 %add_ln813_1388"   --->   Operation 4491 'add' 'add_ln813_1393' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4492 [1/1] (0.73ns)   --->   "%add_ln813_1394 = add i12 %zext_ln1273_606, i12 %zext_ln1273_627"   --->   Operation 4492 'add' 'add_ln813_1394' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4493 [1/1] (0.00ns)   --->   "%zext_ln813_293 = zext i12 %add_ln813_1394"   --->   Operation 4493 'zext' 'zext_ln813_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4494 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1395 = add i15 %zext_ln813_293, i15 %add_ln813_1393"   --->   Operation 4494 'add' 'add_ln813_1395' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4495 [1/1] (0.00ns)   --->   "%sext_ln813_832 = sext i15 %add_ln813_1395"   --->   Operation 4495 'sext' 'sext_ln813_832' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4496 [1/1] (0.00ns)   --->   "%sext_ln813_836 = sext i14 %add_ln813_1401"   --->   Operation 4496 'sext' 'sext_ln813_836' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4497 [1/1] (0.00ns)   --->   "%zext_ln813_294 = zext i12 %add_ln813_1402"   --->   Operation 4497 'zext' 'zext_ln813_294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4498 [1/1] (0.76ns)   --->   "%add_ln813_1403 = add i15 %zext_ln813_294, i15 %sext_ln813_836"   --->   Operation 4498 'add' 'add_ln813_1403' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4499 [1/1] (0.00ns)   --->   "%sext_ln813_838 = sext i11 %add_ln813_1406"   --->   Operation 4499 'sext' 'sext_ln813_838' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1407 = add i15 %sext_ln813_838, i15 %add_ln813_1403"   --->   Operation 4500 'add' 'add_ln813_1407' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4501 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1408 = add i15 %add_ln813_1407, i15 %sext_ln1273_266"   --->   Operation 4501 'add' 'add_ln813_1408' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4502 [1/1] (0.00ns)   --->   "%sext_ln813_839 = sext i11 %add_ln813_1409"   --->   Operation 4502 'sext' 'sext_ln813_839' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1410 = add i15 %sext_ln813_839, i15 %add_ln813_1408"   --->   Operation 4503 'add' 'add_ln813_1410' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4504 [1/1] (0.71ns)   --->   "%add_ln813_1411 = add i10 %sext_ln1273_336, i10 %zext_ln17_471"   --->   Operation 4504 'add' 'add_ln813_1411' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4505 [1/1] (0.00ns)   --->   "%sext_ln813_840 = sext i10 %add_ln813_1411"   --->   Operation 4505 'sext' 'sext_ln813_840' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4506 [1/1] (0.00ns)   --->   "%sext_ln813_842 = sext i10 %add_ln813_1413"   --->   Operation 4506 'sext' 'sext_ln813_842' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4507 [1/1] (0.72ns)   --->   "%add_ln813_1414 = add i11 %sext_ln813_842, i11 %sext_ln813_840"   --->   Operation 4507 'add' 'add_ln813_1414' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4508 [1/1] (0.00ns)   --->   "%sext_ln813_843 = sext i11 %add_ln813_1414"   --->   Operation 4508 'sext' 'sext_ln813_843' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4509 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1415 = add i15 %sext_ln813_843, i15 %add_ln813_1410"   --->   Operation 4509 'add' 'add_ln813_1415' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4510 [1/1] (0.00ns)   --->   "%sext_ln813_844 = sext i15 %add_ln813_1415"   --->   Operation 4510 'sext' 'sext_ln813_844' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4511 [1/1] (0.00ns)   --->   "%sext_ln813_849 = sext i14 %add_ln813_1422"   --->   Operation 4511 'sext' 'sext_ln813_849' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4512 [1/1] (0.00ns)   --->   "%sext_ln813_850 = sext i13 %add_ln813_1423"   --->   Operation 4512 'sext' 'sext_ln813_850' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4513 [1/1] (0.75ns)   --->   "%add_ln813_1424 = add i14 %sext_ln813_850, i14 %zext_ln1273_486"   --->   Operation 4513 'add' 'add_ln813_1424' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4514 [1/1] (0.00ns)   --->   "%sext_ln813_851 = sext i14 %add_ln813_1424"   --->   Operation 4514 'sext' 'sext_ln813_851' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1425 = add i15 %sext_ln813_851, i15 %sext_ln813_849"   --->   Operation 4515 'add' 'add_ln813_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4516 [1/1] (0.00ns)   --->   "%zext_ln813_298 = zext i11 %add_ln813_1428"   --->   Operation 4516 'zext' 'zext_ln813_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4517 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1429 = add i15 %zext_ln813_298, i15 %add_ln813_1425"   --->   Operation 4517 'add' 'add_ln813_1429' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4518 [1/1] (0.72ns)   --->   "%add_ln813_1430 = add i11 %sext_ln1273_275, i11 %sext_ln1273_335"   --->   Operation 4518 'add' 'add_ln813_1430' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4519 [1/1] (0.00ns)   --->   "%sext_ln813_852 = sext i11 %add_ln813_1430"   --->   Operation 4519 'sext' 'sext_ln813_852' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1431 = add i15 %sext_ln813_852, i15 %add_ln813_1429"   --->   Operation 4520 'add' 'add_ln813_1431' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4521 [1/1] (0.00ns)   --->   "%sext_ln813_854 = sext i10 %add_ln813_1433"   --->   Operation 4521 'sext' 'sext_ln813_854' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4522 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1434 = add i15 %sext_ln813_854, i15 %add_ln813_1431"   --->   Operation 4522 'add' 'add_ln813_1434' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln813_855 = sext i15 %add_ln813_1434"   --->   Operation 4523 'sext' 'sext_ln813_855' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4524 [1/1] (0.00ns)   --->   "%sext_ln813_860 = sext i13 %add_ln813_1443"   --->   Operation 4524 'sext' 'sext_ln813_860' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4525 [1/1] (0.75ns)   --->   "%add_ln813_1444 = add i14 %sext_ln813_860, i14 %zext_ln1270_29"   --->   Operation 4525 'add' 'add_ln813_1444' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4526 [1/1] (0.00ns)   --->   "%sext_ln813_862 = sext i12 %add_ln813_1446"   --->   Operation 4526 'sext' 'sext_ln813_862' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1447 = add i14 %sext_ln813_862, i14 %add_ln813_1444"   --->   Operation 4527 'add' 'add_ln813_1447' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4528 [1/1] (0.00ns)   --->   "%sext_ln813_863 = sext i10 %add_ln813_1448"   --->   Operation 4528 'sext' 'sext_ln813_863' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4529 [1/1] (0.00ns)   --->   "%sext_ln813_865 = sext i10 %add_ln813_1450"   --->   Operation 4529 'sext' 'sext_ln813_865' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4530 [1/1] (0.72ns)   --->   "%add_ln813_1451 = add i11 %sext_ln813_865, i11 %sext_ln813_863"   --->   Operation 4530 'add' 'add_ln813_1451' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4531 [1/1] (0.00ns)   --->   "%sext_ln813_866 = sext i11 %add_ln813_1451"   --->   Operation 4531 'sext' 'sext_ln813_866' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4532 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1452 = add i14 %sext_ln813_866, i14 %add_ln813_1447"   --->   Operation 4532 'add' 'add_ln813_1452' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4533 [1/1] (0.00ns)   --->   "%sext_ln813_867 = sext i14 %add_ln813_1452"   --->   Operation 4533 'sext' 'sext_ln813_867' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4534 [1/1] (0.00ns)   --->   "%sext_ln813_868 = sext i13 %add_ln813_1453"   --->   Operation 4534 'sext' 'sext_ln813_868' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4535 [1/1] (0.76ns)   --->   "%add_ln813_1454 = add i15 %sext_ln813_868, i15 %sext_ln813_867"   --->   Operation 4535 'add' 'add_ln813_1454' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4536 [1/1] (0.00ns)   --->   "%sext_ln813_869 = sext i15 %add_ln813_1454"   --->   Operation 4536 'sext' 'sext_ln813_869' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4537 [1/1] (0.00ns)   --->   "%sext_ln813_875 = sext i14 %add_ln813_1463"   --->   Operation 4537 'sext' 'sext_ln813_875' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4538 [1/1] (0.00ns)   --->   "%sext_ln813_876 = sext i10 %add_ln813_1464"   --->   Operation 4538 'sext' 'sext_ln813_876' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4539 [1/1] (0.00ns)   --->   "%sext_ln813_878 = sext i10 %add_ln813_1466"   --->   Operation 4539 'sext' 'sext_ln813_878' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4540 [1/1] (0.72ns)   --->   "%add_ln813_1467 = add i11 %sext_ln813_878, i11 %sext_ln813_876"   --->   Operation 4540 'add' 'add_ln813_1467' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4541 [1/1] (0.00ns)   --->   "%sext_ln813_879 = sext i11 %add_ln813_1467"   --->   Operation 4541 'sext' 'sext_ln813_879' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4542 [1/1] (0.76ns)   --->   "%add_ln813_1468 = add i15 %sext_ln813_879, i15 %sext_ln813_875"   --->   Operation 4542 'add' 'add_ln813_1468' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1469 = add i15 %add_ln813_1468, i15 %zext_ln1273_578"   --->   Operation 4543 'add' 'add_ln813_1469' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4544 [1/1] (0.70ns)   --->   "%add_ln813_1470 = add i9 %zext_ln17_523, i9 %sext_ln1270_92"   --->   Operation 4544 'add' 'add_ln813_1470' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4545 [1/1] (0.00ns)   --->   "%sext_ln813_880 = sext i9 %add_ln813_1470"   --->   Operation 4545 'sext' 'sext_ln813_880' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4546 [1/1] (0.72ns)   --->   "%add_ln813_1471 = add i11 %sext_ln813_880, i11 %sext_ln1270_95"   --->   Operation 4546 'add' 'add_ln813_1471' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4547 [1/1] (0.00ns)   --->   "%sext_ln813_881 = sext i11 %add_ln813_1471"   --->   Operation 4547 'sext' 'sext_ln813_881' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4548 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1472 = add i15 %sext_ln813_881, i15 %add_ln813_1469"   --->   Operation 4548 'add' 'add_ln813_1472' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4549 [1/1] (0.00ns)   --->   "%sext_ln813_882 = sext i15 %add_ln813_1472"   --->   Operation 4549 'sext' 'sext_ln813_882' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4550 [1/1] (0.00ns)   --->   "%sext_ln813_155 = sext i13 %add_ln813_1476"   --->   Operation 4550 'sext' 'sext_ln813_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1477 = add i14 %sext_ln813_155, i14 %zext_ln17_405"   --->   Operation 4551 'add' 'add_ln813_1477' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4552 [1/1] (0.00ns)   --->   "%sext_ln813_884 = sext i11 %add_ln813_1479"   --->   Operation 4552 'sext' 'sext_ln813_884' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4553 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1480 = add i14 %sext_ln813_884, i14 %add_ln813_1477"   --->   Operation 4553 'add' 'add_ln813_1480' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4554 [1/1] (0.00ns)   --->   "%sext_ln813_156 = sext i14 %add_ln813_1480"   --->   Operation 4554 'sext' 'sext_ln813_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4555 [1/1] (0.76ns)   --->   "%add_ln813_1481 = add i15 %sext_ln813_156, i15 %zext_ln17_460"   --->   Operation 4555 'add' 'add_ln813_1481' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4556 [1/1] (0.00ns)   --->   "%sext_ln813_885 = sext i13 %add_ln813_1482"   --->   Operation 4556 'sext' 'sext_ln813_885' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1483 = add i15 %sext_ln813_885, i15 %add_ln813_1481"   --->   Operation 4557 'add' 'add_ln813_1483' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4558 [1/1] (0.00ns)   --->   "%sext_ln813_886 = sext i10 %add_ln813_1484"   --->   Operation 4558 'sext' 'sext_ln813_886' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4559 [1/1] (0.00ns)   --->   "%zext_ln813_305 = zext i10 %add_ln813_1486"   --->   Operation 4559 'zext' 'zext_ln813_305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4560 [1/1] (0.72ns)   --->   "%add_ln813_1487 = add i11 %zext_ln813_305, i11 %sext_ln813_886"   --->   Operation 4560 'add' 'add_ln813_1487' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4561 [1/1] (0.00ns)   --->   "%sext_ln813_887 = sext i11 %add_ln813_1487"   --->   Operation 4561 'sext' 'sext_ln813_887' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4562 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1488 = add i15 %sext_ln813_887, i15 %add_ln813_1483"   --->   Operation 4562 'add' 'add_ln813_1488' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4563 [1/1] (0.00ns)   --->   "%sext_ln813_157 = sext i15 %add_ln813_1488"   --->   Operation 4563 'sext' 'sext_ln813_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4564 [1/1] (0.00ns)   --->   "%sext_ln813_892 = sext i13 %add_ln813_1496"   --->   Operation 4564 'sext' 'sext_ln813_892' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4565 [1/1] (0.75ns)   --->   "%add_ln813_1497 = add i14 %sext_ln813_892, i14 %zext_ln17_454"   --->   Operation 4565 'add' 'add_ln813_1497' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4566 [1/1] (0.71ns)   --->   "%add_ln813_1498 = add i11 %zext_ln17_513, i11 %sext_ln1273_199"   --->   Operation 4566 'add' 'add_ln813_1498' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4567 [1/1] (0.00ns)   --->   "%sext_ln813_893 = sext i11 %add_ln813_1498"   --->   Operation 4567 'sext' 'sext_ln813_893' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4568 [1/1] (0.73ns)   --->   "%add_ln813_1499 = add i12 %sext_ln813_893, i12 %sext_ln1273_209"   --->   Operation 4568 'add' 'add_ln813_1499' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4569 [1/1] (0.00ns)   --->   "%sext_ln813_894 = sext i12 %add_ln813_1499"   --->   Operation 4569 'sext' 'sext_ln813_894' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1500 = add i14 %sext_ln813_894, i14 %add_ln813_1497"   --->   Operation 4570 'add' 'add_ln813_1500' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4571 [1/1] (0.00ns)   --->   "%sext_ln813_895 = sext i10 %add_ln813_1501"   --->   Operation 4571 'sext' 'sext_ln813_895' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4572 [1/1] (0.72ns)   --->   "%add_ln813_1502 = add i11 %sext_ln813_895, i11 %sext_ln1273_218"   --->   Operation 4572 'add' 'add_ln813_1502' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4573 [1/1] (0.00ns)   --->   "%sext_ln813_896 = sext i11 %add_ln813_1502"   --->   Operation 4573 'sext' 'sext_ln813_896' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4574 [1/1] (0.00ns)   --->   "%sext_ln813_897 = sext i10 %add_ln813_1504"   --->   Operation 4574 'sext' 'sext_ln813_897' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4575 [1/1] (0.73ns)   --->   "%add_ln813_1505 = add i12 %sext_ln813_897, i12 %sext_ln813_896"   --->   Operation 4575 'add' 'add_ln813_1505' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4576 [1/1] (0.00ns)   --->   "%sext_ln813_898 = sext i12 %add_ln813_1505"   --->   Operation 4576 'sext' 'sext_ln813_898' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4577 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1506 = add i14 %sext_ln813_898, i14 %add_ln813_1500"   --->   Operation 4577 'add' 'add_ln813_1506' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4578 [1/1] (0.00ns)   --->   "%sext_ln813_161 = sext i14 %add_ln813_1506"   --->   Operation 4578 'sext' 'sext_ln813_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4579 [1/1] (0.00ns)   --->   "%sext_ln813_163 = sext i14 %add_ln813_1510"   --->   Operation 4579 'sext' 'sext_ln813_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1511 = add i15 %sext_ln813_163, i15 %zext_ln17_434"   --->   Operation 4580 'add' 'add_ln813_1511' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4581 [1/1] (0.00ns)   --->   "%sext_ln813_900 = sext i11 %add_ln813_1513"   --->   Operation 4581 'sext' 'sext_ln813_900' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4582 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1514 = add i15 %sext_ln813_900, i15 %add_ln813_1511"   --->   Operation 4582 'add' 'add_ln813_1514' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4583 [1/1] (0.00ns)   --->   "%zext_ln813_309 = zext i9 %add_ln813_1516"   --->   Operation 4583 'zext' 'zext_ln813_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4584 [1/1] (0.00ns)   --->   "%sext_ln813_902 = sext i10 %add_ln813_1518"   --->   Operation 4584 'sext' 'sext_ln813_902' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4585 [1/1] (0.72ns)   --->   "%add_ln813_1519 = add i11 %sext_ln813_902, i11 %zext_ln813_309"   --->   Operation 4585 'add' 'add_ln813_1519' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4586 [1/1] (0.00ns)   --->   "%sext_ln813_903 = sext i11 %add_ln813_1519"   --->   Operation 4586 'sext' 'sext_ln813_903' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1520 = add i15 %sext_ln813_903, i15 %add_ln813_1514"   --->   Operation 4587 'add' 'add_ln813_1520' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4588 [1/1] (0.73ns)   --->   "%add_ln813_1521 = add i13 %zext_ln17_440, i13 %sext_ln17_511"   --->   Operation 4588 'add' 'add_ln813_1521' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4589 [1/1] (0.00ns)   --->   "%sext_ln813_904 = sext i13 %add_ln813_1521"   --->   Operation 4589 'sext' 'sext_ln813_904' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4590 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1522 = add i15 %sext_ln813_904, i15 %add_ln813_1520"   --->   Operation 4590 'add' 'add_ln813_1522' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4591 [1/1] (0.00ns)   --->   "%sext_ln813_906 = sext i10 %add_ln813_1524"   --->   Operation 4591 'sext' 'sext_ln813_906' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1525 = add i15 %sext_ln813_906, i15 %add_ln813_1522"   --->   Operation 4592 'add' 'add_ln813_1525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4593 [1/1] (0.00ns)   --->   "%zext_ln813_311 = zext i9 %add_ln813_1527"   --->   Operation 4593 'zext' 'zext_ln813_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4594 [1/1] (0.00ns)   --->   "%sext_ln813_908 = sext i9 %add_ln813_1529"   --->   Operation 4594 'sext' 'sext_ln813_908' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4595 [1/1] (0.71ns)   --->   "%add_ln813_1530 = add i11 %sext_ln813_908, i11 %zext_ln813_311"   --->   Operation 4595 'add' 'add_ln813_1530' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4596 [1/1] (0.00ns)   --->   "%sext_ln813_909 = sext i11 %add_ln813_1530"   --->   Operation 4596 'sext' 'sext_ln813_909' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4597 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1531 = add i15 %sext_ln813_909, i15 %add_ln813_1525"   --->   Operation 4597 'add' 'add_ln813_1531' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4598 [1/1] (0.00ns)   --->   "%sext_ln813_910 = sext i15 %add_ln813_1531"   --->   Operation 4598 'sext' 'sext_ln813_910' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4599 [1/1] (0.00ns)   --->   "%sext_ln813_915 = sext i14 %add_ln813_1538"   --->   Operation 4599 'sext' 'sext_ln813_915' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4600 [1/1] (0.00ns)   --->   "%sext_ln813_917 = sext i13 %add_ln813_1540"   --->   Operation 4600 'sext' 'sext_ln813_917' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4601 [1/1] (0.76ns)   --->   "%add_ln813_1541 = add i15 %sext_ln813_917, i15 %sext_ln813_915"   --->   Operation 4601 'add' 'add_ln813_1541' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4602 [1/1] (0.00ns)   --->   "%zext_ln813_312 = zext i9 %add_ln813_1542"   --->   Operation 4602 'zext' 'zext_ln813_312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4603 [1/1] (0.00ns)   --->   "%sext_ln813_919 = sext i10 %add_ln813_1544"   --->   Operation 4603 'sext' 'sext_ln813_919' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4604 [1/1] (0.72ns)   --->   "%add_ln813_1545 = add i11 %sext_ln813_919, i11 %zext_ln813_312"   --->   Operation 4604 'add' 'add_ln813_1545' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4605 [1/1] (0.00ns)   --->   "%sext_ln813_920 = sext i11 %add_ln813_1545"   --->   Operation 4605 'sext' 'sext_ln813_920' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1546 = add i15 %sext_ln813_920, i15 %add_ln813_1541"   --->   Operation 4606 'add' 'add_ln813_1546' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4607 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1547 = add i15 %add_ln813_1546, i15 %zext_ln1270_36"   --->   Operation 4607 'add' 'add_ln813_1547' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4608 [1/1] (0.73ns)   --->   "%add_ln813_1548 = add i12 %zext_ln1273_556, i12 %zext_ln1273_629"   --->   Operation 4608 'add' 'add_ln813_1548' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4609 [1/1] (0.00ns)   --->   "%zext_ln813_313 = zext i12 %add_ln813_1548"   --->   Operation 4609 'zext' 'zext_ln813_313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1549 = add i15 %zext_ln813_313, i15 %add_ln813_1547"   --->   Operation 4610 'add' 'add_ln813_1549' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4611 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1550 = add i11 %zext_ln17_513, i11 %sext_ln1270_85"   --->   Operation 4611 'add' 'add_ln813_1550' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4612 [1/1] (0.00ns)   --->   "%sext_ln813_922 = sext i10 %add_ln813_1552"   --->   Operation 4612 'sext' 'sext_ln813_922' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4613 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1553 = add i11 %sext_ln813_922, i11 %add_ln813_1550"   --->   Operation 4613 'add' 'add_ln813_1553' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4614 [1/1] (0.00ns)   --->   "%sext_ln813_923 = sext i11 %add_ln813_1553"   --->   Operation 4614 'sext' 'sext_ln813_923' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4615 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1554 = add i15 %sext_ln813_923, i15 %add_ln813_1549"   --->   Operation 4615 'add' 'add_ln813_1554' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4616 [1/1] (0.00ns)   --->   "%sext_ln813_924 = sext i15 %add_ln813_1554"   --->   Operation 4616 'sext' 'sext_ln813_924' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4617 [1/1] (0.00ns)   --->   "%sext_ln813_928 = sext i14 %add_ln813_1560"   --->   Operation 4617 'sext' 'sext_ln813_928' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4618 [1/1] (0.00ns)   --->   "%zext_ln813_315 = zext i13 %add_ln813_1562"   --->   Operation 4618 'zext' 'zext_ln813_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4619 [1/1] (0.76ns)   --->   "%add_ln813_1563 = add i15 %zext_ln813_315, i15 %sext_ln813_928"   --->   Operation 4619 'add' 'add_ln813_1563' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4620 [1/1] (0.00ns)   --->   "%sext_ln813_932 = sext i11 %add_ln813_1567"   --->   Operation 4620 'sext' 'sext_ln813_932' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1568 = add i15 %sext_ln813_932, i15 %add_ln813_1563"   --->   Operation 4621 'add' 'add_ln813_1568' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4622 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1569 = add i15 %add_ln813_1568, i15 %zext_ln17_425"   --->   Operation 4622 'add' 'add_ln813_1569' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4623 [1/1] (0.00ns)   --->   "%sext_ln813_933 = sext i11 %add_ln813_1570"   --->   Operation 4623 'sext' 'sext_ln813_933' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1571 = add i15 %sext_ln813_933, i15 %add_ln813_1569"   --->   Operation 4624 'add' 'add_ln813_1571' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4625 [1/1] (0.00ns)   --->   "%sext_ln813_935 = sext i11 %add_ln813_1574"   --->   Operation 4625 'sext' 'sext_ln813_935' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4626 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1575 = add i15 %sext_ln813_935, i15 %add_ln813_1571"   --->   Operation 4626 'add' 'add_ln813_1575' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4627 [1/1] (0.00ns)   --->   "%sext_ln813_936 = sext i15 %add_ln813_1575"   --->   Operation 4627 'sext' 'sext_ln813_936' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1581 = add i14 %add_ln813_1580, i14 %zext_ln1273_417"   --->   Operation 4628 'add' 'add_ln813_1581' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4629 [1/1] (0.00ns)   --->   "%sext_ln813_940 = sext i11 %add_ln813_1582"   --->   Operation 4629 'sext' 'sext_ln813_940' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4630 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1583 = add i14 %sext_ln813_940, i14 %add_ln813_1581"   --->   Operation 4630 'add' 'add_ln813_1583' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4631 [1/1] (0.00ns)   --->   "%sext_ln813_941 = sext i14 %add_ln813_1583"   --->   Operation 4631 'sext' 'sext_ln813_941' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4632 [1/1] (0.00ns)   --->   "%sext_ln813_942 = sext i10 %add_ln813_1584"   --->   Operation 4632 'sext' 'sext_ln813_942' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4633 [1/1] (0.00ns)   --->   "%sext_ln813_944 = sext i11 %add_ln813_1586"   --->   Operation 4633 'sext' 'sext_ln813_944' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4634 [1/1] (0.73ns)   --->   "%add_ln813_1587 = add i12 %sext_ln813_944, i12 %sext_ln813_942"   --->   Operation 4634 'add' 'add_ln813_1587' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4635 [1/1] (0.00ns)   --->   "%sext_ln813_945 = sext i12 %add_ln813_1587"   --->   Operation 4635 'sext' 'sext_ln813_945' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1588 = add i15 %sext_ln813_945, i15 %sext_ln813_941"   --->   Operation 4636 'add' 'add_ln813_1588' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4637 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1589 = add i15 %add_ln813_1588, i15 %zext_ln17_445"   --->   Operation 4637 'add' 'add_ln813_1589' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4638 [1/1] (0.73ns)   --->   "%add_ln813_1590 = add i12 %zext_ln17_482, i12 %zext_ln17_509"   --->   Operation 4638 'add' 'add_ln813_1590' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4639 [1/1] (0.00ns)   --->   "%zext_ln813_317 = zext i12 %add_ln813_1590"   --->   Operation 4639 'zext' 'zext_ln813_317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1591 = add i15 %zext_ln813_317, i15 %add_ln813_1589"   --->   Operation 4640 'add' 'add_ln813_1591' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4641 [1/1] (0.00ns)   --->   "%zext_ln813_318 = zext i9 %add_ln813_1592"   --->   Operation 4641 'zext' 'zext_ln813_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4642 [1/1] (0.00ns)   --->   "%sext_ln813_947 = sext i10 %add_ln813_1594"   --->   Operation 4642 'sext' 'sext_ln813_947' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4643 [1/1] (0.72ns)   --->   "%add_ln813_1595 = add i11 %sext_ln813_947, i11 %zext_ln813_318"   --->   Operation 4643 'add' 'add_ln813_1595' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4644 [1/1] (0.00ns)   --->   "%sext_ln813_948 = sext i11 %add_ln813_1595"   --->   Operation 4644 'sext' 'sext_ln813_948' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4645 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1596 = add i15 %sext_ln813_948, i15 %add_ln813_1591"   --->   Operation 4645 'add' 'add_ln813_1596' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4646 [1/1] (0.00ns)   --->   "%sext_ln813_949 = sext i15 %add_ln813_1596"   --->   Operation 4646 'sext' 'sext_ln813_949' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4647 [1/1] (0.00ns)   --->   "%sext_ln813_953 = sext i13 %add_ln813_1601"   --->   Operation 4647 'sext' 'sext_ln813_953' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4648 [1/1] (0.73ns)   --->   "%add_ln813_1602 = add i12 %zext_ln17_349, i12 %zext_ln1273_354"   --->   Operation 4648 'add' 'add_ln813_1602' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4649 [1/1] (0.00ns)   --->   "%zext_ln813_319 = zext i12 %add_ln813_1602"   --->   Operation 4649 'zext' 'zext_ln813_319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1603 = add i14 %zext_ln813_319, i14 %sext_ln813_953"   --->   Operation 4650 'add' 'add_ln813_1603' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4651 [1/1] (0.00ns)   --->   "%zext_ln813_321 = zext i10 %add_ln813_1606"   --->   Operation 4651 'zext' 'zext_ln813_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4652 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1607 = add i14 %zext_ln813_321, i14 %add_ln813_1603"   --->   Operation 4652 'add' 'add_ln813_1607' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4653 [1/1] (0.00ns)   --->   "%sext_ln813_954 = sext i14 %add_ln813_1607"   --->   Operation 4653 'sext' 'sext_ln813_954' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4654 [1/1] (0.70ns)   --->   "%add_ln813_1608 = add i9 %zext_ln818_208, i9 %zext_ln818_210"   --->   Operation 4654 'add' 'add_ln813_1608' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4655 [1/1] (0.00ns)   --->   "%zext_ln813_322 = zext i9 %add_ln813_1608"   --->   Operation 4655 'zext' 'zext_ln813_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4656 [1/1] (0.00ns)   --->   "%sext_ln813_955 = sext i9 %add_ln813_1609"   --->   Operation 4656 'sext' 'sext_ln813_955' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1610 = add i11 %sext_ln813_955, i11 %zext_ln813_322"   --->   Operation 4657 'add' 'add_ln813_1610' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4658 [1/1] (0.00ns)   --->   "%sext_ln813_957 = sext i10 %add_ln813_1612"   --->   Operation 4658 'sext' 'sext_ln813_957' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4659 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln813_1613 = add i11 %sext_ln813_957, i11 %add_ln813_1610"   --->   Operation 4659 'add' 'add_ln813_1613' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4660 [1/1] (0.00ns)   --->   "%sext_ln813_958 = sext i11 %add_ln813_1613"   --->   Operation 4660 'sext' 'sext_ln813_958' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1614 = add i15 %sext_ln813_958, i15 %sext_ln813_954"   --->   Operation 4661 'add' 'add_ln813_1614' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4662 [1/1] (0.71ns)   --->   "%add_ln813_1615 = add i10 %zext_ln17_503, i10 %sext_ln1273_340"   --->   Operation 4662 'add' 'add_ln813_1615' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4663 [1/1] (0.00ns)   --->   "%sext_ln813_959 = sext i10 %add_ln813_1615"   --->   Operation 4663 'sext' 'sext_ln813_959' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4664 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1616 = add i15 %sext_ln813_959, i15 %add_ln813_1614"   --->   Operation 4664 'add' 'add_ln813_1616' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4665 [1/1] (0.00ns)   --->   "%sext_ln813_960 = sext i15 %add_ln813_1616"   --->   Operation 4665 'sext' 'sext_ln813_960' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4666 [1/1] (0.00ns)   --->   "%sext_ln813_965 = sext i13 %add_ln813_1622"   --->   Operation 4666 'sext' 'sext_ln813_965' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1623 = add i14 %sext_ln813_965, i14 %zext_ln1273_448"   --->   Operation 4667 'add' 'add_ln813_1623' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4668 [1/1] (0.00ns)   --->   "%sext_ln813_967 = sext i13 %add_ln813_1625"   --->   Operation 4668 'sext' 'sext_ln813_967' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4669 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1626 = add i14 %sext_ln813_967, i14 %add_ln813_1623"   --->   Operation 4669 'add' 'add_ln813_1626' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4670 [1/1] (0.00ns)   --->   "%sext_ln813_968 = sext i14 %add_ln813_1626"   --->   Operation 4670 'sext' 'sext_ln813_968' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4671 [1/1] (0.00ns)   --->   "%sext_ln813_972 = sext i11 %add_ln813_1630"   --->   Operation 4671 'sext' 'sext_ln813_972' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4672 [1/1] (0.76ns)   --->   "%add_ln813_1631 = add i15 %sext_ln813_972, i15 %sext_ln813_968"   --->   Operation 4672 'add' 'add_ln813_1631' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4673 [1/1] (0.73ns)   --->   "%add_ln813_1632 = add i12 %zext_ln1270_32, i12 %zext_ln1273_598"   --->   Operation 4673 'add' 'add_ln813_1632' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4674 [1/1] (0.00ns)   --->   "%zext_ln813_323 = zext i12 %add_ln813_1632"   --->   Operation 4674 'zext' 'zext_ln813_323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1633 = add i15 %zext_ln813_323, i15 %add_ln813_1631"   --->   Operation 4675 'add' 'add_ln813_1633' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4676 [1/1] (0.00ns)   --->   "%sext_ln813_974 = sext i13 %add_ln813_1636"   --->   Operation 4676 'sext' 'sext_ln813_974' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4677 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1637 = add i15 %sext_ln813_974, i15 %add_ln813_1633"   --->   Operation 4677 'add' 'add_ln813_1637' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4678 [1/1] (0.00ns)   --->   "%sext_ln813_975 = sext i15 %add_ln813_1637"   --->   Operation 4678 'sext' 'sext_ln813_975' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4679 [1/1] (0.00ns)   --->   "%sext_ln813_981 = sext i14 %add_ln813_1647"   --->   Operation 4679 'sext' 'sext_ln813_981' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4680 [1/1] (0.00ns)   --->   "%sext_ln813_983 = sext i13 %add_ln813_1648"   --->   Operation 4680 'sext' 'sext_ln813_983' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1649 = add i15 %sext_ln813_983, i15 %sext_ln813_981"   --->   Operation 4681 'add' 'add_ln813_1649' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4682 [1/1] (0.73ns)   --->   "%add_ln813_1650 = add i12 %zext_ln17_413, i12 %zext_ln1273_517"   --->   Operation 4682 'add' 'add_ln813_1650' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4683 [1/1] (0.00ns)   --->   "%zext_ln813_326 = zext i12 %add_ln813_1650"   --->   Operation 4683 'zext' 'zext_ln813_326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4684 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1651 = add i15 %zext_ln813_326, i15 %add_ln813_1649"   --->   Operation 4684 'add' 'add_ln813_1651' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4685 [1/1] (0.00ns)   --->   "%sext_ln813_984 = sext i15 %add_ln813_1651"   --->   Operation 4685 'sext' 'sext_ln813_984' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1652 = add i13 %zext_ln1273_618, i13 %sext_ln1273_274"   --->   Operation 4686 'add' 'add_ln813_1652' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4687 [1/1] (0.00ns)   --->   "%sext_ln813_985 = sext i10 %add_ln813_1653"   --->   Operation 4687 'sext' 'sext_ln813_985' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4688 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln813_1654 = add i13 %sext_ln813_985, i13 %add_ln813_1652"   --->   Operation 4688 'add' 'add_ln813_1654' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4689 [1/1] (0.00ns)   --->   "%sext_ln813_986 = sext i13 %add_ln813_1654"   --->   Operation 4689 'sext' 'sext_ln813_986' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1655 = add i16 %sext_ln813_986, i16 %sext_ln813_984"   --->   Operation 4690 'add' 'add_ln813_1655' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4691 [1/1] (0.00ns)   --->   "%sext_ln813_988 = sext i11 %add_ln813_1658"   --->   Operation 4691 'sext' 'sext_ln813_988' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4692 [1/1] (0.00ns)   --->   "%sext_ln813_990 = sext i10 %add_ln813_1661"   --->   Operation 4692 'sext' 'sext_ln813_990' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4693 [1/1] (0.73ns)   --->   "%add_ln813_1662 = add i12 %sext_ln813_990, i12 %sext_ln813_988"   --->   Operation 4693 'add' 'add_ln813_1662' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4694 [1/1] (0.00ns)   --->   "%sext_ln813_991 = sext i12 %add_ln813_1662"   --->   Operation 4694 'sext' 'sext_ln813_991' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4695 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1663 = add i16 %sext_ln813_991, i16 %add_ln813_1655"   --->   Operation 4695 'add' 'add_ln813_1663' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4696 [1/1] (0.00ns)   --->   "%sext_ln813_993 = sext i14 %add_ln813_1671"   --->   Operation 4696 'sext' 'sext_ln813_993' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4697 [1/1] (0.00ns)   --->   "%sext_ln813_994 = sext i11 %add_ln813_1672"   --->   Operation 4697 'sext' 'sext_ln813_994' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4698 [1/1] (0.73ns)   --->   "%add_ln813_1673 = add i12 %sext_ln813_994, i12 %sext_ln1270_52"   --->   Operation 4698 'add' 'add_ln813_1673' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4699 [1/1] (0.00ns)   --->   "%sext_ln813_995 = sext i12 %add_ln813_1673"   --->   Operation 4699 'sext' 'sext_ln813_995' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4700 [1/1] (0.76ns)   --->   "%add_ln813_1674 = add i15 %sext_ln813_995, i15 %sext_ln813_993"   --->   Operation 4700 'add' 'add_ln813_1674' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4701 [1/1] (0.00ns)   --->   "%sext_ln813_996 = sext i11 %add_ln813_1676"   --->   Operation 4701 'sext' 'sext_ln813_996' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4702 [1/1] (0.00ns)   --->   "%sext_ln813_997 = sext i10 %add_ln813_1678"   --->   Operation 4702 'sext' 'sext_ln813_997' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4703 [1/1] (0.73ns)   --->   "%add_ln813_1679 = add i12 %sext_ln813_997, i12 %sext_ln813_996"   --->   Operation 4703 'add' 'add_ln813_1679' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4704 [1/1] (0.00ns)   --->   "%sext_ln813_998 = sext i12 %add_ln813_1679"   --->   Operation 4704 'sext' 'sext_ln813_998' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1680 = add i15 %sext_ln813_998, i15 %add_ln813_1674"   --->   Operation 4705 'add' 'add_ln813_1680' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4706 [1/1] (0.70ns)   --->   "%add_ln813_1681 = add i9 %sext_ln1273_319, i9 %zext_ln17_523"   --->   Operation 4706 'add' 'add_ln813_1681' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4707 [1/1] (0.00ns)   --->   "%sext_ln813_999 = sext i9 %add_ln813_1681"   --->   Operation 4707 'sext' 'sext_ln813_999' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4708 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1682 = add i15 %sext_ln813_999, i15 %add_ln813_1680"   --->   Operation 4708 'add' 'add_ln813_1682' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4709 [1/1] (0.00ns)   --->   "%sext_ln813_1000 = sext i15 %add_ln813_1682"   --->   Operation 4709 'sext' 'sext_ln813_1000' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4710 [1/1] (0.00ns)   --->   "%sext_ln813_1004 = sext i13 %add_ln813_1689"   --->   Operation 4710 'sext' 'sext_ln813_1004' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4711 [1/1] (0.75ns)   --->   "%add_ln813_1690 = add i14 %sext_ln813_1004, i14 %zext_ln1273_417"   --->   Operation 4711 'add' 'add_ln813_1690' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4712 [1/1] (0.00ns)   --->   "%sext_ln813_1005 = sext i14 %add_ln813_1690"   --->   Operation 4712 'sext' 'sext_ln813_1005' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4713 [1/1] (0.73ns)   --->   "%add_ln813_1691 = add i12 %zext_ln1273_521, i12 %zext_ln1273_540"   --->   Operation 4713 'add' 'add_ln813_1691' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4714 [1/1] (0.00ns)   --->   "%zext_ln813_333 = zext i12 %add_ln813_1691"   --->   Operation 4714 'zext' 'zext_ln813_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1692 = add i15 %zext_ln813_333, i15 %sext_ln813_1005"   --->   Operation 4715 'add' 'add_ln813_1692' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4716 [1/1] (0.00ns)   --->   "%sext_ln813_1007 = sext i11 %add_ln813_1695"   --->   Operation 4716 'sext' 'sext_ln813_1007' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4717 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1696 = add i15 %sext_ln813_1007, i15 %add_ln813_1692"   --->   Operation 4717 'add' 'add_ln813_1696' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4718 [1/1] (0.71ns)   --->   "%add_ln813_1697 = add i9 %trunc_ln17_252, i9 %zext_ln818_221"   --->   Operation 4718 'add' 'add_ln813_1697' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4719 [1/1] (0.00ns)   --->   "%zext_ln813_335 = zext i9 %add_ln813_1697"   --->   Operation 4719 'zext' 'zext_ln813_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1698 = add i15 %zext_ln813_335, i15 %add_ln813_1696"   --->   Operation 4720 'add' 'add_ln813_1698' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4721 [1/1] (0.00ns)   --->   "%sext_ln813_1009 = sext i10 %add_ln813_1700"   --->   Operation 4721 'sext' 'sext_ln813_1009' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4722 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1701 = add i15 %sext_ln813_1009, i15 %add_ln813_1698"   --->   Operation 4722 'add' 'add_ln813_1701' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4723 [1/1] (0.00ns)   --->   "%sext_ln813_1010 = sext i15 %add_ln813_1701"   --->   Operation 4723 'sext' 'sext_ln813_1010' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4724 [1/1] (0.00ns)   --->   "%sext_ln813_1012 = sext i14 %add_ln813_1708"   --->   Operation 4724 'sext' 'sext_ln813_1012' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4725 [1/1] (0.00ns)   --->   "%sext_ln813_1014 = sext i13 %add_ln813_1710"   --->   Operation 4725 'sext' 'sext_ln813_1014' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1711 = add i15 %sext_ln813_1014, i15 %sext_ln813_1012"   --->   Operation 4726 'add' 'add_ln813_1711' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4727 [1/1] (0.00ns)   --->   "%sext_ln813_1015 = sext i10 %add_ln813_1712"   --->   Operation 4727 'sext' 'sext_ln813_1015' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4728 [1/1] (0.00ns)   --->   "%sext_ln813_1017 = sext i11 %add_ln813_1714"   --->   Operation 4728 'sext' 'sext_ln813_1017' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4729 [1/1] (0.73ns)   --->   "%add_ln813_1715 = add i12 %sext_ln813_1017, i12 %sext_ln813_1015"   --->   Operation 4729 'add' 'add_ln813_1715' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4730 [1/1] (0.00ns)   --->   "%sext_ln813_1018 = sext i12 %add_ln813_1715"   --->   Operation 4730 'sext' 'sext_ln813_1018' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4731 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1716 = add i15 %sext_ln813_1018, i15 %add_ln813_1711"   --->   Operation 4731 'add' 'add_ln813_1716' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1717 = add i15 %add_ln813_1716, i15 %zext_ln17_508"   --->   Operation 4732 'add' 'add_ln813_1717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4733 [1/1] (0.00ns)   --->   "%sext_ln813_1020 = sext i11 %add_ln813_1719"   --->   Operation 4733 'sext' 'sext_ln813_1020' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4734 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1720 = add i15 %sext_ln813_1020, i15 %add_ln813_1717"   --->   Operation 4734 'add' 'add_ln813_1720' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4735 [1/1] (0.00ns)   --->   "%sext_ln813_1021 = sext i15 %add_ln813_1720"   --->   Operation 4735 'sext' 'sext_ln813_1021' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4736 [1/1] (0.00ns)   --->   "%sext_ln813_1028 = sext i13 %add_ln813_1729"   --->   Operation 4736 'sext' 'sext_ln813_1028' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4737 [1/1] (0.75ns)   --->   "%add_ln813_1730 = add i14 %sext_ln813_1028, i14 %zext_ln1273_464"   --->   Operation 4737 'add' 'add_ln813_1730' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4738 [1/1] (0.00ns)   --->   "%sext_ln813_1029 = sext i14 %add_ln813_1730"   --->   Operation 4738 'sext' 'sext_ln813_1029' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4739 [1/1] (0.73ns)   --->   "%add_ln813_1731 = add i13 %zext_ln1273_539, i13 %sext_ln1273_219"   --->   Operation 4739 'add' 'add_ln813_1731' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4740 [1/1] (0.00ns)   --->   "%sext_ln813_1030 = sext i13 %add_ln813_1731"   --->   Operation 4740 'sext' 'sext_ln813_1030' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1732 = add i15 %sext_ln813_1030, i15 %sext_ln813_1029"   --->   Operation 4741 'add' 'add_ln813_1732' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4742 [1/1] (0.00ns)   --->   "%sext_ln813_1033 = sext i11 %add_ln813_1736"   --->   Operation 4742 'sext' 'sext_ln813_1033' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4743 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1737 = add i15 %sext_ln813_1033, i15 %add_ln813_1732"   --->   Operation 4743 'add' 'add_ln813_1737' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4744 [1/1] (0.73ns)   --->   "%add_ln813_1738 = add i12 %zext_ln17_482, i12 %zext_ln1273_606"   --->   Operation 4744 'add' 'add_ln813_1738' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4745 [1/1] (0.00ns)   --->   "%zext_ln813_338 = zext i12 %add_ln813_1738"   --->   Operation 4745 'zext' 'zext_ln813_338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1739 = add i15 %zext_ln813_338, i15 %add_ln813_1737"   --->   Operation 4746 'add' 'add_ln813_1739' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4747 [1/1] (0.00ns)   --->   "%zext_ln813_340 = zext i9 %add_ln813_1741"   --->   Operation 4747 'zext' 'zext_ln813_340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4748 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1742 = add i15 %zext_ln813_340, i15 %add_ln813_1739"   --->   Operation 4748 'add' 'add_ln813_1742' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4749 [1/1] (0.00ns)   --->   "%sext_ln813_1034 = sext i15 %add_ln813_1742"   --->   Operation 4749 'sext' 'sext_ln813_1034' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4750 [1/1] (0.00ns)   --->   "%sext_ln813_1036 = sext i14 %add_ln813_1747"   --->   Operation 4750 'sext' 'sext_ln813_1036' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4751 [1/1] (0.73ns)   --->   "%add_ln813_1748 = add i13 %zext_ln1270_38, i13 %sext_ln1273_182"   --->   Operation 4751 'add' 'add_ln813_1748' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4752 [1/1] (0.00ns)   --->   "%sext_ln813_1037 = sext i13 %add_ln813_1748"   --->   Operation 4752 'sext' 'sext_ln813_1037' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1749 = add i15 %sext_ln813_1037, i15 %sext_ln813_1036"   --->   Operation 4753 'add' 'add_ln813_1749' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4754 [1/1] (0.00ns)   --->   "%sext_ln813_1038 = sext i10 %add_ln813_1750"   --->   Operation 4754 'sext' 'sext_ln813_1038' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4755 [1/1] (0.00ns)   --->   "%sext_ln813_1039 = sext i9 %add_ln813_1751"   --->   Operation 4755 'sext' 'sext_ln813_1039' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4756 [1/1] (0.72ns)   --->   "%add_ln813_1752 = add i11 %sext_ln813_1039, i11 %sext_ln813_1038"   --->   Operation 4756 'add' 'add_ln813_1752' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4757 [1/1] (0.00ns)   --->   "%sext_ln813_1040 = sext i11 %add_ln813_1752"   --->   Operation 4757 'sext' 'sext_ln813_1040' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4758 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1753 = add i15 %sext_ln813_1040, i15 %add_ln813_1749"   --->   Operation 4758 'add' 'add_ln813_1753' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4759 [1/1] (0.73ns)   --->   "%add_ln813_1754 = add i13 %zext_ln1273_605, i13 %sext_ln17_514"   --->   Operation 4759 'add' 'add_ln813_1754' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4760 [1/1] (0.00ns)   --->   "%sext_ln813_1041 = sext i13 %add_ln813_1754"   --->   Operation 4760 'sext' 'sext_ln813_1041' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1755 = add i15 %sext_ln813_1041, i15 %add_ln813_1753"   --->   Operation 4761 'add' 'add_ln813_1755' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4762 [1/1] (0.00ns)   --->   "%sext_ln813_1042 = sext i10 %add_ln813_1756"   --->   Operation 4762 'sext' 'sext_ln813_1042' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4763 [1/1] (0.00ns)   --->   "%sext_ln813_1043 = sext i10 %add_ln813_1757"   --->   Operation 4763 'sext' 'sext_ln813_1043' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4764 [1/1] (0.72ns)   --->   "%add_ln813_1758 = add i11 %sext_ln813_1043, i11 %sext_ln813_1042"   --->   Operation 4764 'add' 'add_ln813_1758' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4765 [1/1] (0.00ns)   --->   "%sext_ln813_1044 = sext i11 %add_ln813_1758"   --->   Operation 4765 'sext' 'sext_ln813_1044' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4766 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1759 = add i15 %sext_ln813_1044, i15 %add_ln813_1755"   --->   Operation 4766 'add' 'add_ln813_1759' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4767 [1/1] (0.00ns)   --->   "%sext_ln813_1045 = sext i15 %add_ln813_1759"   --->   Operation 4767 'sext' 'sext_ln813_1045' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4768 [1/1] (0.00ns)   --->   "%sext_ln813_1049 = sext i14 %add_ln813_1770"   --->   Operation 4768 'sext' 'sext_ln813_1049' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4769 [1/1] (0.00ns)   --->   "%sext_ln813_1050 = sext i10 %add_ln813_1771"   --->   Operation 4769 'sext' 'sext_ln813_1050' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4770 [1/1] (0.00ns)   --->   "%sext_ln813_1052 = sext i11 %add_ln813_1773"   --->   Operation 4770 'sext' 'sext_ln813_1052' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4771 [1/1] (0.73ns)   --->   "%add_ln813_1774 = add i12 %sext_ln813_1052, i12 %sext_ln813_1050"   --->   Operation 4771 'add' 'add_ln813_1774' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4772 [1/1] (0.00ns)   --->   "%sext_ln813_1053 = sext i12 %add_ln813_1774"   --->   Operation 4772 'sext' 'sext_ln813_1053' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4773 [1/1] (0.76ns)   --->   "%add_ln813_1775 = add i15 %sext_ln813_1053, i15 %sext_ln813_1049"   --->   Operation 4773 'add' 'add_ln813_1775' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1776 = add i15 %add_ln813_1775, i15 %zext_ln70_2"   --->   Operation 4774 'add' 'add_ln813_1776' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4775 [1/1] (0.00ns)   --->   "%sext_ln813_1054 = sext i10 %add_ln813_1777"   --->   Operation 4775 'sext' 'sext_ln813_1054' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4776 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1778 = add i15 %sext_ln813_1054, i15 %add_ln813_1776"   --->   Operation 4776 'add' 'add_ln813_1778' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4777 [1/1] (0.00ns)   --->   "%sext_ln813_1055 = sext i15 %add_ln813_1778"   --->   Operation 4777 'sext' 'sext_ln813_1055' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4778 [1/1] (0.00ns)   --->   "%sext_ln813_1062 = sext i13 %add_ln813_1787"   --->   Operation 4778 'sext' 'sext_ln813_1062' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4779 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1788 = add i14 %sext_ln813_1062, i14 %zext_ln1273_541"   --->   Operation 4779 'add' 'add_ln813_1788' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4780 [1/1] (0.73ns)   --->   "%add_ln813_1789 = add i13 %zext_ln1273_560, i13 %sext_ln1273_271"   --->   Operation 4780 'add' 'add_ln813_1789' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4781 [1/1] (0.00ns)   --->   "%sext_ln813_1063 = sext i13 %add_ln813_1789"   --->   Operation 4781 'sext' 'sext_ln813_1063' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4782 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1790 = add i14 %sext_ln813_1063, i14 %add_ln813_1788"   --->   Operation 4782 'add' 'add_ln813_1790' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4783 [1/1] (0.00ns)   --->   "%sext_ln813_1064 = sext i14 %add_ln813_1790"   --->   Operation 4783 'sext' 'sext_ln813_1064' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4784 [1/1] (0.00ns)   --->   "%sext_ln813_1067 = sext i11 %add_ln813_1793"   --->   Operation 4784 'sext' 'sext_ln813_1067' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1794 = add i15 %sext_ln813_1067, i15 %sext_ln813_1064"   --->   Operation 4785 'add' 'add_ln813_1794' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4786 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1795 = add i15 %add_ln813_1794, i15 %sext_ln1273_339"   --->   Operation 4786 'add' 'add_ln813_1795' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4787 [1/1] (0.00ns)   --->   "%sext_ln813_1068 = sext i15 %add_ln813_1795"   --->   Operation 4787 'sext' 'sext_ln813_1068' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4788 [1/1] (0.00ns)   --->   "%zext_ln813_344 = zext i12 %add_ln813_1799"   --->   Operation 4788 'zext' 'zext_ln813_344' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1800 = add i14 %zext_ln813_344, i14 %add_ln813_1798"   --->   Operation 4789 'add' 'add_ln813_1800' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4790 [1/1] (0.00ns)   --->   "%sext_ln813_1069 = sext i11 %add_ln813_1801"   --->   Operation 4790 'sext' 'sext_ln813_1069' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4791 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1802 = add i14 %sext_ln813_1069, i14 %add_ln813_1800"   --->   Operation 4791 'add' 'add_ln813_1802' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4792 [1/1] (0.00ns)   --->   "%sext_ln813_1070 = sext i14 %add_ln813_1802"   --->   Operation 4792 'sext' 'sext_ln813_1070' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4793 [1/1] (0.00ns)   --->   "%sext_ln813_1071 = sext i10 %add_ln813_1803"   --->   Operation 4793 'sext' 'sext_ln813_1071' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4794 [1/1] (0.72ns)   --->   "%add_ln813_1804 = add i11 %sext_ln813_1071, i11 %zext_ln17_502"   --->   Operation 4794 'add' 'add_ln813_1804' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4795 [1/1] (0.00ns)   --->   "%sext_ln813_1072 = sext i11 %add_ln813_1804"   --->   Operation 4795 'sext' 'sext_ln813_1072' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4796 [1/1] (0.76ns)   --->   "%add_ln813_1805 = add i15 %sext_ln813_1072, i15 %sext_ln813_1070"   --->   Operation 4796 'add' 'add_ln813_1805' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4797 [1/1] (0.00ns)   --->   "%sext_ln813_1074 = sext i11 %add_ln813_1807"   --->   Operation 4797 'sext' 'sext_ln813_1074' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4798 [1/1] (0.00ns)   --->   "%sext_ln813_1076 = sext i10 %add_ln813_1809"   --->   Operation 4798 'sext' 'sext_ln813_1076' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4799 [1/1] (0.73ns)   --->   "%add_ln813_1810 = add i12 %sext_ln813_1076, i12 %sext_ln813_1074"   --->   Operation 4799 'add' 'add_ln813_1810' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4800 [1/1] (0.00ns)   --->   "%sext_ln813_1077 = sext i12 %add_ln813_1810"   --->   Operation 4800 'sext' 'sext_ln813_1077' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1811 = add i15 %sext_ln813_1077, i15 %add_ln813_1805"   --->   Operation 4801 'add' 'add_ln813_1811' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4802 [1/1] (0.73ns)   --->   "%add_ln813_1812 = add i13 %zext_ln1273_626, i13 %sext_ln1270_93"   --->   Operation 4802 'add' 'add_ln813_1812' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4803 [1/1] (0.00ns)   --->   "%sext_ln813_1078 = sext i13 %add_ln813_1812"   --->   Operation 4803 'sext' 'sext_ln813_1078' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4804 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1813 = add i15 %sext_ln813_1078, i15 %add_ln813_1811"   --->   Operation 4804 'add' 'add_ln813_1813' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4805 [1/1] (0.00ns)   --->   "%sext_ln813_1079 = sext i15 %add_ln813_1813"   --->   Operation 4805 'sext' 'sext_ln813_1079' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4806 [1/1] (0.00ns)   --->   "%sext_ln813_1082 = sext i13 %add_ln813_1822"   --->   Operation 4806 'sext' 'sext_ln813_1082' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1823 = add i15 %sext_ln813_1082, i15 %add_ln813_1820"   --->   Operation 4807 'add' 'add_ln813_1823' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4808 [1/1] (0.73ns)   --->   "%add_ln813_1824 = add i12 %zext_ln17_424, i12 %zext_ln70_1"   --->   Operation 4808 'add' 'add_ln813_1824' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4809 [1/1] (0.00ns)   --->   "%zext_ln813_346 = zext i12 %add_ln813_1824"   --->   Operation 4809 'zext' 'zext_ln813_346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4810 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1825 = add i15 %zext_ln813_346, i15 %add_ln813_1823"   --->   Operation 4810 'add' 'add_ln813_1825' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4811 [1/1] (0.00ns)   --->   "%sext_ln813_1083 = sext i15 %add_ln813_1825"   --->   Operation 4811 'sext' 'sext_ln813_1083' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4812 [1/1] (0.00ns)   --->   "%sext_ln813_1084 = sext i11 %add_ln813_1826"   --->   Operation 4812 'sext' 'sext_ln813_1084' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4813 [1/1] (0.73ns)   --->   "%add_ln813_1827 = add i13 %sext_ln813_1084, i13 %zext_ln1273_605"   --->   Operation 4813 'add' 'add_ln813_1827' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4814 [1/1] (0.00ns)   --->   "%sext_ln813_1085 = sext i13 %add_ln813_1827"   --->   Operation 4814 'sext' 'sext_ln813_1085' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4815 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1828 = add i16 %sext_ln813_1085, i16 %sext_ln813_1083"   --->   Operation 4815 'add' 'add_ln813_1828' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4816 [1/1] (0.00ns)   --->   "%sext_ln813_1087 = sext i11 %add_ln813_1830"   --->   Operation 4816 'sext' 'sext_ln813_1087' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4817 [1/1] (0.00ns)   --->   "%zext_ln813_348 = zext i10 %add_ln813_1832"   --->   Operation 4817 'zext' 'zext_ln813_348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4818 [1/1] (0.73ns)   --->   "%add_ln813_1833 = add i12 %zext_ln813_348, i12 %sext_ln813_1087"   --->   Operation 4818 'add' 'add_ln813_1833' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4819 [1/1] (0.00ns)   --->   "%sext_ln813_1088 = sext i12 %add_ln813_1833"   --->   Operation 4819 'sext' 'sext_ln813_1088' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4820 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1834 = add i16 %sext_ln813_1088, i16 %add_ln813_1828"   --->   Operation 4820 'add' 'add_ln813_1834' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4821 [1/1] (0.00ns)   --->   "%sext_ln813_1092 = sext i12 %add_ln813_1840"   --->   Operation 4821 'sext' 'sext_ln813_1092' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4822 [1/1] (0.00ns)   --->   "%sext_ln813_1094 = sext i10 %add_ln813_1842"   --->   Operation 4822 'sext' 'sext_ln813_1094' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4823 [1/1] (0.74ns)   --->   "%add_ln813_1843 = add i13 %sext_ln813_1094, i13 %sext_ln813_1092"   --->   Operation 4823 'add' 'add_ln813_1843' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4824 [1/1] (0.00ns)   --->   "%sext_ln813_1095 = sext i13 %add_ln813_1843"   --->   Operation 4824 'sext' 'sext_ln813_1095' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4825 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1844 = add i14 %sext_ln813_1095, i14 %zext_ln1273_448"   --->   Operation 4825 'add' 'add_ln813_1844' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4826 [1/1] (0.00ns)   --->   "%sext_ln813_1097 = sext i11 %add_ln813_1846"   --->   Operation 4826 'sext' 'sext_ln813_1097' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4827 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1847 = add i14 %sext_ln813_1097, i14 %add_ln813_1844"   --->   Operation 4827 'add' 'add_ln813_1847' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4828 [1/1] (0.00ns)   --->   "%sext_ln813_1100 = sext i11 %add_ln813_1852"   --->   Operation 4828 'sext' 'sext_ln813_1100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1853 = add i14 %sext_ln813_1100, i14 %add_ln813_1847"   --->   Operation 4829 'add' 'add_ln813_1853' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4830 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln813_1854 = add i14 %add_ln813_1853, i14 %sext_ln1273_334"   --->   Operation 4830 'add' 'add_ln813_1854' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4831 [1/1] (0.00ns)   --->   "%sext_ln813_1101 = sext i14 %add_ln813_1854"   --->   Operation 4831 'sext' 'sext_ln813_1101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4832 [1/1] (0.00ns)   --->   "%sext_ln813_222 = sext i14 %add_ln813_1860"   --->   Operation 4832 'sext' 'sext_ln813_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4833 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1861 = add i15 %sext_ln813_222, i15 %zext_ln17_353"   --->   Operation 4833 'add' 'add_ln813_1861' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4834 [1/1] (0.00ns)   --->   "%sext_ln813_1103 = sext i11 %add_ln813_1863"   --->   Operation 4834 'sext' 'sext_ln813_1103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4835 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1864 = add i15 %sext_ln813_1103, i15 %add_ln813_1861"   --->   Operation 4835 'add' 'add_ln813_1864' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4836 [1/1] (0.00ns)   --->   "%sext_ln813_1107 = sext i11 %add_ln813_1868"   --->   Operation 4836 'sext' 'sext_ln813_1107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4837 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1869 = add i15 %sext_ln813_1107, i15 %add_ln813_1864"   --->   Operation 4837 'add' 'add_ln813_1869' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4838 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1870 = add i15 %add_ln813_1869, i15 %zext_ln1273_567"   --->   Operation 4838 'add' 'add_ln813_1870' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4839 [1/1] (0.73ns)   --->   "%add_ln813_1871 = add i12 %zext_ln1273_627, i12 %zext_ln17_490"   --->   Operation 4839 'add' 'add_ln813_1871' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4840 [1/1] (0.00ns)   --->   "%zext_ln813_353 = zext i12 %add_ln813_1871"   --->   Operation 4840 'zext' 'zext_ln813_353' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1872 = add i15 %zext_ln813_353, i15 %add_ln813_1870"   --->   Operation 4841 'add' 'add_ln813_1872' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4842 [1/1] (0.00ns)   --->   "%sext_ln813_1108 = sext i10 %add_ln813_1873"   --->   Operation 4842 'sext' 'sext_ln813_1108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4843 [1/1] (0.00ns)   --->   "%sext_ln813_1109 = sext i10 %add_ln813_1875"   --->   Operation 4843 'sext' 'sext_ln813_1109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4844 [1/1] (0.72ns)   --->   "%add_ln813_1876 = add i11 %sext_ln813_1109, i11 %sext_ln813_1108"   --->   Operation 4844 'add' 'add_ln813_1876' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4845 [1/1] (0.00ns)   --->   "%sext_ln813_1110 = sext i11 %add_ln813_1876"   --->   Operation 4845 'sext' 'sext_ln813_1110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4846 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1877 = add i15 %sext_ln813_1110, i15 %add_ln813_1872"   --->   Operation 4846 'add' 'add_ln813_1877' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4847 [1/1] (0.00ns)   --->   "%sext_ln813_1111 = sext i15 %add_ln813_1877"   --->   Operation 4847 'sext' 'sext_ln813_1111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4848 [1/1] (0.00ns)   --->   "%sext_ln813_1115 = sext i14 %add_ln813_1885"   --->   Operation 4848 'sext' 'sext_ln813_1115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4849 [1/1] (0.00ns)   --->   "%sext_ln813_1117 = sext i13 %add_ln813_1887"   --->   Operation 4849 'sext' 'sext_ln813_1117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1888 = add i15 %sext_ln813_1117, i15 %sext_ln813_1115"   --->   Operation 4850 'add' 'add_ln813_1888' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4851 [1/1] (0.00ns)   --->   "%sext_ln813_1118 = sext i10 %add_ln813_1889"   --->   Operation 4851 'sext' 'sext_ln813_1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4852 [1/1] (0.00ns)   --->   "%sext_ln813_1120 = sext i10 %add_ln813_1891"   --->   Operation 4852 'sext' 'sext_ln813_1120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4853 [1/1] (0.72ns)   --->   "%add_ln813_1892 = add i11 %sext_ln813_1120, i11 %sext_ln813_1118"   --->   Operation 4853 'add' 'add_ln813_1892' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4854 [1/1] (0.00ns)   --->   "%sext_ln813_1121 = sext i11 %add_ln813_1892"   --->   Operation 4854 'sext' 'sext_ln813_1121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4855 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1893 = add i15 %sext_ln813_1121, i15 %add_ln813_1888"   --->   Operation 4855 'add' 'add_ln813_1893' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1894 = add i15 %add_ln813_1893, i15 %zext_ln1273_569"   --->   Operation 4856 'add' 'add_ln813_1894' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4857 [1/1] (0.71ns)   --->   "%add_ln813_1895 = add i10 %sext_ln17_506, i10 %sext_ln1273_318"   --->   Operation 4857 'add' 'add_ln813_1895' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4858 [1/1] (0.00ns)   --->   "%sext_ln813_1122 = sext i10 %add_ln813_1895"   --->   Operation 4858 'sext' 'sext_ln813_1122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4859 [1/1] (0.73ns)   --->   "%add_ln813_1896 = add i13 %sext_ln813_1122, i13 %zext_ln1273_626"   --->   Operation 4859 'add' 'add_ln813_1896' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 4860 [1/1] (0.00ns)   --->   "%sext_ln813_1123 = sext i13 %add_ln813_1896"   --->   Operation 4860 'sext' 'sext_ln813_1123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4861 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1897 = add i15 %sext_ln813_1123, i15 %add_ln813_1894"   --->   Operation 4861 'add' 'add_ln813_1897' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4862 [1/1] (0.00ns)   --->   "%sext_ln813_1124 = sext i15 %add_ln813_1897"   --->   Operation 4862 'sext' 'sext_ln813_1124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4863 [1/1] (0.00ns)   --->   "%sext_ln813_1127 = sext i14 %add_ln813_1904"   --->   Operation 4863 'sext' 'sext_ln813_1127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4864 [1/1] (0.00ns)   --->   "%sext_ln813_1128 = sext i11 %add_ln813_1906"   --->   Operation 4864 'sext' 'sext_ln813_1128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1907 = add i15 %sext_ln813_1128, i15 %sext_ln813_1127"   --->   Operation 4865 'add' 'add_ln813_1907' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4866 [1/1] (0.00ns)   --->   "%sext_ln813_1129 = sext i11 %add_ln813_1912"   --->   Operation 4866 'sext' 'sext_ln813_1129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4867 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln813_1913 = add i15 %sext_ln813_1129, i15 %add_ln813_1907"   --->   Operation 4867 'add' 'add_ln813_1913' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 4868 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i15 %add_ln813_1913" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4868 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4869 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1024 <undef>, i16 %sext_ln813_403" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4869 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4870 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1024 %mrv, i16 %sext_ln813_31" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4870 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4871 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1024 %mrv_1, i16 %sext_ln813_777" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4871 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4872 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1024 %mrv_2, i16 %add_ln813_955" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4872 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4873 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1024 %mrv_3, i16 %sext_ln813_788" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4873 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4874 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1024 %mrv_4, i16 %sext_ln813_418" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4874 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4875 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1024 %mrv_5, i16 %add_ln813_1333" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4875 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4876 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1024 %mrv_6, i16 %sext_ln813_586" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4876 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4877 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1024 %mrv_7, i16 %sext_ln813_595" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4877 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4878 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1024 %mrv_8, i16 %sext_ln813_605" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4878 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4879 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i1024 %mrv_9, i16 %sext_ln813_458" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4879 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4880 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1024 %mrv_s, i16 %sext_ln813_624" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4880 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4881 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1024 %mrv_10, i16 %sext_ln813_634" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4881 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4882 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1024 %mrv_11, i16 %sext_ln813_814" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4882 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4883 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1024 %mrv_12, i16 %add_ln813_1379" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4883 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4884 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1024 %mrv_13, i16 %sext_ln813_650" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4884 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4885 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1024 %mrv_14, i16 %sext_ln813_832" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4885 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4886 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1024 %mrv_15, i16 %sext_ln813_844" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4886 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4887 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1024 %mrv_16, i16 %sext_ln813_855" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4887 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4888 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1024 %mrv_17, i16 %sext_ln813_392" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4888 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4889 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1024 %mrv_18, i16 %sext_ln813_93" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4889 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4890 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1024 %mrv_19, i16 %sext_ln813_869" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4890 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4891 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1024 %mrv_20, i16 %sext_ln813_469" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4891 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4892 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1024 %mrv_21, i16 %sext_ln813_882" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4892 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4893 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1024 %mrv_22, i16 %sext_ln813_157" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4893 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4894 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i1024 %mrv_23, i16 %sext_ln813_484" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4894 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4895 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i1024 %mrv_24, i16 %sext_ln813_428" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4895 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4896 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i1024 %mrv_25, i16 %sext_ln813_161" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4896 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4897 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i1024 %mrv_26, i16 %sext_ln813_521" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4897 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4898 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i1024 %mrv_27, i16 %sext_ln813_97" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4898 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4899 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i1024 %mrv_28, i16 %sext_ln813_681" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4899 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4900 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i1024 %mrv_29, i16 %sext_ln813_910" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4900 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4901 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i1024 %mrv_30, i16 %sext_ln813_47" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4901 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4902 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i1024 %mrv_31, i16 %sext_ln813_924" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4902 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4903 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i1024 %mrv_32, i16 %sext_ln813_936" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4903 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4904 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i1024 %mrv_33, i16 %sext_ln813_949" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4904 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4905 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i1024 %mrv_34, i16 %sext_ln813_532" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4905 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4906 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i1024 %mrv_35, i16 %sext_ln813_694" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4906 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4907 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i1024 %mrv_36, i16 %sext_ln813_960" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4907 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4908 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i1024 %mrv_37, i16 %sext_ln813_975" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4908 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4909 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i1024 %mrv_38, i16 %add_ln813_1173" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4909 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4910 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i1024 %mrv_39, i16 %add_ln813_1663" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4910 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4911 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i1024 %mrv_40, i16 %sext_ln813_1000" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4911 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4912 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i1024 %mrv_41, i16 %sext_ln813_1010" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4912 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4913 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i1024 %mrv_42, i16 %sext_ln813_437" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4913 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4914 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i1024 %mrv_43, i16 %sext_ln813_1021" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4914 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4915 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i1024 %mrv_44, i16 %sext_ln813_1034" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4915 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4916 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i1024 %mrv_45, i16 %sext_ln813_717" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4916 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4917 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i1024 %mrv_46, i16 %sext_ln813_1045" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4917 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4918 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue i1024 %mrv_47, i16 %sext_ln813_1055" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4918 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4919 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue i1024 %mrv_48, i16 %sext_ln813_1068" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4919 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4920 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue i1024 %mrv_49, i16 %sext_ln813_735" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4920 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4921 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue i1024 %mrv_50, i16 %sext_ln813_118" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4921 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4922 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue i1024 %mrv_51, i16 %sext_ln813_508" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4922 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4923 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue i1024 %mrv_52, i16 %sext_ln813_1079" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4923 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4924 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue i1024 %mrv_53, i16 %add_ln813_1834" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4924 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4925 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue i1024 %mrv_54, i16 %sext_ln813_1101" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4925 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4926 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue i1024 %mrv_55, i16 %sext_ln813_1111" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4926 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4927 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue i1024 %mrv_56, i16 %sext_ln813_547" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4927 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4928 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue i1024 %mrv_57, i16 %sext_ln813_1124" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4928 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4929 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue i1024 %mrv_58, i16 %sext_ln813_757" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4929 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4930 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue i1024 %mrv_59, i16 %sext_ln23" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4930 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4931 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue i1024 %mrv_60, i16 %add_ln813_1273" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4931 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4932 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue i1024 %mrv_61, i16 %sext_ln813_559" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4932 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 4933 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i1024 %mrv_62" [/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_dense_stream.h:23]   --->   Operation 4933 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.23ns
The critical path consists of the following:
	wire read operation ('p_read143', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70) on port 'p_read1' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70) [84]  (0 ns)
	'mul' operation ('r.V') [203]  (1.23 ns)

 <State 2>: 2.22ns
The critical path consists of the following:
	wire read operation ('p_read850', /home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70) on port 'p_read8' (/home/ayvol/vitis_accel_backend_test/firmware/nnet_utils/nnet_mult.h:70) [77]  (0 ns)
	'sub' operation ('r.V') [626]  (0.715 ns)
	'sub' operation ('r.V') [648]  (0.725 ns)
	'add' operation ('add_ln813_1683') [4505]  (0 ns)
	'add' operation ('add_ln813_1684') [4506]  (0.777 ns)

 <State 3>: 2.25ns
The critical path consists of the following:
	'add' operation ('add_ln813_1722') [4573]  (0 ns)
	'add' operation ('add_ln813_1723') [4574]  (0.777 ns)
	'add' operation ('add_ln813_1725') [4578]  (0.735 ns)
	'add' operation ('add_ln813_1726') [4580]  (0 ns)
	'add' operation ('add_ln813_1729') [4585]  (0.736 ns)

 <State 4>: 2.25ns
The critical path consists of the following:
	'add' operation ('add_ln813_1170') [3605]  (0.735 ns)
	'add' operation ('add_ln813_1172') [3609]  (0.745 ns)
	'add' operation ('add_ln813_1173') [3611]  (0.775 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
