# full-adder-using-half-adder
ðŸ”¹ Full Adder using Half Adder in Verilog  This project implements a 1-bit Full Adder using two Half Adders and an OR gate. Includes:  Half Adder module (XOR + AND)  Full Adder module (two Half Adders + OR)  Testbench covering all 8 input combinations  âœ… Useful for beginners in Verilog HDL and Digital Design practice.
