
/-
-- auto-generated from 'SSA/Projects/InstCombine/scripts/extract-goals.py'
-/
open BitVec

theorem logic_and_logic_or_6_thm.extracted_1._4 : ∀ (x x_1 : BitVec 1), ¬x_1 = 1#1 → x = 1#1 → ¬0#1 = 1#1 → x_1 = 0#1 :=
sorry