DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "AhbLite"
unitName "ahbLite"
)
]
libraryRefs [
"ieee"
"AhbLite"
]
)
version "26.1"
appVersion "2018.1 (Build 12)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 116,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 130,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "BPO_UPO_n"
t "std_uLogic"
o 1
suid 103,0
)
)
uid 1147,0
)
*15 (LogPort
port (LogicalPort
m 1
decl (Decl
n "enable"
t "std_uLogic_vector"
b "(1 to enableNb)"
o 10
suid 104,0
)
)
uid 1149,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "hAddr"
t "unsigned"
b "( ahbAddressBitNb-1 DOWNTO 0 )"
o 11
suid 105,0
)
)
uid 1151,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "hClk"
t "std_uLogic"
o 12
suid 106,0
)
)
uid 1153,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "hRData"
t "std_ulogic_vector"
b "(ahbDataBitNb-1 DOWNTO 0)"
o 13
suid 107,0
)
)
uid 1155,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "hReady"
t "std_uLogic"
o 14
suid 108,0
)
)
uid 1157,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "hReset_n"
t "std_uLogic"
o 15
suid 109,0
)
)
uid 1159,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "hResp"
t "std_uLogic"
o 16
suid 110,0
)
)
uid 1161,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "hSel"
t "std_uLogic"
o 17
suid 111,0
)
)
uid 1163,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "hTrans"
t "std_ulogic_vector"
b "(ahbTransBitNb-1 DOWNTO 0)"
o 18
suid 112,0
)
)
uid 1165,0
)
*24 (LogPort
port (LogicalPort
m 1
decl (Decl
n "hWData"
t "std_ulogic_vector"
b "(ahbDataBitNb-1 DOWNTO 0)"
o 19
suid 113,0
)
)
uid 1167,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "hWrite"
t "std_uLogic"
o 20
suid 114,0
)
)
uid 1169,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VinHI"
t "real"
o 8
suid 115,0
)
)
uid 1171,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VinLOW"
t "real"
o 9
suid 116,0
)
)
uid 1173,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 143,0
optionalChildren [
*28 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *29 (MRCItem
litem &1
pos 13
dimension 20
)
uid 145,0
optionalChildren [
*30 (MRCItem
litem &2
pos 0
dimension 20
uid 146,0
)
*31 (MRCItem
litem &3
pos 1
dimension 23
uid 147,0
)
*32 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 148,0
)
*33 (MRCItem
litem &14
pos 0
dimension 20
uid 1148,0
)
*34 (MRCItem
litem &15
pos 1
dimension 20
uid 1150,0
)
*35 (MRCItem
litem &16
pos 2
dimension 20
uid 1152,0
)
*36 (MRCItem
litem &17
pos 3
dimension 20
uid 1154,0
)
*37 (MRCItem
litem &18
pos 4
dimension 20
uid 1156,0
)
*38 (MRCItem
litem &19
pos 5
dimension 20
uid 1158,0
)
*39 (MRCItem
litem &20
pos 6
dimension 20
uid 1160,0
)
*40 (MRCItem
litem &21
pos 7
dimension 20
uid 1162,0
)
*41 (MRCItem
litem &22
pos 8
dimension 20
uid 1164,0
)
*42 (MRCItem
litem &23
pos 9
dimension 20
uid 1166,0
)
*43 (MRCItem
litem &24
pos 10
dimension 20
uid 1168,0
)
*44 (MRCItem
litem &25
pos 11
dimension 20
uid 1170,0
)
*45 (MRCItem
litem &26
pos 12
dimension 20
uid 1172,0
)
*46 (MRCItem
litem &27
pos 13
dimension 20
uid 1174,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 149,0
optionalChildren [
*47 (MRCItem
litem &5
pos 0
dimension 20
uid 150,0
)
*48 (MRCItem
litem &7
pos 1
dimension 50
uid 151,0
)
*49 (MRCItem
litem &8
pos 2
dimension 100
uid 152,0
)
*50 (MRCItem
litem &9
pos 3
dimension 50
uid 153,0
)
*51 (MRCItem
litem &10
pos 4
dimension 100
uid 154,0
)
*52 (MRCItem
litem &11
pos 5
dimension 100
uid 155,0
)
*53 (MRCItem
litem &12
pos 6
dimension 50
uid 156,0
)
*54 (MRCItem
litem &13
pos 7
dimension 80
uid 157,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 144,0
vaOverrides [
]
)
]
)
uid 129,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *55 (LEmptyRow
)
uid 159,0
optionalChildren [
*56 (RefLabelRowHdr
)
*57 (TitleRowHdr
)
*58 (FilterRowHdr
)
*59 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*60 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*61 (GroupColHdr
tm "GroupColHdrMgr"
)
*62 (NameColHdr
tm "GenericNameColHdrMgr"
)
*63 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*64 (InitColHdr
tm "GenericValueColHdrMgr"
)
*65 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*66 (EolColHdr
tm "GenericEolColHdrMgr"
)
*67 (LogGeneric
generic (GiElement
name "enableNb"
type "positive"
value "1"
)
uid 673,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 171,0
optionalChildren [
*68 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *69 (MRCItem
litem &55
pos 1
dimension 20
)
uid 173,0
optionalChildren [
*70 (MRCItem
litem &56
pos 0
dimension 20
uid 174,0
)
*71 (MRCItem
litem &57
pos 1
dimension 23
uid 175,0
)
*72 (MRCItem
litem &58
pos 2
hidden 1
dimension 20
uid 176,0
)
*73 (MRCItem
litem &67
pos 0
dimension 20
uid 674,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 177,0
optionalChildren [
*74 (MRCItem
litem &59
pos 0
dimension 20
uid 178,0
)
*75 (MRCItem
litem &61
pos 1
dimension 50
uid 179,0
)
*76 (MRCItem
litem &62
pos 2
dimension 100
uid 180,0
)
*77 (MRCItem
litem &63
pos 3
dimension 100
uid 181,0
)
*78 (MRCItem
litem &64
pos 4
dimension 50
uid 182,0
)
*79 (MRCItem
litem &65
pos 5
dimension 50
uid 183,0
)
*80 (MRCItem
litem &66
pos 6
dimension 80
uid 184,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 172,0
vaOverrides [
]
)
]
)
uid 158,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\ahb@adc670_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\ahb@adc670_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\ahb@adc670_tester"
)
(vvPair
variable "d_logical"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\ahbAdc670_tester"
)
(vvPair
variable "date"
value "29.04.2019"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "29"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "ahbAdc670_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "graphical_source_author"
value "johan.chenaux"
)
(vvPair
variable "graphical_source_date"
value "29.04.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WEA30906"
)
(vvPair
variable "graphical_source_time"
value "14:02:55"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WEA30906"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "AhbLiteComponents_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libs/AhbLiteComponents_test/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "ahbAdc670_tester"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\ahb@adc670_tester\\interface"
)
(vvPair
variable "p_logical"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\AhbLiteComponents_test\\hds\\ahbAdc670_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "beamer"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR\\NanoBlaze\\hdl"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "14:02:55"
)
(vvPair
variable "unit"
value "ahbAdc670_tester"
)
(vvPair
variable "user"
value "johan.chenaux"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 128,0
optionalChildren [
*81 (SymbolBody
uid 8,0
optionalChildren [
*82 (CptPort
uid 1077,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1078,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68625,5250,69375,6000"
)
tg (CPTG
uid 1079,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1080,0
ro 270
va (VaSet
)
xt "68500,7000,69500,11900"
st "BPO_UPO_n"
ju 2
blo "69300,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1081,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2000,61500,2800"
st "BPO_UPO_n : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "BPO_UPO_n"
t "std_uLogic"
o 1
suid 103,0
)
)
)
*83 (CptPort
uid 1082,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1083,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "64625,5250,65375,6000"
)
tg (CPTG
uid 1084,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1085,0
ro 270
va (VaSet
)
xt "64500,7000,65500,9600"
st "enable"
ju 2
blo "65300,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1086,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6800,73000,7600"
st "enable    : OUT    std_uLogic_vector (1 to enableNb) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "enable"
t "std_uLogic_vector"
b "(1 to enableNb)"
o 10
suid 104,0
)
)
)
*84 (CptPort
uid 1087,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1088,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22625,5250,23375,6000"
)
tg (CPTG
uid 1089,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1090,0
ro 270
va (VaSet
)
xt "22500,7000,23500,9400"
st "hAddr"
ju 2
blo "23300,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1091,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7600,76000,8400"
st "hAddr     : OUT    unsigned ( ahbAddressBitNb-1 DOWNTO 0 ) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "hAddr"
t "unsigned"
b "( ahbAddressBitNb-1 DOWNTO 0 )"
o 11
suid 105,0
)
)
)
*85 (CptPort
uid 1092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1093,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "40625,5250,41375,6000"
)
tg (CPTG
uid 1094,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1095,0
ro 270
va (VaSet
)
xt "40500,7000,41500,8900"
st "hClk"
ju 2
blo "41300,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1096,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8400,61500,9200"
st "hClk      : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "hClk"
t "std_uLogic"
o 12
suid 106,0
)
)
)
*86 (CptPort
uid 1097,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1098,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "32625,5250,33375,6000"
)
tg (CPTG
uid 1099,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1100,0
ro 270
va (VaSet
)
xt "32500,7000,33500,10000"
st "hRData"
ju 2
blo "33300,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1101,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2800,78000,3600"
st "hRData    : IN     std_ulogic_vector (ahbDataBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "hRData"
t "std_ulogic_vector"
b "(ahbDataBitNb-1 DOWNTO 0)"
o 13
suid 107,0
)
)
)
*87 (CptPort
uid 1102,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1103,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "34625,5250,35375,6000"
)
tg (CPTG
uid 1104,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1105,0
ro 270
va (VaSet
)
xt "34500,7000,35500,9900"
st "hReady"
ju 2
blo "35300,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1106,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3600,61500,4400"
st "hReady    : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "hReady"
t "std_uLogic"
o 14
suid 108,0
)
)
)
*88 (CptPort
uid 1107,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1108,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "42625,5250,43375,6000"
)
tg (CPTG
uid 1109,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1110,0
ro 270
va (VaSet
)
xt "42500,7000,43500,10600"
st "hReset_n"
ju 2
blo "43300,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1111,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,9200,61500,10000"
st "hReset_n  : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "hReset_n"
t "std_uLogic"
o 15
suid 109,0
)
)
)
*89 (CptPort
uid 1112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1113,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "36625,5250,37375,6000"
)
tg (CPTG
uid 1114,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1115,0
ro 270
va (VaSet
)
xt "36500,7000,37500,9600"
st "hResp"
ju 2
blo "37300,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1116,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4400,61500,5200"
st "hResp     : IN     std_uLogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "hResp"
t "std_uLogic"
o 16
suid 110,0
)
)
)
*90 (CptPort
uid 1117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1118,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "30625,5250,31375,6000"
)
tg (CPTG
uid 1119,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1120,0
ro 270
va (VaSet
)
xt "30500,7000,31500,8900"
st "hSel"
ju 2
blo "31300,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1121,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10000,61500,10800"
st "hSel      : OUT    std_uLogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "hSel"
t "std_uLogic"
o 17
suid 111,0
)
)
)
*91 (CptPort
uid 1122,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1123,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26625,5250,27375,6000"
)
tg (CPTG
uid 1124,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1125,0
ro 270
va (VaSet
)
xt "26500,7000,27500,9800"
st "hTrans"
ju 2
blo "27300,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1126,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10800,78500,11600"
st "hTrans    : OUT    std_ulogic_vector (ahbTransBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "hTrans"
t "std_ulogic_vector"
b "(ahbTransBitNb-1 DOWNTO 0)"
o 18
suid 112,0
)
)
)
*92 (CptPort
uid 1127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1128,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "24625,5250,25375,6000"
)
tg (CPTG
uid 1129,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1130,0
ro 270
va (VaSet
)
xt "24500,7000,25500,10100"
st "hWData"
ju 2
blo "25300,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1131,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,11600,78000,12400"
st "hWData    : OUT    std_ulogic_vector (ahbDataBitNb-1 DOWNTO 0) ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "hWData"
t "std_ulogic_vector"
b "(ahbDataBitNb-1 DOWNTO 0)"
o 19
suid 113,0
)
)
)
*93 (CptPort
uid 1132,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1133,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28625,5250,29375,6000"
)
tg (CPTG
uid 1134,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1135,0
ro 270
va (VaSet
)
xt "28500,7000,29500,9600"
st "hWrite"
ju 2
blo "29300,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1136,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,12400,60500,13200"
st "hWrite    : OUT    std_uLogic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "hWrite"
t "std_uLogic"
o 20
suid 114,0
)
)
)
*94 (CptPort
uid 1137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1138,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98625,5250,99375,6000"
)
tg (CPTG
uid 1139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1140,0
ro 270
va (VaSet
)
xt "98500,7000,99500,9300"
st "VinHI"
ju 2
blo "99300,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1141,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5200,58500,6000"
st "VinHI     : OUT    real  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VinHI"
t "real"
o 8
suid 115,0
)
)
)
*95 (CptPort
uid 1142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1143,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96625,5250,97375,6000"
)
tg (CPTG
uid 1144,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1145,0
ro 270
va (VaSet
)
xt "96500,7000,97500,10200"
st "VinLOW"
ju 2
blo "97300,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 1146,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6000,58500,6800"
st "VinLOW    : OUT    real  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VinLOW"
t "real"
o 9
suid 116,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,107000,14000"
)
oxt "15000,6000,73000,14000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
)
xt "56250,9000,65750,10000"
st "AhbLiteComponents_test"
blo "56250,9800"
)
second (Text
uid 12,0
va (VaSet
)
xt "56250,10000,63050,11000"
st "ahbAdc670_tester"
blo "56250,10800"
)
)
gi *96 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "26000,6000,38000,8400"
st "Generic Declarations

enableNb positive 1  "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "enableNb"
type "positive"
value "1"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*97 (Grouping
uid 16,0
optionalChildren [
*98 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48000,48200,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*99 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*100 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*101 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*102 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,62400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*103 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44000,60100,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*104 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "39150,44500,45850,45500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*105 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*106 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*107 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47000,52500,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *108 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
uid 49,0
va (VaSet
font "Verdana,8,1"
)
xt "0,0,6900,1000"
st "Package List"
blo "0,800"
)
*110 (MLText
uid 50,0
va (VaSet
)
xt "0,1000,11300,6000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY AhbLite;
  USE AhbLite.ahbLite.all;"
tm "PackageList"
)
]
)
windowSize "72,45,1089,735"
viewArea "-500,-500,71320,48820"
cachedDiagramExtent "0,0,107000,49000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Courier New,9,0"
)
xt "1000,1000,4500,2200"
st "Panel0"
blo "1000,1900"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "AhbLiteComponents_test"
entityName "ahbAdc670_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,55000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "32800,15000,37200,16000"
st "<library>"
blo "32800,15800"
)
second (Text
va (VaSet
)
xt "32800,16000,36000,17000"
st "<cell>"
blo "32800,16800"
)
)
gi *111 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *112 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,0,49000,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,1000,45400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "42000,13200,45000,14200"
st "User:"
blo "42000,14000"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,8,1"
)
xt "42000,0,49600,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,14200,44000,14200"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 1174,0
activeModelName "Symbol:GEN"
)
