Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sun Aug 06 22:02:47 2017
| Host         : DESKTOP-0P80SNP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tx_module_demo_control_sets_placed.rpt
| Design       : tx_module_demo
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              17 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              15 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | u2/u2/rtx0_out | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | u2/u2/i        | rst_IBUF         |                1 |              4 |
|  clk_IBUF_BUFG | u1/rdata       | rst_IBUF         |                3 |             10 |
|  clk_IBUF_BUFG |                | rst_IBUF         |                7 |             17 |
+----------------+----------------+------------------+------------------+----------------+


