verilog work "netgen/map/roModule_map.v"
vhdl work "roModule_Ben.vhd"
