verilog xil_defaultlib "../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_axis_data_fifo_0_1/sim/design_1_axis_data_fifo_0_1.v" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/e147/xlconstant.v" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/2e37/xlconcat.v" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/a277/hdl/counter_v1_0_M00_AXIS.v" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/a277/hdl/counter_v1_0.v" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_counter_0_2/sim/design_1_counter_0_2.v" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7dd0/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/fe67/hdl" --include "../../../../dma_study.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
