

Implementation tool: Xilinx Vivado v.2023.1
Project:             AllAlgoExecTest
Solution:            solution1
Device target:       xcvu065_CIV-ffvc1517-1H-e
Report date:         Mon Jul 24 17:35:37 -0400 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           2978
FF:            2932
DSP:              0
BRAM:             9
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      4.001
Timing met
