[{"DBLP title": "Managing Test in the End-to-End, Mega Supply Chain.", "DBLP authors": ["Mike Lydon"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700540", "OA papers": [{"PaperId": "https://openalex.org/W2065323526", "PaperTitle": "Managing Test in the End-to-End, Mega Supply Chain", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Cisco Systems (China)": 1.0}, "Authors": ["Martha Lydon"]}]}, {"DBLP title": "Computing at the Crossroads (And What Does it Mean to Verification and Test?).", "DBLP authors": ["Jan M. Rabaey"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700541", "OA papers": [{"PaperId": "https://openalex.org/W2077236995", "PaperTitle": "Computing at the Crossroads (And What Does it Mean to Verification and Test?)", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Berkeley": 1.0}, "Authors": ["J.N. Rabaey"]}]}, {"DBLP title": "Having FUN with Analog Test.", "DBLP authors": ["Robert A. Pease"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700542", "OA papers": [{"PaperId": "https://openalex.org/W2000954399", "PaperTitle": "Having FUN with Analog Test", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Staff Scientist, National Semiconductor": 1.0}, "Authors": ["Robert A. Pease"]}]}, {"DBLP title": "This is a Test: How to Tell if DFT and Test Are Adding Value to Your Company.", "DBLP authors": ["Jeff Rearick"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700543", "OA papers": [{"PaperId": "https://openalex.org/W2110564090", "PaperTitle": "This is a Test: How to Tell if DFT and Test Are Adding Value to Your Company", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Advanced Micro Devices (Canada)": 1.0}, "Authors": ["Jeff Rearick"]}]}, {"DBLP title": "A Study of Outlier Analysis Techniques for Delay Testing.", "DBLP authors": ["Sean H. Wu", "Dragoljub Gagi Drmanac", "Li-C. Wang"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700548", "OA papers": [{"PaperId": "https://openalex.org/W2130727809", "PaperTitle": "A Study of Outlier Analysis Techniques for Delay Testing", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of California, Santa Barbara": 3.0}, "Authors": ["S. L. Wu", "Dragoljub (Gagi) Drmanac", "Li Wang"]}]}, {"DBLP title": "Production Multivariate Outlier Detection Using Principal Components.", "DBLP authors": ["Peter M. O'Neill"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700549", "OA papers": [{"PaperId": "https://openalex.org/W1967683336", "PaperTitle": "Production Multivariate Outlier Detection Using Principal Components", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Broadcom (United States)": 1.0}, "Authors": ["Peter M. O'neill"]}]}, {"DBLP title": "Unraveling Variability for Process/Product Improvement.", "DBLP authors": ["Anne Gattiker"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700550", "OA papers": [{"PaperId": "https://openalex.org/W2080352925", "PaperTitle": "Unraveling Variability for Process/Product Improvement", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"IBM Research - Austin": 1.0}, "Authors": ["Anne Gattiker"]}]}, {"DBLP title": "The Test Features of the Quad-Core AMD Opteron- Microprocessor.", "DBLP authors": ["Tim Wood", "Grady Giles", "Chris Kiszely", "Martin Schuessler", "Daniela Toneva", "Joel Irby", "Michael Mateja"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700551", "OA papers": [{"PaperId": "https://openalex.org/W2143716962", "PaperTitle": "The Test Features of the Quad-Core AMD Opteron- Microprocessor", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Advanced Micro Devices (United States)": 7.0}, "Authors": ["T. R. Wood", "Graham G. Giles", "C. Kiszely", "Manfred Schuessler", "D. Toneva", "J. H. Irby", "Michael Mateja"]}]}, {"DBLP title": "DFX of a 3rd Generation, 16-core/32-thread UltraSPARC- CMT Microprocessor.", "DBLP authors": ["Ishwar Parulkar", "Sriram Anandakumar", "Gaurav Agarwal", "Gordon Liu", "Krishna Rajan", "Frank Chiu", "Rajesh Pendurkar"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700552", "OA papers": [{"PaperId": "https://openalex.org/W2080319195", "PaperTitle": "DFX of a 3<sup>rd</sup> Generation, 16-core/32-thread UltraSPARC- CMT Microprocessor", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Oracle (United States)": 6.0, "RMI Corp., Cupertino, CA": 1.0}, "Authors": ["I. Parulkar", "S. Anandakumar", "Girish S. Agarwal", "Gui-Rong Liu", "Krishna Rajan", "Fung-Chow Chiu", "Rajesh Pendurkar"]}]}, {"DBLP title": "Test Access Mechanism for Multiple Identical Cores.", "DBLP authors": ["Grady Giles", "Jing Wang", "Anuja Sehgal", "Kedarnath J. Balakrishnan", "James Wingfield"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700553", "OA papers": [{"PaperId": "https://openalex.org/W2163417450", "PaperTitle": "Test Access Mechanism for Multiple Identical Cores", "Year": 2008, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Advanced Micro Devices (United States)": 5.0}, "Authors": ["Grady Giles", "Jing Wang", "Anuja Sehgal", "K.J. Balakrishnan", "J. Wingfield"]}]}, {"DBLP title": "High Throughput Diagnosis via Compression of Failure Data in Embedded Memory BIST.", "DBLP authors": ["Nilanjan Mukherjee", "Artur Pogiel", "Janusz Rajski", "Jerzy Tyszer"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700554", "OA papers": [{"PaperId": "https://openalex.org/W2103057203", "PaperTitle": "High Throughput Diagnosis via Compression of Failure Data in Embedded Memory BIST", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Mentor Technologies": 2.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Nilanjan Mukherjee", "Artur Pogiel", "Janusz Rajski", "Jerzy Tyszer"]}]}, {"DBLP title": "A History-Based Diagnosis Technique for Static and Dynamic Faults in SRAMs.", "DBLP authors": ["Alexandre Ney", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Magali Bastian"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700555", "OA papers": [{"PaperId": "https://openalex.org/W2132275035", "PaperTitle": "A History-Based Diagnosis Technique for Static and Dynamic Faults in SRAMs", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 3.0, "University of Montpellier": 3.0, "Infineon Technol. France, Sophia-Antipolis": 1.0}, "Authors": ["Andreas Ney", "Alberto Bosio", "Luigi Dilillo", "Patrick Girard", "Serge Pravossoudovitch", "Arnaud Virazel", "Martin Bastian"]}]}, {"DBLP title": "Analysis of Retention Time Distribution of Embedded DRAM - A New Method to Characterize Across-Chip Threshold Voltage Variation.", "DBLP authors": ["Wei Kong", "Paul C. Parries", "G. Wang", "Subramanian S. Iyer"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700556", "OA papers": [{"PaperId": "https://openalex.org/W2127478143", "PaperTitle": "Analysis of Retention Time Distribution of Embedded DRAM - A New Method to Characterize Across-Chip Threshold Voltage Variation", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"IBM (United States)": 4.0}, "Authors": ["Weidong Kong", "Paul C. Parries", "G. Wang", "S.S. Iyer"]}]}, {"DBLP title": "External Loopback Testing Experiences with High Speed Serial Interfaces.", "DBLP authors": ["Anne Meixner", "Akira Kakizawa", "Benoit Provost", "Serge Bedwani"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700557", "OA papers": [{"PaperId": "https://openalex.org/W2108528814", "PaperTitle": "External Loopback Testing Experiences with High Speed Serial Interfaces", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"INTEL Corporation#TAB#": 4.0}, "Authors": ["A. Meixner", "Akinobu Kakizawa", "B. Provost", "S Bedwani"]}]}, {"DBLP title": "Low cost testing of multi-GBit device pins with ATE assisted loopback instrument.", "DBLP authors": ["William Fritzsche", "Asim E. Haque"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700558", "OA papers": [{"PaperId": "https://openalex.org/W2098928979", "PaperTitle": "Low cost testing of multi-GBit device pins with ATE assisted loopback instrument", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Credence Systems Corp. (Milpitas, CA)": 2.0}, "Authors": ["Wolfgang Fritzsche", "A.E. Haque"]}]}, {"DBLP title": "Efficient High-Speed Interface Verification and Fault Analysis.", "DBLP authors": ["Thomas Nirmaier", "Jose Torres Zaguirre", "Eric Liau", "Wolfgang Spirkl", "Armin Rettenberger", "Doris Schmitt-Landsiedel"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700559", "OA papers": [{"PaperId": "https://openalex.org/W2120453833", "PaperTitle": "Efficient High-Speed Interface Verification and Fault Analysis", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Infineon Technologies (Germany)": 5.0, "Technical University of Munich": 1.0}, "Authors": ["Thomas Nirmaier", "Jessa Zaguirre", "E. Hong", "Wolfgang Dr. Spirkl", "A. Rettenberger", "Doris Schmitt-Landsiedel"]}]}, {"DBLP title": "Implementation Update: Logic Mapping On SPARC- Microprocessors.", "DBLP authors": ["Anjali Vij", "Richard Ratliff"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700560", "OA papers": [{"PaperId": "https://openalex.org/W2127077507", "PaperTitle": "Implementation Update: Logic Mapping On SPARC- Microprocessors", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas Instruments (United States)": 2.0}, "Authors": ["A.K. Vij", "R.T. Ratliff"]}]}, {"DBLP title": "Failing Frequency Signature Analysis.", "DBLP authors": ["Jaekwang Lee", "Edward J. McCluskey"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700561", "OA papers": [{"PaperId": "https://openalex.org/W1973730070", "PaperTitle": "Failing Frequency Signature Analysis", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Stanford University": 2.0}, "Authors": ["Hyoungjeen Jeen", "Edward J. McCluskey"]}]}, {"DBLP title": "A Cost Analysis Framework for Multi-core Systems with Spares.", "DBLP authors": ["Saeed Shamshiri", "Peter Lisherness", "Sung-Jui (Song-Ra) Pan", "Kwang-Ting Cheng"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700562", "OA papers": [{"PaperId": "https://openalex.org/W2026619247", "PaperTitle": "A Cost Analysis Framework for Multi-core Systems with Spares", "Year": 2008, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of California, Santa Barbara": 4.0}, "Authors": ["Saeed Shamshiri", "Peter Lisherness", "Sung-Jui Pan", "Kwang-Ting Cheng"]}]}, {"DBLP title": "Scan Based Testing of Dual/Multi Core Processors for Small Delay Defects.", "DBLP authors": ["Adit D. Singh"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700563", "OA papers": [{"PaperId": "https://openalex.org/W2124070123", "PaperTitle": "Scan Based Testing of Dual/Multi Core Processors for Small Delay Defects", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Auburn University": 1.0}, "Authors": ["A. K. Singh"]}]}, {"DBLP title": "On-chip Programmable Capture for Accurate Path Delay Test and Characterization.", "DBLP authors": ["Rajeshwary Tayade", "Jacob A. Abraham"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700564", "OA papers": [{"PaperId": "https://openalex.org/W2084730210", "PaperTitle": "On-chip Programmable Capture for Accurate Path Delay Test and Characterization", "Year": 2008, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["R. Tayade", "Jacob A. Abraham"]}]}, {"DBLP title": "An Automatic Post Silicon Clock Tuning System for Improving System Performance based on Tester Measurements.", "DBLP authors": ["Kelageri Nagaraj", "Sandip Kundu"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700565", "OA papers": [{"PaperId": "https://openalex.org/W2111971510", "PaperTitle": "An Automatic Post Silicon Clock Tuning System for Improving System Performance based on Tester Measurements", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Massachusetts Amherst": 2.0}, "Authors": ["Krishnaswamy Nagaraj", "S.S. Kundu"]}]}, {"DBLP title": "CONCAT: CONflict Driven Learning in ATPG for Industrial designs.", "DBLP authors": ["Surendra Bommu", "Kameshwar Chandrasekar", "Rahul Kundu", "Sanjay Sengupta"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700566", "OA papers": [{"PaperId": "https://openalex.org/W2095962074", "PaperTitle": "CONCAT: CONflict Driven Learning in ATPG for Industrial designs", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["S. Bommu", "K. Chandrasekar", "Ritabrata Kundu", "S. Sengupta"]}]}, {"DBLP title": "SAT-based State Justification with Adaptive Mining of Invariants.", "DBLP authors": ["Weixin Wu", "Michael S. Hsiao"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700567", "OA papers": [{"PaperId": "https://openalex.org/W2104940000", "PaperTitle": "SAT-based State Justification with Adaptive Mining of Invariants", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Weixin Wu", "Michael S. Hsiao"]}]}, {"DBLP title": "RTL Error Diagnosis Using a Word-Level SAT-Solver.", "DBLP authors": ["Saeed Mirzaeian", "Feijun (Frank) Zheng", "Kwang-Ting (Tim) Cheng"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700568", "OA papers": [{"PaperId": "https://openalex.org/W2044869629", "PaperTitle": "RTL Error Diagnosis Using a Word-Level SAT-Solver", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"University of California, Santa Barbara": 2.0, "Zhejiang University": 1.0}, "Authors": ["S. Mirzaeian", "Feijun Zheng", "Ka Wai Eric Cheng"]}]}, {"DBLP title": "Embedded Power Delivery Decoupling in Small Form Factor Test Sockets.", "DBLP authors": ["Omer Vikinski", "Shaul Lupo", "Gregory Sizikov", "Chee Yee Chung"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700569", "OA papers": [{"PaperId": "https://openalex.org/W2133155097", "PaperTitle": "Embedded Power Delivery Decoupling in Small Form Factor Test Sockets", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["Omer Vikinski", "S. Lupo", "Gregory Sizikov", "Chee Yee Chung"]}]}, {"DBLP title": "Measurement Repeatability for RF Test Within the Load-board Constraints of High Density and Fine Pitch SOC Applications.", "DBLP authors": ["Thomas P. Warwick", "Gustavo Rivera", "David Waite", "James Russell", "Jeffrey Smith"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700570", "OA papers": [{"PaperId": "https://openalex.org/W2101854742", "PaperTitle": "Measurement Repeatability for RF Test Within the Load-board Constraints of High Density and Fine Pitch SOC Applications", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Evaluation and Product Engineering, Inc.": 1.0, "Qualcomm (United Kingdom)": 3.0, "R&D Circuits, Inc.": 1.0}, "Authors": ["T.P. Warwick", "Gaston K. Rivera", "D. Waite", "James M. Russell", "J. G. Smith"]}]}, {"DBLP title": "Wafer-Level Characterization of Probecards using NAC Probing.", "DBLP authors": ["Gyu-Yeol Kim", "Eon-Jo Byunb", "Ki-Sang Kang", "Young-Hyun Jun", "Bai-Sun Kong"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700571", "OA papers": [{"PaperId": "https://openalex.org/W2132933084", "PaperTitle": "Wafer-Level Characterization of Probecards using NAC Probing", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sungkyunkwan University": 2.0, "Samsung (South Korea)": 3.0}, "Authors": ["Gyu Tae Kim", "Eon-Jo Byunb", "Ki-Sang Kang", "Young-Hyun Junc", "Bai-Sun Kong"]}]}, {"DBLP title": "A Power-Aware Test Methodology for Multi-Supply Multi-Voltage Designs.", "DBLP authors": ["Vivek Chickermane", "Patrick R. Gallagher Jr.", "James Sage", "Paul Yuan", "Krishna Chakravadhanula"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700572", "OA papers": [{"PaperId": "https://openalex.org/W2020600727", "PaperTitle": "A Power-Aware Test Methodology for Multi-Supply Multi-Voltage Designs", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Cadence Design Systems (United States)": 5.0}, "Authors": ["Vivek Chickermane", "Peter T. Gallagher", "Julien Sage", "Peng Yuan", "Krishna Chakravadhanula"]}]}, {"DBLP title": "Peak Power Reduction Through Dynamic Partitioning of Scan Chains.", "DBLP authors": ["Sobeeh Almukhaizim", "Ozgur Sinanoglu"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700573", "OA papers": [{"PaperId": "https://openalex.org/W1999775506", "PaperTitle": "Peak Power Reduction Through Dynamic Partitioning of Scan Chains", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Kuwait University": 2.0}, "Authors": ["Sobeeh Almukhaizim", "Ozgur Sinanoglu"]}]}, {"DBLP title": "Power-Aware At-Speed Scan Test Methodology for Circuits with Synchronous Clocks.", "DBLP authors": ["Benoit Nadeau-Dostie", "Kiyoshi Takeshita", "Jean-Francois Cote"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700574", "OA papers": [{"PaperId": "https://openalex.org/W2111531873", "PaperTitle": "Power-Aware At-Speed Scan Test Methodology for Circuits with Synchronous Clocks", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"TSO Logic (Canada)": 3.0}, "Authors": ["Benoit Nadeau-Dostie", "Kenzo Takeshita", "J. F. Cote"]}]}, {"DBLP title": "Time-dependent Behaviour of Full Open Defects in Interconnect Lines.", "DBLP authors": ["Rosa Rodr\u00edguez-Monta\u00f1\u00e9s", "Daniel Arum\u00ed", "Joan Figueras", "Stefan Eichenberger", "Camelia Hora", "Bram Kruseman"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700575", "OA papers": [{"PaperId": "https://openalex.org/W2127621000", "PaperTitle": "Time-dependent Behaviour of Full Open Defects in Interconnect Lines", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0, "NXP (Netherlands)": 3.0}, "Authors": ["Rosa Rodriguez-Montanes", "Daniel Arumi", "Juan Figueras", "S. Eichenberger", "C. Hora", "B. Kruseman"]}]}, {"DBLP title": "Statistical Yield Modeling for Sub-wavelength Lithography.", "DBLP authors": ["Aswin Sreedhar", "Sandip Kundu"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700576", "OA papers": [{"PaperId": "https://openalex.org/W2133926639", "PaperTitle": "Statistical Yield Modeling for Sub-wavelength Lithography", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"[Dept. of Electr. & Comput. Eng., Univ. of Massachusetts at Amherst, Amherst, MA]": 2.0}, "Authors": ["Adem Sreedhar", "S.S. Kundu"]}]}, {"DBLP title": "Detection of Internal Stuck-open Faults in Scan Chains.", "DBLP authors": ["Fan Yang", "Sreejit Chakravarty", "Narendra Devta-Prasanna", "Sudhakar M. Reddy", "Irith Pomeranz"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700577", "OA papers": [{"PaperId": "https://openalex.org/W2167236639", "PaperTitle": "Detection of Internal Stuck-open Faults in Scan Chains", "Year": 2008, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Iowa": 2.0, "LSI Corporation, Milpitas, CA, USA": 2.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Fan Yang", "Sreejit Chakravarty", "N. Devta-Prasanna", "Sudhakar M. Reddy", "Irith Pomeranz"]}]}, {"DBLP title": "Engineering Test Coverage on Complex Sockets.", "DBLP authors": ["Myron Schneider", "Ayub Shafi"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700578", "OA papers": [{"PaperId": "https://openalex.org/W2106453679", "PaperTitle": "Engineering Test Coverage on Complex Sockets", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Agilent Technologies (United States)": 1.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["M.J. Schneider", "A. Shafi"]}]}, {"DBLP title": "Solving In-Circuit Defect Coverage Holes with a Novel Boundary Scan Application.", "DBLP authors": ["Dave F. Dubberke", "James J. Grealish", "Bill Van Dick"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700579", "OA papers": [{"PaperId": "https://openalex.org/W2114869696", "PaperTitle": "Solving In-Circuit Defect Coverage Holes with a Novel Boundary Scan Application", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Dave F. Dubberke", "James J. Grealish", "B. Van Dick"]}]}, {"DBLP title": "Augmenting Boundary-Scan Tests for Enhanced Defect Coverage.", "DBLP authors": ["Dayton Norrgard", "Kenneth P. Parker"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700580", "OA papers": [{"PaperId": "https://openalex.org/W2106555816", "PaperTitle": "Augmenting Boundary-Scan Tests for Enhanced Defect Coverage", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Agilent Technologies (United States)": 2.0}, "Authors": ["D. Norrgard", "Kenneth P. Parker"]}]}, {"DBLP title": "Low Energy On-Line SBST of Embedded Processors.", "DBLP authors": ["Andreas Merentitis", "Nektarios Kranitis", "Antonis M. Paschalis", "Dimitris Gizopoulos"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700581", "OA papers": [{"PaperId": "https://openalex.org/W2096509590", "PaperTitle": "Low Energy On-Line SBST of Embedded Processors", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National and Kapodistrian University of Athens": 3.0, "University of Piraeus": 1.0}, "Authors": ["Andreas Merentitis", "N. Kranitis", "Antonis Paschalis", "Dimitris Gizopoulos"]}]}, {"DBLP title": "On-line Failure Detection in Memory Order Buffers.", "DBLP authors": ["Javier Carretero", "Xavier Vera", "Pedro Chaparro", "Jaume Abella"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700582", "OA papers": [{"PaperId": "https://openalex.org/W2150583239", "PaperTitle": "On-line Failure Detection in Memory Order Buffers", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 2.0, "Intel (United States)": 2.0}, "Authors": ["J. Carretero", "Xavier Vera", "Pedro Chaparro", "Jaume Abella"]}]}, {"DBLP title": "VAST: Virtualization-Assisted Concurrent Autonomous Self-Test.", "DBLP authors": ["Hiroaki Inoue", "Yanjing Li", "Subhasish Mitra"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700583", "OA papers": [{"PaperId": "https://openalex.org/W2171156763", "PaperTitle": "VAST: Virtualization-Assisted Concurrent Autonomous Self-Test", "Year": 2008, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"NEC (Japan)": 0.5, "Stanford University": 1.5, "Departments of Electrical Engineering and Computer Science, University of Stanford": 1.0}, "Authors": ["Hiroshi Inoue", "Yanjing Li", "S. Mitra"]}]}, {"DBLP title": "Reducing Power Supply Noise in Linear-Decompressor-Based Test Data Compression Environment for At-Speed Scan Testing.", "DBLP authors": ["Meng-Fan Wu", "Jiun-Lang Huang", "Xiaoqing Wen", "Kohei Miyase"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700584", "OA papers": [{"PaperId": "https://openalex.org/W2101818740", "PaperTitle": "Reducing Power Supply Noise in Linear-Decompressor-Based Test Data Compression Environment for At-Speed Scan Testing", "Year": 2008, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Dept. of Electr. Eng.. Nat. Taiwan Univ., Taipei#TAB#": 2.0, "Kyushu Institute of Technology": 2.0}, "Authors": ["Mengfan Wu", "Jiun-Lang Huang", "Xiaoqing Wen", "Kohei Miyase"]}]}, {"DBLP title": "Low Power Scan Shift and Capture in the EDT Environment.", "DBLP authors": ["Dariusz Czysz", "Mark Kassab", "Xijiang Lin", "Grzegorz Mrugalski", "Janusz Rajski", "Jerzy Tyszer"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700585", "OA papers": [{"PaperId": "https://openalex.org/W2111569953", "PaperTitle": "Low Power Scan Shift and Capture in the EDT Environment", "Year": 2008, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Pozna\u0144 University of Technology": 2.0, "Mentor Technologies": 4.0}, "Authors": ["Dariusz Czysz", "Mark Kassab", "Xin Lin", "Grzegorz Mrugalski", "Janusz Rajski", "Jerzy Tyszer"]}]}, {"DBLP title": "Frequency and Power Correlation between At-Speed Scan and Functional Tests.", "DBLP authors": ["Shlomi Sde-Paz", "Eyal Salomon"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700586", "OA papers": [{"PaperId": "https://openalex.org/W1976944456", "PaperTitle": "Frequency and Power Correlation between At-Speed Scan and Functional Tests", "Year": 2008, "CitationCount": 92, "EstimatedCitation": 92, "Affiliations": {"Freescale Semicond. Israel Ltd., Herzylia": 2.0}, "Authors": ["Shlomi Sde-Paz", "E. Salomon"]}]}, {"DBLP title": "Deterministic Diagnostic Pattern Generation (DDPG) for Compound Defects.", "DBLP authors": ["Fei Wang", "Yu Hu", "Huawei Li", "Xiaowei Li", "Jing Ye", "Yu Huang"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700587", "OA papers": [{"PaperId": "https://openalex.org/W1992804472", "PaperTitle": "Deterministic Diagnostic Pattern Generation (DDPG) for Compound Defects", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Institute of Computing Technology": 1.6666666666666665, "University of Chinese Academy of Sciences": 0.6666666666666666, "Chinese Academy of Sciences": 1.6666666666666665, "Key Lab. of Comput. Syst. & Archit., Chinese Acad. of Sci., Beijing": 1.0, "Mentor Technologies": 1.0}, "Authors": ["Fei Wang", "Yu Hu", "Huawei Li", "Xiaowei Li", "Jing Yong Ye", "Yu Huang"]}]}, {"DBLP title": "Diagnosis of design-silicon timing mismatch with feature encoding and importance ranking - the methodology explained.", "DBLP authors": ["Pouria Bastani", "Nicholas Callegari", "Li-C. Wang", "Magdy S. Abadir"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700588", "OA papers": [{"PaperId": "https://openalex.org/W2096842682", "PaperTitle": "Diagnosis of design-silicon timing mismatch with feature encoding and importance ranking - the methodology explained", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of California, Santa Barbara": 3.0, "ON Semiconductor (United States)": 1.0}, "Authors": ["Pouria Bastani", "Nick Callegari", "Li Wang", "Magdy S. Abadir"]}]}, {"DBLP title": "Efficiently Performing Yield Enhancements by Identifying Dominant Physical Root Cause from Test Fail Data.", "DBLP authors": ["Manish Sharma", "Brady Benware", "Lei Ling", "David Abercrombie", "Lincoln Lee", "Martin Keim", "Huaxing Tang", "Wu-Tung Cheng", "Ting-Pu Tai", "Yi-Jung Chang", "Reinhart Lin", "Albert Mann"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700589", "OA papers": [{"PaperId": "https://openalex.org/W2107609659", "PaperTitle": "Efficiently Performing Yield Enhancements by Identifying Dominant Physical Root Cause from Test Fail Data", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Mentor Technologies": 9.0, "United Microelectronics (Taiwan)": 2.0, "Advanced Micro Devices (Canada)": 1.0}, "Authors": ["M. C. Sharma", "Brady Benware", "Lei Ling", "Daniel Abercrombie", "L. James Lee", "Martin Keim", "Huaxing Tang", "Wu-Tung Cheng", "Ting-Pu Tai", "Yi-Jung Chang", "R. Lin", "Adrian Man"]}]}, {"DBLP title": "Solder Bead on High Density Interconnect Printed Circuit Board.", "DBLP authors": ["Brandon Chu"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700590", "OA papers": [{"PaperId": "https://openalex.org/W2006679927", "PaperTitle": "Solder Bead on High Density Interconnect Printed Circuit Board", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United States)": 1.0}, "Authors": ["B. Chu"]}]}, {"DBLP title": "Finding Power/Ground Defects on Connectors - Case Study.", "DBLP authors": ["Steve Hird", "Reggie Weng"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700591", "OA papers": [{"PaperId": "https://openalex.org/W2149857879", "PaperTitle": "Finding Power/Ground Defects on Connectors - Case Study", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Agilent Technologies (United States)": 2.0}, "Authors": ["Stephen Hird", "R.S. Weng"]}]}, {"DBLP title": "Architecture for Testing Multi-Voltage Domain SOC.", "DBLP authors": ["Laurent Souef", "Christophe Eychenne", "Emmanuel Alie"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700592", "OA papers": [{"PaperId": "https://openalex.org/W2006438370", "PaperTitle": "Architecture for Testing Multi-Voltage Domain SOC", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"ST NXP Wireless Semicond. Sophia, Valbonne": 3.0}, "Authors": ["L. Souef", "C. Eychenne", "E. Alie"]}]}, {"DBLP title": "Integration of Hardware Assertions in Systems-on-Chip.", "DBLP authors": ["Jeroen Geuzebroek", "Bart Vermeulen"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700593", "OA papers": [{"PaperId": "https://openalex.org/W2137765631", "PaperTitle": "Integration of Hardware Assertions in Systems-on-Chip", "Year": 2008, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"NXP (Netherlands)": 2.0}, "Authors": ["J. Geuzebroek", "Bart Vermeulen"]}]}, {"DBLP title": "Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs.", "DBLP authors": ["Ho Fai Ko", "Adam B. Kinsman", "Nicola Nicolici"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700594", "OA papers": [{"PaperId": "https://openalex.org/W2098854373", "PaperTitle": "Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs", "Year": 2008, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"McMaster University": 3.0}, "Authors": ["Ho Ko", "Adam B. Kinsman", "Nicola Nicolici"]}]}, {"DBLP title": "An Effective and Flexible Multiple Defect Diagnosis Methodology Using Error Propagation Analysis.", "DBLP authors": ["Xiaochun Yu", "Ronald D. Blanton"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700595", "OA papers": [{"PaperId": "https://openalex.org/W1988211140", "PaperTitle": "An Effective and Flexible Multiple Defect Diagnosis Methodology Using Error Propagation Analysis", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Xiaochun Yu", "Ronald E. Blanton"]}]}, {"DBLP title": "Detection and Diagnosis of Static Scan Cell Internal Defect.", "DBLP authors": ["Ruifeng Guo", "Liyang Lai", "Yu Huang", "Wu-Tung Cheng"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700596", "OA papers": [{"PaperId": "https://openalex.org/W2168662307", "PaperTitle": "Detection and Diagnosis of Static Scan Cell Internal Defect", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Mentor Technologies": 4.0}, "Authors": ["Ruifeng Guo", "Liyang Lai", "Yu Huang", "Wu-Tung Cheng"]}]}, {"DBLP title": "Optical Diagnostics for IBM POWER6- Microprocessor.", "DBLP authors": ["Peilin Song", "Stephen Ippolito", "Franco Stellari", "John Sylvestri", "Tim Diemoz", "George Smith", "Paul Muench", "Norm James", "Seongwon Kim", "Hector Saenz"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700597", "OA papers": [{"PaperId": "https://openalex.org/W2124934463", "PaperTitle": "Optical Diagnostics for IBM POWER6- Microprocessor", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 3.0, "IBM (United States)": 2.0, "IBM Systems & Technology Group Poughkeepsie, NY": 3.0, "IBM Systems & Technology Group, Austin, TX#TAB#": 2.0}, "Authors": ["Paul Song", "Silvia Ippolito", "Franco Stellari", "John Sylvestri", "Timothy Diemoz", "Geoffrey Smith", "Paul D. Muench", "Nicholas D. James", "Seongwon Kim", "Hector Saenz"]}]}, {"DBLP title": "Functional Test and Speed/Power Sorting of the IBM POWER6 and Z10 Processors.", "DBLP authors": ["Tung N. Pham", "Frances Clougherty", "Gerard Salem", "James M. Crafts", "Jon Tetzloff", "Pamela Moczygemba", "Timothy M. Skergan"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700598", "OA papers": [{"PaperId": "https://openalex.org/W2135002998", "PaperTitle": "Functional Test and Speed/Power Sorting of the IBM POWER6 and Z10 Processors", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM (United States)": 7.0}, "Authors": ["Thu Pham", "F. Clougherty", "G. Salem", "J. M. Crafts", "Tetzloff Jon Robert", "P. Moczygemba", "Timothy M. Skergan"]}]}, {"DBLP title": "Transition Test on UltraSPARC- T2 Microprocessor.", "DBLP authors": ["Liang-Chi Chen", "Paul Dickinson", "Prasad Mantri", "Murali M. R. Gala", "Peter Dahlgren", "Subhra Bhattacharya", "Olivier Caty", "Kevin Woodling", "Thomas A. Ziaja", "David Curwen", "Wendy Yee", "Ellen Su", "Guixiang Gu", "Tim Nguyen"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700599", "OA papers": [{"PaperId": "https://openalex.org/W2005027393", "PaperTitle": "Transition Test on UltraSPARC- T2 Microprocessor", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Oracle (United States)": 14.0}, "Authors": ["Liangchi Chen", "Peter J Dickinson", "Pranav Mantri", "Michal Gala", "P. Dahlgren", "S. Bhattacharya", "Olivier Caty", "K. Woodling", "T. Ziaja", "D. Curwen", "Winnie Yee", "Erik Su", "Guixiang Gu", "T. D. Nguyen"]}]}, {"DBLP title": "DFT Architecture for Automotive Microprocessors using On-Chip Scan Compression supporting Dual Vendor ATPG.", "DBLP authors": ["Heiko Ahrens", "Rolf Schlagenhaft", "Helmut Lang", "V. Srinivasan", "Enrico Bruzzano"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700600", "OA papers": [{"PaperId": "https://openalex.org/W2027660975", "PaperTitle": "DFT Architecture for Automotive Microprocessors using On-Chip Scan Compression supporting Dual Vendor ATPG", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"STMicroelectronics (Czechia)": 5.0}, "Authors": ["Helmut Ahrens", "Rolf Schlagenhaft", "Hauke Lang", "V. Srinivasan", "E. Bruzzano"]}]}, {"DBLP title": "Octal-Site EVM Tests for WLAN Transceivers on \"Very\" Low-Cost ATE Platforms.", "DBLP authors": ["Ganesh Srinivasan", "Hui-Chuan Chao", "Friedrich Taenzler"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700601", "OA papers": [{"PaperId": "https://openalex.org/W2134640476", "PaperTitle": "Octal-Site EVM Tests for WLAN Transceivers on \"Very\" Low-Cost ATE Platforms", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Texas Instruments (United States)": 3.0}, "Authors": ["Gowri Srinivasan", "Hui-Chuan Chao", "Friedrich Taenzler"]}]}, {"DBLP title": "Optimized EVM Testing for IEEE 802.11a/n RF ICs.", "DBLP authors": ["Erkan Acar", "Sule Ozev", "Ganesh Srinivasan", "Friedrich Taenzler"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700602", "OA papers": [{"PaperId": "https://openalex.org/W2145676256", "PaperTitle": "Optimized EVM Testing for IEEE 802.11a/n RF ICs", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Duke University": 2.0, "TEXAS INSTRUMENTS (Dallas, TX)": 2.0}, "Authors": ["E. Acar", "Sule Ozev", "Ganesh Kumar Srinivasan", "Friedrich Taenzler"]}]}, {"DBLP title": "EVM Testing of Wireless OFDM Transceivers Using Intelligent Back-End Digital Signal Processing Algorithms.", "DBLP authors": ["Vishwanath Natarajan", "Hyun Woo Choi", "Deuk Lee", "Rajarajan Senguttuvan", "Abhijit Chatterjee"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700603", "OA papers": [{"PaperId": "https://openalex.org/W2126591244", "PaperTitle": "EVM Testing of Wireless OFDM Transceivers Using Intelligent Back-End Digital Signal Processing Algorithms", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["V. Natarajan", "H. H. F. Choi", "D. M. Lee", "R. Senguttuvan", "Avishek Chatterjee"]}]}, {"DBLP title": "Towards a World Without Test Escapes: The Use of Volume Diagnosis to Improve Test Quality.", "DBLP authors": ["Stefan Eichenberger", "Jeroen Geuzebroek", "Camelia Hora", "Bram Kruseman", "Ananta K. Majhi"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700604", "OA papers": [{"PaperId": "https://openalex.org/W2171896075", "PaperTitle": "Towards a World Without Test Escapes: The Use of Volume Diagnosis to Improve Test Quality", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"NXP (Netherlands)": 5.0}, "Authors": ["S. Eichenberger", "J. Geuzebroek", "C. Hora", "B. Kruseman", "A. Majhi"]}]}, {"DBLP title": "Modeling Test Escape Rate as a Function of Multiple Coverages.", "DBLP authors": ["Kenneth M. Butler", "John M. Carulli Jr.", "Jayashree Saxena"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700605", "OA papers": [{"PaperId": "https://openalex.org/W2145468251", "PaperTitle": "Modeling Test Escape Rate as a Function of Multiple Coverages", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Texas Instruments (United States)": 3.0}, "Authors": ["Keith Butler", "John Carulli", "Jitendra Kumar Saxena"]}]}, {"DBLP title": "Evaluating the Effectiveness of Physically-Aware N-Detect Test using Real Silicon.", "DBLP authors": ["Yen-Tzu Lin", "Osei Poku", "Ronald D. Blanton", "Phil Nigh", "Peter Lloyd", "Vikram Iyengar"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700606", "OA papers": [{"PaperId": "https://openalex.org/W2132910120", "PaperTitle": "Evaluating the Effectiveness of Physically-Aware N-Detect Test using Real Silicon", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Carnegie Mellon University": 3.0, "IBM Syst. & Technol. Group, Essex, VT": 3.0}, "Authors": ["Yen-Tzu Lin", "Osei Poku", "Ronald E. Blanton", "Phillip J. Nigh", "Peter Lloyd", "Vijay S. Iyengar"]}]}, {"DBLP title": "A Method to Generate a Very Low Distortion, High Frequency Sine Waveform Using an AWG.", "DBLP authors": ["Akinori Maeda"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700607", "OA papers": [{"PaperId": "https://openalex.org/W2069168463", "PaperTitle": "A Method to Generate a Very Low Distortion, High Frequency Sine Waveform Using an AWG", "Year": 2008, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Verigy Japan K.K. Tokyo, Japan": 1.0}, "Authors": ["Akinori Maeda"]}]}, {"DBLP title": "Leveraging IEEE 1641 for Tester-Independent ATE Software.", "DBLP authors": ["Bethany Van Wagenen", "Jon Vollmar", "Dan Thornton"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700608", "OA papers": [{"PaperId": "https://openalex.org/W2110799416", "PaperTitle": "Leveraging IEEE 1641 for Tester-Independent ATE Software", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Teradyne (United States)": 3.0}, "Authors": ["Bradford C. Van Wagenen", "Jacob E. Vollmar", "Donald C. Thornton"]}]}, {"DBLP title": "Bridging the gap between Design and Test Engineering for Functional Pattern Development.", "DBLP authors": ["Ernst Aderholz", "Heiko Ahrens", "Michael Rohleder"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700609", "OA papers": [{"PaperId": "https://openalex.org/W2064499425", "PaperTitle": "Bridging the gap between Design and Test Engineering for Functional Pattern Development", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ON Semiconductor (United States)": 3.0}, "Authors": ["Ernst Aderholz", "Helmut Ahrens", "Matthias Rohleder"]}]}, {"DBLP title": "\"Plug & Test\" at System Level via Testable TLM Primitives.", "DBLP authors": ["Homa Alemzadeh", "Stefano Di Carlo", "Fatemeh Refan", "Paolo Prinetto", "Zainalabedin Navabi"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700610", "OA papers": [{"PaperId": "https://openalex.org/W2099095915", "PaperTitle": "\"Plug &#x00026; Test\" at System Level via Testable TLM Primitives", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Tehran": 3.0, "Polytechnic University of Turin": 2.0}, "Authors": ["Homa Alemzadeh", "S. Di Carlo", "Fatemeh Refan", "Paolo Prinetto", "Zainalabedin Navabi"]}]}, {"DBLP title": "Design for Test of Asynchronous NULL Convention Logic (NCL) Circuits.", "DBLP authors": ["Waleed K. Al-Assadi", "Sindhu Kakarla"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700611", "OA papers": [{"PaperId": "https://openalex.org/W2080816816", "PaperTitle": "Design for Test of Asynchronous NULL Convention Logic (NCL) Circuits", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Missouri University of Science and Technology": 2.0}, "Authors": ["Waleed K. Al-Assadi", "S. Kakarla"]}]}, {"DBLP title": "Non-contact Testing for SoC and RCP (SIPs) at Advanced Nodes.", "DBLP authors": ["Brian Moore", "Marc Mangrum", "Chris Sellathamby", "Md. Mahbub Reja", "T. Weng", "Brenda Bai", "Edwin Walter Reid", "Igor M. Filanovsky", "Steven Slupsky"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700612", "OA papers": [{"PaperId": "https://openalex.org/W2159386314", "PaperTitle": "Non-contact Testing for SoC and RCP (SIPs) at Advanced Nodes", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Scanimetrics (Canada)": 7.0, "ON Semiconductor (United States)": 1.0, "University of Alberta": 1.0}, "Authors": ["Blake Moore", "Marc A. Mangrum", "C. Sellathamby", "M. Reja", "T. Weng", "Bingzhe Bai", "Evan Reid", "Igor M. Filanovsky", "S. Slupsky"]}]}, {"DBLP title": "On the Correlation between Controller Faults and Instruction-Level Errors in Modern Microprocessors.", "DBLP authors": ["Naghmeh Karimi", "Michail Maniatakos", "Abhijit Jas", "Yiorgos Makris"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700613", "OA papers": [{"PaperId": "https://openalex.org/W2167069171", "PaperTitle": "On the Correlation between Controller Faults and Instruction-Level Errors in Modern Microprocessors", "Year": 2008, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Tehran": 1.0, "Yale University": 2.0, "Intel (United States)": 1.0}, "Authors": ["Nader Karimi", "Michail Maniatakos", "Abhijit Jas", "Yiorgos Makris"]}]}, {"DBLP title": "Using Implications for Online Error Detection.", "DBLP authors": ["Kundan Nepal", "Nuno Alves", "Jennifer Dworak", "R. Iris Bahar"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700614", "OA papers": [{"PaperId": "https://openalex.org/W2100669545", "PaperTitle": "Using Implications for Online Error Detection", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Bucknell University": 1.0, "Brown University": 1.5, "Providence College": 1.5}, "Authors": ["Kundan Nepal", "Nuno Alves", "Jennifer Dworak", "R. Iris Bahar"]}]}, {"DBLP title": "A Field Analysis of System-level Effects of Soft Errors Occurring in Microprocessors used in Information Systems.", "DBLP authors": ["Syed Zafar Shazli", "Mohammed A. Abdul-Aziz", "Mehdi Baradaran Tahoori", "David R. Kaeli"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700615", "OA papers": [{"PaperId": "https://openalex.org/W1980704844", "PaperTitle": "A Field Analysis of System-level Effects of Soft Errors Occurring in Microprocessors used in Information Systems", "Year": 2008, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Northeastern University": 4.0}, "Authors": ["Syed Z. Shazli", "M. Abdul-Aziz", "Mehdi B. Tahoori", "David Kaeli"]}]}, {"DBLP title": "Direct Cell-Stability Test Techniques for an SRAM Macro with Asymmetric Cell-Bias-Voltage Modulation.", "DBLP authors": ["Akira Katayama", "Tomoaki Yabe", "Osamu Hirabayashi", "Yasuhisa Takeyama", "Keiichi Kushida", "Takahiko Sasaki", "Nobuaki Otsuka"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700616", "OA papers": [{"PaperId": "https://openalex.org/W1980722755", "PaperTitle": "Direct Cell-Stability Test Techniques for an SRAM Macro with Asymmetric Cell-Bias-Voltage Modulation", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Toshiba (Japan)": 7.0}, "Authors": ["Akio Katayama", "Takashi Yabe", "Osamu Hirabayashi", "Y. Takeyama", "Kazuhiro Kushida", "Takahiko Sasaki", "Nobuo Otsuka"]}]}, {"DBLP title": "A Shared Parallel Built-In Self-Repair Scheme for Random Access Memories in SOCs.", "DBLP authors": ["Tsu-Wei Tseng", "Jin-Fu Li"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700617", "OA papers": [{"PaperId": "https://openalex.org/W2102048395", "PaperTitle": "A Shared Parallel Built-In Self-Repair Scheme for Random Access Memories in SOCs", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Central University": 2.0}, "Authors": ["Tsu-Wei Tseng", "Jin-Fu Li"]}]}, {"DBLP title": "Testing Methodology of Embedded DRAMs.", "DBLP authors": ["Chi-Min Chang", "Mango Chia-Tso Chao", "Rei-Fu Huang", "Ding-Yuan Chen"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700618", "OA papers": [{"PaperId": "https://openalex.org/W2078659455", "PaperTitle": "Testing Methodology of Embedded DRAMs", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "MediaTek (Taiwan)": 1.0, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 1.0}, "Authors": ["C. Y. Chang", "M. Chao", "Rei-Fu Huang", "Ding-Yuan Chen"]}]}, {"DBLP title": "Optimized Circuit Failure Prediction for Aging: Practicality and Promise.", "DBLP authors": ["Mridul Agarwal", "Varsha Balakrishnan", "Anshuman Bhuyan", "Kyunglok Kim", "Bipul C. Paul", "Wenping Wang", "Bo Yang", "Yu Cao", "Subhasish Mitra"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700619", "OA papers": [{"PaperId": "https://openalex.org/W2105619224", "PaperTitle": "Optimized Circuit Failure Prediction for Aging: Practicality and Promise", "Year": 2008, "CitationCount": 121, "EstimatedCitation": 121, "Affiliations": {"Advanced Micro Devices (Canada)": 1.0, "Arizona State University": 4.0, "Stanford University": 4.0}, "Authors": ["M. K. Agarwal", "V. Balakrishnan", "Anshuman Bhuyan", "Kyunglok Kim", "Biswarup Paul", "Wenping Wang", "Bo Yang", "Yu Cao", "S. Mitra"]}]}, {"DBLP title": "SoC Test Architecture Design and Optimization Considering Power Supply Noise Effects.", "DBLP authors": ["Feng Yuan", "Qiang Xu"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700620", "OA papers": [{"PaperId": "https://openalex.org/W2158760099", "PaperTitle": "SoC Test Architecture Design and Optimization Considering Power Supply Noise Effects", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chinese University of Hong Kong": 1.0, "China Academy of Space Technology": 1.0}, "Authors": ["Feng Yuan", "Qiang Xu"]}]}, {"DBLP title": "Observations of Supply-Voltage-Noise Dispersion in Sub-nsec.", "DBLP authors": ["Kan Takeuchi", "Genichi Tanaka", "Hiroaki Matsushita", "Kenichi Yoshizumi", "Yusaku Katsuki", "Takao Sato"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700621", "OA papers": [{"PaperId": "https://openalex.org/W2128745461", "PaperTitle": "Observations of Supply-Voltage-Noise Dispersion in Sub-nsec", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Renesas Electronics (Japan)": 6.0}, "Authors": ["Koji Takeuchi", "Goh Tanaka", "Hajime Matsushita", "Kazuhiro Yoshizumi", "Katsuki Y", "Takafumi Sato"]}]}, {"DBLP title": "A Hybrid A/D Converter with 120dB SNR and -125dB THD.", "DBLP authors": ["Mamoru Tamba"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700622", "OA papers": [{"PaperId": "https://openalex.org/W2096729165", "PaperTitle": "A Hybrid A/D Converter with 120dB SNR and -125dB THD", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yokogawa Electric (Japan)": 1.0}, "Authors": ["Maria Gabriela Tamba"]}]}, {"DBLP title": "Generating Test Signals for Noise-Based NPR/ACPR Type Tests in Production.", "DBLP authors": ["Sadok Aouini", "Gordon W. Roberts"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700623", "OA papers": [{"PaperId": "https://openalex.org/W2129422732", "PaperTitle": "Generating Test Signals for Noise-Based NPR/ACPR Type Tests in Production", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"McGill University": 2.0}, "Authors": ["Sadok Aouini", "Graham Roberts"]}]}, {"DBLP title": "An Electronic Module for 12.8 Gbps Multiplexing and Loopback Test.", "DBLP authors": ["David C. Keezer", "Dany Minier", "Patrice Ducharme", "A. M. Majid"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700624", "OA papers": [{"PaperId": "https://openalex.org/W2127744414", "PaperTitle": "An Electronic Module for 12.8 Gbps Multiplexing and Loopback Test", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Georgia Institute of Technology": 2.0, "IBM (Canada)": 2.0}, "Authors": ["David Keezer", "D. Minier", "P. Ducharme", "Abdul Majid"]}]}, {"DBLP title": "On Accelerating Path Delay Fault Simulation of Long Test Sequences.", "DBLP authors": ["I-De Huang", "Yi-Shing Chang", "Suriyaprakash Natarajan", "Ramesh Sharma", "Sandeep K. Gupta"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700625", "OA papers": [{"PaperId": "https://openalex.org/W2096277795", "PaperTitle": "On Accelerating Path Delay Fault Simulation of Long Test Sequences", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (United States)": 4.0, "University of Southern California": 1.0}, "Authors": ["I. Huang", "Yi-Shing Chang", "S. Natarajan", "R. Sharma", "Sanjeev Gupta"]}]}, {"DBLP title": "Implicit Identification of Non-Robustly Unsensitizable Paths using Bounded Delay Model.", "DBLP authors": ["Dheepakkumaran Jayaraman", "Edward Flanigan", "Spyros Tragoudas"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700626", "OA papers": [{"PaperId": "https://openalex.org/W2031514768", "PaperTitle": "Implicit Identification of Non-Robustly Unsensitizable Paths using Bounded Delay Model", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Southern Illinois University Carbondale": 3.0}, "Authors": ["Dheepakkumaran Jayaraman", "E. Flanigan", "Spyros Tragoudas"]}]}, {"DBLP title": "Interconnect-Aware and Layout-Oriented Test-Pattern Selection for Small-Delay Defects.", "DBLP authors": ["Mahmut Yilmaz", "Krishnendu Chakrabarty", "Mohammad Tehranipoor"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700627", "OA papers": [{"PaperId": "https://openalex.org/W2151628041", "PaperTitle": "Interconnect-Aware and Layout-Oriented Test-Pattern Selection for Small-Delay Defects", "Year": 2008, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Duke University": 2.0, "University of Connecticut": 1.0}, "Authors": ["Mustafa Yilmaz", "Krishnendu Chakrabarty", "M. Tehranipoor"]}]}, {"DBLP title": "Boundary-Scan Testing of Power/Ground Pins.", "DBLP authors": ["Kenneth P. Parker", "Neil G. Jacobson"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700628", "OA papers": [{"PaperId": "https://openalex.org/W2141501283", "PaperTitle": "Boundary-Scan Testing of Power/Ground Pins", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Agilent Technologies (United States)": 1.0, "Xilinx (United States)": 1.0}, "Authors": ["Kenneth P. Parker", "N. G. Jacobson"]}]}, {"DBLP title": "IEEE 1500 Core Wrapper Optimization Techniques and Implementation.", "DBLP authors": ["Brendan Mullane", "Michael Higgins", "Ciaran MacNamee"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700629", "OA papers": [{"PaperId": "https://openalex.org/W2075437288", "PaperTitle": "IEEE 1500 Core Wrapper Optimization Techniques and Implementation", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Limerick": 3.0}, "Authors": ["Brendan Mullane", "Mark J. Higgins", "Ciaran MacNamee"]}]}, {"DBLP title": "Turbo1500: Toward Core-Based Design for Test and Diagnosis Using the IEEE 1500 Standard.", "DBLP authors": ["Laung-Terng Wang", "Ravi Apte", "Shianling Wu", "Boryau Sheu", "Kuen-Jong Lee", "Xiaoqing Wen", "Wen-Ben Jone", "Chia-Hsien Yeh", "Wei-Shin Wang", "Hao-Jan Chao", "Jianghao Guo", "Jinsong Liu", "Yanlong Niu", "Yi-Chih Sung", "Chi-Chun Wang", "Fangfang Li"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700630", "OA papers": [{"PaperId": "https://openalex.org/W2166975036", "PaperTitle": "Turbo1500: Toward Core-Based Design for Test and Diagnosis Using the IEEE 1500 Standard", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"SynTest Technol., Inc., Sunnyvale, CA": 11.0, "National Cheng Kung University": 1.0, "Kyushu Institute of Technology": 1.0, "University of Cincinnati": 1.0, "Silicon Integrated Syst. Corp., Hsinchu": 2.0}, "Authors": ["Laung-Terng Wang", "R. Apte", "Shianling Wu", "Boryau Sheu", "Kuen-Jong Lee", "Xiaoqing Wen", "Wen-Ben Jone", "Chia-Hung Yeh", "Wei-Shin Wang", "Hao-Jan Chao", "Jianghao Guo", "Jinsong Liu", "Yan-Long Niu", "Yi-Chih Sung", "Chi-Chun Wang", "Fang-Fang Li"]}]}, {"DBLP title": "Defect Oriented Testing of the Strap Problem Under Process Variations in DRAMs.", "DBLP authors": ["Zaid Al-Ars", "Said Hamdioui", "Ad J. van de Goor", "Georg Mueller"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700631", "OA papers": [{"PaperId": "https://openalex.org/W2098355397", "PaperTitle": "Defect Oriented Testing of the Strap Problem Under Process Variations in DRAMs", "Year": 2008, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Delft University of Technology": 3.0, "Dept. of Product Eng., Aimonda AG, Neubiberg": 1.0}, "Authors": ["Zaid Al-Ars", "Said Hamdioui", "A.J. van de Goor", "Guido Mueller"]}]}, {"DBLP title": "A New Wafer Level Latent Defect Screening Methodology for Highly Reliable DRAM Using a Response Surface Method.", "DBLP authors": ["Junghyun Nam", "Sunghoon Chun", "Gibum Koo", "Yanggi Kim", "Byungsoo Moon", "Jonghyoung Lim", "Jaehoon Joo", "Sangseok Kang", "Hoonjung Kim", "Kyeongseon Shin", "Kisang Kang", "Sungho Kang"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700632", "OA papers": [{"PaperId": "https://openalex.org/W2142492041", "PaperTitle": "A New Wafer Level Latent Defect Screening Methodology for Highly Reliable DRAM Using a Response Surface Method", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Yonsei University": 3.0, "Samsung (South Korea)": 9.0}, "Authors": ["Junghyun Nam", "Sunghoon Chun", "Gi-Bum Koo", "Yang-Gi Kim", "Byungsoo Moon", "Jong-Hyoung Lim", "Jaehoon Joo", "Sang-seok Kang", "Hoonjung Kim", "Kyeong-Seon Shin", "Ki-Sang Kang", "Sungho Kang"]}]}, {"DBLP title": "A High-Speed Structural Method for Testing Address Decoder Faults in Flash Memories.", "DBLP authors": ["Olivier Ginez", "Jean-Michel Portal", "Hassen Aziza"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700633", "OA papers": [{"PaperId": "https://openalex.org/W2005478516", "PaperTitle": "A High-Speed Structural Method for Testing Address Decoder Faults in Flash Memories", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Aix-Marseille University": 3.0}, "Authors": ["Olivier Ginez", "J. C. Portal", "Hassen Aziza"]}]}, {"DBLP title": "Fabrication Defects and Fault Models for DNA Self-Assembled Nanoelectronics.", "DBLP authors": ["Vincent Mao", "Chris Dwyer", "Krishnendu Chakrabarty"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700634", "OA papers": [{"PaperId": "https://openalex.org/W2143550727", "PaperTitle": "Fabrication Defects and Fault Models for DNA Self-Assembled Nanoelectronics", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Duke University": 3.0}, "Authors": ["Vincent Mao", "Claire Dwyer", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Built-in Self-Test and Fault Diagnosis for Lab-on-Chip Using Digital Microfluidic Logic Gates.", "DBLP authors": ["Yang Zhao", "Tao Xu", "Krishnendu Chakrabarty"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700635", "OA papers": [{"PaperId": "https://openalex.org/W2145259181", "PaperTitle": "Built-in Self-Test and Fault Diagnosis for Lab-on-Chip Using Digital Microfluidic Logic Gates", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Duke University": 3.0}, "Authors": ["Yang Zhao", "Tao Xu", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Testing Techniques for Hardware Security.", "DBLP authors": ["Mehrdad Majzoobi", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700636", "OA papers": [{"PaperId": "https://openalex.org/W2137153141", "PaperTitle": "Testing Techniques for Hardware Security", "Year": 2008, "CitationCount": 156, "EstimatedCitation": 156, "Affiliations": {"Rice University": 2.0, "Computer Science Department, University of California Los Angeles, Los Angeles, CA#TAB#": 1.0}, "Authors": ["Mahsa Majzoobi", "Farinaz Koushanfar", "Miodrag Potkonjak"]}]}, {"DBLP title": "Linearity Test Time Reduction for Analog-to-Digital Converters Using the Kalman Filter with Experimental Parameter Estimation.", "DBLP authors": ["Le Jin"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700637", "OA papers": [{"PaperId": "https://openalex.org/W2141372388", "PaperTitle": "Linearity Test Time Reduction for Analog-to-Digital Converters Using the Kalman Filter with Experimental Parameter Estimation", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nat. Semicond., Santa Clara, CA": 1.0}, "Authors": ["Le Jin"]}]}, {"DBLP title": "Built-in Self-Calibration of On-chip DAC and ADC.", "DBLP authors": ["Wei Jiang", "Vishwani D. Agrawal"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700638", "OA papers": [{"PaperId": "https://openalex.org/W2055862872", "PaperTitle": "Built-in Self-Calibration of On-chip DAC and ADC", "Year": 2008, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Auburn University": 2.0}, "Authors": ["Wei Jiang", "Vishwani D. Agrawal"]}]}, {"DBLP title": "A New Method for Measuring Aperture Jitter in ADC Output and Its Application to ENOB Testing.", "DBLP authors": ["Takahiro J. Yamaguchi", "Masayuki Kawabata", "Mani Soma", "Masahiro Ishida", "K. Sawami", "Koichiro Uekusa"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700639", "OA papers": [{"PaperId": "https://openalex.org/W2165323118", "PaperTitle": "A New Method for Measuring Aperture Jitter in ADC Output and Its Application to ENOB Testing", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Advantest (Singapore)": 5.0, "University of Washington": 1.0}, "Authors": ["Takayuki Yamaguchi", "Koji S. Kawabata", "Maurizio R. Soma", "Makoto Ishida", "Sawami K", "K. Uekusa"]}]}, {"DBLP title": "Test Generation for Interconnect Opens.", "DBLP authors": ["Xijiang Lin", "Janusz Rajski"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700640", "OA papers": [{"PaperId": "https://openalex.org/W1975499858", "PaperTitle": "Test Generation for Interconnect Opens", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Mentor Technologies": 2.0}, "Authors": ["Xijiang Lin", "Janusz Rajski"]}]}, {"DBLP title": "A Novel Pattern Generation Framework for Inducing Maximum Crosstalk Effects on Delay-Sensitive Paths.", "DBLP authors": ["Jeremy Lee", "Mohammad Tehranipoor"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700641", "OA papers": [{"PaperId": "https://openalex.org/W2136852013", "PaperTitle": "A Novel Pattern Generation Framework for Inducing Maximum Crosstalk Effects on Delay-Sensitive Paths", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Connecticut": 2.0}, "Authors": ["J. S. H. Lee", "M. Tehranipoor"]}]}, {"DBLP title": "Extraction, Simulation and Test Generation for Interconnect Open Defects Based on Enhanced Aggressor-Victim Model.", "DBLP authors": ["Stefan Hillebrecht", "Ilia Polian", "Piet Engelke", "Bernd Becker", "Martin Keim", "Wu-Tung Cheng"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700642", "OA papers": [{"PaperId": "https://openalex.org/W2070302634", "PaperTitle": "Extraction, Simulation and Test Generation for Interconnect Open Defects Based on Enhanced Aggressor-Victim Model", "Year": 2008, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Freiburg": 4.0, "Mentor Technologies": 2.0}, "Authors": ["Stefan Hillebrecht", "Ilia Polian", "P. Engelke", "Bernd Becker", "M. Keim", "Wu-Tung Cheng"]}]}, {"DBLP title": "The Advantages of Limiting P1687 to a Restricted Subset.", "DBLP authors": ["Jason Doege", "Alfred L. Crouch"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700643", "OA papers": [{"PaperId": "https://openalex.org/W2152477723", "PaperTitle": "The Advantages of Limiting P1687 to a Restricted Subset", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"[AMD, Austin, TX]": 1.0, "ManTech International (United States)": 1.0}, "Authors": ["J. Doege", "Alfred L. Crouch"]}]}, {"DBLP title": "A New Language Approach for IJTAG.", "DBLP authors": ["Michele Portolan", "Suresh Goyal", "Bradford G. Van Treuren", "Chen-Huan Chiang", "Tapan J. Chakraborty", "Thomas B. Cook"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700644", "OA papers": [{"PaperId": "https://openalex.org/W2157463278", "PaperTitle": "A New Language Approach for IJTAG", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Bell Labs Ireland, Dublin#TAB#": 2.0, "Alcatel-Lucent, Bell Labs., Murray Hill, NJ#TAB#": 4.0}, "Authors": ["Michele Portolan", "Suresh Kumar Goyal", "B.G. Van Treuren", "Chen-Huan Chiang", "Trinad Chakraborty", "T. B. Cook"]}]}, {"DBLP title": "Problems Using Boundary-Scan for Memory Cluster Tests.", "DBLP authors": ["Bradford G. Van Treuren", "Chen-Huan Chiang", "Kenneth Honaker"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700645", "OA papers": [{"PaperId": "https://openalex.org/W1968974148", "PaperTitle": "Problems Using Boundary-Scan for Memory Cluster Tests", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Alcatel-Lucent, Murray Hill, NJ": 1.0, "Alcatel-Lucent, Whippany, NJ#TAB#": 1.0, "Alcatel-Lucent, Columbus, OH": 1.0}, "Authors": ["B.G. Van Treuren", "Chen-Huan Chiang", "K. Honaker"]}]}, {"DBLP title": "Increasing Scan Compression by Using X-chains.", "DBLP authors": ["Peter Wohl", "John A. Waicukauski", "Frederic Neuveux"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700646", "OA papers": [{"PaperId": "https://openalex.org/W2058785831", "PaperTitle": "Increasing Scan Compression by Using X-chains", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Synopsys (United States)": 3.0}, "Authors": ["Peter Wohl", "John A. Waicukauski", "Frederic J. Neuveux"]}]}, {"DBLP title": "Align-Encode: Improving the Encoding Capability of Test Stimulus Decompressors.", "DBLP authors": ["Ozgur Sinanoglu"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700647", "OA papers": [{"PaperId": "https://openalex.org/W2008008242", "PaperTitle": "Align-Encode: Improving the Encoding Capability of Test Stimulus Decompressors", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Kuwait University": 1.0}, "Authors": ["Ozgur Sinanoglu"]}]}, {"DBLP title": "Launch-on-Shift-Capture Transition Tests.", "DBLP authors": ["Intaik Park", "Edward J. McCluskey"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700648", "OA papers": [{"PaperId": "https://openalex.org/W2148271311", "PaperTitle": "Launch-on-Shift-Capture Transition Tests", "Year": 2008, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Stanford University": 2.0}, "Authors": ["Inkyu Park", "Edward J. McCluskey"]}]}, {"DBLP title": "Jitter and Signal Integrity Verification for Synchronous and Asynchronous I/Os at Multiple to 10 GHz/Gbps.", "DBLP authors": ["Mike P. Li"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700649", "OA papers": [{"PaperId": "https://openalex.org/W2090934243", "PaperTitle": "Jitter and Signal Integrity Verification for Synchronous and Asynchronous I/Os at Multiple to 10 GHz/Gbps", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Altera (United States)": 1.0}, "Authors": ["M.P. Li"]}]}, {"DBLP title": "Jitters in high performance microprocessors.", "DBLP authors": ["T. M. Mak"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700650", "OA papers": [{"PaperId": "https://openalex.org/W2086642836", "PaperTitle": "Jitters in high performance microprocessors", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Intel (United Kingdom)": 1.0}, "Authors": ["Tak M. Mak"]}]}, {"DBLP title": "Beyond 10 Gbps? Challenges of Characterizing Future I/O Interfaces with Automated Test Equipment.", "DBLP authors": ["Jose Moreira", "Heidi Barnes", "Hiroshi Kaga", "Michael Comai", "Bernhard Roth", "Morgan Culver"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700651", "OA papers": [{"PaperId": "https://openalex.org/W2044055781", "PaperTitle": "Beyond 10 Gbps? Challenges of Characterizing Future I/O Interfaces with Automated Test Equipment", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Verigy, Singapore": 3.0, "NEC Electron., CA": 1.0, "AMD,Santa Clara,CA": 1.0, "Agilent Technologies (United States)": 1.0}, "Authors": ["J. Agostinho Moreira", "Harold Barnes", "H. Kaga", "M. Comai", "B. Roth", "Mary E. Culver"]}]}, {"DBLP title": "Embedded Testing in an In-Circuit Test Environment.", "DBLP authors": ["John Malian", "Bill Eklow"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700652", "OA papers": [{"PaperId": "https://openalex.org/W2146388750", "PaperTitle": "Embedded Testing in an In-Circuit Test Environment", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Cisco Systems (Norway)": 1.0, "Cisco Systems (China)": 1.0}, "Authors": ["John Malian", "Bill Eklow"]}]}, {"DBLP title": "Hardware-based Error Rate Testing of Digital Baseband Communication Systems.", "DBLP authors": ["Amirhossein Alimohammad", "Saeed Fouladi Fard", "Bruce F. Cockburn"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700653", "OA papers": [{"PaperId": "https://openalex.org/W2171884398", "PaperTitle": "Hardware-based Error Rate Testing of Digital Baseband Communication Systems", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Alberta": 3.0}, "Authors": ["Amirhossein Alimohammad", "S.F. Fard", "Bruce F. Cockburn"]}]}, {"DBLP title": "A Tutorial on STDF Fail Datalog Standard.", "DBLP authors": ["Ajay Khoche", "Phil Burlison", "John Rowe", "Glenn Plowman"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700654", "OA papers": [{"PaperId": "https://openalex.org/W2014450196", "PaperTitle": "A Tutorial on STDF Fail Datalog Standard", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Verigy Pte Limited, Cupertino, CA, USA": 1.0, "Verigy Pte Ltd. Cupertino, CA - USA": 1.0, "Teradyne (United States)": 1.0, "Qualcomm (United Kingdom)": 1.0}, "Authors": ["Ajay Khoche", "P. Burlison", "J. E. Rowe", "G. Plowman"]}]}, {"DBLP title": "Justifying DFT with a Hierarchical Top-Down Cost-Benefit Model.", "DBLP authors": ["Scott Davidson"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700656", "OA papers": [{"PaperId": "https://openalex.org/W1968891175", "PaperTitle": "Justifying DFT with a Hierarchical Top-Down Cost-Benefit Model", "Year": 2008, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Oracle (United States)": 1.0}, "Authors": ["Sean M. Davidson"]}]}, {"DBLP title": "The Economics of Harm Prevention through Design for Testability.", "DBLP authors": ["Louis Y. Ungar"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700657", "OA papers": [{"PaperId": "https://openalex.org/W2016804600", "PaperTitle": "The Economics of Harm Prevention through Design for Testability", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"a.i. solutions (United States)": 1.0}, "Authors": ["L.Y. Ungar"]}]}, {"DBLP title": "On-chip Timing Uncertainty Measurements on IBM Microprocessors.", "DBLP authors": ["Robert L. Franch", "Phillip J. Restle", "James K. Norman", "William V. Huott", "Joshua Friedrich", "R. Dixon", "Steve Weitzel", "K. van Goor", "Gerard Salem"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.4700707", "OA papers": [{"PaperId": "https://openalex.org/W4229759979", "PaperTitle": "On-chip Timing Uncertainty Measurements on IBM Microprocessors", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"IBM (United States)": 4.0, "IBM Systems and Technology Group, Austin, TX, USA": 4.0, "IBM Systems and Technology Group, Poughkeepsie, NY, USA": 1.0}, "Authors": ["R.L. Franch", "Phillip J. Restle", "Nicholas D. James", "William V. Huott", "J.M. Friedrich", "Richard A. Dixon", "S. Weitzel", "K. Van Goor", "G. Salem"]}]}, {"DBLP title": "DFT Implementationis for Striking the Right Balance between Test Cost and Test Quality for Automotive SOCs.", "DBLP authors": ["Amit Dutta", "Srinivasulu Alampally", "V. Prasanth", "Rubin A. Parekhji"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.5483610", "OA papers": [{"PaperId": "https://openalex.org/W1986601058", "PaperTitle": "DFT Implementationis for Striking the Right Balance between Test Cost and Test Quality for Automotive SOCs", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Texas Instruments (India)": 4.0}, "Authors": ["Amit Dutta", "Srinivasulu Alampaily", "Prasanth", "Rubin A. Parekhji"]}]}, {"DBLP title": "Achieving Zero-Defects for Automotive Applications.", "DBLP authors": ["Rajesh Raina"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.5483611", "OA papers": [{"PaperId": "https://openalex.org/W2138114307", "PaperTitle": "Achieving Zero-Defects for Automotive Applications", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Freescale semiconductor": 1.0}, "Authors": ["R. Raina"]}]}, {"DBLP title": "Robust Design-for-Productization Practices for High Quality Automotive Products.", "DBLP authors": ["Paolo Bernardi", "Fabio Melchiori", "Davide Pandini", "Santo Pugliese", "Davide Appello"], "year": 2008, "doi": "https://doi.org/10.1109/TEST.2008.5483612", "OA papers": [{"PaperId": "https://openalex.org/W2051863905", "PaperTitle": "Robust Design-for-Productization Practices for High Quality Automotive Products", "Year": 2008, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 1.0, "STMicroelectronics (Italy)": 4.0}, "Authors": ["Paolo Bernardi", "Fabio Melchiori", "Davide Pandini", "Santo Pugliese", "D. Appello"]}]}]