
---------- Begin Simulation Statistics ----------
final_tick                               829801232500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99758                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                   100080                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10209.82                       # Real time elapsed on the host
host_tick_rate                               81274848                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018513595                       # Number of instructions simulated
sim_ops                                    1021795176                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.829801                       # Number of seconds simulated
sim_ticks                                829801232500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.034374                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              121629541                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           139748855                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12358215                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        185725689                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17181970                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17230269                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           48299                       # Number of indirect misses.
system.cpu0.branchPred.lookups              241980004                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1660452                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819890                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6700441                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221015848                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26199681                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466151                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       72947345                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892415465                       # Number of instructions committed
system.cpu0.commit.committedOps             893237543                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1485141941                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.601449                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.377388                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1055852358     71.09%     71.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    259960316     17.50%     88.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     54689610      3.68%     92.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     58803678      3.96%     96.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     18073132      1.22%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6918204      0.47%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1508757      0.10%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3136205      0.21%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26199681      1.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1485141941                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341079                       # Number of function calls committed.
system.cpu0.commit.int_insts                863525738                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280412385                       # Number of loads committed
system.cpu0.commit.membars                    1641832                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641838      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491126028     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7836262      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638713      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281232267     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762385     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893237543                       # Class of committed instruction
system.cpu0.commit.refs                     390994680                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892415465                       # Number of Instructions Simulated
system.cpu0.committedOps                    893237543                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.829032                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.829032                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            211014592                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5660812                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           118017001                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             979447467                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               592042416                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                685582370                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6706524                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9565526                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3471613                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  241980004                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                166837834                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    907351652                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4971686                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     999302630                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          124                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               24728634                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.148249                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         579101317                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         138811511                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.612222                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1498817515                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.667276                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.906355                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               789534434     52.68%     52.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               530574436     35.40%     88.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                93372804      6.23%     94.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67779804      4.52%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13533828      0.90%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2141765      0.14%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  210801      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     486      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1669157      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1498817515                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      133438624                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7304949                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               228827595                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.589299                       # Inst execution rate
system.cpu0.iew.exec_refs                   438733239                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 117691194                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              176344683                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            319852777                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            824513                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2767367                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           118450074                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          966177324                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            321042045                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5061590                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            961886953                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                814170                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1796017                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6706524                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3547806                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        66578                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        14683449                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        46674                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         6627                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5105511                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     39440392                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7867779                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          6627                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       666562                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6638387                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                420818621                       # num instructions consuming a value
system.cpu0.iew.wb_count                    951190204                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841567                       # average fanout of values written-back
system.cpu0.iew.wb_producers                354147212                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.582746                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     951274920                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1168586944                       # number of integer regfile reads
system.cpu0.int_regfile_writes              613254842                       # number of integer regfile writes
system.cpu0.ipc                              0.546737                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.546737                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643336      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            515173133     53.28%     53.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7901513      0.82%     54.27% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639166      0.17%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           323511247     33.46%     87.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          117080097     12.11%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             966948543                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     996817                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001031                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 171709     17.23%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                710762     71.30%     88.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               114341     11.47%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             966301969                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3433774064                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    951190153                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1039122539                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 963710814                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                966948543                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2466510                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       72939778                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            62752                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           359                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13692219                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1498817515                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.645141                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.847819                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          818052187     54.58%     54.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          462426138     30.85%     85.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          160659525     10.72%     96.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           49283695      3.29%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7444294      0.50%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             386853      0.03%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             391903      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              93949      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              78971      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1498817515                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.592400                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10094261                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1329071                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           319852777                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          118450074                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1510                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1632256139                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    27346329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              185599466                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569168622                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5366140                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               598131785                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6655972                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5303                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1183906832                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             975509429                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          633256324                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                682520470                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13531437                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6706524                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25726586                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                64087698                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1183906788                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        132684                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4539                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 11615033                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4524                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2425108051                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1946049055                       # The number of ROB writes
system.cpu0.timesIdled                       19493564                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1477                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.937262                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8557736                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9731638                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1506252                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         12648160                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            225729                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         269207                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           43478                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14826270                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        21444                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819643                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1336732                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299752                       # Number of branches committed
system.cpu1.commit.bw_lim_events               624347                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459605                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9658497                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41845884                       # Number of instructions committed
system.cpu1.commit.committedOps              42665719                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232636936                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183400                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.782739                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    213565578     91.80%     91.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9105072      3.91%     95.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3624166      1.56%     97.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3575327      1.54%     98.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1091178      0.47%     99.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       182211      0.08%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       767608      0.33%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       101449      0.04%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       624347      0.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232636936                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317273                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40180578                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552454                       # Number of loads committed
system.cpu1.commit.membars                    1639361                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639361      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24988270     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372097     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665850      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42665719                       # Class of committed instruction
system.cpu1.commit.refs                      16037959                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41845884                       # Number of Instructions Simulated
system.cpu1.committedOps                     42665719                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.621215                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.621215                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            194351098                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               172245                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8082051                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              57549516                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9464471                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27319072                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1337845                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               348440                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2122365                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14826270                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7196016                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    224251838                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               259627                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      59657077                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3014730                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.063030                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8835587                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8783465                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.253617                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         234594851                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.257798                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.684771                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               195450847     83.31%     83.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                25134622     10.71%     94.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9235229      3.94%     97.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3188851      1.36%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  917953      0.39%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  426876      0.18%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  211741      0.09%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      42      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   28690      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           234594851                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         629844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1413355                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11579771                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.207418                       # Inst execution rate
system.cpu1.iew.exec_refs                    18150812                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5144794                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              169263949                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13734696                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            820516                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1424482                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5726803                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           52316961                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             13006018                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1411343                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             48789765                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                643831                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               631434                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1337845                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2301179                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        38184                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          223942                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        14251                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2210                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1979                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2182242                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1241298                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2210                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       553450                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        859905                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 24319082                       # num instructions consuming a value
system.cpu1.iew.wb_count                     47801189                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.802422                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19514167                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203215                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      47827855                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62059703                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30472800                       # number of integer regfile writes
system.cpu1.ipc                              0.177897                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177897                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639565      3.27%      3.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29914931     59.59%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  57      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     62.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14150823     28.19%     91.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4495632      8.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50201108                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     921070                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018348                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138671     15.06%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                682293     74.08%     89.13% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               100102     10.87%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49482597                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         335982481                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     47801177                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         61969314                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49856984                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50201108                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2459977                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9651241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            64372                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           372                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5283619                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    234594851                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.213991                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.642203                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202655271     86.39%     86.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           20195061      8.61%     94.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7763685      3.31%     98.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2285849      0.97%     99.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1215694      0.52%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             217126      0.09%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             191953      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              40690      0.02%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29522      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      234594851                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.213418                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6574077                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1218992                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13734696                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5726803                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    204                       # number of misc regfile reads
system.cpu1.numCycles                       235224695                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1424360123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              176925746                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27215375                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5428745                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11084692                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                756142                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9089                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72090518                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55802121                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           35174401                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27273498                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11430094                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1337845                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             17946745                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 7959026                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        72090506                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26325                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               849                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11459816                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           848                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   284335739                       # The number of ROB reads
system.cpu1.rob.rob_writes                  106610500                       # The number of ROB writes
system.cpu1.timesIdled                          52853                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            82.867281                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11232587                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13554912                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2978083                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17321716                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            245762                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         585541                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          339779                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20416608                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        22439                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819636                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2026570                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10232665                       # Number of branches committed
system.cpu2.commit.bw_lim_events               704197                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459608                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       29405075                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41662025                       # Number of instructions committed
system.cpu2.commit.committedOps              42481861                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    230885316                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.183996                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.778819                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    211543523     91.62%     91.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9354540      4.05%     95.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3799900      1.65%     97.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3591847      1.56%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1075091      0.47%     99.34% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       178917      0.08%     99.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       537652      0.23%     99.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        99649      0.04%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       704197      0.30%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    230885316                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318260                       # Number of function calls committed.
system.cpu2.commit.int_insts                 40004230                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11491646                       # Number of loads committed
system.cpu2.commit.membars                    1639358                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639358      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24878094     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12311282     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652986      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42481861                       # Class of committed instruction
system.cpu2.commit.refs                      15964280                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41662025                       # Number of Instructions Simulated
system.cpu2.committedOps                     42481861                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.676284                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.676284                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            175939013                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               956096                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10112873                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              80698783                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                15208018                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 40626390                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2027668                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               824846                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2044266                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20416608                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 11663986                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    218685519                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               272131                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      91036777                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                5958362                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.086333                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          14180642                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11478349                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.384957                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         235845355                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.397869                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.885347                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               178568840     75.71%     75.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                35821905     15.19%     90.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                13701834      5.81%     96.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4117298      1.75%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1286203      0.55%     99.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1038613      0.44%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1282573      0.54%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      43      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28046      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           235845355                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         640147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2102054                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                13343864                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.219418                       # Inst execution rate
system.cpu2.iew.exec_refs                    18091768                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5119090                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              156117007                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19545637                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1988302                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1988336                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7983512                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           71878438                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12972678                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1592900                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             51889152                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                855450                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               640972                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2027668                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2335398                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        35995                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          220427                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        14436                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2333                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1634                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      8053991                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3510878                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2333                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       635632                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1466422                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25632299                       # num instructions consuming a value
system.cpu2.iew.wb_count                     50904368                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.787733                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20191415                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.215254                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      50930050                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                66708534                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31839975                       # number of integer regfile writes
system.cpu2.ipc                              0.176172                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.176172                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639563      3.07%      3.07% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             33258384     62.19%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  51      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   88      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.25% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14114463     26.39%     91.64% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4469491      8.36%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              53482052                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     910300                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017021                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 131866     14.49%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     14.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                679047     74.60%     89.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                99383     10.92%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              52752773                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         343782552                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     50904356                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        101276121                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  65863270                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 53482052                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6015168                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       29396576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            62821                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3555560                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     21493975                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    235845355                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.226767                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.649782                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          201013288     85.23%     85.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22832705      9.68%     94.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7868390      3.34%     98.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2430475      1.03%     99.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1228731      0.52%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             221042      0.09%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             182552      0.08%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              39680      0.02%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              28492      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      235845355                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.226154                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         12398732                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2351102                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19545637                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7983512                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu2.numCycles                       236485502                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1423098462                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              161485502                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27112090                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3473318                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                17513590                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                600585                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 7474                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             98470909                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              77936560                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49657408                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 39474038                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10641255                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2027668                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15317780                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                22545318                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        98470897                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         26777                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               842                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  8913415                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           840                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   302066976                       # The number of ROB reads
system.cpu2.rob.rob_writes                  148739196                       # The number of ROB writes
system.cpu2.timesIdled                          51307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.788575                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10366187                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10710135                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2130610                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15625466                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            211184                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         264483                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           53299                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18067099                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19587                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819663                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1691586                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10571074                       # Number of branches committed
system.cpu3.commit.bw_lim_events               562407                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459653                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       19770803                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42590221                       # Number of instructions committed
system.cpu3.commit.committedOps              43410053                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    233014971                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.186297                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.778469                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    213349462     91.56%     91.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9390138      4.03%     95.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3804437      1.63%     97.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3750694      1.61%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1105790      0.47%     99.31% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       178793      0.08%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       770172      0.33%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       103078      0.04%     99.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       562407      0.24%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    233014971                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292197                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40873104                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11833544                       # Number of loads committed
system.cpu3.commit.membars                    1639343                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639343      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25380720     58.47%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12653207     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736642      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43410053                       # Class of committed instruction
system.cpu3.commit.refs                      16389861                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42590221                       # Number of Instructions Simulated
system.cpu3.committedOps                     43410053                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.565410                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.565410                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            186399479                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               440749                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9542174                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70357037                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                11753534                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 34467761                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1692784                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               600584                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2162085                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18067099                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9573153                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    222931966                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               264977                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      76418125                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                4263616                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.076222                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11411850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10577371                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.322396                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         236475643                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.330628                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.778655                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               187322440     79.21%     79.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30514569     12.90%     92.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12278241      5.19%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3882182      1.64%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1348768      0.57%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  757873      0.32%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  344576      0.15%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      30      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26964      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           236475643                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         556415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1778299                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12950421                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.218914                       # Inst execution rate
system.cpu3.iew.exec_refs                    18724093                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5238396                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              160540681                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17218598                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1368210                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1514757                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6921840                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           63168961                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13485697                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1517168                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             51889712                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                772993                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               829130                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1692784                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2454696                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        40625                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          236634                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        16858                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2314                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1620                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5385054                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2365523                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2314                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       582296                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1196003                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25526298                       # num instructions consuming a value
system.cpu3.iew.wb_count                     50804442                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.787979                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20114178                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.214336                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      50834108                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                66328513                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31997647                       # number of integer regfile writes
system.cpu3.ipc                              0.179681                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.179681                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639581      3.07%      3.07% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             32510837     60.87%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.94% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14653821     27.44%     91.38% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4602495      8.62%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53406880                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     912595                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017088                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 131150     14.37%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     14.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                684900     75.05%     89.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                96541     10.58%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              52679878                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         344271118                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     50804430                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         82929008                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  59066254                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53406880                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4102707                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       19758907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            69148                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1643054                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     13034908                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    236475643                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.225845                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.647394                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          201646131     85.27%     85.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           22824541      9.65%     94.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7895601      3.34%     98.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2444780      1.03%     99.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1211560      0.51%     99.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             206005      0.09%     99.90% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             176804      0.07%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              42060      0.02%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              28161      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      236475643                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.225315                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9649621                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1839873                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17218598                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6921840                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    238                       # number of misc regfile reads
system.cpu3.numCycles                       237032058                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1422552761                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              168878825                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27605742                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5444356                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                13966985                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                814523                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7631                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             86438013                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              67723951                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           42898717                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 33812114                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              11568090                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1692784                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             18097280                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                15292975                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        86438001                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27655                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               895                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10297897                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           893                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   295632081                       # The number of ROB reads
system.cpu3.rob.rob_writes                  129826323                       # The number of ROB writes
system.cpu3.timesIdled                          41165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4088278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8151524                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       707736                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        50521                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44392096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3964465                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     89213132                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4014986                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1205619                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2993182                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1069943                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1023                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            661                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2881006                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2880953                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1205619                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            88                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12238095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12238095                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    453104320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               453104320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1463                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4088397                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4088397    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4088397                       # Request fanout histogram
system.membus.respLayer1.occupancy        22036282500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21571503257                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5829560364.754098                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   32260727003.781178                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          118     96.72%     96.72% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     97.54% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 252626088000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   118594868000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 711206364500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     11587540                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11587540                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     11587540                       # number of overall hits
system.cpu2.icache.overall_hits::total       11587540                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        76446                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         76446                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        76446                       # number of overall misses
system.cpu2.icache.overall_misses::total        76446                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1262962499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1262962499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1262962499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1262962499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     11663986                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11663986                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     11663986                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11663986                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006554                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006554                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006554                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006554                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 16520.975578                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16520.975578                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 16520.975578                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16520.975578                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          450                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    37.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        67919                       # number of writebacks
system.cpu2.icache.writebacks::total            67919                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         8495                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         8495                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         8495                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         8495                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        67951                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        67951                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        67951                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        67951                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1082156499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1082156499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1082156499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1082156499                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005826                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005826                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005826                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005826                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 15925.541920                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15925.541920                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 15925.541920                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15925.541920                       # average overall mshr miss latency
system.cpu2.icache.replacements                 67919                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     11587540                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11587540                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        76446                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        76446                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1262962499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1262962499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     11663986                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11663986                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006554                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006554                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 16520.975578                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16520.975578                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         8495                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         8495                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        67951                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        67951                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1082156499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1082156499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005826                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005826                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 15925.541920                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15925.541920                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.984145                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11580535                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            67919                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           170.505087                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        352192000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.984145                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999505                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999505                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23395923                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23395923                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13705093                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13705093                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13705093                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13705093                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2528377                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2528377                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2528377                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2528377                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 334371867406                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 334371867406                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 334371867406                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 334371867406                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16233470                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16233470                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16233470                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16233470                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.155751                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.155751                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.155751                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.155751                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 132247.630557                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 132247.630557                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 132247.630557                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 132247.630557                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2290635                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       274752                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            35968                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3678                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    63.685359                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.701468                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       985919                       # number of writebacks
system.cpu2.dcache.writebacks::total           985919                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1949878                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1949878                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1949878                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1949878                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       578499                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       578499                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       578499                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       578499                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  69177689440                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69177689440                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  69177689440                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  69177689440                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.035636                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.035636                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.035636                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.035636                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 119581.346623                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 119581.346623                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 119581.346623                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 119581.346623                       # average overall mshr miss latency
system.cpu2.dcache.replacements                985919                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     11101625                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11101625                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1479256                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1479256                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 154605361500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 154605361500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12580881                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12580881                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117580                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117580                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104515.622380                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104515.622380                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1199823                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1199823                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       279433                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       279433                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  30256586500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  30256586500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.022211                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.022211                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 108278.501465                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108278.501465                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2603468                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2603468                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1049121                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1049121                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 179766505906                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 179766505906                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3652589                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3652589                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.287227                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.287227                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 171349.640228                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 171349.640228                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       750055                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       750055                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       299066                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       299066                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  38921102940                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  38921102940                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081878                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081878                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 130142.185805                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 130142.185805                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          330                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          212                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5073000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5073000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.391144                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.391144                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23929.245283                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23929.245283                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          138                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          138                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           74                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       810500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       810500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.136531                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.136531                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 10952.702703                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10952.702703                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          201                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          168                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          168                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1437000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1437000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.455285                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.455285                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8553.571429                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8553.571429                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1291000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1291000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.447154                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.447154                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7824.242424                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7824.242424                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       457000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       457000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       438000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       438000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400236                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400236                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       419400                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       419400                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44387403500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44387403500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819636                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819636                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.511691                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.511691                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 105835.487601                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 105835.487601                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       419400                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       419400                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  43968003500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  43968003500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.511691                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.511691                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 104835.487601                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 104835.487601                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.755104                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15102814                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           997719                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.137342                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        352203500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.755104                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.898597                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.898597                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35105780                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35105780                       # Number of data accesses
system.cpu3.numPwrStateTransitions                269                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5266124088.888889                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   30709919493.381706                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          131     97.04%     97.04% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     97.78% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.74%     98.52% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 252625820500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   118874480500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 710926752000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9511283                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9511283                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9511283                       # number of overall hits
system.cpu3.icache.overall_hits::total        9511283                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        61870                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         61870                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        61870                       # number of overall misses
system.cpu3.icache.overall_misses::total        61870                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1045101000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1045101000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1045101000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1045101000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9573153                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9573153                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9573153                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9573153                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006463                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006463                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006463                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006463                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 16891.886213                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16891.886213                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 16891.886213                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16891.886213                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          261                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           29                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        54842                       # number of writebacks
system.cpu3.icache.writebacks::total            54842                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         6996                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         6996                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         6996                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         6996                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        54874                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        54874                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        54874                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        54874                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    903776500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    903776500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    903776500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    903776500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005732                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005732                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005732                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005732                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 16470.031345                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16470.031345                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 16470.031345                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16470.031345                       # average overall mshr miss latency
system.cpu3.icache.replacements                 54842                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9511283                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9511283                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        61870                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        61870                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1045101000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1045101000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9573153                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9573153                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006463                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006463                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 16891.886213                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16891.886213                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         6996                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         6996                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        54874                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        54874                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    903776500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    903776500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005732                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005732                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 16470.031345                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16470.031345                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.986121                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9496327                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            54842                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           173.157926                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        358533000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.986121                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999566                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999566                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19201180                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19201180                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14206223                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14206223                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14206223                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14206223                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2575423                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2575423                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2575423                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2575423                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 349031367616                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 349031367616                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 349031367616                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 349031367616                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16781646                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16781646                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16781646                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16781646                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.153467                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.153467                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.153467                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.153467                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 135523.899420                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135523.899420                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 135523.899420                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135523.899420                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2467112                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       329691                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            39363                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4673                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    62.675914                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    70.552322                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       996712                       # number of writebacks
system.cpu3.dcache.writebacks::total           996712                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1989763                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1989763                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1989763                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1989763                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       585660                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       585660                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       585660                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       585660                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70812929092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70812929092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70812929092                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70812929092                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.034899                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.034899                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.034899                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.034899                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 120911.329256                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 120911.329256                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 120911.329256                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 120911.329256                       # average overall mshr miss latency
system.cpu3.dcache.replacements                996712                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11529325                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11529325                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1516076                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1516076                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 159823456500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 159823456500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     13045401                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     13045401                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.116215                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.116215                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105419.158736                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105419.158736                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1233635                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1233635                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       282441                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       282441                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30951005500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30951005500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.021651                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.021651                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 109583.967979                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109583.967979                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2676898                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2676898                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1059347                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1059347                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 189207911116                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 189207911116                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736245                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736245                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.283533                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.283533                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 178608.058659                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 178608.058659                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       756128                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       756128                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       303219                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       303219                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39861923592                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39861923592                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.081156                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.081156                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 131462.486163                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 131462.486163                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          361                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          361                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          193                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          193                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5130500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5130500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          554                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.348375                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.348375                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26582.901554                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26582.901554                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          120                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           73                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       900500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       900500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.131769                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.131769                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12335.616438                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12335.616438                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          204                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1379000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1379000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          373                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.453083                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.453083                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8159.763314                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8159.763314                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1228000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1228000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.439678                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.439678                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7487.804878                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7487.804878                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       384500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       384500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       371500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       371500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396906                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396906                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       422757                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       422757                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  44433372500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  44433372500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819663                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819663                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.515769                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.515769                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 105103.812592                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 105103.812592                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       422757                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       422757                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44010615500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44010615500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.515769                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.515769                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 104103.812592                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 104103.812592                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.683960                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15611847                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1008200                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.484871                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        358544500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.683960                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.865124                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.865124                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36212701                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36212701                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 20                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1367316950                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3335649126.856308                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       159000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  10774312500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             10                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   816128063000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  13673169500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    141994539                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       141994539                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    141994539                       # number of overall hits
system.cpu0.icache.overall_hits::total      141994539                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     24843295                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      24843295                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     24843295                       # number of overall misses
system.cpu0.icache.overall_misses::total     24843295                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 334608350497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 334608350497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 334608350497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 334608350497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    166837834                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    166837834                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    166837834                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    166837834                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.148907                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.148907                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.148907                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.148907                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13468.758894                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13468.758894                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13468.758894                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13468.758894                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2936                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.918367                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23107662                       # number of writebacks
system.cpu0.icache.writebacks::total         23107662                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1735600                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1735600                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1735600                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1735600                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23107695                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23107695                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23107695                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23107695                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 294262715497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 294262715497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 294262715497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 294262715497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138504                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138504                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138504                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138504                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12734.403648                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12734.403648                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12734.403648                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12734.403648                       # average overall mshr miss latency
system.cpu0.icache.replacements              23107662                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    141994539                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      141994539                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     24843295                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     24843295                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 334608350497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 334608350497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    166837834                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    166837834                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.148907                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.148907                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13468.758894                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13468.758894                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1735600                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1735600                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23107695                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23107695                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 294262715497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 294262715497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138504                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138504                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12734.403648                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12734.403648                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999935                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          165100772                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23107662                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.144850                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999935                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        356783362                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       356783362                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    387620772                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       387620772                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    387620772                       # number of overall hits
system.cpu0.dcache.overall_hits::total      387620772                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23109459                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23109459                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23109459                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23109459                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 720762838804                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 720762838804                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 720762838804                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 720762838804                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    410730231                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    410730231                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    410730231                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    410730231                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.056264                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056264                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.056264                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056264                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31189.083172                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31189.083172                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31189.083172                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31189.083172                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3972058                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       178341                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            69161                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2257                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.432050                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.016837                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     18314010                       # number of writebacks
system.cpu0.dcache.writebacks::total         18314010                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5203091                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5203091                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5203091                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5203091                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17906368                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17906368                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17906368                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17906368                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 336315179232                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 336315179232                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 336315179232                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 336315179232                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043596                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043596                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.043596                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043596                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18781.875768                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18781.875768                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18781.875768                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18781.875768                       # average overall mshr miss latency
system.cpu0.dcache.replacements              18314010                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    283206721                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      283206721                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17764052                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17764052                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 440207701500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 440207701500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    300970773                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    300970773                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.059023                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.059023                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24780.815858                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24780.815858                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2879044                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2879044                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14885008                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14885008                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 252127919000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 252127919000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049457                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049457                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16938.379811                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16938.379811                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    104414051                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     104414051                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5345407                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5345407                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 280555137304                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 280555137304                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759458                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759458                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.048701                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048701                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 52485.271431                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52485.271431                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2324047                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2324047                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3021360                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3021360                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  84187260232                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  84187260232                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027527                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027527                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27864.028197                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27864.028197                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1271                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1271                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10510500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10510500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.417543                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.417543                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8269.472856                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8269.472856                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1244                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1244                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1007500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1007500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008870                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008870                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 37314.814815                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37314.814815                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2679                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2679                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          267                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          267                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2781000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2781000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2946                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2946                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.090631                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.090631                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10415.730337                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10415.730337                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          262                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          262                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2520000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2520000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.088934                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.088934                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9618.320611                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9618.320611                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       402647                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         402647                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       417243                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       417243                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  44862894000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  44862894000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819890                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819890                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508901                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508901                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 107522.220864                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 107522.220864                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       417243                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       417243                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44445651000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44445651000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508901                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508901                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 106522.220864                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 106522.220864                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.946702                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          406351896                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         18323295                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.176792                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.946702                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998334                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998334                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        841435549                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       841435549                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23055552                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17038791                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               65806                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               72543                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               65657                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               71969                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               52649                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               73180                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40496147                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23055552                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17038791                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              65806                       # number of overall hits
system.l2.overall_hits::.cpu1.data              72543                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              65657                       # number of overall hits
system.l2.overall_hits::.cpu2.data              71969                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              52649                       # number of overall hits
system.l2.overall_hits::.cpu3.data              73180                       # number of overall hits
system.l2.overall_hits::total                40496147                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             52143                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1274773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2016                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            916673                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2294                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            914270                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2225                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            923379                       # number of demand (read+write) misses
system.l2.demand_misses::total                4087773                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            52143                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1274773                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2016                       # number of overall misses
system.l2.overall_misses::.cpu1.data           916673                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2294                       # number of overall misses
system.l2.overall_misses::.cpu2.data           914270                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2225                       # number of overall misses
system.l2.overall_misses::.cpu3.data           923379                       # number of overall misses
system.l2.overall_misses::total               4087773                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4414279000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 141621930500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    192772500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 112096991500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    222273500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 110429834999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    217621000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 112109683000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     481305385999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4414279000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 141621930500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    192772500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 112096991500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    222273500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 110429834999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    217621000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 112109683000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    481305385999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23107695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        18313564                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           67822                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          989216                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           67951                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          986239                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           54874                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          996559                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44583920                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23107695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       18313564                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          67822                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         989216                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          67951                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         986239                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          54874                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         996559                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44583920                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002257                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.069608                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.029725                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.926666                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.033760                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.927027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.040547                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.926567                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.091687                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002257                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.069608                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.029725                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.926666                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.033760                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.927027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.040547                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.926567                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.091687                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84657.173542                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111095.803331                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95621.279762                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 122286.782200                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 96893.417611                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120784.708017                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 97807.191011                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 121412.424367                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117742.689234                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84657.173542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111095.803331                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95621.279762                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 122286.782200                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 96893.417611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120784.708017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 97807.191011                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 121412.424367                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117742.689234                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2993183                       # number of writebacks
system.l2.writebacks::total                   2993183                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            308                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             83                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            325                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             88                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            257                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1196                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           308                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            83                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           325                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            88                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           257                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1196                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        52109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1274735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       916590                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1969                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       914182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       923316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4086577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        52109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1274735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       916590                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1969                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       914182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       923316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4086577                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3891142501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 128872186500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    154825500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 102925895001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    179696500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 101281591502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    180494500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 102871393500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 440357225504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3891142501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 128872186500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    154825500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 102925895001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    179696500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 101281591502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    180494500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 102871393500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 440357225504                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.069606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.025184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.926582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.028977                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.926938                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.035864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.926504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.091660                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.069606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.025184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.926582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.028977                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.926938                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.035864                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.926504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.091660                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74673.137097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101097.237073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90647.248244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 112292.186257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 91262.823768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110789.308367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 91714.684959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 111415.153100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107756.987206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74673.137097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101097.237073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90647.248244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 112292.186257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 91262.823768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110789.308367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 91714.684959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 111415.153100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107756.987206                       # average overall mshr miss latency
system.l2.replacements                        8070494                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5876088                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5876088                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5876088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5876088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     38399073                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         38399073                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     38399074                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     38399074                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   68                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                144                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       634500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        68000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       702500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              212                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.869048                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.536585                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.565217                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.560976                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.679245                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8691.780822                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2615.384615                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4878.472222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           143                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1468000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       443000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       561000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       464000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2936000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.869048                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.536585                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.543478                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.560976                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.674528                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20109.589041                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20136.363636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        22440                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20173.913043                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20531.468531                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              127                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        44000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        97500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       141500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            169                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.739726                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.631579                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.751479                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1629.629630                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4431.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1114.173228                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          125                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1074500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       519000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       485500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       513500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2592500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.739726                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.631579                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.739645                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19898.148148                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19961.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20229.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 24452.380952                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20740                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2612846                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            27938                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            28576                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            31302                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2700662                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         838660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         680110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         678774                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         683412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2880956                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  95201893000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82108133000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81233107500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82195535500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  340738669000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3451506                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       708048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       707350                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       714714                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5581618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.242984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.960542                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.959601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.956203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.516151                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113516.673026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120727.724927                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119676.221393                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 120272.303530                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118272.777856                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       838660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       680110                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       678774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       683412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2880956                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  86815293000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75307033000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74445367001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75361415500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 311929108501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.242984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.960542                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.959601                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.956203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.516151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 103516.673026                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110727.724927                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109676.220658                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 110272.303530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108272.777682                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23055552                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         65806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         65657                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         52649                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23239664                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        52143                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2016                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2294                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2225                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            58678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4414279000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    192772500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    222273500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    217621000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5046946000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23107695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        67822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        67951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        54874                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       23298342                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.029725                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.033760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.040547                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002519                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84657.173542                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95621.279762                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 96893.417611                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 97807.191011                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86010.872900                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          308                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          325                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          257                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           924                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        52109                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1969                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1968                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        57754                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3891142501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    154825500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    179696500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    180494500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4406159001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.025184                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.028977                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.035864                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002479                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74673.137097                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90647.248244                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 91262.823768                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 91714.684959                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76291.841275                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14425945                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        44605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        43393                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        41878                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14555821                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       436113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       236563                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       235496                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       239967                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1148139                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  46420037500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29988858500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  29196727499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29914147500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 135519770999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14862058                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       281168                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       278889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       281845                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15703960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.841358                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.844408                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.851415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106440.389303                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 126769.015019                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 123979.717273                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124659.421921                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118034.289401                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           38                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           83                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           88                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data           63                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          272                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       436075                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       236480                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       235408                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       239904                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1147867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  42056893500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27618862001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  26836224501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27509978000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 124021958002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029341                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.841063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.844092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.851191                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96444.174741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116791.534172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113998.778720                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114670.776644                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108045.581938                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           34                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              88                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            92                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.894737                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.956522                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           34                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           88                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       672500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       414500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       457000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       196000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1740000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.894737                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.956522                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19779.411765                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19738.095238                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19869.565217                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19600                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19772.727273                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999889                       # Cycle average of tags in use
system.l2.tags.total_refs                    88848722                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8070498                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.009076                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.765422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.931048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       19.513606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.058669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.200297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.035266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.143234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.071689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.280659                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.558835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.077048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.304900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.017863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.020010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 718947002                       # Number of tag accesses
system.l2.tags.data_accesses                718947002                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3334912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      81582784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        109312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58661760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        126016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      58507648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        125952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59092224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          261540608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3334912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       109312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       126016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       125952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3696192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    191563648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       191563648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          52108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1274731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         916590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         914182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         923316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4086572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2993182                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2993182                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4018929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         98316055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           131733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         70693749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           151863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         70508027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           151786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         71212504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             315184646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4018929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       131733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       151863                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       151786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4454310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230854861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230854861                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230854861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4018929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        98316055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          131733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        70693749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          151863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        70508027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          151786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        71212504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            546039507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2968209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     52108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1243137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    911781.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    909089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    916704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003772221750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       183809                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       183809                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8989671                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2793473                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4086572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2993183                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4086572                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2993183                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  48108                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24974                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            217907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            222690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            250052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            361654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            247301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            261759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            264414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            281743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            262548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            236335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           258491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           232023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           273912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           234770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           210970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           221895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            165873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            171698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            180705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            190550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            199962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            223916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            207422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            182787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           185010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           183331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           218499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           182686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           162204                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 194955378500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20192320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            270676578500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48274.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67024.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1377495                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1582615                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.32                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4086572                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2993183                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1183322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1093656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  829344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  445040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  116407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   66256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   67613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   67822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   54924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  22083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  60742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 125581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 187094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 210806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 213752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 204535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 204814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 210467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 202935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 194007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 186195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 182761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 183143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4046520                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.816832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.109387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   147.937259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3043145     75.20%     75.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       743574     18.38%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        99541      2.46%     96.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39538      0.98%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21163      0.52%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13701      0.34%     97.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11162      0.28%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9414      0.23%     98.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65282      1.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4046520                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       183809                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.970894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.515879                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       183808    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        183809                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       183809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.148159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.576477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171411     93.25%     93.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              664      0.36%     93.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9393      5.11%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1750      0.95%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              469      0.26%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               93      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        183809                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              258461696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3078912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               189963328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               261540608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            191563712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       311.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       228.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    315.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  829801214500                       # Total gap between requests
system.mem_ctrls.avgGap                     117207.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3334912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     79560768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       109312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58353984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       126016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58181696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       125952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     58669056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    189963328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4018928.713750735391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 95879308.060680657625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 131732.752035891928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 70322845.658101618290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 151862.873980486649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 70115220.032527491450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 151785.747076484346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 70702541.406504839659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 228926302.540771394968                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        52108                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1274731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1708                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       916590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       914182                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1968                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       923316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2993183                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1739735000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  76210435000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     83028500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64765190250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     96639000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63223585500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     97579750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  64460385500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20002592892750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33387.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59785.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48611.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     70658.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49080.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     69158.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     49583.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     69814.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6682716.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14449132320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7679876985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13786940160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7726988520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     65503414080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     163641889380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     180839976960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       453628218405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        546.670938                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 468263718500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  27708720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 333828794000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14443099020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7676666415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15047692800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7766895420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     65503414080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     300861928650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      65286259680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       476585956065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.337489                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 166641627750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  27708720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 635450884750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5834784114.754098                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32259564499.967003                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          118     96.72%     96.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     97.54% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 252625632500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   117957570500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 711843662000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7120933                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7120933                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7120933                       # number of overall hits
system.cpu1.icache.overall_hits::total        7120933                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75083                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75083                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75083                       # number of overall misses
system.cpu1.icache.overall_misses::total        75083                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1206215498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1206215498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1206215498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1206215498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7196016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7196016                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7196016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7196016                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.010434                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010434                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.010434                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010434                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16065.094602                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16065.094602                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16065.094602                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16065.094602                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          876                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    62.571429                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        67790                       # number of writebacks
system.cpu1.icache.writebacks::total            67790                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7261                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7261                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7261                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7261                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        67822                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        67822                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        67822                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        67822                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1054654998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1054654998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1054654998                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1054654998                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.009425                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009425                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.009425                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009425                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15550.337619                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15550.337619                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15550.337619                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15550.337619                       # average overall mshr miss latency
system.cpu1.icache.replacements                 67790                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7120933                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7120933                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75083                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75083                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1206215498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1206215498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7196016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7196016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.010434                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010434                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16065.094602                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16065.094602                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7261                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7261                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        67822                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        67822                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1054654998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1054654998                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.009425                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009425                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15550.337619                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15550.337619                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.986525                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7134546                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            67790                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           105.244815                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345357500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.986525                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999579                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999579                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14459854                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14459854                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13728209                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13728209                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13728209                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13728209                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2534494                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2534494                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2534494                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2534494                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 348854806230                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 348854806230                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 348854806230                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 348854806230                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16262703                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16262703                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16262703                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16262703                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.155847                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.155847                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.155847                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.155847                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 137642.782437                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 137642.782437                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 137642.782437                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 137642.782437                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2434127                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       225842                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39383                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2794                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.806541                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.831067                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       988971                       # number of writebacks
system.cpu1.dcache.writebacks::total           988971                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1952611                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1952611                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1952611                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1952611                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       581883                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       581883                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       581883                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       581883                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  70653293387                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  70653293387                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  70653293387                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  70653293387                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.035780                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.035780                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.035780                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.035780                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 121421.820859                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 121421.820859                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 121421.820859                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 121421.820859                       # average overall mshr miss latency
system.cpu1.dcache.replacements                988971                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11116379                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11116379                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1480859                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1480859                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 160703301500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 160703301500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12597238                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12597238                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.117554                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.117554                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 108520.326040                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 108520.326040                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1199112                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1199112                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       281747                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       281747                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31067776500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31067776500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.022366                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.022366                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110268.348909                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110268.348909                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2611830                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2611830                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1053635                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1053635                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 188151504730                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 188151504730                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665465                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665465                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.287449                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.287449                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 178573.704110                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 178573.704110                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       753499                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       753499                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       300136                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       300136                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39585516887                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39585516887                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.081882                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.081882                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 131891.931948                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 131891.931948                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          200                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          200                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5299500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5299500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.378072                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.378072                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26497.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26497.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           76                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           76                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       723000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       723000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.143667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.143667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9513.157895                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9513.157895                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          192                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1406500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1406500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          361                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          361                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.468144                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.468144                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8322.485207                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8322.485207                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          166                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1260500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1260500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.459834                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.459834                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7593.373494                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7593.373494                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       504000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       504000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       484000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       484000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401506                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401506                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       418137                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       418137                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  44598054500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  44598054500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819643                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819643                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.510145                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.510145                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 106658.952688                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 106658.952688                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       418136                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       418136                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44179917500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44179917500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.510144                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.510144                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 105659.205378                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 105659.205378                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.358918                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15129894                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           999864                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.131952                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345369000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.358918                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.948716                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.948716                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35166366                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35166366                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 829801232500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          39004908                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8869271                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     38707713                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5077311                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1087                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           704                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1791                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           53                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           53                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5622483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5622482                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      23298342                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15706569                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           92                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           92                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     69323051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     54951664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       203434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2978549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       203821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2970410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       164590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3002003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             133797522                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2957782784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2344164416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8679168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    126603456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      8695680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    126217856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      7021824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    127568832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5706734016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8115431                       # Total snoops (count)
system.tol2bus.snoopTraffic                 194349440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         52699824                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.095100                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.335270                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               48168964     91.40%     91.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4244904      8.05%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 109497      0.21%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 157977      0.30%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  18482      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           52699824                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        89190381471                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1497851341                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         102206365                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1513465622                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          82530989                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       27488987953                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34716317721                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1501135198                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         102013866                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               869539358000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 957112                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747192                       # Number of bytes of host memory used
host_op_rate                                   960216                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1147.62                       # Real time elapsed on the host
host_tick_rate                               34626528                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1098401329                       # Number of instructions simulated
sim_ops                                    1101964377                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.039738                       # Number of seconds simulated
sim_ticks                                 39738125500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.958562                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                4093598                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             4266006                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           513787                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          7915229                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32554                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          50833                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18279                       # Number of indirect misses.
system.cpu0.branchPred.lookups                8313355                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11192                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          3650                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           438471                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4483090                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1484689                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         135735                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        9698179                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            20716368                       # Number of instructions committed
system.cpu0.commit.committedOps              20779506                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     56841045                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.365572                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.422637                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     50449261     88.75%     88.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3257721      5.73%     94.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       780226      1.37%     95.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       244142      0.43%     96.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       259062      0.46%     96.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        84264      0.15%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        77933      0.14%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       203747      0.36%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1484689      2.61%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     56841045                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3171                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               67925                       # Number of function calls committed.
system.cpu0.commit.int_insts                 20535601                       # Number of committed integer instructions.
system.cpu0.commit.loads                      4764738                       # Number of loads committed
system.cpu0.commit.membars                      94875                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        95538      0.46%      0.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        15142043     72.87%     73.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6809      0.03%     73.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1860      0.01%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           442      0.00%     73.37% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1327      0.01%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           221      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          303      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.38% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4767828     22.94%     96.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        762257      3.67%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          560      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          302      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         20779506                       # Class of committed instruction
system.cpu0.commit.refs                       5530947                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   20716368                       # Number of Instructions Simulated
system.cpu0.committedOps                     20779506                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.384117                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.384117                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             36731302                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77037                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             3447387                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              32743535                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 4841436                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 15664205                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                441185                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               208331                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               721974                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    8313355                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2060155                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     52852626                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                46956                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1056                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      37471204                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  91                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           57                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1033020                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.118582                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           5029762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           4126152                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.534489                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          58400102                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.647589                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913703                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                33649356     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                14390100     24.64%     82.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 8597470     14.72%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1381926      2.37%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  100328      0.17%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  103188      0.18%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  115056      0.20%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   20592      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   42086      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            58400102                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2724                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1985                       # number of floating regfile writes
system.cpu0.idleCycles                       11706508                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              461513                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 5648653                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.402623                       # Inst execution rate
system.cpu0.iew.exec_refs                     9374846                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    984074                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               17227551                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              7209938                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             68213                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           254720                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1080336                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           30422397                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8390772                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           340532                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             28226528                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                186729                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6500114                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                441185                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6826171                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       423137                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            8790                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          282                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          162                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2445200                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       314127                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           162                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       273763                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        187750                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 19967523                       # num instructions consuming a value
system.cpu0.iew.wb_count                     25502598                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.800765                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 15989287                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.363769                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      25586678                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                36436791                       # number of integer regfile reads
system.cpu0.int_regfile_writes               18940007                       # number of integer regfile writes
system.cpu0.ipc                              0.295498                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.295498                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            98106      0.34%      0.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             18902429     66.17%     66.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7040      0.02%     66.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1900      0.01%     66.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                442      0.00%     66.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1339      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                221      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               303      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.55% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8550646     29.93%     96.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1003730      3.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            582      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           306      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              28567060                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3246                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6468                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3187                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3291                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     634302                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.022204                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 287053     45.25%     45.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    11      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     27      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     45.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                337445     53.20%     98.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9729      1.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               21      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              29100010                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         116289982                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     25499411                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         40062154                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  30218179                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 28567060                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             204218                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        9642893                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           127926                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         68483                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6122123                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     58400102                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.489161                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.118771                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           43989440     75.32%     75.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            7827379     13.40%     88.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3086469      5.29%     94.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1462431      2.50%     96.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             998048      1.71%     98.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             390762      0.67%     98.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             323860      0.55%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             283416      0.49%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              38297      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       58400102                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.407480                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           106441                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            4985                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             7209938                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1080336                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6000                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2309                       # number of misc regfile writes
system.cpu0.numCycles                        70106610                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9369652                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               26804954                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             15507804                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                730127                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 5552711                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4194493                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               137562                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             41610597                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              31610398                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           23628871                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 15412651                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                185338                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                441185                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              5403206                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 8121071                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2772                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        41607825                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4785395                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             65246                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3242212                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         65245                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    85804089                       # The number of ROB reads
system.cpu0.rob.rob_writes                   62516112                       # The number of ROB writes
system.cpu0.timesIdled                         114137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2559                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.087180                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4181636                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4263183                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           512053                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          8007615                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11327                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15667                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4340                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8326241                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1800                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3200                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           440886                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4293667                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1445350                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         148547                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9938744                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19689080                       # Number of instructions committed
system.cpu1.commit.committedOps              19760485                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     55374111                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.356854                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.414357                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     49356250     89.13%     89.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3077900      5.56%     94.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       718477      1.30%     95.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       217603      0.39%     96.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       223594      0.40%     96.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        68037      0.12%     96.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        72839      0.13%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       194061      0.35%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1445350      2.61%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     55374111                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               18727                       # Number of function calls committed.
system.cpu1.commit.int_insts                 19513512                       # Number of committed integer instructions.
system.cpu1.commit.loads                      4608001                       # Number of loads committed
system.cpu1.commit.membars                     107223                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       107223      0.54%      0.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        14529204     73.53%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            212      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             404      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.07% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4611201     23.34%     97.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        512241      2.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19760485                       # Class of committed instruction
system.cpu1.commit.refs                       5123442                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19689080                       # Number of Instructions Simulated
system.cpu1.committedOps                     19760485                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.013162                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.013162                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             37585444                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                71938                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3485925                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              32060204                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2854580                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 15344284                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                442494                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               202122                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               729780                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8326241                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1902781                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     53671712                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                24397                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      36887685                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1027322                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.140346                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2771199                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4192963                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.621775                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          56956582                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.655945                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.920352                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                32534712     57.12%     57.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14187699     24.91%     82.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8519503     14.96%     96.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1340017      2.35%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   70337      0.12%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   91713      0.16%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  153544      0.27%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   20001      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   39056      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            56956582                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2369808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              465136                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5508139                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.461257                       # Inst execution rate
system.cpu1.iew.exec_refs                     9009334                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    709436                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               16877161                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              7122704                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             72269                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           250768                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              829377                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           29641484                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              8299898                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           327310                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             27364725                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                182006                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6832663                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                442494                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7150644                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       417570                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             825                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2514703                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       313936                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            72                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       271288                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        193848                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 19648599                       # num instructions consuming a value
system.cpu1.iew.wb_count                     24610499                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.802635                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 15770652                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.414832                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      24703430                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                35275714                       # number of integer regfile reads
system.cpu1.int_regfile_writes               18436923                       # number of integer regfile writes
system.cpu1.ipc                              0.331877                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.331877                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           108745      0.39%      0.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             18395299     66.43%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 278      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  404      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8454290     30.53%     97.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             733019      2.65%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              27692035                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     613658                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022160                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 282201     45.99%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     45.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                329319     53.66%     99.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2138      0.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              28196948                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         113084196                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     24610499                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         39522541                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  29416921                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 27692035                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             224563                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9880999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           129886                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         76016                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6312174                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     56956582                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.486196                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.116237                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           43033459     75.55%     75.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7485750     13.14%     88.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            3033560      5.33%     94.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1450464      2.55%     96.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             956019      1.68%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             372390      0.65%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             310527      0.55%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             276719      0.49%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              37694      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       56956582                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.466774                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           121840                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            4871                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             7122704                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             829377                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1522                       # number of misc regfile reads
system.cpu1.numCycles                        59326390                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    20061414                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               26748179                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             14894035                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                731306                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 3577966                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4605225                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               140481                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             40659988                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              30855977                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           23196943                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 15088760                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 63409                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                442494                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              5682131                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8302908                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        40659988                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5417052                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             72438                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3301959                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         72446                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    83617798                       # The number of ROB reads
system.cpu1.rob.rob_writes                   60982560                       # The number of ROB writes
system.cpu1.timesIdled                          25327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.266569                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                4447201                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             4525650                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           552151                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          8270703                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             11582                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          15605                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4023                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8584152                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1893                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3338                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           473440                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4357453                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1419109                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         156409                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       10361406                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            19905148                       # Number of instructions committed
system.cpu2.commit.committedOps              19980441                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     57752143                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.345969                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.379555                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     51449518     89.09%     89.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3286200      5.69%     94.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       798088      1.38%     96.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       246394      0.43%     96.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       219357      0.38%     96.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        65232      0.11%     97.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        75292      0.13%     97.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       192953      0.33%     97.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1419109      2.46%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     57752143                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               18868                       # Number of function calls committed.
system.cpu2.commit.int_insts                 19729205                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4752094                       # Number of loads committed
system.cpu2.commit.membars                     112945                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       112945      0.57%      0.57% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        14639087     73.27%     73.83% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            218      0.00%     73.83% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             404      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     73.84% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4755432     23.80%     97.64% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        472355      2.36%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         19980441                       # Class of committed instruction
system.cpu2.commit.refs                       5227787                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   19905148                       # Number of Instructions Simulated
system.cpu2.committedOps                     19980441                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.103530                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.103530                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             39293115                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                79432                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3707836                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              32824844                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3006312                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 15871577                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                475176                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               227547                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               757659                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    8584152                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2137842                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     55831602                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                27631                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           92                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      37982908                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1107774                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.138956                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3018246                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           4458783                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.614847                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          59403839                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.646836                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.909936                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                34137811     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                14805257     24.92%     82.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 8698144     14.64%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1409949      2.37%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   66208      0.11%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   89999      0.15%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  135369      0.23%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   22717      0.04%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   38385      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            59403839                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2372386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              500713                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 5633902                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.453790                       # Inst execution rate
system.cpu2.iew.exec_refs                     9359507                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    629570                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               16574501                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              7386026                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             73973                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           288927                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              782882                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           30279454                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              8729937                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           347576                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             28033447                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                177374                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              8229394                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                475176                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              8537498                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       443396                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             813                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2633932                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       307189                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            84                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       283461                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        217252                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 19878914                       # num instructions consuming a value
system.cpu2.iew.wb_count                     25058641                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.806560                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 16033534                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.405636                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      25167056                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                36043762                       # number of integer regfile reads
system.cpu2.int_regfile_writes               18850713                       # number of integer regfile writes
system.cpu2.ipc                              0.322214                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.322214                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           114559      0.40%      0.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             18722111     65.97%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 277      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  404      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.37% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             8888843     31.32%     97.69% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             654829      2.31%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              28381023                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     632123                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.022273                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 274653     43.45%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     43.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                355840     56.29%     99.74% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1630      0.26%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              28898587                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         116936554                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     25058641                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         40578537                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  30045406                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 28381023                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             234048                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       10299013                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           138546                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         77639                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6593608                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     59403839                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.477764                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.098533                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           45023064     75.79%     75.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7718018     12.99%     88.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            3194643      5.38%     94.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1509512      2.54%     96.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             986636      1.66%     98.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             371734      0.63%     98.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             299100      0.50%     99.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             263687      0.44%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              37445      0.06%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       59403839                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.459417                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           113640                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            3908                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             7386026                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             782882                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1614                       # number of misc regfile reads
system.cpu2.numCycles                        61776225                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    17613299                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               27774168                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             15086362                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                718798                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3768880                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               5307943                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               131906                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             41607468                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              31564974                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           23752761                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 15607801                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 88840                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                475176                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6397015                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 8666399                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        41607468                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       5380799                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             73463                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3488610                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         73464                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    86663701                       # The number of ROB reads
system.cpu2.rob.rob_writes                   62337042                       # The number of ROB writes
system.cpu2.timesIdled                          25699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.833967                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                4653541                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4708443                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           577383                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          8205812                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             11529                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          15770                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4241                       # Number of indirect misses.
system.cpu3.branchPred.lookups                8521528                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1896                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3245                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           501019                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4292308                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1346175                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         149063                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10480059                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            19577138                       # Number of instructions committed
system.cpu3.commit.committedOps              19648769                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     56379509                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.348509                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.369238                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     49945432     88.59%     88.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3441141      6.10%     94.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       847882      1.50%     96.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       266376      0.47%     96.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       185728      0.33%     97.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        75496      0.13%     97.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        76009      0.13%     97.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       195270      0.35%     97.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1346175      2.39%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     56379509                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               18829                       # Number of function calls committed.
system.cpu3.commit.int_insts                 19403682                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4629471                       # Number of loads committed
system.cpu3.commit.membars                     107514                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       107514      0.55%      0.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        14490371     73.75%     74.29% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            212      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             404      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     74.30% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4632716     23.58%     97.87% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        417552      2.13%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         19648769                       # Class of committed instruction
system.cpu3.commit.refs                       5050268                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   19577138                       # Number of Instructions Simulated
system.cpu3.committedOps                     19648769                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.086666                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.086666                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             37526242                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                77646                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3889781                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              32667007                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3145461                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16156868                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                502683                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               219518                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               730414                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    8521528                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2251396                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     54350063                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                28519                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      37917724                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1158094                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.141019                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3132500                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           4665070                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.627485                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          58061668                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.659870                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.905939                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                32661692     56.25%     56.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                15057669     25.93%     82.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 8639501     14.88%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1375494      2.37%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   62192      0.11%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   91342      0.16%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  112057      0.19%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   21566      0.04%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   40155      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            58061668                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2366426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              532549                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 5557696                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.455792                       # Inst execution rate
system.cpu3.iew.exec_refs                     8988453                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    539200                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               16509283                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7265238                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             71588                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           291627                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              710397                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           30067126                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              8449253                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           375771                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             27542642                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                176888                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              7322919                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                502683                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              7627534                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       420004                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             795                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2635767                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       289600                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            66                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       292189                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        240360                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 19454592                       # num instructions consuming a value
system.cpu3.iew.wb_count                     24717251                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.805488                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 15670439                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.409036                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      24852083                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                35364527                       # number of integer regfile reads
system.cpu3.int_regfile_writes               18706219                       # number of integer regfile writes
system.cpu3.ipc                              0.323974                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.323974                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           109079      0.39%      0.39% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             18646899     66.79%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 221      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  404      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.18% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             8608455     30.83%     98.02% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             553355      1.98%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              27918413                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     587641                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.021049                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 263471     44.84%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     44.84% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                322929     54.95%     99.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1241      0.21%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              28396975                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         114624740                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     24717251                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         40485541                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  29841671                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 27918413                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             225455                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10418357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           138605                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         76392                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      6746639                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     58061668                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.480841                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.093341                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           43828333     75.49%     75.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7603942     13.10%     88.58% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            3246648      5.59%     94.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1502547      2.59%     96.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             977091      1.68%     98.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             336323      0.58%     99.02% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             281222      0.48%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             248273      0.43%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              37289      0.06%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       58061668                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.462010                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           102129                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            4804                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7265238                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             710397                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1565                       # number of misc regfile reads
system.cpu3.numCycles                        60428094                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    18960864                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               26747980                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             14878268                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                711199                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3917176                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               4864502                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               134211                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             41336314                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              31392873                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           23714176                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 15863653                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 63674                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                502683                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              5900278                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 8835908                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        41336314                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       5129898                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             70092                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3282691                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         70095                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    85151489                       # The number of ROB reads
system.cpu3.rob.rob_writes                   61941403                       # The number of ROB writes
system.cpu3.timesIdled                          24936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2390934                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4450655                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2573415                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       310479                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3458009                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2051766                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      8666122                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2362245                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2259238                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       318836                       # Transaction distribution
system.membus.trans_dist::WritebackClean           27                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1742714                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8426                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          22919                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98410                       # Transaction distribution
system.membus.trans_dist::ReadExResp            97975                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2259238                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            85                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6807868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6807868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    171268864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               171268864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            26381                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2389078                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2389078    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2389078                       # Request fanout histogram
system.membus.respLayer1.occupancy        12381931999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             31.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6320853554                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1644                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          823                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10753856.622114                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   18729517.348451                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          823    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    204721500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            823                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    30887701500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8850424000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2111247                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2111247                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2111247                       # number of overall hits
system.cpu2.icache.overall_hits::total        2111247                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26594                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26594                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26594                       # number of overall misses
system.cpu2.icache.overall_misses::total        26594                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1838808499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1838808499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1838808499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1838808499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2137841                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2137841                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2137841                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2137841                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.012440                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.012440                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.012440                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.012440                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 69143.735391                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 69143.735391                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 69143.735391                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 69143.735391                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3384                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           56                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    53.714286                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           56                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25176                       # number of writebacks
system.cpu2.icache.writebacks::total            25176                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1418                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1418                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1418                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1418                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25176                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25176                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25176                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25176                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1721900500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1721900500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1721900500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1721900500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.011776                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.011776                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.011776                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.011776                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 68394.522561                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 68394.522561                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 68394.522561                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 68394.522561                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25176                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2111247                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2111247                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26594                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26594                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1838808499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1838808499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2137841                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2137841                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.012440                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.012440                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 69143.735391                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 69143.735391                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1418                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1418                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25176                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25176                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1721900500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1721900500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.011776                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.011776                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 68394.522561                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 68394.522561                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2211379                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25208                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            87.725286                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4300858                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4300858                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4227895                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4227895                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4227895                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4227895                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2655541                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2655541                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2655541                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2655541                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 180682464939                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 180682464939                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 180682464939                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 180682464939                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6883436                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6883436                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6883436                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6883436                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.385787                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.385787                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.385787                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.385787                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 68039.794881                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 68039.794881                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 68039.794881                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 68039.794881                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     15311110                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        98307                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           469805                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1239                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    32.590351                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    79.343826                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1043779                       # number of writebacks
system.cpu2.dcache.writebacks::total          1043779                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1601093                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1601093                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1601093                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1601093                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      1054448                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1054448                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      1054448                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1054448                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  66805594797                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  66805594797                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  66805594797                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  66805594797                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.153186                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.153186                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.153186                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.153186                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 63355.987964                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 63355.987964                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 63355.987964                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 63355.987964                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1043779                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3915800                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3915800                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2533793                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2533793                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 171460113000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 171460113000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      6449593                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6449593                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.392861                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.392861                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 67669.345128                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67669.345128                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1503718                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1503718                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      1030075                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1030075                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  64664566500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  64664566500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.159712                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.159712                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 62776.561415                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 62776.561415                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       312095                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        312095                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       121748                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       121748                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   9222351939                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   9222351939                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       433843                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       433843                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.280627                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.280627                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 75749.514891                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 75749.514891                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        97375                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        97375                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        24373                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        24373                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2141028297                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2141028297                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.056179                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056179                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 87844.266073                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 87844.266073                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        38107                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        38107                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1387                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1387                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     36106500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     36106500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        39494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        39494                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.035119                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.035119                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 26032.083634                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 26032.083634                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          508                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          508                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          879                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          879                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     14946000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14946000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.022257                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.022257                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 17003.412969                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17003.412969                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        32286                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        32286                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5983                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5983                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     52607500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     52607500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        38269                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        38269                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.156341                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.156341                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8792.829684                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8792.829684                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5945                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5945                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     46806500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     46806500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.155348                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.155348                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7873.254836                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7873.254836                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      3639000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3639000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3495000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3495000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1066                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1066                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2272                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2272                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     29162500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     29162500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3338                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3338                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.680647                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.680647                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 12835.607394                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 12835.607394                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2272                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2272                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     26890500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     26890500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.680647                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.680647                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 11835.607394                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 11835.607394                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.844450                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5365346                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1055638                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.082562                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.844450                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.963889                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.963889                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         14984685                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        14984685                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1594                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          798                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11935434.837093                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23116563.319776                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          798    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    241634000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            798                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    30213648500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   9524477000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2225265                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2225265                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2225265                       # number of overall hits
system.cpu3.icache.overall_hits::total        2225265                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        26131                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         26131                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        26131                       # number of overall misses
system.cpu3.icache.overall_misses::total        26131                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1838159498                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1838159498                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1838159498                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1838159498                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2251396                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2251396                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2251396                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2251396                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.011607                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011607                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.011607                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011607                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 70344.016609                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 70344.016609                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 70344.016609                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 70344.016609                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3596                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    60.949153                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        24604                       # number of writebacks
system.cpu3.icache.writebacks::total            24604                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1527                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1527                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1527                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1527                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        24604                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        24604                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        24604                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        24604                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1712799999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1712799999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1712799999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1712799999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.010928                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.010928                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.010928                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.010928                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 69614.696757                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 69614.696757                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 69614.696757                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 69614.696757                       # average overall mshr miss latency
system.cpu3.icache.replacements                 24604                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2225265                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2225265                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        26131                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        26131                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1838159498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1838159498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2251396                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2251396                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.011607                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011607                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 70344.016609                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 70344.016609                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1527                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1527                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        24604                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        24604                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1712799999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1712799999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.010928                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.010928                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 69614.696757                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 69614.696757                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2319699                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            24636                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            94.158914                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4527396                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4527396                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4171512                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4171512                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4171512                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4171512                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2548087                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2548087                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2548087                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2548087                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 175317976712                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 175317976712                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 175317976712                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 175317976712                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6719599                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6719599                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6719599                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6719599                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.379202                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.379202                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.379202                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.379202                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 68803.764044                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68803.764044                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 68803.764044                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68803.764044                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     14167313                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       149123                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           445639                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1803                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    31.791008                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    82.708264                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1012433                       # number of writebacks
system.cpu3.dcache.writebacks::total          1012433                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1525090                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1525090                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1525090                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1525090                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      1022997                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1022997                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      1022997                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1022997                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  63972885313                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  63972885313                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  63972885313                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  63972885313                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.152241                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.152241                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.152241                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.152241                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 62534.773135                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 62534.773135                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 62534.773135                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 62534.773135                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1012432                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3894703                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3894703                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2444083                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2444083                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 167225305500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 167225305500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      6338786                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      6338786                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.385576                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.385576                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 68420.469149                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68420.469149                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1444787                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1444787                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       999296                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       999296                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  61905085000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  61905085000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.157648                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.157648                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 61948.696883                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 61948.696883                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       276809                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        276809                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       104004                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       104004                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   8092671212                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   8092671212                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       380813                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       380813                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.273110                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.273110                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 77811.153533                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77811.153533                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        80303                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        80303                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        23701                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        23701                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2067800313                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2067800313                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.062238                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.062238                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 87245.277119                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 87245.277119                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        36435                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        36435                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1334                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1334                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     38858000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     38858000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        37769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        37769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.035320                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.035320                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 29128.935532                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 29128.935532                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          494                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          494                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          840                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          840                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     15845000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     15845000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.022240                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.022240                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 18863.095238                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18863.095238                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        30876                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        30876                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5678                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5678                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     51386000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     51386000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        36554                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        36554                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.155332                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.155332                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9050.017612                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9050.017612                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5644                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5644                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     45879000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     45879000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.154402                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.154402                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8128.809355                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8128.809355                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      3380000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3380000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3243000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3243000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1110                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1110                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2135                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2135                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     28988000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     28988000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3245                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3245                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.657935                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.657935                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 13577.517564                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 13577.517564                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2135                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2135                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     26853000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     26853000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.657935                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.657935                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 12577.517564                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 12577.517564                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.756636                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5273256                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1023879                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.150273                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.756636                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.961145                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.961145                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         14618184                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        14618184                       # Number of data accesses
system.cpu0.numPwrStateTransitions                558                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          279                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16791991.039427                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   43807815.589646                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          279    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    322216000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            279                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    35053160000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4684965500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      1943063                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1943063                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1943063                       # number of overall hits
system.cpu0.icache.overall_hits::total        1943063                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117092                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117092                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117092                       # number of overall misses
system.cpu0.icache.overall_misses::total       117092                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8785887989                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8785887989                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8785887989                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8785887989                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2060155                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2060155                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2060155                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2060155                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.056837                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.056837                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.056837                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.056837                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75034.058595                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75034.058595                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75034.058595                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75034.058595                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        27653                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              405                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.279012                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109888                       # number of writebacks
system.cpu0.icache.writebacks::total           109888                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7204                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7204                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7204                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7204                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109888                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109888                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109888                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109888                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8222659490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8222659490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8222659490                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8222659490                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.053340                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.053340                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.053340                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.053340                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74827.638050                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74827.638050                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74827.638050                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74827.638050                       # average overall mshr miss latency
system.cpu0.icache.replacements                109888                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1943063                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1943063                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117092                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117092                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8785887989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8785887989                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2060155                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2060155                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.056837                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.056837                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75034.058595                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75034.058595                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7204                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7204                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109888                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109888                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8222659490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8222659490                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.053340                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.053340                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74827.638050                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74827.638050                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2054412                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109920                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.690066                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4230198                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4230198                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4275120                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4275120                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4275120                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4275120                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2733847                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2733847                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2733847                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2733847                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 184477160416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 184477160416                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 184477160416                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 184477160416                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      7008967                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      7008967                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      7008967                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      7008967                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.390050                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.390050                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.390050                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.390050                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67478.962947                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67478.962947                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67478.962947                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67478.962947                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     13830712                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       153485                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           449245                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2051                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    30.786569                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.834227                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1044184                       # number of writebacks
system.cpu0.dcache.writebacks::total          1044184                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1680778                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1680778                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1680778                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1680778                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1053069                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1053069                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1053069                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1053069                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  65309792218                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  65309792218                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  65309792218                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  65309792218                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.150246                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.150246                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.150246                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.150246                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 62018.530807                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 62018.530807                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 62018.530807                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 62018.530807                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1044183                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3751611                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3751611                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2528784                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2528784                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 169513871000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 169513871000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      6280395                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      6280395                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.402647                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.402647                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 67033.748632                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 67033.748632                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1519503                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1519503                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1009281                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1009281                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  61616202000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  61616202000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.160703                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.160703                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 61049.600656                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 61049.600656                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       523509                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        523509                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       205063                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       205063                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  14963289416                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  14963289416                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       728572                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       728572                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.281459                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.281459                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72969.230997                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72969.230997                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       161275                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       161275                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        43788                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        43788                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3693590218                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3693590218                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060101                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060101                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84351.653832                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84351.653832                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32538                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32538                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2527                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2527                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     71354000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     71354000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.072066                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.072066                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28236.644242                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28236.644242                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2035                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2035                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          492                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          492                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6326000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6326000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014031                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014031                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12857.723577                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12857.723577                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27223                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27223                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6617                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6617                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     67634000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     67634000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        33840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        33840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.195538                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.195538                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10221.248300                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10221.248300                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6572                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6572                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     61104000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     61104000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.194208                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.194208                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9297.626293                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9297.626293                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       740500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       740500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       698500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       698500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2049                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2049                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         1601                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         1601                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     26045000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     26045000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         3650                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         3650                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.438630                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.438630                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16267.957527                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16267.957527                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         1601                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         1601                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     24444000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     24444000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.438630                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.438630                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15267.957527                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15267.957527                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.294918                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5399559                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1053001                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.127781                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.294918                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.977966                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.977966                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         15216013                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        15216013                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15936                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              465829                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7484                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              459261                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                7578                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              455052                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                7269                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              454254                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1872663                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15936                       # number of overall hits
system.l2.overall_hits::.cpu0.data             465829                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7484                       # number of overall hits
system.l2.overall_hits::.cpu1.data             459261                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               7578                       # number of overall hits
system.l2.overall_hits::.cpu2.data             455052                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               7269                       # number of overall hits
system.l2.overall_hits::.cpu3.data             454254                       # number of overall hits
system.l2.overall_hits::total                 1872663                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             93951                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            576336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17066                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            550948                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             17598                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            588396                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             17335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            557862                       # number of demand (read+write) misses
system.l2.demand_misses::total                2419492                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            93951                       # number of overall misses
system.l2.overall_misses::.cpu0.data           576336                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17066                       # number of overall misses
system.l2.overall_misses::.cpu1.data           550948                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            17598                       # number of overall misses
system.l2.overall_misses::.cpu2.data           588396                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            17335                       # number of overall misses
system.l2.overall_misses::.cpu3.data           557862                       # number of overall misses
system.l2.overall_misses::total               2419492                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7866916000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  57584364993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1557035000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  55750797995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1585671500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  59206360499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1581024500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  56433393497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     241565563984                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7866916000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  57584364993                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1557035000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  55750797995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1585671500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  59206360499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1581024500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  56433393497                       # number of overall miss cycles
system.l2.overall_miss_latency::total    241565563984                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1042165                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24550                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1010209                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25176                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1043448                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           24604                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1012116                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4292155                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1042165                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24550                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1010209                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25176                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1043448                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          24604                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1012116                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4292155                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.854978                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.553018                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.695153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.545380                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.698999                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.563896                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.704560                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.551184                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.563701                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.854978                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.553018                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.695153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.545380                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.698999                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.563896                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.704560                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.551184                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.563701                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83734.244447                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99914.572390                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91236.083441                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101190.671343                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90105.210819                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 100623.322557                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91204.182290                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101160.131891                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99841.439436                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83734.244447                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99914.572390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91236.083441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101190.671343                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90105.210819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 100623.322557                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91204.182290                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101160.131891                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99841.439436                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              318825                       # number of writebacks
system.l2.writebacks::total                    318825                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            760                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          10877                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5002                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11590                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5381                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          11532                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5338                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          11655                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               62135                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           760                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         10877                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5002                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11590                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5381                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         11532                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5338                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         11655                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              62135                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        93191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       565459                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       539358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       576864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        11997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       546207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2357357                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        93191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       565459                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       539358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       576864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        11997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       546207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2357357                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6879913505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  51327885529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1012156002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  49680412035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1016097505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52761674043                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1013065004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  50298315532                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 213989519155                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6879913505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  51327885529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1012156002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  49680412035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1016097505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52761674043                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1013065004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  50298315532                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 213989519155                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.848062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.542581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.491405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.533907                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.485264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.552844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.487604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.539668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.549225                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.848062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.542581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.491405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.533907                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.485264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.552844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.487604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.539668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.549225                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73825.943546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90772.072828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83898.872845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92110.271907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83170.787018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 91462.934146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84443.194465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 92086.545086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90775.185581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73825.943546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90772.072828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83898.872845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92110.271907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83170.787018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 91462.934146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84443.194465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 92086.545086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90775.185581                       # average overall mshr miss latency
system.l2.replacements                        4411964                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       384114                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           384114                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           10                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             10                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       384124                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       384124                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000026                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000026                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           10                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           10                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000026                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000026                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2266545                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2266545                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           27                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             27                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2266572                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2266572                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000012                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000012                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           27                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           27                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000012                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000012                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data              89                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              92                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             145                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             123                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  449                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           422                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           236                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           257                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           253                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1168                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2723500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       334000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       389000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       304500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3751000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          511                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          328                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          402                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          376                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1617                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.825832                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.719512                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.639303                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.672872                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.722325                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6453.791469                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1415.254237                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1513.618677                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1203.557312                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3211.472603                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          420                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          236                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          255                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          251                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1162                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8457500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4752000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      5224000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      5130499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     23563999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.821918                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.719512                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.634328                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.667553                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.718615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20136.904762                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20135.593220                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20486.274510                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20440.235060                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20278.828744                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           267                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           199                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           177                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           175                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                818                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1301                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          979                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          922                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          922                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             4124                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      7472000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      6078000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      5507500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      5211500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     24269000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1568                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1178                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1099                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data         1097                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4942                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.829719                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.831070                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.838944                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.840474                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.834480                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5743.274404                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6208.375894                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  5973.427332                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5652.386117                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5884.820563                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           25                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           32                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           23                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           18                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            98                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1276                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          947                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          899                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          904                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         4026                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     27109000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     20094999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     18797999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     18562000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     84563998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.813776                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.803905                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.818016                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.824066                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.814650                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21245.297806                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21219.639916                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20909.898776                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20533.185841                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21004.470442                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3902                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2476                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2776                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2700                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11854                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          38188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19622                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          20526                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19747                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               98083                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3567029500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2073276000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2071807000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1999592500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9711705000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        42090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22098                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23302                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22447                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            109937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.907294                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.887954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.880869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.879717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.892175                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93407.078140                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105660.788910                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 100935.740037                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 101260.571226                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99015.170825                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        38187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19621                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        20526                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19747                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          98081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3185149500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1876974001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1866546002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1802121502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8730791005                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.907270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.887908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.880869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.879717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.892156                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83409.262314                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95661.485194                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 90935.691416                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 91260.520687                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89016.129577                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15936                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7484                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          7578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          7269                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              38267                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        93951                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17066                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        17598                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        17335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           145950                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7866916000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1557035000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1585671500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1581024500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12590647000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24550                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        24604                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         184217                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.854978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.695153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.698999                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.704560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.792272                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83734.244447                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91236.083441                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90105.210819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91204.182290                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86266.851662                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          760                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5002                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5381                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5338                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         16481                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        93191                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12064                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12217                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        11997                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       129469                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6879913505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1012156002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1016097505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1013065004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9921232016                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.848062                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.491405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.485264                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.487604                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.702807                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73825.943546                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83898.872845                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83170.787018                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84443.194465                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76630.174142                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       461927                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       456785                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       452276                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       451554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1822542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       538148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       531326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       567870                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       538115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2175459                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  54017335493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  53677521995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  57134553499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  54433800997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 219263211984                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1000075                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       988111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1020146                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       989669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3998001                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.538108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.537719                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.556656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.543732                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.544137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100376.356491                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101025.588800                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100612.030040                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 101156.446107                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100789.402137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        10876                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11589                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        11532                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        11655                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        45652                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       527272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       519737                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       556338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       526460                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2129807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  48142736029                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  47803438034                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  50895128041                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  48496194030                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 195337496134                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.527232                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.525991                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.545351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.531956                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.532718                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 91305.314959                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91976.207263                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 91482.386680                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 92117.528454                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91716.055086                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                12                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           24                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              85                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        33000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        33000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data           21                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           29                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            97                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.714286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.827586                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.954545                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.876289                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data         2200                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   388.235294                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_misses::.cpu0.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           24                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       294000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       464500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       405000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       502000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1665500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.714286                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.827586                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.954545                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.876289                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19600                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19354.166667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19285.714286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        20080                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19594.117647                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999971                       # Cycle average of tags in use
system.l2.tags.total_refs                     6891911                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4412041                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.562069                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.115293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.990214                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.986032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.073715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.639178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        1.094268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.189607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.124223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.787441                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.486176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.031097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.109157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.016777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.103737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.017098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.112338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.017566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.106054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60008065                       # Number of tag accesses
system.l2.tags.data_accesses                 60008065                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5964288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      36180160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        772096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      34518912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        781888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      36919296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        767808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      34957184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          150861632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5964288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       772096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       781888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       767808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8286080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20405504                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20405504                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          93192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         565315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         539358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         576864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          11997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         546206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2357213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       318836                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             318836                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        150089817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        910464687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         19429603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        868659796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         19676016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        929064860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         19321696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        879688802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3796395278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    150089817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     19429603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     19676016                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     19321696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        208517133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      513499410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            513499410                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      513499410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       150089817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       910464687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        19429603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       868659796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        19676016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       929064860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        19321696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       879688802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4309894688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    286446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     93192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    549984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    527123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    563951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    534036.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001142995750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17735                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17735                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3985049                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             269949                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2357213                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     318863                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2357213                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   318863                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  52649                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 32417                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             86078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            108281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            105519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            112145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            256497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            538715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            153835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            125384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             80606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            79953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           143399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            78673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            87960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            88886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             21154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14396                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  73115885495                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11522820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            116326460495                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31726.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50476.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1649167                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  250752                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2357213                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               318863                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  291368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  365250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  383587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  349463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  280591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  216609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  156626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  106177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   68323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   42066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  23763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  11939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  19683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       691109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.942608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.283329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.560823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       330991     47.89%     47.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       170780     24.71%     72.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        53280      7.71%     80.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29397      4.25%     84.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18773      2.72%     87.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13422      1.94%     89.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9975      1.44%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7807      1.13%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56684      8.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       691109                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     129.943953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     67.326235                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    208.113661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         15005     84.61%     84.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         2026     11.42%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          486      2.74%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          111      0.63%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           33      0.19%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           25      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           16      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            9      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            3      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            5      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17735                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.152241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.702625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16689     94.10%     94.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              197      1.11%     95.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              439      2.48%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              204      1.15%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              110      0.62%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               51      0.29%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.14%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17735                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              147492096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3369536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18333440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               150861632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20407232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3711.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       461.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3796.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    513.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    29.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   39738053000                       # Total gap between requests
system.mem_ctrls.avgGap                      14849.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5964288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     35198976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       772096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     33735872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       781888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     36092864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       767808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     34178304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18333440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 150089817.397149235010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 885773436.897520542145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 19429602.938870381564                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 848954790.280683994293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 19676016.172428667545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 908267905.087772727013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 19321696.490187995136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 860088481.023092031479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 461356437.157560467720                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        93192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       565315                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12064                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       539358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       576864                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       546206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       318863                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3024163750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27926855748                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    507003000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27331973499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    504289500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28859453499                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    510691750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27662029749                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 995008156000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32450.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49400.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42026.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50675.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41277.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50028.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42568.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     50643.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3120487.97                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2076654720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1103779545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5642870520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          640822860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3137122560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17822138700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        251323680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        30674712585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        771.921478                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    501587750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1327040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37909497750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2857834980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1518979110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10811716440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          854498340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3137122560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17995787490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        105093120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        37281032040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        938.167857                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    120973000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1327040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  38290112500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1560                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          781                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12900538.412292                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27648634.118274                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          781    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    385769000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            781                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    29662805000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  10075320500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1876805                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1876805                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1876805                       # number of overall hits
system.cpu1.icache.overall_hits::total        1876805                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25976                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25976                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25976                       # number of overall misses
system.cpu1.icache.overall_misses::total        25976                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1809732500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1809732500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1809732500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1809732500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1902781                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1902781                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1902781                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1902781                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.013652                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013652                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.013652                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013652                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69669.406375                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69669.406375                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69669.406375                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69669.406375                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1871                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    47.974359                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24550                       # number of writebacks
system.cpu1.icache.writebacks::total            24550                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1426                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1426                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1426                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1426                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24550                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24550                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24550                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24550                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1690748500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1690748500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1690748500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1690748500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012902                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012902                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012902                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012902                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68869.592668                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68869.592668                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68869.592668                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68869.592668                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24550                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1876805                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1876805                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25976                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25976                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1809732500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1809732500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1902781                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1902781                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.013652                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013652                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69669.406375                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69669.406375                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1426                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1426                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24550                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24550                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1690748500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1690748500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012902                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012902                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68869.592668                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68869.592668                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1955564                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24582                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            79.552681                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          3830112                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         3830112                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4035055                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4035055                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4035055                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4035055                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2639902                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2639902                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2639902                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2639902                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 177721695781                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 177721695781                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 177721695781                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 177721695781                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6674957                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6674957                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6674957                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6674957                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.395493                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.395493                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.395493                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.395493                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67321.323209                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67321.323209                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67321.323209                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67321.323209                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13838521                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       107432                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           443901                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1345                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    31.174791                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.875093                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1010343                       # number of writebacks
system.cpu1.dcache.writebacks::total          1010343                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1619040                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1619040                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1619040                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1619040                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1020862                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1020862                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1020862                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1020862                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  63343642848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  63343642848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  63343642848                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  63343642848                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.152939                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.152939                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.152939                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.152939                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 62049.173001                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62049.173001                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 62049.173001                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62049.173001                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1010342                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3694166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3694166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2505152                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2505152                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 167863124500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 167863124500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      6199318                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6199318                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.404101                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.404101                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 67007.161442                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67007.161442                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1507346                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1507346                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       997806                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       997806                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  61207369500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  61207369500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.160954                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.160954                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 61341.953747                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 61341.953747                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       340889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        340889                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       134750                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       134750                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   9858571281                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   9858571281                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       475639                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       475639                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.283303                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.283303                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73161.939006                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73161.939006                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       111694                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       111694                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        23056                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        23056                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2136273348                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2136273348                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048474                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048474                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92655.853053                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92655.853053                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        36313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        36313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1363                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1363                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     38553000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     38553000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        37676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        37676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.036177                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.036177                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28285.399853                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28285.399853                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          493                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          493                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          870                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          870                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15010500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15010500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.023092                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.023092                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 17253.448276                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17253.448276                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        30326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        30326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6083                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6083                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     55380500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     55380500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        36409                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        36409                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.167074                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.167074                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9104.142693                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9104.142693                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         6048                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         6048                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     49443500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     49443500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.166113                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.166113                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8175.181878                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8175.181878                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2733000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2733000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2622000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2622000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1093                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1093                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2107                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2107                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     27359500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     27359500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3200                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3200                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.658438                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.658438                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 12985.049834                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 12985.049834                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2107                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2107                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     25252500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     25252500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.658438                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.658438                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 11985.049834                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 11985.049834                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.542078                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5134462                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1021991                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.023980                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.542078                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.954440                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.954440                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14526445                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14526445                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  39738125500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4223485                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           24                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       702949                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3910822                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4093145                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8730                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         23775                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          32505                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          434                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          434                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           114571                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          114572                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        184217                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4039291                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           97                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           97                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       329663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3150191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73650                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3052007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3152316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        73812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3057707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12964874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14065664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133526272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3142400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    129315200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3222528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    133582336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3149312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    129570880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              549574592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4484274                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23371712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8783124                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.658590                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.856634                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4688120     53.38%     53.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2902245     33.04%     86.42% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 745037      8.48%     94.90% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 398729      4.54%     99.44% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  48993      0.56%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8783124                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8628155702                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             21.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1605584737                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          40493580                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1557951144                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          39614112                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1601835995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165276917                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1555248526                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          39367541                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
