--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml fifo.twx fifo.ncd -o fifo.twr fifo.pcf -ucf s2.ucf

Design file:              fifo.ncd
Physical constraint file: fifo.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 153 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.277ns.
--------------------------------------------------------------------------------

Paths for end point unit_dsp/q_reg_16 (SLICE_X39Y12.CIN), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_dsp/q_reg_2 (FF)
  Destination:          unit_dsp/q_reg_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.277ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_dsp/q_reg_2 to unit_dsp/q_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y5.XQ       Tcko                  0.720   unit_dsp/q_reg<2>
                                                       unit_dsp/q_reg_2
    SLICE_X39Y5.F4       net (fanout=2)        0.776   unit_dsp/q_reg<2>
    SLICE_X39Y5.COUT     Topcyf                1.027   unit_dsp/q_reg<2>
                                                       unit_dsp/q_reg<2>_rt
                                                       unit_dsp/Mcount_q_reg_cy<2>
                                                       unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.COUT     Tbyp                  0.128   unit_dsp/q_reg<4>
                                                       unit_dsp/Mcount_q_reg_cy<4>
                                                       unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.COUT     Tbyp                  0.128   unit_dsp/q_reg<6>
                                                       unit_dsp/Mcount_q_reg_cy<6>
                                                       unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.COUT     Tbyp                  0.128   unit_dsp/q_reg<8>
                                                       unit_dsp/Mcount_q_reg_cy<8>
                                                       unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.COUT     Tbyp                  0.128   unit_dsp/q_reg<10>
                                                       unit_dsp/Mcount_q_reg_cy<10>
                                                       unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.COUT    Tbyp                  0.128   unit_dsp/q_reg<12>
                                                       unit_dsp/Mcount_q_reg_cy<12>
                                                       unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.COUT    Tbyp                  0.128   unit_dsp/q_reg<14>
                                                       unit_dsp/Mcount_q_reg_cy<14>
                                                       unit_dsp/Mcount_q_reg_cy<15>
    SLICE_X39Y12.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<15>
    SLICE_X39Y12.CLK     Tcinck                0.986   unit_dsp/q_reg<16>
                                                       unit_dsp/Mcount_q_reg_xor<16>
                                                       unit_dsp/q_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      4.277ns (3.501ns logic, 0.776ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_dsp/q_reg_0 (FF)
  Destination:          unit_dsp/q_reg_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.215ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_dsp/q_reg_0 to unit_dsp/q_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y4.XQ       Tcko                  0.720   unit_dsp/q_reg<0>
                                                       unit_dsp/q_reg_0
    SLICE_X39Y4.F1       net (fanout=2)        0.586   unit_dsp/q_reg<0>
    SLICE_X39Y4.COUT     Topcyf                1.027   unit_dsp/q_reg<0>
                                                       unit_dsp/Mcount_q_reg_lut<0>_INV_0
                                                       unit_dsp/Mcount_q_reg_cy<0>
                                                       unit_dsp/Mcount_q_reg_cy<1>
    SLICE_X39Y5.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<1>
    SLICE_X39Y5.COUT     Tbyp                  0.128   unit_dsp/q_reg<2>
                                                       unit_dsp/Mcount_q_reg_cy<2>
                                                       unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.COUT     Tbyp                  0.128   unit_dsp/q_reg<4>
                                                       unit_dsp/Mcount_q_reg_cy<4>
                                                       unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.COUT     Tbyp                  0.128   unit_dsp/q_reg<6>
                                                       unit_dsp/Mcount_q_reg_cy<6>
                                                       unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.COUT     Tbyp                  0.128   unit_dsp/q_reg<8>
                                                       unit_dsp/Mcount_q_reg_cy<8>
                                                       unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.COUT     Tbyp                  0.128   unit_dsp/q_reg<10>
                                                       unit_dsp/Mcount_q_reg_cy<10>
                                                       unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.COUT    Tbyp                  0.128   unit_dsp/q_reg<12>
                                                       unit_dsp/Mcount_q_reg_cy<12>
                                                       unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.COUT    Tbyp                  0.128   unit_dsp/q_reg<14>
                                                       unit_dsp/Mcount_q_reg_cy<14>
                                                       unit_dsp/Mcount_q_reg_cy<15>
    SLICE_X39Y12.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<15>
    SLICE_X39Y12.CLK     Tcinck                0.986   unit_dsp/q_reg<16>
                                                       unit_dsp/Mcount_q_reg_xor<16>
                                                       unit_dsp/q_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (3.629ns logic, 0.586ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_dsp/q_reg_1 (FF)
  Destination:          unit_dsp/q_reg_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.083ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_dsp/q_reg_1 to unit_dsp/q_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y4.YQ       Tcko                  0.720   unit_dsp/q_reg<0>
                                                       unit_dsp/q_reg_1
    SLICE_X39Y4.G3       net (fanout=2)        0.442   unit_dsp/q_reg<1>
    SLICE_X39Y4.COUT     Topcyg                1.039   unit_dsp/q_reg<0>
                                                       unit_dsp/q_reg<1>_rt
                                                       unit_dsp/Mcount_q_reg_cy<1>
    SLICE_X39Y5.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<1>
    SLICE_X39Y5.COUT     Tbyp                  0.128   unit_dsp/q_reg<2>
                                                       unit_dsp/Mcount_q_reg_cy<2>
                                                       unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.COUT     Tbyp                  0.128   unit_dsp/q_reg<4>
                                                       unit_dsp/Mcount_q_reg_cy<4>
                                                       unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.COUT     Tbyp                  0.128   unit_dsp/q_reg<6>
                                                       unit_dsp/Mcount_q_reg_cy<6>
                                                       unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.COUT     Tbyp                  0.128   unit_dsp/q_reg<8>
                                                       unit_dsp/Mcount_q_reg_cy<8>
                                                       unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.COUT     Tbyp                  0.128   unit_dsp/q_reg<10>
                                                       unit_dsp/Mcount_q_reg_cy<10>
                                                       unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.COUT    Tbyp                  0.128   unit_dsp/q_reg<12>
                                                       unit_dsp/Mcount_q_reg_cy<12>
                                                       unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.COUT    Tbyp                  0.128   unit_dsp/q_reg<14>
                                                       unit_dsp/Mcount_q_reg_cy<14>
                                                       unit_dsp/Mcount_q_reg_cy<15>
    SLICE_X39Y12.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<15>
    SLICE_X39Y12.CLK     Tcinck                0.986   unit_dsp/q_reg<16>
                                                       unit_dsp/Mcount_q_reg_xor<16>
                                                       unit_dsp/q_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      4.083ns (3.641ns logic, 0.442ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Paths for end point unit_dsp/q_reg_15 (SLICE_X39Y11.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_dsp/q_reg_2 (FF)
  Destination:          unit_dsp/q_reg_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.168ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_dsp/q_reg_2 to unit_dsp/q_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y5.XQ       Tcko                  0.720   unit_dsp/q_reg<2>
                                                       unit_dsp/q_reg_2
    SLICE_X39Y5.F4       net (fanout=2)        0.776   unit_dsp/q_reg<2>
    SLICE_X39Y5.COUT     Topcyf                1.027   unit_dsp/q_reg<2>
                                                       unit_dsp/q_reg<2>_rt
                                                       unit_dsp/Mcount_q_reg_cy<2>
                                                       unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.COUT     Tbyp                  0.128   unit_dsp/q_reg<4>
                                                       unit_dsp/Mcount_q_reg_cy<4>
                                                       unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.COUT     Tbyp                  0.128   unit_dsp/q_reg<6>
                                                       unit_dsp/Mcount_q_reg_cy<6>
                                                       unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.COUT     Tbyp                  0.128   unit_dsp/q_reg<8>
                                                       unit_dsp/Mcount_q_reg_cy<8>
                                                       unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.COUT     Tbyp                  0.128   unit_dsp/q_reg<10>
                                                       unit_dsp/Mcount_q_reg_cy<10>
                                                       unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.COUT    Tbyp                  0.128   unit_dsp/q_reg<12>
                                                       unit_dsp/Mcount_q_reg_cy<12>
                                                       unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.CLK     Tcinck                1.005   unit_dsp/q_reg<14>
                                                       unit_dsp/Mcount_q_reg_cy<14>
                                                       unit_dsp/Mcount_q_reg_xor<15>
                                                       unit_dsp/q_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      4.168ns (3.392ns logic, 0.776ns route)
                                                       (81.4% logic, 18.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_dsp/q_reg_0 (FF)
  Destination:          unit_dsp/q_reg_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_dsp/q_reg_0 to unit_dsp/q_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y4.XQ       Tcko                  0.720   unit_dsp/q_reg<0>
                                                       unit_dsp/q_reg_0
    SLICE_X39Y4.F1       net (fanout=2)        0.586   unit_dsp/q_reg<0>
    SLICE_X39Y4.COUT     Topcyf                1.027   unit_dsp/q_reg<0>
                                                       unit_dsp/Mcount_q_reg_lut<0>_INV_0
                                                       unit_dsp/Mcount_q_reg_cy<0>
                                                       unit_dsp/Mcount_q_reg_cy<1>
    SLICE_X39Y5.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<1>
    SLICE_X39Y5.COUT     Tbyp                  0.128   unit_dsp/q_reg<2>
                                                       unit_dsp/Mcount_q_reg_cy<2>
                                                       unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.COUT     Tbyp                  0.128   unit_dsp/q_reg<4>
                                                       unit_dsp/Mcount_q_reg_cy<4>
                                                       unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.COUT     Tbyp                  0.128   unit_dsp/q_reg<6>
                                                       unit_dsp/Mcount_q_reg_cy<6>
                                                       unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.COUT     Tbyp                  0.128   unit_dsp/q_reg<8>
                                                       unit_dsp/Mcount_q_reg_cy<8>
                                                       unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.COUT     Tbyp                  0.128   unit_dsp/q_reg<10>
                                                       unit_dsp/Mcount_q_reg_cy<10>
                                                       unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.COUT    Tbyp                  0.128   unit_dsp/q_reg<12>
                                                       unit_dsp/Mcount_q_reg_cy<12>
                                                       unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.CLK     Tcinck                1.005   unit_dsp/q_reg<14>
                                                       unit_dsp/Mcount_q_reg_cy<14>
                                                       unit_dsp/Mcount_q_reg_xor<15>
                                                       unit_dsp/q_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (3.520ns logic, 0.586ns route)
                                                       (85.7% logic, 14.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_dsp/q_reg_1 (FF)
  Destination:          unit_dsp/q_reg_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.974ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_dsp/q_reg_1 to unit_dsp/q_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y4.YQ       Tcko                  0.720   unit_dsp/q_reg<0>
                                                       unit_dsp/q_reg_1
    SLICE_X39Y4.G3       net (fanout=2)        0.442   unit_dsp/q_reg<1>
    SLICE_X39Y4.COUT     Topcyg                1.039   unit_dsp/q_reg<0>
                                                       unit_dsp/q_reg<1>_rt
                                                       unit_dsp/Mcount_q_reg_cy<1>
    SLICE_X39Y5.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<1>
    SLICE_X39Y5.COUT     Tbyp                  0.128   unit_dsp/q_reg<2>
                                                       unit_dsp/Mcount_q_reg_cy<2>
                                                       unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.COUT     Tbyp                  0.128   unit_dsp/q_reg<4>
                                                       unit_dsp/Mcount_q_reg_cy<4>
                                                       unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.COUT     Tbyp                  0.128   unit_dsp/q_reg<6>
                                                       unit_dsp/Mcount_q_reg_cy<6>
                                                       unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.COUT     Tbyp                  0.128   unit_dsp/q_reg<8>
                                                       unit_dsp/Mcount_q_reg_cy<8>
                                                       unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.COUT     Tbyp                  0.128   unit_dsp/q_reg<10>
                                                       unit_dsp/Mcount_q_reg_cy<10>
                                                       unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.COUT    Tbyp                  0.128   unit_dsp/q_reg<12>
                                                       unit_dsp/Mcount_q_reg_cy<12>
                                                       unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.CLK     Tcinck                1.005   unit_dsp/q_reg<14>
                                                       unit_dsp/Mcount_q_reg_cy<14>
                                                       unit_dsp/Mcount_q_reg_xor<15>
                                                       unit_dsp/q_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (3.532ns logic, 0.442ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Paths for end point unit_dsp/q_reg_14 (SLICE_X39Y11.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_dsp/q_reg_2 (FF)
  Destination:          unit_dsp/q_reg_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.149ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_dsp/q_reg_2 to unit_dsp/q_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y5.XQ       Tcko                  0.720   unit_dsp/q_reg<2>
                                                       unit_dsp/q_reg_2
    SLICE_X39Y5.F4       net (fanout=2)        0.776   unit_dsp/q_reg<2>
    SLICE_X39Y5.COUT     Topcyf                1.027   unit_dsp/q_reg<2>
                                                       unit_dsp/q_reg<2>_rt
                                                       unit_dsp/Mcount_q_reg_cy<2>
                                                       unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.COUT     Tbyp                  0.128   unit_dsp/q_reg<4>
                                                       unit_dsp/Mcount_q_reg_cy<4>
                                                       unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.COUT     Tbyp                  0.128   unit_dsp/q_reg<6>
                                                       unit_dsp/Mcount_q_reg_cy<6>
                                                       unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.COUT     Tbyp                  0.128   unit_dsp/q_reg<8>
                                                       unit_dsp/Mcount_q_reg_cy<8>
                                                       unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.COUT     Tbyp                  0.128   unit_dsp/q_reg<10>
                                                       unit_dsp/Mcount_q_reg_cy<10>
                                                       unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.COUT    Tbyp                  0.128   unit_dsp/q_reg<12>
                                                       unit_dsp/Mcount_q_reg_cy<12>
                                                       unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.CLK     Tcinck                0.986   unit_dsp/q_reg<14>
                                                       unit_dsp/Mcount_q_reg_xor<14>
                                                       unit_dsp/q_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      4.149ns (3.373ns logic, 0.776ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_dsp/q_reg_0 (FF)
  Destination:          unit_dsp/q_reg_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.087ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_dsp/q_reg_0 to unit_dsp/q_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y4.XQ       Tcko                  0.720   unit_dsp/q_reg<0>
                                                       unit_dsp/q_reg_0
    SLICE_X39Y4.F1       net (fanout=2)        0.586   unit_dsp/q_reg<0>
    SLICE_X39Y4.COUT     Topcyf                1.027   unit_dsp/q_reg<0>
                                                       unit_dsp/Mcount_q_reg_lut<0>_INV_0
                                                       unit_dsp/Mcount_q_reg_cy<0>
                                                       unit_dsp/Mcount_q_reg_cy<1>
    SLICE_X39Y5.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<1>
    SLICE_X39Y5.COUT     Tbyp                  0.128   unit_dsp/q_reg<2>
                                                       unit_dsp/Mcount_q_reg_cy<2>
                                                       unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.COUT     Tbyp                  0.128   unit_dsp/q_reg<4>
                                                       unit_dsp/Mcount_q_reg_cy<4>
                                                       unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.COUT     Tbyp                  0.128   unit_dsp/q_reg<6>
                                                       unit_dsp/Mcount_q_reg_cy<6>
                                                       unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.COUT     Tbyp                  0.128   unit_dsp/q_reg<8>
                                                       unit_dsp/Mcount_q_reg_cy<8>
                                                       unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.COUT     Tbyp                  0.128   unit_dsp/q_reg<10>
                                                       unit_dsp/Mcount_q_reg_cy<10>
                                                       unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.COUT    Tbyp                  0.128   unit_dsp/q_reg<12>
                                                       unit_dsp/Mcount_q_reg_cy<12>
                                                       unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.CLK     Tcinck                0.986   unit_dsp/q_reg<14>
                                                       unit_dsp/Mcount_q_reg_xor<14>
                                                       unit_dsp/q_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (3.501ns logic, 0.586ns route)
                                                       (85.7% logic, 14.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               unit_dsp/q_reg_1 (FF)
  Destination:          unit_dsp/q_reg_14 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.955ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: unit_dsp/q_reg_1 to unit_dsp/q_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y4.YQ       Tcko                  0.720   unit_dsp/q_reg<0>
                                                       unit_dsp/q_reg_1
    SLICE_X39Y4.G3       net (fanout=2)        0.442   unit_dsp/q_reg<1>
    SLICE_X39Y4.COUT     Topcyg                1.039   unit_dsp/q_reg<0>
                                                       unit_dsp/q_reg<1>_rt
                                                       unit_dsp/Mcount_q_reg_cy<1>
    SLICE_X39Y5.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<1>
    SLICE_X39Y5.COUT     Tbyp                  0.128   unit_dsp/q_reg<2>
                                                       unit_dsp/Mcount_q_reg_cy<2>
                                                       unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<3>
    SLICE_X39Y6.COUT     Tbyp                  0.128   unit_dsp/q_reg<4>
                                                       unit_dsp/Mcount_q_reg_cy<4>
                                                       unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<5>
    SLICE_X39Y7.COUT     Tbyp                  0.128   unit_dsp/q_reg<6>
                                                       unit_dsp/Mcount_q_reg_cy<6>
                                                       unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<7>
    SLICE_X39Y8.COUT     Tbyp                  0.128   unit_dsp/q_reg<8>
                                                       unit_dsp/Mcount_q_reg_cy<8>
                                                       unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.CIN      net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<9>
    SLICE_X39Y9.COUT     Tbyp                  0.128   unit_dsp/q_reg<10>
                                                       unit_dsp/Mcount_q_reg_cy<10>
                                                       unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<11>
    SLICE_X39Y10.COUT    Tbyp                  0.128   unit_dsp/q_reg<12>
                                                       unit_dsp/Mcount_q_reg_cy<12>
                                                       unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.CIN     net (fanout=1)        0.000   unit_dsp/Mcount_q_reg_cy<13>
    SLICE_X39Y11.CLK     Tcinck                0.986   unit_dsp/q_reg<14>
                                                       unit_dsp/Mcount_q_reg_xor<14>
                                                       unit_dsp/q_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      3.955ns (3.513ns logic, 0.442ns route)
                                                       (88.8% logic, 11.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point unit_dsp/q_reg_6 (SLICE_X39Y7.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               unit_dsp/q_reg_6 (FF)
  Destination:          unit_dsp/q_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: unit_dsp/q_reg_6 to unit_dsp/q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y7.XQ       Tcko                  0.576   unit_dsp/q_reg<6>
                                                       unit_dsp/q_reg_6
    SLICE_X39Y7.F4       net (fanout=2)        0.315   unit_dsp/q_reg<6>
    SLICE_X39Y7.CLK      Tckf        (-Th)    -0.393   unit_dsp/q_reg<6>
                                                       unit_dsp/q_reg<6>_rt
                                                       unit_dsp/Mcount_q_reg_xor<6>
                                                       unit_dsp/q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.284ns (0.969ns logic, 0.315ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point unit_dsp/q_reg_10 (SLICE_X39Y9.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               unit_dsp/q_reg_10 (FF)
  Destination:          unit_dsp/q_reg_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: unit_dsp/q_reg_10 to unit_dsp/q_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y9.XQ       Tcko                  0.576   unit_dsp/q_reg<10>
                                                       unit_dsp/q_reg_10
    SLICE_X39Y9.F4       net (fanout=2)        0.315   unit_dsp/q_reg<10>
    SLICE_X39Y9.CLK      Tckf        (-Th)    -0.393   unit_dsp/q_reg<10>
                                                       unit_dsp/q_reg<10>_rt
                                                       unit_dsp/Mcount_q_reg_xor<10>
                                                       unit_dsp/q_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.284ns (0.969ns logic, 0.315ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point unit_dsp/q_reg_14 (SLICE_X39Y11.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               unit_dsp/q_reg_14 (FF)
  Destination:          unit_dsp/q_reg_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.284ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: unit_dsp/q_reg_14 to unit_dsp/q_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y11.XQ      Tcko                  0.576   unit_dsp/q_reg<14>
                                                       unit_dsp/q_reg_14
    SLICE_X39Y11.F4      net (fanout=2)        0.315   unit_dsp/q_reg<14>
    SLICE_X39Y11.CLK     Tckf        (-Th)    -0.393   unit_dsp/q_reg<14>
                                                       unit_dsp/q_reg<14>_rt
                                                       unit_dsp/Mcount_q_reg_xor<14>
                                                       unit_dsp/q_reg_14
    -------------------------------------------------  ---------------------------
    Total                                      1.284ns (0.969ns logic, 0.315ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.486ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.757ns (Tcl)
  Physical resource: unit_dsp/q_reg<0>/CLK
  Logical resource: unit_dsp/q_reg_0/CK
  Location pin: SLICE_X39Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.486ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.757ns (Tch)
  Physical resource: unit_dsp/q_reg<0>/CLK
  Logical resource: unit_dsp/q_reg_0/CK
  Location pin: SLICE_X39Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.486ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.514ns (660.502MHz) (Tcp)
  Physical resource: unit_dsp/q_reg<0>/CLK
  Logical resource: unit_dsp/q_reg_0/CK
  Location pin: SLICE_X39Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.277|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 153 paths, 0 nets, and 35 connections

Design statistics:
   Minimum period:   4.277ns{1}   (Maximum frequency: 233.809MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 09 14:30:09 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



