# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/iv.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:18:34 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/iv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IV
# -- Compiling architecture BEHAVIORAL of IV
# End time: 18:18:34 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/ND2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:18:46 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/ND2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AND2
# -- Compiling architecture BEHAVIORAL of IV
# -- Loading entity IV
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/ND2.vhd(13): (vcom-1136) Unknown identifier "b".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/ND2.vhd(13): Type error resolving infix expression "and" as type ieee.std_logic_1164.STD_LOGIC.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/ND2.vhd(14): VHDL Compiler exiting
# End time: 18:18:46 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/ND2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:19:20 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/ND2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AND2
# -- Compiling architecture BEHAVIORAL of AND2
# End time: 18:19:20 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/reg.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:19:23 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture beh of reg
# End time: 18:19:23 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/reg_file.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:19:26 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_file
# -- Compiling architecture beh of reg_file
# End time: 18:19:26 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/sign_extend.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:19:28 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/sign_extend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sign_extend
# -- Compiling architecture beh of sign_extend
# End time: 18:19:28 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/mux21.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:19:39 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture beh of mux21
# End time: 18:19:39 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:19:42 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(9): (vcom-1294) Declaration with designator "B_EN" already exists in this region.
# ** =====> Prior declaration of "B_EN" is at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(8).
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(13): VHDL Compiler exiting
# End time: 18:19:43 on Sep 28,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:23:46 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DU
# -- Compiling architecture struct of DU_stage
# ** Error: (vcom-11) Could not find work.du_stage.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(15): VHDL Compiler exiting
# End time: 18:23:47 on Sep 28,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:24:25 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DU
# -- Compiling architecture struct of DU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(18): (vcom-1294) Declaration with designator "PC_NXT" already exists in this region.
# ** =====> Prior declaration of "PC_NXT" is at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(12).
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(76): Signal "B_nxt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(76): Signal "A_nxt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(82): Signal "A_nxt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(88): Signal "B_nxt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(94): Signal "IMM_nxt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(100): Signal "IMM_nxt" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(106): near ">": syntax error
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(110): Statement cannot be labeled.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(113): (vcom-1136) Unknown identifier "RT_nxt".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(114): (vcom-1136) Unknown identifier "RT".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(127): (vcom-1136) Unknown identifier "NPC".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(127): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(127): (vcom-1590) Bad expression in actual part of association element 'A'.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(130): (vcom-1484) Unknown formal identifier "Y".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(132): VHDL Compiler exiting
# End time: 18:24:25 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 15, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:26:21 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DU
# -- Compiling architecture struct of DU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(67): (vcom-1294) Declaration with designator "PC_NXT" already exists in this region.
# ** =====> Prior declaration of "PC_NXT" is at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(12).
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(68): (vcom-1294) Declaration with designator "NPC_OUT" already exists in this region.
# ** =====> Prior declaration of "NPC_OUT" is at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(67).
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(107): near ">": syntax error
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(111): Statement cannot be labeled.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(114): (vcom-1136) Unknown identifier "RT_nxt".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(115): (vcom-1136) Unknown identifier "RT".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(128): (vcom-1136) Unknown identifier "NPC".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(128): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(128): (vcom-1590) Bad expression in actual part of association element 'A'.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(131): (vcom-1484) Unknown formal identifier "Y".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(133): VHDL Compiler exiting
# End time: 18:26:21 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:28:45 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DU
# -- Compiling architecture struct of DU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(67): (vcom-1294) Declaration with designator "PC_NXT" already exists in this region.
# ** =====> Prior declaration of "PC_NXT" is at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(12).
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(107): near ">": syntax error
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(111): Statement cannot be labeled.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(115): (vcom-1136) Unknown identifier "RT".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(128): (vcom-1136) Unknown identifier "NPC".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(128): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(128): (vcom-1590) Bad expression in actual part of association element 'A'.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(131): (vcom-1484) Unknown formal identifier "Y".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(133): VHDL Compiler exiting
# End time: 18:28:45 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:30:07 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DU
# -- Compiling architecture struct of DU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(109): (vcom-1484) Unknown formal identifier "Y".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(115): (vcom-1136) Unknown identifier "RT".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(128): (vcom-1136) Unknown identifier "NPC".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(128): (vcom-1590) Bad expression in left operand of infix expression '&'.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(128): (vcom-1590) Bad expression in actual part of association element 'A'.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(131): (vcom-1484) Unknown formal identifier "Y".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(133): VHDL Compiler exiting
# End time: 18:30:07 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:32:30 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DU
# -- Compiling architecture struct of DU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(67): (vcom-1294) Declaration with designator "NPC_OUT" already exists in this region.
# ** =====> Prior declaration of "NPC_OUT" is at /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(12).
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(128): (vcom-1436) Actual expression (infix expression) of formal "A" is not globally static.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(133): VHDL Compiler exiting
# End time: 18:32:31 on Sep 28,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:32:56 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DU
# -- Compiling architecture struct of DU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(128): (vcom-1436) Actual expression (infix expression) of formal "A" is not globally static.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd(133): VHDL Compiler exiting
# End time: 18:32:56 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:35:08 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DU
# -- Compiling architecture struct of DU
# End time: 18:35:08 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:35:16 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DU
# -- Compiling architecture struct of DU
# End time: 18:35:16 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 18:39:15 on Sep 28,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DU
# -- Compiling architecture struct of DU
# End time: 18:39:15 on Sep 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
