Analysis & Elaboration report for CII_Starter_USB_API
Fri Jul 12 15:59:25 2013
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|uart:u1
  6. Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|Multi_Flash:u2|Flash_Controller:u1
  7. Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1
  8. Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component
  9. Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1
 10. Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1
 11. Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1
 12. Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|CMD_Decode:u5
 13. Parameter Settings for User Entity Instance: Laser_Controller:inst10
 14. Parameter Settings for User Entity Instance: lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component
 15. Parameter Settings for User Entity Instance: lpm_counter0:inst9|lpm_counter:LPM_COUNTER_component
 16. altpll Parameter Settings by Entity Instance
 17. Analysis & Elaboration Settings
 18. Port Connectivity Checks: "CII_Starter_USB_API:inst|Multi_Sram:u6"
 19. Port Connectivity Checks: "CII_Starter_USB_API:inst|CMD_Decode:u5"
 20. Port Connectivity Checks: "CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1"
 21. Port Connectivity Checks: "CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1"
 22. Port Connectivity Checks: "CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1"
 23. Port Connectivity Checks: "CII_Starter_USB_API:inst|Multi_Sdram:u3"
 24. Port Connectivity Checks: "CII_Starter_USB_API:inst|Multi_Flash:u2"
 25. Port Connectivity Checks: "CII_Starter_USB_API:inst|uart:u1"
 26. Port Connectivity Checks: "CII_Starter_USB_API:inst|Reset_Delay:d0"
 27. Port Connectivity Checks: "CII_Starter_USB_API:inst|CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component"
 28. Port Connectivity Checks: "CII_Starter_USB_API:inst|CLK_LOCK:p0"
 29. Analysis & Elaboration Messages
 30. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                     ;
+------------------------------------+-----------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Jul 12 15:59:25 2013         ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; CII_Starter_USB_API                           ;
; Top-level Entity Name              ; CPU                                           ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; N/A until Partition Merge                     ;
;     Total combinational functions  ; N/A until Partition Merge                     ;
;     Dedicated logic registers      ; N/A until Partition Merge                     ;
; Total registers                    ; N/A until Partition Merge                     ;
; Total pins                         ; N/A until Partition Merge                     ;
; Total virtual pins                 ; N/A until Partition Merge                     ;
; Total memory bits                  ; N/A until Partition Merge                     ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                     ;
; Total PLLs                         ; N/A until Partition Merge                     ;
+------------------------------------+-----------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                         ;
+--------+--------------+---------+--------------+--------------+-------------------------+---------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance         ; IP Include File                       ;
+--------+--------------+---------+--------------+--------------+-------------------------+---------------------------------------+
; Altera ; LPM_COUNTER  ; N/A     ; N/A          ; N/A          ; |CPU|lpm_counter0:inst1 ; Z:/Spectroscopy/FPGA/lpm_counter0.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------+---------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|uart:u1 ;
+------------------+-------+----------------------------------------------------+
; Parameter Name   ; Value ; Type                                               ;
+------------------+-------+----------------------------------------------------+
; CLOCK_DIVIDE     ; 25    ; Signed Integer                                     ;
; RX_IDLE          ; 0     ; Signed Integer                                     ;
; RX_CHECK_START   ; 1     ; Signed Integer                                     ;
; RX_READ_BITS     ; 2     ; Signed Integer                                     ;
; RX_CHECK_STOP    ; 3     ; Signed Integer                                     ;
; RX_DELAY_RESTART ; 4     ; Signed Integer                                     ;
; RX_ERROR         ; 5     ; Signed Integer                                     ;
; RX_RECEIVED      ; 6     ; Signed Integer                                     ;
; TX_IDLE          ; 0     ; Signed Integer                                     ;
; TX_SENDING       ; 1     ; Signed Integer                                     ;
; TX_DELAY_RESTART ; 2     ; Signed Integer                                     ;
+------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|Multi_Flash:u2|Flash_Controller:u1 ;
+----------------+--------+--------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------+
; CMD_READ       ; 000    ; Unsigned Binary                                                                ;
; CMD_WRITE      ; 001    ; Unsigned Binary                                                                ;
; CMD_BLK_ERA    ; 010    ; Unsigned Binary                                                                ;
; CMD_SEC_ERA    ; 011    ; Unsigned Binary                                                                ;
; CMD_CHP_ERA    ; 100    ; Unsigned Binary                                                                ;
; CMD_ENTRY_ID   ; 101    ; Unsigned Binary                                                                ;
; CMD_RESET      ; 110    ; Unsigned Binary                                                                ;
; PER_READ       ; 1      ; Signed Integer                                                                 ;
; PER_WRITE      ; 5      ; Signed Integer                                                                 ;
; PER_BLK_ERA    ; 160000 ; Signed Integer                                                                 ;
; PER_SEC_ERA    ; 160000 ; Signed Integer                                                                 ;
; PER_CHP_ERA    ; 640000 ; Signed Integer                                                                 ;
; PER_ENTRY_ID   ; 4      ; Signed Integer                                                                 ;
; PER_RESET      ; 1      ; Signed Integer                                                                 ;
; IDEL           ; 0      ; Signed Integer                                                                 ;
; P1             ; 1      ; Signed Integer                                                                 ;
; P2             ; 2      ; Signed Integer                                                                 ;
; P3             ; 3      ; Signed Integer                                                                 ;
; P4             ; 4      ; Signed Integer                                                                 ;
; P5             ; 5      ; Signed Integer                                                                 ;
; P3_PRG         ; 6      ; Signed Integer                                                                 ;
; P3_DEV         ; 7      ; Signed Integer                                                                 ;
; P4_PRG         ; 8      ; Signed Integer                                                                 ;
; P6_BLK_ERA     ; 9      ; Signed Integer                                                                 ;
; P6_SEC_ERA     ; 10     ; Signed Integer                                                                 ;
; P6_CHP_ERA     ; 11     ; Signed Integer                                                                 ;
; READ           ; 12     ; Signed Integer                                                                 ;
; RESET          ; 13     ; Signed Integer                                                                 ;
; CLK_Divide     ; 8      ; Signed Integer                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1 ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                  ;
; REF_PER        ; 1024  ; Signed Integer                                                                  ;
; SC_CL          ; 3     ; Signed Integer                                                                  ;
; SC_RCD         ; 3     ; Signed Integer                                                                  ;
; SC_RRD         ; 7     ; Signed Integer                                                                  ;
; SC_PM          ; 1     ; Signed Integer                                                                  ;
; SC_BL          ; 1     ; Signed Integer                                                                  ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                 ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                 ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                         ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                      ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                                                      ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                                                      ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                      ;
; M                             ; 0                 ; Untyped                                                                                      ;
; N                             ; 1                 ; Untyped                                                                                      ;
; M2                            ; 1                 ; Untyped                                                                                      ;
; N2                            ; 1                 ; Untyped                                                                                      ;
; SS                            ; 1                 ; Untyped                                                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                                                      ;
; M_PH                          ; 0                 ; Untyped                                                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                                      ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                      ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                      ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                      ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                               ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                            ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                                   ;
; REF_PER        ; 1024  ; Signed Integer                                                                                   ;
; SC_CL          ; 3     ; Signed Integer                                                                                   ;
; SC_RCD         ; 3     ; Signed Integer                                                                                   ;
; SC_RRD         ; 7     ; Signed Integer                                                                                   ;
; SC_PM          ; 1     ; Signed Integer                                                                                   ;
; SC_BL          ; 1     ; Signed Integer                                                                                   ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                                  ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                  ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                  ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                                           ;
; REF_PER        ; 1024  ; Signed Integer                                                                                           ;
; SC_CL          ; 3     ; Signed Integer                                                                                           ;
; SC_RCD         ; 3     ; Signed Integer                                                                                           ;
; SC_RRD         ; 7     ; Signed Integer                                                                                           ;
; SC_PM          ; 1     ; Signed Integer                                                                                           ;
; SC_BL          ; 1     ; Signed Integer                                                                                           ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                                          ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                          ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                          ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CII_Starter_USB_API:inst|CMD_Decode:u5 ;
+----------------+----------+---------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                    ;
+----------------+----------+---------------------------------------------------------+
; SETUP          ; 01100001 ; Unsigned Binary                                         ;
; ERASE          ; 01110010 ; Unsigned Binary                                         ;
; WRITE          ; 10000011 ; Unsigned Binary                                         ;
; READ           ; 10010100 ; Unsigned Binary                                         ;
; LCD_DAT        ; 10000011 ; Unsigned Binary                                         ;
; LCD_CMD        ; 10010100 ; Unsigned Binary                                         ;
; LASER_SETUP    ; 10100011 ; Unsigned Binary                                         ;
; SDRAM          ; 10110100 ; Unsigned Binary                                         ;
; SRAM           ; 10100101 ; Unsigned Binary                                         ;
; LED            ; 11110000 ; Unsigned Binary                                         ;
; SEG7           ; 11100001 ; Unsigned Binary                                         ;
; PS2            ; 11010010 ; Unsigned Binary                                         ;
; FLASH          ; 11000011 ; Unsigned Binary                                         ;
; LCD            ; 10010110 ; Unsigned Binary                                         ;
; VGA            ; 10000111 ; Unsigned Binary                                         ;
; SDRSEL         ; 00011111 ; Unsigned Binary                                         ;
; FLSEL          ; 00101110 ; Unsigned Binary                                         ;
; EXTIO          ; 00111101 ; Unsigned Binary                                         ;
; SET_REG        ; 01001100 ; Unsigned Binary                                         ;
; SRSEL          ; 01011011 ; Unsigned Binary                                         ;
; SETUPFINISH    ; 10110111 ; Unsigned Binary                                         ;
; READINGFINISH  ; 11000110 ; Unsigned Binary                                         ;
; INFOREQUEST    ; 11110010 ; Unsigned Binary                                         ;
; FINISHREQUEST  ; 11010100 ; Unsigned Binary                                         ;
; FREQFINISH     ; 11100100 ; Unsigned Binary                                         ;
; LASER_CMD      ; 11010111 ; Unsigned Binary                                         ;
; RESETFPGA      ; 11100010 ; Unsigned Binary                                         ;
; OUTSEL         ; 00110011 ; Unsigned Binary                                         ;
; NORMAL         ; 10101010 ; Unsigned Binary                                         ;
; DISPLAY        ; 11001100 ; Unsigned Binary                                         ;
; BURST          ; 11111111 ; Unsigned Binary                                         ;
; FILEUPLOAD     ; 01001011 ; Unsigned Binary                                         ;
; CMD_READ       ; 000      ; Unsigned Binary                                         ;
; CMD_WRITE      ; 001      ; Unsigned Binary                                         ;
; CMD_BLK_ERA    ; 010      ; Unsigned Binary                                         ;
; CMD_SEC_ERA    ; 011      ; Unsigned Binary                                         ;
; CMD_CHP_ERA    ; 100      ; Unsigned Binary                                         ;
; CMD_ENTRY_ID   ; 101      ; Unsigned Binary                                         ;
; CMD_RESET      ; 110      ; Unsigned Binary                                         ;
+----------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Laser_Controller:inst10 ;
+-----------------+-------+--------------------------------------------+
; Parameter Name  ; Value ; Type                                       ;
+-----------------+-------+--------------------------------------------+
; STARTLOOP       ; 000   ; Unsigned Binary                            ;
; WAIT_LABVIEW    ; 001   ; Unsigned Binary                            ;
; WAIT_MAINSPHASE ; 010   ; Unsigned Binary                            ;
; NORMAL          ; 011   ; Unsigned Binary                            ;
; COUNT           ; 100   ; Unsigned Binary                            ;
; STOP            ; 101   ; Unsigned Binary                            ;
; SENDDATA        ; 110   ; Unsigned Binary                            ;
; ENDLOOP         ; 111   ; Unsigned Binary                            ;
+-----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 32          ; Signed Integer                                             ;
; LPM_DIRECTION          ; UP          ; Untyped                                                    ;
; LPM_MODULUS            ; 0           ; Untyped                                                    ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                    ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                    ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                    ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                         ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                         ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                    ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                    ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                    ;
; CBXI_PARAMETER         ; cntr_m7j    ; Untyped                                                    ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_counter0:inst9|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
; LPM_WIDTH              ; 32          ; Signed Integer                                             ;
; LPM_DIRECTION          ; UP          ; Untyped                                                    ;
; LPM_MODULUS            ; 0           ; Untyped                                                    ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                    ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                    ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                    ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                         ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                         ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                    ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                    ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                    ;
; CBXI_PARAMETER         ; cntr_m7j    ; Untyped                                                    ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                        ;
+-------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                               ;
+-------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                   ;
; Entity Instance               ; CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                              ;
;     -- PLL_TYPE               ; FAST                                                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                   ;
+-------------------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                       ;
+----------------------------------------------------------------------------+--------------------+---------------------+
; Option                                                                     ; Setting            ; Default Value       ;
+----------------------------------------------------------------------------+--------------------+---------------------+
; Device                                                                     ; EP2C20F484C7       ;                     ;
; Top-level entity name                                                      ; CPU                ; CII_Starter_USB_API ;
; Family name                                                                ; Cyclone II         ; Stratix             ;
; Use smart compilation                                                      ; On                 ; Off                 ;
; Optimization Technique                                                     ; Speed              ; Balanced            ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                                ; Off                ; Off                 ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                 ;
; Preserve fewer node names                                                  ; On                 ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                 ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto               ; Auto                ;
; Safe State Machine                                                         ; Off                ; Off                 ;
; Extract Verilog State Machines                                             ; On                 ; On                  ;
; Extract VHDL State Machines                                                ; On                 ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                  ;
; Parallel Synthesis                                                         ; On                 ; On                  ;
; DSP Block Balancing                                                        ; Auto               ; Auto                ;
; Maximum DSP Block Usage                                                    ; -1                 ; -1                  ;
; NOT Gate Push-Back                                                         ; On                 ; On                  ;
; Power-Up Don't Care                                                        ; On                 ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                 ;
; Carry Chain Length                                                         ; 70                 ; 70                  ;
; Auto Carry Chains                                                          ; On                 ; On                  ;
; Auto Open-Drain Pins                                                       ; On                 ; On                  ;
; Auto ROM Replacement                                                       ; On                 ; On                  ;
; Auto RAM Replacement                                                       ; On                 ; On                  ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                 ; On                  ;
; Strict RAM Replacement                                                     ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                 ;
; Auto Resource Sharing                                                      ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                  ;
; Maximum Number of M4K/M9K/M20K Memory Blocks                               ; -1                 ; -1                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                 ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                 ;
; Report Parameter Settings                                                  ; On                 ; On                  ;
; Report Source Assignments                                                  ; On                 ; On                  ;
; Report Connectivity Checks                                                 ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation  ;
; HDL message level                                                          ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                 ;
; Clock MUX Protection                                                       ; On                 ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                 ;
; Block Design Naming                                                        ; Auto               ; Auto                ;
; SDC constraint protection                                                  ; Off                ; Off                 ;
; Synthesis Effort                                                           ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                  ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                  ;
; Synthesis Seed                                                             ; 1                  ; 1                   ;
+----------------------------------------------------------------------------+--------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CII_Starter_USB_API:inst|Multi_Sram:u6"                                                                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oAS1_DATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; iAS1_ADDR ; Input  ; Warning  ; Input port expression (19 bits) is wider than the input port (18 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iAS1_WE_N ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; iAS1_OE_N ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; iSelect   ; Input  ; Warning  ; Input port expression (3 bits) is wider than the input port (2 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.   ;
; iAS1_DATA ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; oAS2_DATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; iAS2_DATA ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; iAS2_ADDR ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; iAS2_WE_N ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; iAS2_OE_N ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; oAS3_DATA ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; iAS3_DATA ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; iAS3_ADDR ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; iAS3_WE_N ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; iAS3_OE_N ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CII_Starter_USB_API:inst|CMD_Decode:u5"                                                                                                                                      ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oSDR_Select ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (3 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; oFL_Select  ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (3 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; oSR_Select  ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (3 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1" ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------+
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1"                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1"                                                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; ADDR[22]     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; IN_REQ       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; OUT_VALID    ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; DM           ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; LENGTH[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; LENGTH[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                            ;
; CS_N         ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts ;
; ACT          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CII_Starter_USB_API:inst|Multi_Sdram:u3"                                                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oAS1_DATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; iAS1_DATA ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; iAS1_ADDR ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; iAS1_WR_n ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; oAS2_DATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; iAS2_DATA ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; iAS2_ADDR ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; iAS2_WR_n ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; oAS3_DATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; iAS3_DATA ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; iAS3_ADDR ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; iAS3_WR_n ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; iSelect   ; Input  ; Warning  ; Input port expression (3 bits) is wider than the input port (2 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CII_Starter_USB_API:inst|Multi_Flash:u2"                                                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oAS1_DATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; oAS2_DATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; oAS3_DATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; iSelect   ; Input  ; Warning  ; Input port expression (3 bits) is wider than the input port (2 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CII_Starter_USB_API:inst|uart:u1"                                                                                                                       ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; is_receiving    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; is_transmitting ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; recv_error      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CII_Starter_USB_API:inst|Reset_Delay:d0"                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; oRESET ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CII_Starter_USB_API:inst|CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                   ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+
; ena         ; Input ; Info     ; Stuck at VCC                                                                              ;
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                              ;
; clkselect   ; Input ; Info     ; Stuck at GND                                                                              ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CII_Starter_USB_API:inst|CLK_LOCK:p0"                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; outclk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Elaboration
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jul 12 15:59:11 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API --analysis_and_elaboration
Critical Warning: Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 1 design units, including 1 entities, in source file multi_sdram/command.v
    Info: Found entity 1: command
Info: Found 1 design units, including 1 entities, in source file multi_sdram/control_interface.v
    Info: Found entity 1: control_interface
Info: Found 1 design units, including 1 entities, in source file multi_sdram/multi_sdram.v
    Info: Found entity 1: Multi_Sdram
Info: Found 1 design units, including 1 entities, in source file multi_sdram/pll1.v
    Info: Found entity 1: PLL1
Info: Found 1 design units, including 1 entities, in source file multi_sdram/sdr_data_path.v
    Info: Found entity 1: sdr_data_path
Info: Found 1 design units, including 1 entities, in source file multi_sdram/sdram_controller.v
    Info: Found entity 1: Sdram_Controller
Info: Found 1 design units, including 1 entities, in source file multi_sdram/sdram_multiplexer.v
    Info: Found entity 1: Sdram_Multiplexer
Info: Found 1 design units, including 1 entities, in source file multi_flash/flash_controller.v
    Info: Found entity 1: Flash_Controller
Info: Found 1 design units, including 1 entities, in source file multi_flash/flash_multiplexer.v
    Info: Found entity 1: Flash_Multiplexer
Info: Found 1 design units, including 1 entities, in source file multi_flash/multi_flash.v
    Info: Found entity 1: Multi_Flash
Info: Found 2 design units, including 2 entities, in source file clk_lock.v
    Info: Found entity 1: CLK_LOCK_altclkctrl_tb8
    Info: Found entity 2: CLK_LOCK
Info: Found 1 design units, including 1 entities, in source file cmd_decode.v
    Info: Found entity 1: CMD_Decode
Info: Found 1 design units, including 1 entities, in source file cii_starter_usb_api.v
    Info: Found entity 1: CII_Starter_USB_API
Info: Found 1 design units, including 1 entities, in source file multi_sram.v
    Info: Found entity 1: Multi_Sram
Info: Found 1 design units, including 1 entities, in source file reset_delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file rs232_controller.v
    Info: Found entity 1: RS232_Controller
Info: Found 1 design units, including 1 entities, in source file sram_16bit_512k.v
    Info: Found entity 1: SRAM_16Bit_512K
Info: Found 3 design units, including 3 entities, in source file usb_jtag.v
    Info: Found entity 1: USB_JTAG
    Info: Found entity 2: JTAG_REC
    Info: Found entity 3: JTAG_TRANS
Info: Found 1 design units, including 1 entities, in source file cpu.bdf
    Info: Found entity 1: CPU
Info: Found 1 design units, including 1 entities, in source file laser_controller.v
    Info: Found entity 1: Laser_Controller
Info: Found 1 design units, including 1 entities, in source file laserswitch.v
    Info: Found entity 1: LaserSwitch
Info: Found 1 design units, including 1 entities, in source file uart.v
    Info: Found entity 1: uart
Warning (10236): Verilog HDL Implicit Net warning at CII_Starter_USB_API.v(334): created implicit net for "DLY_RST"
Info: Elaborating entity "CPU" for the top level hierarchy
Warning: Block or symbol "NOT" of instance "inst2" overlaps another block or symbol
Warning: Block or symbol "NOT" of instance "inst6" overlaps another block or symbol
Warning: Block or symbol "NOT" of instance "inst8" overlaps another block or symbol
Warning: Block or symbol "NOT" of instance "inst13" overlaps another block or symbol
Warning: Block or symbol "NOT" of instance "inst15" overlaps another block or symbol
Warning: Block or symbol "NOT" of instance "inst17" overlaps another block or symbol
Info: Elaborating entity "CII_Starter_USB_API" for hierarchy "CII_Starter_USB_API:inst"
Warning (10034): Output port "UART_TXD" at CII_Starter_USB_API.v(167) has no driver
Warning (10034): Output port "SD_CLK" at CII_Starter_USB_API.v(201) has no driver
Warning (10034): Output port "TDO" at CII_Starter_USB_API.v(212) has no driver
Info: Elaborating entity "CLK_LOCK" for hierarchy "CII_Starter_USB_API:inst|CLK_LOCK:p0"
Info: Elaborating entity "CLK_LOCK_altclkctrl_tb8" for hierarchy "CII_Starter_USB_API:inst|CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component"
Info: Elaborating entity "Reset_Delay" for hierarchy "CII_Starter_USB_API:inst|Reset_Delay:d0"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (20)
Info: Elaborating entity "uart" for hierarchy "CII_Starter_USB_API:inst|uart:u1"
Warning (10230): Verilog HDL assignment warning at UART.v(62): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at UART.v(63): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at UART.v(124): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at UART.v(126): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at UART.v(127): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at UART.v(129): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at UART.v(131): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at UART.v(132): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at UART.v(143): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at UART.v(172): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at UART.v(216): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at UART.v(226): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "Multi_Flash" for hierarchy "CII_Starter_USB_API:inst|Multi_Flash:u2"
Info: Elaborating entity "Flash_Multiplexer" for hierarchy "CII_Starter_USB_API:inst|Multi_Flash:u2|Flash_Multiplexer:u0"
Info: Elaborating entity "Flash_Controller" for hierarchy "CII_Starter_USB_API:inst|Multi_Flash:u2|Flash_Controller:u1"
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(95): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(144): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(239): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(251): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(252): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(253): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(254): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(255): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(256): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at Flash_Controller.v(257): truncated value with size 32 to match size of target (22)
Info: Elaborating entity "Multi_Sdram" for hierarchy "CII_Starter_USB_API:inst|Multi_Sdram:u3"
Info: Elaborating entity "Sdram_Multiplexer" for hierarchy "CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Multiplexer:u0"
Info: Elaborating entity "Sdram_Controller" for hierarchy "CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1"
Warning (10230): Verilog HDL assignment warning at Sdram_Controller.v(237): truncated value with size 32 to match size of target (9)
Info: Elaborating entity "PLL1" for hierarchy "CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1"
Info: Elaborating entity "altpll" for hierarchy "CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component"
Info: Instantiated megafunction "CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "pll_type" = "FAST"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "clk2_divide_by" = "1"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk2_multiply_by" = "1"
Info: Elaborating entity "control_interface" for hierarchy "CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(132): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(137): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "command" for hierarchy "CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(251): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(251): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(251): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info: Elaborating entity "sdr_data_path" for hierarchy "CII_Starter_USB_API:inst|Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1"
Warning (10036): Verilog HDL or VHDL warning at sdr_data_path.v(36): object "DM1" assigned a value but never read
Info: Elaborating entity "CMD_Decode" for hierarchy "CII_Starter_USB_API:inst|CMD_Decode:u5"
Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(88): object "sel_COUNT" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(143): object "f_SETUP" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(144): object "f_SRAM" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(147): object "oFL_TXD_Start" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(148): object "oFL_TXD_DATA" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(150): object "sel_FL" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(150): object "sel_PS2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CMD_Decode.v(1161): object "DataToSend" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(873): truncated value with size 24 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(874): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1079): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1197): truncated value with size 19 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1236): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1327): truncated value with size 19 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1328): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1340): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at CMD_Decode.v(1349): truncated value with size 32 to match size of target (19)
Info: Elaborating entity "Multi_Sram" for hierarchy "CII_Starter_USB_API:inst|Multi_Sram:u6"
Info: Elaborating entity "Laser_Controller" for hierarchy "Laser_Controller:inst10"
Warning: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_counter0-SYN
    Info: Found entity 1: lpm_counter0
Info: Elaborating entity "lpm_counter0" for hierarchy "lpm_counter0:inst1"
Info: Elaborating entity "lpm_counter" for hierarchy "lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component"
Info: Elaborated megafunction instantiation "lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component"
Info: Instantiated megafunction "lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info: Parameter "lpm_direction" = "UP"
    Info: Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info: Parameter "lpm_type" = "LPM_COUNTER"
    Info: Parameter "lpm_width" = "32"
Info: Found 1 design units, including 1 entities, in source file db/cntr_m7j.tdf
    Info: Found entity 1: cntr_m7j
Info: Elaborating entity "cntr_m7j" for hierarchy "lpm_counter0:inst1|lpm_counter:LPM_COUNTER_component|cntr_m7j:auto_generated"
Info: Elaborating entity "LaserSwitch" for hierarchy "LaserSwitch:inst3"
Warning: Net is missing source, defaulting to GND
    Warning (12110): Net "CII_Starter_USB_API:inst|mSDR_Select[2]" is missing source, defaulting to GND
    Warning (12110): Net "CII_Starter_USB_API:inst|mFL_Select[2]" is missing source, defaulting to GND
    Warning (12110): Net "CII_Starter_USB_API:inst|mSR_Select[2]" is missing source, defaulting to GND
Warning: 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Generated suppressed messages file Z:/Spectroscopy/FPGA/CII_Starter_USB_API.map.smsg
Info: Quartus II Analysis & Elaboration was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 302 megabytes
    Info: Processing ended: Fri Jul 12 15:59:25 2013
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:08


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in Z:/Spectroscopy/FPGA/CII_Starter_USB_API.map.smsg.


