{
  "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 16.0.6 -fPIC -O3)",
  "modules": {
    "MIPSpipeline": {
      "attributes": {
        "hdlname": "MIPSpipeline",
        "top": "00000000000000000000000000000001",
        "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:5.1-380.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "reset": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "current_pc": {
          "direction": "output",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        }
      },
      "cells": {
        "$add$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:279$36": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:279.13-279.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "B": [ "0", "0", 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
            "Y": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ]
          }
        },
        "$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:178$3": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:178.21-178.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 130, 131 ],
            "B": [ "1", "0" ],
            "Y": [ 132 ]
          }
        },
        "$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:178$4": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:178.58-178.75"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 130, 131 ],
            "B": [ "0", "1" ],
            "Y": [ 133 ]
          }
        },
        "$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:184$7": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:184.27-184.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 134, 135 ],
            "B": [ "1", "0" ],
            "Y": [ 136 ]
          }
        },
        "$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:184$8": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:184.64-184.81"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 134, 135 ],
            "B": [ "0", "1" ],
            "Y": [ 137 ]
          }
        },
        "$flatten\\ALU_B_Mux.$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Bus$20mux.v:10$67": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Bus mux.v:10.14-10.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 138, 139 ],
            "B": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171 ],
            "S": [ 172 ],
            "Y": [ 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204 ]
          }
        },
        "$flatten\\ALU_CU.$procmux$254": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/ALU control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/ALU control unit.v:16.5-26.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ "1", "1", "0", "1", "0", "1", "1", "0" ],
            "S": [ 205, 206, 207, 208 ],
            "Y": [ 209, 210 ]
          }
        },
        "$flatten\\ALU_CU.$procmux$255_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/ALU control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/ALU control unit.v:16.5-26.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 211, 212, 213, 214, 215, 216, 217, 218 ],
            "B": [ "0", "1", "0", "1", "0", "1", "0", "1" ],
            "Y": [ 205 ]
          }
        },
        "$flatten\\ALU_CU.$procmux$256_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/ALU control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/ALU control unit.v:16.5-26.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 211, 212, 213, 214, 215, 216, 217, 218 ],
            "B": [ "0", "1", "0", "0", "0", "1", "0", "1" ],
            "Y": [ 206 ]
          }
        },
        "$flatten\\ALU_CU.$procmux$257_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/ALU control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/ALU control unit.v:16.5-26.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 211, 212, 213, 214, 215, 216, 217, 218 ],
            "B": [ "x", "x", "x", "x", "x", "x", "1", "0" ],
            "Y": [ 207 ]
          }
        },
        "$flatten\\ALU_CU.$procmux$258_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/ALU control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/ALU control unit.v:16.5-26.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 211, 212, 213, 214, 215, 216, 217, 218 ],
            "B": [ "x", "x", "x", "x", "x", "x", "1", "1" ],
            "Y": [ 208 ]
          }
        },
        "$flatten\\CU.$procmux$293": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 219 ],
            "Y": [ 220 ]
          }
        },
        "$flatten\\CU.$procmux$294_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "0", "1", "1", "1", "0", "0" ],
            "Y": [ 219 ]
          }
        },
        "$flatten\\CU.$procmux$296": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 227 ],
            "Y": [ 228 ]
          }
        },
        "$flatten\\CU.$procmux$297_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "0", "1", "0", "0", "0", "0" ],
            "Y": [ 227 ]
          }
        },
        "$flatten\\CU.$procmux$299": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000101",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "1" ],
            "B": [ "0", "0", "1", "1", "1", "0", "0", "0", "0", "0" ],
            "S": [ 229, 230, 231, 232, 233 ],
            "Y": [ 234, 235 ]
          }
        },
        "$flatten\\CU.$procmux$300_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "0", "1", "0", "0", "0", "0" ],
            "Y": [ 229 ]
          }
        },
        "$flatten\\CU.$procmux$301_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "0", "1", "1", "1", "0", "0" ],
            "Y": [ 230 ]
          }
        },
        "$flatten\\CU.$procmux$302_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "1", "0", "1", "0", "0", "0" ],
            "Y": [ 231 ]
          }
        },
        "$flatten\\CU.$procmux$303_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "1", "1", "0", "1", "0", "1" ],
            "Y": [ 232 ]
          }
        },
        "$flatten\\CU.$procmux$304_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "1", "1", "0", "0", "0", "1" ],
            "Y": [ 233 ]
          }
        },
        "$flatten\\CU.$procmux$308": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 236 ],
            "Y": [ 237 ]
          }
        },
        "$flatten\\CU.$procmux$309_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "1", "0", "1", "0", "0", "0" ],
            "Y": [ 236 ]
          }
        },
        "$flatten\\CU.$procmux$314": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 238 ],
            "Y": [ 239 ]
          }
        },
        "$flatten\\CU.$procmux$315_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "1", "1", "0", "1", "0", "1" ],
            "Y": [ 238 ]
          }
        },
        "$flatten\\CU.$procmux$321": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 240 ],
            "Y": [ 241 ]
          }
        },
        "$flatten\\CU.$procmux$322_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "1", "1", "0", "0", "0", "1" ],
            "Y": [ 240 ]
          }
        },
        "$flatten\\CU.$procmux$325": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1", "1", "1" ],
            "S": [ 242, 243, 244 ],
            "Y": [ 245 ]
          }
        },
        "$flatten\\CU.$procmux$326_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "0", "1", "1", "1", "0", "0" ],
            "Y": [ 242 ]
          }
        },
        "$flatten\\CU.$procmux$327_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "1", "1", "0", "0", "0", "1" ],
            "Y": [ 243 ]
          }
        },
        "$flatten\\CU.$procmux$328_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "Y": [ 244 ]
          }
        },
        "$flatten\\CU.$procmux$333": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "x", "1" ],
            "S": [ 246, 247 ],
            "Y": [ 248 ]
          }
        },
        "$flatten\\CU.$procmux$334_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "1", "1", "0", "1", "0", "1" ],
            "Y": [ 246 ]
          }
        },
        "$flatten\\CU.$procmux$335_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "1", "1", "0", "0", "0", "1" ],
            "Y": [ 247 ]
          }
        },
        "$flatten\\CU.$procmux$338": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1", "1", "1" ],
            "S": [ 249, 250, 251 ],
            "Y": [ 252 ]
          }
        },
        "$flatten\\CU.$procmux$339_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "0", "1", "1", "1", "0", "0" ],
            "Y": [ 249 ]
          }
        },
        "$flatten\\CU.$procmux$340_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "1", "1", "0", "1", "0", "1" ],
            "Y": [ 250 ]
          }
        },
        "$flatten\\CU.$procmux$341_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "1", "1", "0", "0", "0", "1" ],
            "Y": [ 251 ]
          }
        },
        "$flatten\\CU.$procmux$346": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "x", "1" ],
            "S": [ 253, 254 ],
            "Y": [ 255 ]
          }
        },
        "$flatten\\CU.$procmux$347_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "1", "1", "0", "1", "0", "1" ],
            "Y": [ 253 ]
          }
        },
        "$flatten\\CU.$procmux$348_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:14.5-104.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "Y": [ 254 ]
          }
        },
        "$flatten\\DM.$auto$proc_memwr.cc:45:proc_memwr$661": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000001110",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\DM.dataMem",
            "PORTID": "00000000000000000000000000000000",
            "PRIORITY_MASK": "",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:24.7-24.42"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269 ],
            "CLK": [ 2 ],
            "DATA": [ 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301 ],
            "EN": [ 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333 ]
          }
        },
        "$flatten\\DM.$memrd$\\dataMem$/Users/jhsu2022/my_designs/32-Bit-CPU/Data$20memory.v:20$40": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": "00000000000000000000000000001110",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\DM.dataMem",
            "TRANSPARENT": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:20.29-20.36"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347 ],
            "CLK": [ "x" ],
            "DATA": [ 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379 ],
            "EN": [ "x" ]
          }
        },
        "$flatten\\DM.$procmux$265": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:23.9-23.20|/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:23.5-25.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 380 ],
            "Y": [ 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333 ]
          }
        },
        "$flatten\\DM.$procmux$268": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:23.9-23.20|/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:23.5-25.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412 ],
            "S": [ 380 ],
            "Y": [ 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301 ]
          }
        },
        "$flatten\\DM.$procmux$271": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001110"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:23.9-23.20|/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:23.5-25.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347 ],
            "S": [ 380 ],
            "Y": [ 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269 ]
          }
        },
        "$flatten\\DM.$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Data$20memory.v:20$41": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:20.17-20.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379 ],
            "S": [ 413 ],
            "Y": [ 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445 ]
          }
        },
        "$flatten\\FU.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:22$81": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:22.61-22.87"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 446, 447, 448, 449, 450 ],
            "B": [ 451, 452, 453, 454, 455 ],
            "Y": [ 456 ]
          }
        },
        "$flatten\\FU.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:25$85": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:25.64-25.89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 457, 458, 459, 460, 461 ],
            "B": [ 451, 452, 453, 454, 455 ],
            "Y": [ 462 ]
          }
        },
        "$flatten\\FU.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:30$89": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:30.61-30.87"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 446, 447, 448, 449, 450 ],
            "B": [ 463, 464, 465, 466, 467 ],
            "Y": [ 468 ]
          }
        },
        "$flatten\\FU.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:33$93": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:33.64-33.89"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 457, 458, 459, 460, 461 ],
            "B": [ 463, 464, 465, 466, 467 ],
            "Y": [ 469 ]
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:22$80": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:22.9-22.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 470 ],
            "B": [ 471 ],
            "Y": [ 472 ]
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:22$82": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:22.9-22.88"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 472 ],
            "B": [ 456 ],
            "Y": [ 473 ]
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:25$84": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:25.14-25.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 474 ],
            "B": [ 475 ],
            "Y": [ 476 ]
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:25$86": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:25.14-25.90"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 476 ],
            "B": [ 462 ],
            "Y": [ 477 ]
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:30$88": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:30.9-30.56"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 470 ],
            "B": [ 478 ],
            "Y": [ 479 ]
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:30$90": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:30.9-30.88"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 479 ],
            "B": [ 468 ],
            "Y": [ 480 ]
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:33$92": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:33.14-33.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 474 ],
            "B": [ 481 ],
            "Y": [ 482 ]
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:33$94": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:33.14-33.90"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 482 ],
            "B": [ 469 ],
            "Y": [ 483 ]
          }
        },
        "$flatten\\FU.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:22$79": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:22.26-22.55"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 446, 447, 448, 449, 450 ],
            "Y": [ 471 ]
          }
        },
        "$flatten\\FU.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:25$83": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:25.30-25.58"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 457, 458, 459, 460, 461 ],
            "Y": [ 475 ]
          }
        },
        "$flatten\\FU.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:30$87": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:30.26-30.55"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 446, 447, 448, 449, 450 ],
            "Y": [ 478 ]
          }
        },
        "$flatten\\FU.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:33$91": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:33.30-33.58"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 457, 458, 459, 460, 461 ],
            "Y": [ 481 ]
          }
        },
        "$flatten\\FU.$procmux$274": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:33.14-33.90|/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:33.10-35.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ "1", "0" ],
            "S": [ 483 ],
            "Y": [ 484, 485 ]
          }
        },
        "$flatten\\FU.$procmux$277": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:30.9-30.88|/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:30.5-35.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 484, 485 ],
            "B": [ "x", "x" ],
            "S": [ 480 ],
            "Y": [ 486, 487 ]
          }
        },
        "$flatten\\FU.$procmux$280": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:30.9-30.88|/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:30.5-35.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 486, 487 ],
            "B": [ "0", "1" ],
            "S": [ 480 ],
            "Y": [ 134, 135 ]
          }
        },
        "$flatten\\FU.$procmux$283": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:25.14-25.90|/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:25.10-27.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ "1", "0" ],
            "S": [ 477 ],
            "Y": [ 488, 489 ]
          }
        },
        "$flatten\\FU.$procmux$286": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:22.9-22.88|/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:22.5-27.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 488, 489 ],
            "B": [ "x", "x" ],
            "S": [ 473 ],
            "Y": [ 490, 491 ]
          }
        },
        "$flatten\\FU.$procmux$289": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:22.9-22.88|/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:22.5-27.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 490, 491 ],
            "B": [ "0", "1" ],
            "S": [ 473 ],
            "Y": [ 130, 131 ]
          }
        },
        "$flatten\\IM.$memrd$\\instMem$/Users/jhsu2022/my_designs/32-Bit-CPU/Instruction$20Memory.v:57$220": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\IM.instMem",
            "TRANSPARENT": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Instruction Memory.v:57.22-57.29"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, "0", "0" ],
            "CLK": [ "x" ],
            "DATA": [ 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523 ],
            "EN": [ "x" ]
          }
        },
        "$flatten\\JR_CU.$procmux$350": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/JR control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/JR control unit.v:16.5-21.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 524 ],
            "Y": [ 525, 526, 527, 528, 529, 530, 531, 532 ]
          }
        },
        "$flatten\\JR_CU.$procmux$351_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/JR control unit.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/JR control unit.v:16.5-21.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 533, 534, 535, 536, 537, 538, 234, 235 ],
            "B": [ "0", "0", "0", "1", "0", "0", "0", "1" ],
            "Y": [ 524 ]
          }
        },
        "$flatten\\MIPS_ALU.$add$/Users/jhsu2022/my_designs/32-Bit-CPU/32$20bit$20ALU.v:25$50": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:25.20-25.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570 ],
            "B": [ 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204 ],
            "Y": [ 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602 ]
          }
        },
        "$flatten\\MIPS_ALU.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/32$20bit$20ALU.v:38$55": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:38.18-38.30"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634 ],
            "Y": [ 635 ]
          }
        },
        "$flatten\\MIPS_ALU.$lt$/Users/jhsu2022/my_designs/32-Bit-CPU/32$20bit$20ALU.v:31$53": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:31.21-31.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570 ],
            "B": [ 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204 ],
            "Y": [ 636 ]
          }
        },
        "$flatten\\MIPS_ALU.$procmux$259": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:24.5-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602 ],
            "S": [ 733, 734, 735, 736 ],
            "Y": [ 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634 ]
          }
        },
        "$flatten\\MIPS_ALU.$procmux$260_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:24.5-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 209, 210 ],
            "B": [ "1", "1" ],
            "Y": [ 733 ]
          }
        },
        "$flatten\\MIPS_ALU.$procmux$261_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:24.5-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 209, 210 ],
            "B": [ "0", "1" ],
            "Y": [ 734 ]
          }
        },
        "$flatten\\MIPS_ALU.$procmux$262_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:24.5-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 209, 210 ],
            "B": [ "1", "0" ],
            "Y": [ 735 ]
          }
        },
        "$flatten\\MIPS_ALU.$procmux$263_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:0.0-0.0|/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:24.5-34.12"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 209, 210 ],
            "Y": [ 736 ]
          }
        },
        "$flatten\\MIPS_ALU.$sub$/Users/jhsu2022/my_designs/32-Bit-CPU/32$20bit$20ALU.v:27$51": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:27.20-27.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570 ],
            "B": [ 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204 ],
            "Y": [ 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732 ]
          }
        },
        "$flatten\\MIPS_ALU.$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/32$20bit$20ALU.v:31$54": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:31.20-31.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 636 ],
            "Y": [ 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668 ]
          }
        },
        "$flatten\\MIPS_ALU.$xor$/Users/jhsu2022/my_designs/32-Bit-CPU/32$20bit$20ALU.v:29$52": {
          "hide_name": 1,
          "type": "$xor",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:29.20-29.31"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570 ],
            "B": [ 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204 ],
            "Y": [ 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700 ]
          }
        },
        "$flatten\\PC_Add4.$add$/Users/jhsu2022/my_designs/32-Bit-CPU/32$20bit$20adder.v:8$219": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit adder.v:8.14-8.19"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "B": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$662": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000000000",
            "PRIORITY_MASK": "",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$663": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000000001",
            "PRIORITY_MASK": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$664": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000000010",
            "PRIORITY_MASK": "11",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$665": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000000011",
            "PRIORITY_MASK": "111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$666": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000000100",
            "PRIORITY_MASK": "1111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$667": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000000101",
            "PRIORITY_MASK": "11111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$668": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000000110",
            "PRIORITY_MASK": "111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$669": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000000111",
            "PRIORITY_MASK": "1111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$670": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000001000",
            "PRIORITY_MASK": "11111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$671": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000001001",
            "PRIORITY_MASK": "111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$672": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000001010",
            "PRIORITY_MASK": "1111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$673": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000001011",
            "PRIORITY_MASK": "11111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$674": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000001100",
            "PRIORITY_MASK": "111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$675": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000001101",
            "PRIORITY_MASK": "1111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$676": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000001110",
            "PRIORITY_MASK": "11111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$677": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000001111",
            "PRIORITY_MASK": "111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$678": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000010000",
            "PRIORITY_MASK": "1111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$679": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000010001",
            "PRIORITY_MASK": "11111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$680": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000010010",
            "PRIORITY_MASK": "111111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$681": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000010011",
            "PRIORITY_MASK": "1111111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$682": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000010100",
            "PRIORITY_MASK": "11111111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$683": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000010101",
            "PRIORITY_MASK": "111111111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$684": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000010110",
            "PRIORITY_MASK": "1111111111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$685": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000010111",
            "PRIORITY_MASK": "11111111111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$686": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000011000",
            "PRIORITY_MASK": "111111111111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$687": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000011001",
            "PRIORITY_MASK": "1111111111111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$688": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000011010",
            "PRIORITY_MASK": "11111111111111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$689": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000011011",
            "PRIORITY_MASK": "111111111111111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$690": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000011100",
            "PRIORITY_MASK": "1111111111111111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$691": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000011101",
            "PRIORITY_MASK": "11111111111111111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "0", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$692": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000011110",
            "PRIORITY_MASK": "111111111111111111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "0", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$693": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000100000",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000011111",
            "PRIORITY_MASK": "1111111111111111111111111111111",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:29.17-29.33"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ "1", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "CLK": [ 2 ],
            "DATA": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792 ]
          }
        },
        "$flatten\\RF.$auto$proc_memwr.cc:45:proc_memwr$694": {
          "hide_name": 1,
          "type": "$memwr_v2",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "CLK_ENABLE": "1",
            "CLK_POLARITY": "1",
            "MEMID": "\\RF.regs",
            "PORTID": "00000000000000000000000000100000",
            "PRIORITY_MASK": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:33.13-33.42"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "input",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 1793, 1794, 1795, 1796, 1797 ],
            "CLK": [ 2 ],
            "DATA": [ 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829 ],
            "EN": [ 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861 ]
          }
        },
        "$flatten\\RF.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:39$211": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:39.26-39.40"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1862, 1863, 1864, 1865, 1866 ],
            "Y": [ 1867 ]
          }
        },
        "$flatten\\RF.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:40$214": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:40.26-40.40"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1868, 1869, 1870, 1871, 1872 ],
            "Y": [ 1873 ]
          }
        },
        "$flatten\\RF.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:31$207": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:31.18-31.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 474 ],
            "B": [ 1874 ],
            "Y": [ 1875 ]
          }
        },
        "$flatten\\RF.$memrd$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:39$212": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\RF.regs",
            "TRANSPARENT": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:39.52-39.56"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 1862, 1863, 1864, 1865, 1866 ],
            "CLK": [ "x" ],
            "DATA": [ 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907 ],
            "EN": [ "x" ]
          }
        },
        "$flatten\\RF.$memrd$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:40$215": {
          "hide_name": 1,
          "type": "$memrd",
          "parameters": {
            "ABITS": "00000000000000000000000000000101",
            "CLK_ENABLE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000000",
            "MEMID": "\\RF.regs",
            "TRANSPARENT": "00000000000000000000000000000000",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:40.52-40.56"
          },
          "port_directions": {
            "ADDR": "input",
            "CLK": "input",
            "DATA": "output",
            "EN": "input"
          },
          "connections": {
            "ADDR": [ 1868, 1869, 1870, 1871, 1872 ],
            "CLK": [ "x" ],
            "DATA": [ 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939 ],
            "EN": [ "x" ]
          }
        },
        "$flatten\\RF.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:31$206": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:31.31-31.45"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 457, 458, 459, 460, 461 ],
            "Y": [ 1874 ]
          }
        },
        "$flatten\\RF.$procmux$353": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:31.18-31.45|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:31.14-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 1875 ],
            "Y": [ 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971 ]
          }
        },
        "$flatten\\RF.$procmux$356": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 3 ],
            "Y": [ 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003 ]
          }
        },
        "$flatten\\RF.$procmux$359": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:31.18-31.45|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:31.14-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035 ],
            "S": [ 1875 ],
            "Y": [ 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067 ]
          }
        },
        "$flatten\\RF.$procmux$362": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 3 ],
            "Y": [ 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099 ]
          }
        },
        "$flatten\\RF.$procmux$365": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:31.18-31.45|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:31.14-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x" ],
            "B": [ 457, 458, 459, 460, 461 ],
            "S": [ 1875 ],
            "Y": [ 2100, 2101, 2102, 2103, 2104 ]
          }
        },
        "$flatten\\RF.$procmux$368": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2100, 2101, 2102, 2103, 2104 ],
            "B": [ "x", "x", "x", "x", "x" ],
            "S": [ 3 ],
            "Y": [ 2105, 2106, 2107, 2108, 2109 ]
          }
        },
        "$flatten\\RF.$procmux$374": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792 ]
          }
        },
        "$flatten\\RF.$procmux$377": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760 ]
          }
        },
        "$flatten\\RF.$procmux$380": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728 ]
          }
        },
        "$flatten\\RF.$procmux$383": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696 ]
          }
        },
        "$flatten\\RF.$procmux$386": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664 ]
          }
        },
        "$flatten\\RF.$procmux$389": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632 ]
          }
        },
        "$flatten\\RF.$procmux$392": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600 ]
          }
        },
        "$flatten\\RF.$procmux$395": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568 ]
          }
        },
        "$flatten\\RF.$procmux$398": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536 ]
          }
        },
        "$flatten\\RF.$procmux$401": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504 ]
          }
        },
        "$flatten\\RF.$procmux$404": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472 ]
          }
        },
        "$flatten\\RF.$procmux$407": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440 ]
          }
        },
        "$flatten\\RF.$procmux$410": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408 ]
          }
        },
        "$flatten\\RF.$procmux$413": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376 ]
          }
        },
        "$flatten\\RF.$procmux$416": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344 ]
          }
        },
        "$flatten\\RF.$procmux$419": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312 ]
          }
        },
        "$flatten\\RF.$procmux$422": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280 ]
          }
        },
        "$flatten\\RF.$procmux$425": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248 ]
          }
        },
        "$flatten\\RF.$procmux$428": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216 ]
          }
        },
        "$flatten\\RF.$procmux$431": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184 ]
          }
        },
        "$flatten\\RF.$procmux$434": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152 ]
          }
        },
        "$flatten\\RF.$procmux$437": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120 ]
          }
        },
        "$flatten\\RF.$procmux$440": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088 ]
          }
        },
        "$flatten\\RF.$procmux$443": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056 ]
          }
        },
        "$flatten\\RF.$procmux$446": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024 ]
          }
        },
        "$flatten\\RF.$procmux$449": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992 ]
          }
        },
        "$flatten\\RF.$procmux$452": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960 ]
          }
        },
        "$flatten\\RF.$procmux$455": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928 ]
          }
        },
        "$flatten\\RF.$procmux$458": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896 ]
          }
        },
        "$flatten\\RF.$procmux$461": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864 ]
          }
        },
        "$flatten\\RF.$procmux$464": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832 ]
          }
        },
        "$flatten\\RF.$procmux$467": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1", "1" ],
            "S": [ 3 ],
            "Y": [ 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800 ]
          }
        },
        "$flatten\\RF.$procmux$470": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861 ]
          }
        },
        "$flatten\\RF.$procmux$473": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 3 ],
            "Y": [ 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829 ]
          }
        },
        "$flatten\\RF.$procmux$476": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.13-27.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:27.9-34.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2105, 2106, 2107, 2108, 2109 ],
            "B": [ "x", "x", "x", "x", "x" ],
            "S": [ 3 ],
            "Y": [ 1793, 1794, 1795, 1796, 1797 ]
          }
        },
        "$flatten\\RF.$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:39$213": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:39.25-39.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 1867 ],
            "Y": [ 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141 ]
          }
        },
        "$flatten\\RF.$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:40$216": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:40.25-40.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 1873 ],
            "Y": [ 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173 ]
          }
        },
        "$flatten\\STALL.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Stall$20control$20unit.v:29$96": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:29.13-29.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 463, 464, 465, 466, 467 ],
            "B": [ 1862, 1863, 1864, 1865, 1866 ],
            "Y": [ 2174 ]
          }
        },
        "$flatten\\STALL.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Stall$20control$20unit.v:35$97": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.19-35.33"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 463, 464, 465, 466, 467 ],
            "B": [ 1868, 1869, 1870, 1871, 1872 ],
            "Y": [ 2175 ]
          }
        },
        "$flatten\\STALL.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Stall$20control$20unit.v:35$101": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.18-35.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2176 ],
            "B": [ 2177 ],
            "Y": [ 2178 ]
          }
        },
        "$flatten\\STALL.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Stall$20control$20unit.v:35$99": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.18-35.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2175 ],
            "B": [ 2179 ],
            "Y": [ 2176 ]
          }
        },
        "$flatten\\STALL.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Stall$20control$20unit.v:35$100": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.63-35.83"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "0", "1", "1", "1", "0", "0" ],
            "Y": [ 2177 ]
          }
        },
        "$flatten\\STALL.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Stall$20control$20unit.v:35$98": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.39-35.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 221, 222, 223, 224, 225, 226 ],
            "B": [ "1", "1", "0", "0", "0", "1" ],
            "Y": [ 2179 ]
          }
        },
        "$flatten\\STALL.$procmux$480": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.18-35.84|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.14-39.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 2178 ],
            "Y": [ 2180 ]
          }
        },
        "$flatten\\STALL.$procmux$483": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:29.13-29.27|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:29.9-39.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2180 ],
            "B": [ "x" ],
            "S": [ 2174 ],
            "Y": [ 2181 ]
          }
        },
        "$flatten\\STALL.$procmux$485": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.9-27.19|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.5-40.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 2181 ],
            "S": [ 2182 ],
            "Y": [ 2183 ]
          }
        },
        "$flatten\\STALL.$procmux$489": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.18-35.84|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.14-39.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 2178 ],
            "Y": [ 2184 ]
          }
        },
        "$flatten\\STALL.$procmux$492": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:29.13-29.27|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:29.9-39.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2184 ],
            "B": [ "x" ],
            "S": [ 2174 ],
            "Y": [ 2185 ]
          }
        },
        "$flatten\\STALL.$procmux$494": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.9-27.19|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.5-40.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 2185 ],
            "S": [ 2182 ],
            "Y": [ 2186 ]
          }
        },
        "$flatten\\STALL.$procmux$498": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.18-35.84|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.14-39.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 2178 ],
            "Y": [ 2187 ]
          }
        },
        "$flatten\\STALL.$procmux$501": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:29.13-29.27|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:29.9-39.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2187 ],
            "B": [ "x" ],
            "S": [ 2174 ],
            "Y": [ 2188 ]
          }
        },
        "$flatten\\STALL.$procmux$503": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.9-27.19|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.5-40.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 2188 ],
            "S": [ 2182 ],
            "Y": [ 2189 ]
          }
        },
        "$flatten\\STALL.$procmux$507": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:29.13-29.27|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:29.9-39.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2183 ],
            "B": [ "1" ],
            "S": [ 2174 ],
            "Y": [ 2190 ]
          }
        },
        "$flatten\\STALL.$procmux$509": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.9-27.19|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.5-40.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 2190 ],
            "S": [ 2182 ],
            "Y": [ 2191 ]
          }
        },
        "$flatten\\STALL.$procmux$513": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:29.13-29.27|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:29.9-39.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2186 ],
            "B": [ "0" ],
            "S": [ 2174 ],
            "Y": [ 2192 ]
          }
        },
        "$flatten\\STALL.$procmux$515": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.9-27.19|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.5-40.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 2192 ],
            "S": [ 2182 ],
            "Y": [ 2193 ]
          }
        },
        "$flatten\\STALL.$procmux$519": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:29.13-29.27|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:29.9-39.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2189 ],
            "B": [ "0" ],
            "S": [ 2174 ],
            "Y": [ 2194 ]
          }
        },
        "$flatten\\STALL.$procmux$521": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.9-27.19|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.5-40.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 2194 ],
            "S": [ 2182 ],
            "Y": [ 2195 ]
          }
        },
        "$flatten\\STALL.$procmux$524": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.9-27.19|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.5-40.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 2193 ],
            "S": [ 2182 ],
            "Y": [ 2196 ]
          }
        },
        "$flatten\\STALL.$procmux$527": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.9-27.19|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.5-40.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 2195 ],
            "S": [ 2182 ],
            "Y": [ 2197 ]
          }
        },
        "$flatten\\STALL.$procmux$530": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.9-27.19|/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:27.5-40.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 2191 ],
            "S": [ 2182 ],
            "Y": [ 2198 ]
          }
        },
        "$flatten\\WB_FU.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:20$72": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:20.53-20.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 457, 458, 459, 460, 461 ],
            "B": [ 1862, 1863, 1864, 1865, 1866 ],
            "Y": [ 2199 ]
          }
        },
        "$flatten\\WB_FU.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:25$76": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:25.53-25.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 457, 458, 459, 460, 461 ],
            "B": [ 1868, 1869, 1870, 1871, 1872 ],
            "Y": [ 2200 ]
          }
        },
        "$flatten\\WB_FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:20$71": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:20.9-20.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 474 ],
            "B": [ 2201 ],
            "Y": [ 2202 ]
          }
        },
        "$flatten\\WB_FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:20$73": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:20.9-20.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2202 ],
            "B": [ 2199 ],
            "Y": [ 2203 ]
          }
        },
        "$flatten\\WB_FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:25$75": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:25.9-25.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 474 ],
            "B": [ 2204 ],
            "Y": [ 2205 ]
          }
        },
        "$flatten\\WB_FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:25$77": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:25.9-25.73"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2205 ],
            "B": [ 2200 ],
            "Y": [ 2206 ]
          }
        },
        "$flatten\\WB_FU.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:20$70": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:20.22-20.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 457, 458, 459, 460, 461 ],
            "Y": [ 2201 ]
          }
        },
        "$flatten\\WB_FU.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:25$74": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:25.22-25.47"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 457, 458, 459, 460, 461 ],
            "Y": [ 2204 ]
          }
        },
        "$flatten\\WB_FU.$procmux$248": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:25.9-25.73|/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:25.5-27.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173 ],
            "B": [ 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035 ],
            "S": [ 2206 ],
            "Y": [ 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238 ]
          }
        },
        "$flatten\\WB_FU.$procmux$251": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:20.9-20.73|/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:20.5-22.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141 ],
            "B": [ 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035 ],
            "S": [ 2203 ],
            "Y": [ 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270 ]
          }
        },
        "$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:277$34": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:277.18-277.41"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2271 ],
            "B": [ 635 ],
            "Y": [ 2272 ]
          }
        },
        "$logic_or$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:225$12": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:225.19-225.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 228 ],
            "B": [ 2272 ],
            "Y": [ 2273 ]
          }
        },
        "$logic_or$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:225$13": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:225.19-225.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2273 ],
            "B": [ 525 ],
            "Y": [ 2274 ]
          }
        },
        "$logic_or$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:226$14": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:226.19-226.37"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 228 ],
            "B": [ 2272 ],
            "Y": [ 2275 ]
          }
        },
        "$logic_or$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:226$15": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:226.19-226.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2275 ],
            "B": [ 525 ],
            "Y": [ 2276 ]
          }
        },
        "$or$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:243$27": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:243.13-243.34"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2274 ],
            "B": [ 2277 ],
            "Y": [ 2278 ]
          }
        },
        "$or$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:243$28": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:243.13-243.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2278 ],
            "B": [ 2198 ],
            "Y": [ 2279 ]
          }
        },
        "$procdff$534": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311 ],
            "Q": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
          }
        },
        "$procdff$537": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343 ],
            "Q": [ 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375 ]
          }
        },
        "$procdff$540": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407 ],
            "Q": [ 533, 534, 535, 536, 537, 538, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 1868, 1869, 1870, 1871, 1872, 1862, 1863, 1864, 1865, 1866, 221, 222, 223, 224, 225, 226 ]
          }
        },
        "$procdff$543": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375 ],
            "Q": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
          }
        },
        "$procdff$546": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270 ],
            "Q": [ 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449 ]
          }
        },
        "$procdff$549": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238 ],
            "Q": [ 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481 ]
          }
        },
        "$procdff$552": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513 ],
            "Q": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 138, 139 ]
          }
        },
        "$procdff$555": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 533, 534, 535, 536, 537, 538, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 1868, 1869, 1870, 1871, 1872, 1862, 1863, 1864, 1865, 1866, 221, 222, 223, 224, 225, 226 ],
            "Q": [ 211, 212, 213, 214, 215, 216, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 463, 464, 465, 466, 467, 451, 452, 453, 454, 455, 2524, 2525, 2526, 2527, 2528, 2529 ]
          }
        },
        "$procdff$558": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634 ],
            "Q": [ 2530, 2531, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547 ]
          }
        },
        "$procdff$561": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171 ],
            "Q": [ 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412 ]
          }
        },
        "$procdff$564": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445 ],
            "Q": [ 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579 ]
          }
        },
        "$procdff$567": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2530, 2531, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547 ],
            "Q": [ 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611 ]
          }
        },
        "$procdff$570": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2276 ],
            "Q": [ 2277 ]
          }
        },
        "$procdff$573": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2612 ],
            "Q": [ 2613 ]
          }
        },
        "$procdff$576": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2614 ],
            "Q": [ 172 ]
          }
        },
        "$procdff$579": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2615 ],
            "Q": [ 2616 ]
          }
        },
        "$procdff$582": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2617 ],
            "Q": [ 2618 ]
          }
        },
        "$procdff$585": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2619 ],
            "Q": [ 2182 ]
          }
        },
        "$procdff$588": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2620 ],
            "Q": [ 2621 ]
          }
        },
        "$procdff$591": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2622 ],
            "Q": [ 2271 ]
          }
        },
        "$procdff$594": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2623 ],
            "Q": [ 2624 ]
          }
        },
        "$procdff$597": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2625, 2626 ],
            "Q": [ 217, 218 ]
          }
        },
        "$procdff$600": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2616 ],
            "Q": [ 2627 ]
          }
        },
        "$procdff$603": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2618 ],
            "Q": [ 470 ]
          }
        },
        "$procdff$606": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2182 ],
            "Q": [ 413 ]
          }
        },
        "$procdff$609": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2621 ],
            "Q": [ 380 ]
          }
        },
        "$procdff$612": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2628, 2629, 2630, 2631, 2632 ],
            "Q": [ 446, 447, 448, 449, 450 ]
          }
        },
        "$procdff$615": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 2627 ],
            "Q": [ 2633 ]
          }
        },
        "$procdff$618": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 470 ],
            "Q": [ 474 ]
          }
        },
        "$procdff$621": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 446, 447, 448, 449, 450 ],
            "Q": [ 457, 458, 459, 460, 461 ]
          }
        },
        "$procmux$223": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:334.13-334.25|/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:334.9-337.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 533, 534, 535, 536, 537, 538, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 1868, 1869, 1870, 1871, 1872, 1862, 1863, 1864, 1865, 1866, 221, 222, 223, 224, 225, 226 ],
            "B": [ 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523 ],
            "S": [ 2196 ],
            "Y": [ 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407 ]
          }
        },
        "$procmux$225": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:334.13-334.25|/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:334.9-337.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375 ],
            "B": [ 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768 ],
            "S": [ 2196 ],
            "Y": [ 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343 ]
          }
        },
        "$procmux$227": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:332.13-332.23|/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:332.9-333.27"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "B": [ 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665 ],
            "S": [ 2197 ],
            "Y": [ 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311 ]
          }
        },
        "$procmux$230": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:287.14-287.24|/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:287.10-290.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768 ],
            "B": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
            "S": [ 2272 ],
            "Y": [ 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697 ]
          }
        },
        "$procmux$233": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:285.14-285.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:285.10-290.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 228 ],
            "Y": [ 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729 ]
          }
        },
        "$procmux$236": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:283.9-283.23|/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:283.5-290.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 2624 ],
            "Y": [ 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761 ]
          }
        },
        "$procmux$239": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:285.14-285.18|/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:285.10-290.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761 ],
            "B": [ "0", "0", 533, 534, 535, 536, 537, 538, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 1868, 1869, 1870, 1871, 1872, 1862, 1863, 1864, 1865, 1866, 2372, 2373, 2374, 2375 ],
            "S": [ 228 ],
            "Y": [ 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793 ]
          }
        },
        "$procmux$242": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:283.9-283.23|/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:283.5-290.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793 ],
            "B": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "S": [ 2624 ],
            "Y": [ 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825 ]
          }
        },
        "$procmux$245": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:283.9-283.23|/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:283.5-290.23"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825 ],
            "B": [ 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570 ],
            "S": [ 2624 ],
            "Y": [ 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:178$5": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:178.57-178.104"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449 ],
            "B": [ 2530, 2531, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547 ],
            "S": [ 133 ],
            "Y": [ 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:178$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:178.20-178.105"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857 ],
            "B": [ 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035 ],
            "S": [ 132 ],
            "Y": [ 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:184$10": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:184.26-184.111"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889 ],
            "B": [ 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035 ],
            "S": [ 136 ],
            "Y": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:184$9": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:184.63-184.110"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481 ],
            "B": [ 2530, 2531, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547 ],
            "S": [ 137 ],
            "Y": [ 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:230$16": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:230.26-230.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 255 ],
            "B": [ "0" ],
            "S": [ 2279 ],
            "Y": [ 2612 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:231$17": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:231.26-231.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 252 ],
            "B": [ "0" ],
            "S": [ 2279 ],
            "Y": [ 2614 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:232$18": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:232.26-232.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 248 ],
            "B": [ "0" ],
            "S": [ 2279 ],
            "Y": [ 2615 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:233$19": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:233.26-233.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 245 ],
            "B": [ "0" ],
            "S": [ 2279 ],
            "Y": [ 2617 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:234$20": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:234.26-234.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 241 ],
            "B": [ "0" ],
            "S": [ 2279 ],
            "Y": [ 2619 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:235$21": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:235.26-235.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 239 ],
            "B": [ "0" ],
            "S": [ 2279 ],
            "Y": [ 2620 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:236$22": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:236.26-236.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 237 ],
            "B": [ "0" ],
            "S": [ 2279 ],
            "Y": [ 2622 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:237$23": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:237.26-237.50"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 525 ],
            "B": [ "0" ],
            "S": [ 2279 ],
            "Y": [ 2623 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:238$24": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:238.26-238.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 234, 235 ],
            "B": [ "0", "0" ],
            "S": [ 2279 ],
            "Y": [ 2625, 2626 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:241$26": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:241.16-241.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 533, 534, 535, 536, 537, 538, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2417, 2417, 2417, 2417, 2417, 2417, 2417, 2417, 2417, 2417, 2417, 2417, 2417, 2417, 2417, 2417 ],
            "B": [ 533, 534, 535, 536, 537, 538, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 220 ],
            "Y": [ 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:267$32": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:267.20-267.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611 ],
            "B": [ 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579 ],
            "S": [ 2633 ],
            "Y": [ 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035 ]
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:72$2": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:72.31-72.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 463, 464, 465, 466, 467 ],
            "B": [ 2519, 2520, 2521, 2522, 2523 ],
            "S": [ 2613 ],
            "Y": [ 2628, 2629, 2630, 2631, 2632 ]
          }
        }
      },
      "memories": {
        "DM.dataMem": {
          "hide_name": 0,
          "attributes": {
            "hdlname": "DM dataMem",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:18.14-18.21"
          },
          "width": 32,
          "start_offset": 0,
          "size": 16384
        },
        "IM.instMem": {
          "hide_name": 0,
          "attributes": {
            "hdlname": "IM instMem",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Instruction Memory.v:13.12-13.19"
          },
          "width": 32,
          "start_offset": 0,
          "size": 64
        },
        "RF.regs": {
          "hide_name": 0,
          "attributes": {
            "hdlname": "RF regs",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:21.16-21.20"
          },
          "width": 32,
          "start_offset": 0,
          "size": 32
        }
      },
      "netnames": {
        "$0\\IFID_Instruction[31:0]": {
          "hide_name": 1,
          "bits": [ 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          }
        },
        "$0\\IFID_PC4[31:0]": {
          "hide_name": 1,
          "bits": [ 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          }
        },
        "$0\\PC[31:0]": {
          "hide_name": 1,
          "bits": [ 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:296.1-373.4"
          }
        },
        "$2\\PC_next[31:0]": {
          "hide_name": 1,
          "bits": [ 2794, 2795, 2796, 2797, 2798, 2799, 2800, 2801, 2802, 2803, 2804, 2805, 2806, 2807, 2808, 2809, 2810, 2811, 2812, 2813, 2814, 2815, 2816, 2817, 2818, 2819, 2820, 2821, 2822, 2823, 2824, 2825 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:273.1-291.4"
          }
        },
        "$3\\PC_next[31:0]": {
          "hide_name": 1,
          "bits": [ 2730, 2731, 2732, 2733, 2734, 2735, 2736, 2737, 2738, 2739, 2740, 2741, 2742, 2743, 2744, 2745, 2746, 2747, 2748, 2749, 2750, 2751, 2752, 2753, 2754, 2755, 2756, 2757, 2758, 2759, 2760, 2761 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:273.1-291.4"
          }
        },
        "$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:178$3_Y": {
          "hide_name": 1,
          "bits": [ 132 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:178.21-178.38"
          }
        },
        "$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:178$4_Y": {
          "hide_name": 1,
          "bits": [ 133 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:178.58-178.75"
          }
        },
        "$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:184$7_Y": {
          "hide_name": 1,
          "bits": [ 136 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:184.27-184.44"
          }
        },
        "$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:184$8_Y": {
          "hide_name": 1,
          "bits": [ 137 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:184.64-184.81"
          }
        },
        "$flatten\\ALU_CU.$procmux$255_CMP": {
          "hide_name": 1,
          "bits": [ 205 ],
          "attributes": {
          }
        },
        "$flatten\\ALU_CU.$procmux$256_CMP": {
          "hide_name": 1,
          "bits": [ 206 ],
          "attributes": {
          }
        },
        "$flatten\\ALU_CU.$procmux$257_CMP": {
          "hide_name": 1,
          "bits": [ 207 ],
          "attributes": {
          }
        },
        "$flatten\\ALU_CU.$procmux$258_CMP": {
          "hide_name": 1,
          "bits": [ 208 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$294_CMP": {
          "hide_name": 1,
          "bits": [ 219 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$297_CMP": {
          "hide_name": 1,
          "bits": [ 227 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$300_CMP": {
          "hide_name": 1,
          "bits": [ 229 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$301_CMP": {
          "hide_name": 1,
          "bits": [ 230 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$302_CMP": {
          "hide_name": 1,
          "bits": [ 231 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$303_CMP": {
          "hide_name": 1,
          "bits": [ 232 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$304_CMP": {
          "hide_name": 1,
          "bits": [ 233 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$309_CMP": {
          "hide_name": 1,
          "bits": [ 236 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$315_CMP": {
          "hide_name": 1,
          "bits": [ 238 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$322_CMP": {
          "hide_name": 1,
          "bits": [ 240 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$326_CMP": {
          "hide_name": 1,
          "bits": [ 242 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$327_CMP": {
          "hide_name": 1,
          "bits": [ 243 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$328_CMP": {
          "hide_name": 1,
          "bits": [ 244 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$334_CMP": {
          "hide_name": 1,
          "bits": [ 246 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$335_CMP": {
          "hide_name": 1,
          "bits": [ 247 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$339_CMP": {
          "hide_name": 1,
          "bits": [ 249 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$340_CMP": {
          "hide_name": 1,
          "bits": [ 250 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$341_CMP": {
          "hide_name": 1,
          "bits": [ 251 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$347_CMP": {
          "hide_name": 1,
          "bits": [ 253 ],
          "attributes": {
          }
        },
        "$flatten\\CU.$procmux$348_CMP": {
          "hide_name": 1,
          "bits": [ 254 ],
          "attributes": {
          }
        },
        "$flatten\\DM.$0$memwr$\\dataMem$/Users/jhsu2022/my_designs/32-Bit-CPU/Data$20memory.v:24$39_ADDR[13:0]$43": {
          "hide_name": 1,
          "bits": [ 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:22.3-26.6"
          }
        },
        "$flatten\\DM.$0$memwr$\\dataMem$/Users/jhsu2022/my_designs/32-Bit-CPU/Data$20memory.v:24$39_DATA[31:0]$44": {
          "hide_name": 1,
          "bits": [ 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:22.3-26.6"
          }
        },
        "$flatten\\DM.$0$memwr$\\dataMem$/Users/jhsu2022/my_designs/32-Bit-CPU/Data$20memory.v:24$39_EN[31:0]$45": {
          "hide_name": 1,
          "bits": [ 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:22.3-26.6"
          }
        },
        "$flatten\\DM.$memrd$\\dataMem$/Users/jhsu2022/my_designs/32-Bit-CPU/Data$20memory.v:20$40_DATA": {
          "hide_name": 1,
          "bits": [ 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:20.29-20.36"
          }
        },
        "$flatten\\FU.$2\\ForwardA[1:0]": {
          "hide_name": 1,
          "bits": [ 490, 491 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:17.1-36.4"
          }
        },
        "$flatten\\FU.$2\\ForwardB[1:0]": {
          "hide_name": 1,
          "bits": [ 486, 487 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:17.1-36.4"
          }
        },
        "$flatten\\FU.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:22$81_Y": {
          "hide_name": 1,
          "bits": [ 456 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:22.61-22.87"
          }
        },
        "$flatten\\FU.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:25$85_Y": {
          "hide_name": 1,
          "bits": [ 462 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:25.64-25.89"
          }
        },
        "$flatten\\FU.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:30$89_Y": {
          "hide_name": 1,
          "bits": [ 468 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:30.61-30.87"
          }
        },
        "$flatten\\FU.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:33$93_Y": {
          "hide_name": 1,
          "bits": [ 469 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:33.64-33.89"
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:22$80_Y": {
          "hide_name": 1,
          "bits": [ 472 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:22.9-22.56"
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:22$82_Y": {
          "hide_name": 1,
          "bits": [ 473 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:22.9-22.88"
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:25$84_Y": {
          "hide_name": 1,
          "bits": [ 476 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:25.14-25.59"
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:25$86_Y": {
          "hide_name": 1,
          "bits": [ 477 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:25.14-25.90"
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:30$88_Y": {
          "hide_name": 1,
          "bits": [ 479 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:30.9-30.56"
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:30$90_Y": {
          "hide_name": 1,
          "bits": [ 480 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:30.9-30.88"
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:33$92_Y": {
          "hide_name": 1,
          "bits": [ 482 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:33.14-33.59"
          }
        },
        "$flatten\\FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:33$94_Y": {
          "hide_name": 1,
          "bits": [ 483 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:33.14-33.90"
          }
        },
        "$flatten\\FU.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:22$79_Y": {
          "hide_name": 1,
          "bits": [ 471 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:22.26-22.55"
          }
        },
        "$flatten\\FU.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:25$83_Y": {
          "hide_name": 1,
          "bits": [ 475 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:25.30-25.58"
          }
        },
        "$flatten\\FU.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:30$87_Y": {
          "hide_name": 1,
          "bits": [ 478 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:30.26-30.55"
          }
        },
        "$flatten\\FU.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding$20unit.v:33$91_Y": {
          "hide_name": 1,
          "bits": [ 481 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:33.30-33.58"
          }
        },
        "$flatten\\FU.$procmux$274_Y": {
          "hide_name": 1,
          "bits": [ 484, 485 ],
          "attributes": {
          }
        },
        "$flatten\\FU.$procmux$283_Y": {
          "hide_name": 1,
          "bits": [ 488, 489 ],
          "attributes": {
          }
        },
        "$flatten\\JR_CU.$procmux$351_CMP": {
          "hide_name": 1,
          "bits": [ 524 ],
          "attributes": {
          }
        },
        "$flatten\\MIPS_ALU.$add$/Users/jhsu2022/my_designs/32-Bit-CPU/32$20bit$20ALU.v:25$50_Y": {
          "hide_name": 1,
          "bits": [ 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:25.20-25.31"
          }
        },
        "$flatten\\MIPS_ALU.$lt$/Users/jhsu2022/my_designs/32-Bit-CPU/32$20bit$20ALU.v:31$53_Y": {
          "hide_name": 1,
          "bits": [ 636 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:31.21-31.32"
          }
        },
        "$flatten\\MIPS_ALU.$procmux$260_CMP": {
          "hide_name": 1,
          "bits": [ 733 ],
          "attributes": {
          }
        },
        "$flatten\\MIPS_ALU.$procmux$261_CMP": {
          "hide_name": 1,
          "bits": [ 734 ],
          "attributes": {
          }
        },
        "$flatten\\MIPS_ALU.$procmux$262_CMP": {
          "hide_name": 1,
          "bits": [ 735 ],
          "attributes": {
          }
        },
        "$flatten\\MIPS_ALU.$procmux$263_CMP": {
          "hide_name": 1,
          "bits": [ 736 ],
          "attributes": {
          }
        },
        "$flatten\\MIPS_ALU.$sub$/Users/jhsu2022/my_designs/32-Bit-CPU/32$20bit$20ALU.v:27$51_Y": {
          "hide_name": 1,
          "bits": [ 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:27.20-27.31"
          }
        },
        "$flatten\\MIPS_ALU.$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/32$20bit$20ALU.v:31$54_Y": {
          "hide_name": 1,
          "bits": [ 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:31.20-31.49"
          }
        },
        "$flatten\\MIPS_ALU.$xor$/Users/jhsu2022/my_designs/32-Bit-CPU/32$20bit$20ALU.v:29$52_Y": {
          "hide_name": 1,
          "bits": [ 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:29.20-29.31"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$102_EN[31:0]$136": {
          "hide_name": 1,
          "bits": [ 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$103_EN[31:0]$137": {
          "hide_name": 1,
          "bits": [ 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$104_EN[31:0]$138": {
          "hide_name": 1,
          "bits": [ 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$105_EN[31:0]$139": {
          "hide_name": 1,
          "bits": [ 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$106_EN[31:0]$140": {
          "hide_name": 1,
          "bits": [ 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$107_EN[31:0]$141": {
          "hide_name": 1,
          "bits": [ 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$108_EN[31:0]$142": {
          "hide_name": 1,
          "bits": [ 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$109_EN[31:0]$143": {
          "hide_name": 1,
          "bits": [ 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$110_EN[31:0]$144": {
          "hide_name": 1,
          "bits": [ 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$111_EN[31:0]$145": {
          "hide_name": 1,
          "bits": [ 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$112_EN[31:0]$146": {
          "hide_name": 1,
          "bits": [ 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$113_EN[31:0]$147": {
          "hide_name": 1,
          "bits": [ 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$114_EN[31:0]$148": {
          "hide_name": 1,
          "bits": [ 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$115_EN[31:0]$149": {
          "hide_name": 1,
          "bits": [ 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$116_EN[31:0]$150": {
          "hide_name": 1,
          "bits": [ 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$117_EN[31:0]$151": {
          "hide_name": 1,
          "bits": [ 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$118_EN[31:0]$152": {
          "hide_name": 1,
          "bits": [ 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$119_EN[31:0]$153": {
          "hide_name": 1,
          "bits": [ 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$120_EN[31:0]$154": {
          "hide_name": 1,
          "bits": [ 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$121_EN[31:0]$155": {
          "hide_name": 1,
          "bits": [ 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$122_EN[31:0]$156": {
          "hide_name": 1,
          "bits": [ 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$123_EN[31:0]$157": {
          "hide_name": 1,
          "bits": [ 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$124_EN[31:0]$158": {
          "hide_name": 1,
          "bits": [ 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$125_EN[31:0]$159": {
          "hide_name": 1,
          "bits": [ 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$126_EN[31:0]$160": {
          "hide_name": 1,
          "bits": [ 1537, 1538, 1539, 1540, 1541, 1542, 1543, 1544, 1545, 1546, 1547, 1548, 1549, 1550, 1551, 1552, 1553, 1554, 1555, 1556, 1557, 1558, 1559, 1560, 1561, 1562, 1563, 1564, 1565, 1566, 1567, 1568 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$127_EN[31:0]$161": {
          "hide_name": 1,
          "bits": [ 1569, 1570, 1571, 1572, 1573, 1574, 1575, 1576, 1577, 1578, 1579, 1580, 1581, 1582, 1583, 1584, 1585, 1586, 1587, 1588, 1589, 1590, 1591, 1592, 1593, 1594, 1595, 1596, 1597, 1598, 1599, 1600 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$128_EN[31:0]$162": {
          "hide_name": 1,
          "bits": [ 1601, 1602, 1603, 1604, 1605, 1606, 1607, 1608, 1609, 1610, 1611, 1612, 1613, 1614, 1615, 1616, 1617, 1618, 1619, 1620, 1621, 1622, 1623, 1624, 1625, 1626, 1627, 1628, 1629, 1630, 1631, 1632 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$129_EN[31:0]$163": {
          "hide_name": 1,
          "bits": [ 1633, 1634, 1635, 1636, 1637, 1638, 1639, 1640, 1641, 1642, 1643, 1644, 1645, 1646, 1647, 1648, 1649, 1650, 1651, 1652, 1653, 1654, 1655, 1656, 1657, 1658, 1659, 1660, 1661, 1662, 1663, 1664 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$130_EN[31:0]$164": {
          "hide_name": 1,
          "bits": [ 1665, 1666, 1667, 1668, 1669, 1670, 1671, 1672, 1673, 1674, 1675, 1676, 1677, 1678, 1679, 1680, 1681, 1682, 1683, 1684, 1685, 1686, 1687, 1688, 1689, 1690, 1691, 1692, 1693, 1694, 1695, 1696 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$131_EN[31:0]$165": {
          "hide_name": 1,
          "bits": [ 1697, 1698, 1699, 1700, 1701, 1702, 1703, 1704, 1705, 1706, 1707, 1708, 1709, 1710, 1711, 1712, 1713, 1714, 1715, 1716, 1717, 1718, 1719, 1720, 1721, 1722, 1723, 1724, 1725, 1726, 1727, 1728 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$132_EN[31:0]$166": {
          "hide_name": 1,
          "bits": [ 1729, 1730, 1731, 1732, 1733, 1734, 1735, 1736, 1737, 1738, 1739, 1740, 1741, 1742, 1743, 1744, 1745, 1746, 1747, 1748, 1749, 1750, 1751, 1752, 1753, 1754, 1755, 1756, 1757, 1758, 1759, 1760 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:29$133_EN[31:0]$167": {
          "hide_name": 1,
          "bits": [ 1761, 1762, 1763, 1764, 1765, 1766, 1767, 1768, 1769, 1770, 1771, 1772, 1773, 1774, 1775, 1776, 1777, 1778, 1779, 1780, 1781, 1782, 1783, 1784, 1785, 1786, 1787, 1788, 1789, 1790, 1791, 1792 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:33$134_ADDR[4:0]$168": {
          "hide_name": 1,
          "bits": [ 1793, 1794, 1795, 1796, 1797 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:33$134_DATA[31:0]$169": {
          "hide_name": 1,
          "bits": [ 1798, 1799, 1800, 1801, 1802, 1803, 1804, 1805, 1806, 1807, 1808, 1809, 1810, 1811, 1812, 1813, 1814, 1815, 1816, 1817, 1818, 1819, 1820, 1821, 1822, 1823, 1824, 1825, 1826, 1827, 1828, 1829 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$0$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:33$134_EN[31:0]$170": {
          "hide_name": 1,
          "bits": [ 1830, 1831, 1832, 1833, 1834, 1835, 1836, 1837, 1838, 1839, 1840, 1841, 1842, 1843, 1844, 1845, 1846, 1847, 1848, 1849, 1850, 1851, 1852, 1853, 1854, 1855, 1856, 1857, 1858, 1859, 1860, 1861 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$2$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:33$134_ADDR[4:0]$208": {
          "hide_name": 1,
          "bits": [ 2105, 2106, 2107, 2108, 2109 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$2$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:33$134_DATA[31:0]$209": {
          "hide_name": 1,
          "bits": [ 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$2$memwr$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:33$134_EN[31:0]$210": {
          "hide_name": 1,
          "bits": [ 1972, 1973, 1974, 1975, 1976, 1977, 1978, 1979, 1980, 1981, 1982, 1983, 1984, 1985, 1986, 1987, 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1997, 1998, 1999, 2000, 2001, 2002, 2003 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:26.5-35.8"
          }
        },
        "$flatten\\RF.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:39$211_Y": {
          "hide_name": 1,
          "bits": [ 1867 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:39.26-39.40"
          }
        },
        "$flatten\\RF.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:40$214_Y": {
          "hide_name": 1,
          "bits": [ 1873 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:40.26-40.40"
          }
        },
        "$flatten\\RF.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:31$207_Y": {
          "hide_name": 1,
          "bits": [ 1875 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:31.18-31.45"
          }
        },
        "$flatten\\RF.$memrd$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:39$212_DATA": {
          "hide_name": 1,
          "bits": [ 1876, 1877, 1878, 1879, 1880, 1881, 1882, 1883, 1884, 1885, 1886, 1887, 1888, 1889, 1890, 1891, 1892, 1893, 1894, 1895, 1896, 1897, 1898, 1899, 1900, 1901, 1902, 1903, 1904, 1905, 1906, 1907 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:39.52-39.56"
          }
        },
        "$flatten\\RF.$memrd$\\regs$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:40$215_DATA": {
          "hide_name": 1,
          "bits": [ 1908, 1909, 1910, 1911, 1912, 1913, 1914, 1915, 1916, 1917, 1918, 1919, 1920, 1921, 1922, 1923, 1924, 1925, 1926, 1927, 1928, 1929, 1930, 1931, 1932, 1933, 1934, 1935, 1936, 1937, 1938, 1939 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:40.52-40.56"
          }
        },
        "$flatten\\RF.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Register$20file.v:31$206_Y": {
          "hide_name": 1,
          "bits": [ 1874 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:31.31-31.45"
          }
        },
        "$flatten\\RF.$procmux$353_Y": {
          "hide_name": 1,
          "bits": [ 1940, 1941, 1942, 1943, 1944, 1945, 1946, 1947, 1948, 1949, 1950, 1951, 1952, 1953, 1954, 1955, 1956, 1957, 1958, 1959, 1960, 1961, 1962, 1963, 1964, 1965, 1966, 1967, 1968, 1969, 1970, 1971 ],
          "attributes": {
          }
        },
        "$flatten\\RF.$procmux$359_Y": {
          "hide_name": 1,
          "bits": [ 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067 ],
          "attributes": {
          }
        },
        "$flatten\\RF.$procmux$365_Y": {
          "hide_name": 1,
          "bits": [ 2100, 2101, 2102, 2103, 2104 ],
          "attributes": {
          }
        },
        "$flatten\\STALL.$2\\IFID_WriteEn[0:0]": {
          "hide_name": 1,
          "bits": [ 2193 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:20.1-41.4"
          }
        },
        "$flatten\\STALL.$2\\PC_WriteEn[0:0]": {
          "hide_name": 1,
          "bits": [ 2195 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:20.1-41.4"
          }
        },
        "$flatten\\STALL.$2\\Stall_flush[0:0]": {
          "hide_name": 1,
          "bits": [ 2191 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:20.1-41.4"
          }
        },
        "$flatten\\STALL.$3\\IFID_WriteEn[0:0]": {
          "hide_name": 1,
          "bits": [ 2186 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:20.1-41.4"
          }
        },
        "$flatten\\STALL.$3\\PC_WriteEn[0:0]": {
          "hide_name": 1,
          "bits": [ 2189 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:20.1-41.4"
          }
        },
        "$flatten\\STALL.$3\\Stall_flush[0:0]": {
          "hide_name": 1,
          "bits": [ 2183 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:20.1-41.4"
          }
        },
        "$flatten\\STALL.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Stall$20control$20unit.v:29$96_Y": {
          "hide_name": 1,
          "bits": [ 2174 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:29.13-29.27"
          }
        },
        "$flatten\\STALL.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Stall$20control$20unit.v:35$97_Y": {
          "hide_name": 1,
          "bits": [ 2175 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.19-35.33"
          }
        },
        "$flatten\\STALL.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Stall$20control$20unit.v:35$101_Y": {
          "hide_name": 1,
          "bits": [ 2178 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.18-35.84"
          }
        },
        "$flatten\\STALL.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Stall$20control$20unit.v:35$99_Y": {
          "hide_name": 1,
          "bits": [ 2176 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.18-35.58"
          }
        },
        "$flatten\\STALL.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Stall$20control$20unit.v:35$100_Y": {
          "hide_name": 1,
          "bits": [ 2177 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.63-35.83"
          }
        },
        "$flatten\\STALL.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Stall$20control$20unit.v:35$98_Y": {
          "hide_name": 1,
          "bits": [ 2179 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:35.39-35.57"
          }
        },
        "$flatten\\STALL.$procmux$480_Y": {
          "hide_name": 1,
          "bits": [ 2180 ],
          "attributes": {
          }
        },
        "$flatten\\STALL.$procmux$483_Y": {
          "hide_name": 1,
          "bits": [ 2181 ],
          "attributes": {
          }
        },
        "$flatten\\STALL.$procmux$489_Y": {
          "hide_name": 1,
          "bits": [ 2184 ],
          "attributes": {
          }
        },
        "$flatten\\STALL.$procmux$492_Y": {
          "hide_name": 1,
          "bits": [ 2185 ],
          "attributes": {
          }
        },
        "$flatten\\STALL.$procmux$498_Y": {
          "hide_name": 1,
          "bits": [ 2187 ],
          "attributes": {
          }
        },
        "$flatten\\STALL.$procmux$501_Y": {
          "hide_name": 1,
          "bits": [ 2188 ],
          "attributes": {
          }
        },
        "$flatten\\STALL.$procmux$507_Y": {
          "hide_name": 1,
          "bits": [ 2190 ],
          "attributes": {
          }
        },
        "$flatten\\STALL.$procmux$513_Y": {
          "hide_name": 1,
          "bits": [ 2192 ],
          "attributes": {
          }
        },
        "$flatten\\STALL.$procmux$519_Y": {
          "hide_name": 1,
          "bits": [ 2194 ],
          "attributes": {
          }
        },
        "$flatten\\WB_FU.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:20$72_Y": {
          "hide_name": 1,
          "bits": [ 2199 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:20.53-20.72"
          }
        },
        "$flatten\\WB_FU.$eq$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:25$76_Y": {
          "hide_name": 1,
          "bits": [ 2200 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:25.53-25.72"
          }
        },
        "$flatten\\WB_FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:20$71_Y": {
          "hide_name": 1,
          "bits": [ 2202 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:20.9-20.48"
          }
        },
        "$flatten\\WB_FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:20$73_Y": {
          "hide_name": 1,
          "bits": [ 2203 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:20.9-20.73"
          }
        },
        "$flatten\\WB_FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:25$75_Y": {
          "hide_name": 1,
          "bits": [ 2205 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:25.9-25.48"
          }
        },
        "$flatten\\WB_FU.$logic_and$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:25$77_Y": {
          "hide_name": 1,
          "bits": [ 2206 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:25.9-25.73"
          }
        },
        "$flatten\\WB_FU.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:20$70_Y": {
          "hide_name": 1,
          "bits": [ 2201 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:20.22-20.47"
          }
        },
        "$flatten\\WB_FU.$ne$/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback$20forward$20unit.v:25$74_Y": {
          "hide_name": 1,
          "bits": [ 2204 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Writeback forward unit.v:25.22-25.47"
          }
        },
        "$logic_or$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:225$12_Y": {
          "hide_name": 1,
          "bits": [ 2273 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:225.19-225.37"
          }
        },
        "$logic_or$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:226$14_Y": {
          "hide_name": 1,
          "bits": [ 2275 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:226.19-226.37"
          }
        },
        "$or$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:243$27_Y": {
          "hide_name": 1,
          "bits": [ 2278 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:243.13-243.34"
          }
        },
        "$procmux$230_Y": {
          "hide_name": 1,
          "bits": [ 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 2681, 2682, 2683, 2684, 2685, 2686, 2687, 2688, 2689, 2690, 2691, 2692, 2693, 2694, 2695, 2696, 2697 ],
          "attributes": {
          }
        },
        "$procmux$233_Y": {
          "hide_name": 1,
          "bits": [ 2698, 2699, 2700, 2701, 2702, 2703, 2704, 2705, 2706, 2707, 2708, 2709, 2710, 2711, 2712, 2713, 2714, 2715, 2716, 2717, 2718, 2719, 2720, 2721, 2722, 2723, 2724, 2725, 2726, 2727, 2728, 2729 ],
          "attributes": {
          }
        },
        "$procmux$239_Y": {
          "hide_name": 1,
          "bits": [ 2762, 2763, 2764, 2765, 2766, 2767, 2768, 2769, 2770, 2771, 2772, 2773, 2774, 2775, 2776, 2777, 2778, 2779, 2780, 2781, 2782, 2783, 2784, 2785, 2786, 2787, 2788, 2789, 2790, 2791, 2792, 2793 ],
          "attributes": {
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:178$5_Y": {
          "hide_name": 1,
          "bits": [ 2826, 2827, 2828, 2829, 2830, 2831, 2832, 2833, 2834, 2835, 2836, 2837, 2838, 2839, 2840, 2841, 2842, 2843, 2844, 2845, 2846, 2847, 2848, 2849, 2850, 2851, 2852, 2853, 2854, 2855, 2856, 2857 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:178.57-178.104"
          }
        },
        "$ternary$/Users/jhsu2022/my_designs/32-Bit-CPU/Top$20level.v:184$9_Y": {
          "hide_name": 1,
          "bits": [ 2858, 2859, 2860, 2861, 2862, 2863, 2864, 2865, 2866, 2867, 2868, 2869, 2870, 2871, 2872, 2873, 2874, 2875, 2876, 2877, 2878, 2879, 2880, 2881, 2882, 2883, 2884, 2885, 2886, 2887, 2888, 2889 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:184.63-184.110"
          }
        },
        "ALUControl": {
          "hide_name": 0,
          "bits": [ 209, 210 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:44.12-44.22"
          }
        },
        "ALUSrc": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:42.14-42.20"
          }
        },
        "ALU_B_Mux.busA": {
          "hide_name": 0,
          "bits": [ 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171 ],
          "attributes": {
            "hdlname": "ALU_B_Mux busA",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Bus mux.v:5.18-5.22"
          }
        },
        "ALU_B_Mux.busB": {
          "hide_name": 0,
          "bits": [ 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 138, 139 ],
          "attributes": {
            "hdlname": "ALU_B_Mux busB",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Bus mux.v:5.24-5.28"
          }
        },
        "ALU_B_Mux.out": {
          "hide_name": 0,
          "bits": [ 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204 ],
          "attributes": {
            "hdlname": "ALU_B_Mux out",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Bus mux.v:7.19-7.22"
          }
        },
        "ALU_B_Mux.sel": {
          "hide_name": 0,
          "bits": [ 172 ],
          "attributes": {
            "hdlname": "ALU_B_Mux sel",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Bus mux.v:6.11-6.14"
          }
        },
        "ALU_CU.ALUop": {
          "hide_name": 0,
          "bits": [ 217, 218 ],
          "attributes": {
            "hdlname": "ALU_CU ALUop",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/ALU control unit.v:6.18-6.23"
          }
        },
        "ALU_Result": {
          "hide_name": 0,
          "bits": [ 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:37.13-37.23"
          }
        },
        "ALUop": {
          "hide_name": 0,
          "bits": [ 234, 235 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:43.12-43.17"
          }
        },
        "Branch": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:42.61-42.67"
          }
        },
        "Bus_A_ALU": {
          "hide_name": 0,
          "bits": [ 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:36.13-36.22"
          }
        },
        "CU.Jump": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "hdlname": "CU Jump",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:6.79-6.83"
          }
        },
        "CU.MemRead": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "hdlname": "CU MemRead",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:6.52-6.59"
          }
        },
        "CU.MemToReg": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "hdlname": "CU MemToReg",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:6.32-6.40"
          }
        },
        "CU.MemWrite": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "hdlname": "CU MemWrite",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:6.61-6.69"
          }
        },
        "CU.RegDst": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "hdlname": "CU RegDst",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:6.16-6.22"
          }
        },
        "CU.RegWrite": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "hdlname": "CU RegWrite",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:6.42-6.50"
          }
        },
        "CU.SignZero": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "hdlname": "CU SignZero",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Control unit.v:6.85-6.93"
          }
        },
        "DM.MemRead": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "hdlname": "DM MemRead",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:12.19-12.26"
          }
        },
        "DM.address": {
          "hide_name": 0,
          "bits": [ 2530, 2531, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547 ],
          "attributes": {
            "hdlname": "DM address",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:9.19-9.26"
          }
        },
        "DM.data": {
          "hide_name": 0,
          "bits": [ 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445 ],
          "attributes": {
            "hdlname": "DM data",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:8.19-8.23"
          }
        },
        "DM.writeData": {
          "hide_name": 0,
          "bits": [ 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412 ],
          "attributes": {
            "hdlname": "DM writeData",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:10.19-10.28"
          }
        },
        "DM.writeEnable": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "hdlname": "DM writeEnable",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Data memory.v:11.19-11.30"
          }
        },
        "EXMEM_MemToReg": {
          "hide_name": 0,
          "bits": [ 2627 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:25.5-25.19"
          }
        },
        "EXMEM_RegWrite": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:25.21-25.35"
          }
        },
        "EXMEM_WriteRegister": {
          "hide_name": 0,
          "bits": [ 446, 447, 448, 449, 450 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:26.11-26.30"
          }
        },
        "EX_JRControl": {
          "hide_name": 0,
          "bits": [ 2624 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:54.5-54.17"
          }
        },
        "EX_WriteRegister": {
          "hide_name": 0,
          "bits": [ 2628, 2629, 2630, 2631, 2632 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:72.12-72.28"
          }
        },
        "FU.ForwardA": {
          "hide_name": 0,
          "bits": [ 130, 131 ],
          "attributes": {
            "hdlname": "FU ForwardA",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:8.22-8.30"
          }
        },
        "FU.ForwardB": {
          "hide_name": 0,
          "bits": [ 134, 135 ],
          "attributes": {
            "hdlname": "FU ForwardB",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:8.32-8.40"
          }
        },
        "FU.WB_RegWrite": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
            "hdlname": "FU WB_RegWrite",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:10.11-10.22"
          }
        },
        "FU.WB_WriteRegister": {
          "hide_name": 0,
          "bits": [ 457, 458, 459, 460, 461 ],
          "attributes": {
            "hdlname": "FU WB_WriteRegister",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Forwarding unit.v:12.17-12.33"
          }
        },
        "IDEX_Branch": {
          "hide_name": 0,
          "bits": [ 2271 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:23.90-23.101"
          }
        },
        "IDEX_Instruction": {
          "hide_name": 0,
          "bits": [ 211, 212, 213, 214, 215, 216, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 463, 464, 465, 466, 467, 451, 452, 453, 454, 455, 2524, 2525, 2526, 2527, 2528, 2529 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:17.69-17.85",
            "unused_bits": "6 7 8 9 10 26 27 28 29 30 31"
          }
        },
        "IDEX_MemRead": {
          "hide_name": 0,
          "bits": [ 2182 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:23.61-23.73"
          }
        },
        "IDEX_MemToReg": {
          "hide_name": 0,
          "bits": [ 2616 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:23.31-23.44"
          }
        },
        "IDEX_MemWrite": {
          "hide_name": 0,
          "bits": [ 2621 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:23.75-23.88"
          }
        },
        "IDEX_PC4": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:17.12-17.20"
          }
        },
        "IDEX_ReadData1": {
          "hide_name": 0,
          "bits": [ 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:17.22-17.36"
          }
        },
        "IDEX_ReadData2": {
          "hide_name": 0,
          "bits": [ 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:17.38-17.52"
          }
        },
        "IDEX_RegDst": {
          "hide_name": 0,
          "bits": [ 2613 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:23.5-23.16"
          }
        },
        "IDEX_RegWrite": {
          "hide_name": 0,
          "bits": [ 2618 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:23.46-23.59"
          }
        },
        "ID_ALUSrc_out": {
          "hide_name": 0,
          "bits": [ 2614 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:57.21-57.34"
          }
        },
        "ID_ALUop_out": {
          "hide_name": 0,
          "bits": [ 2625, 2626 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:58.12-58.24"
          }
        },
        "ID_Branch_out": {
          "hide_name": 0,
          "bits": [ 2622 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:57.103-57.116"
          }
        },
        "ID_JRControl_out": {
          "hide_name": 0,
          "bits": [ 2623 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:57.118-57.134"
          }
        },
        "ID_MemRead_out": {
          "hide_name": 0,
          "bits": [ 2619 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:57.70-57.84"
          }
        },
        "ID_MemToReg_out": {
          "hide_name": 0,
          "bits": [ 2615 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:57.36-57.51"
          }
        },
        "ID_MemWrite_out": {
          "hide_name": 0,
          "bits": [ 2620 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:57.86-57.101"
          }
        },
        "ID_RegDst_out": {
          "hide_name": 0,
          "bits": [ 2612 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:57.6-57.19"
          }
        },
        "ID_RegWrite_out": {
          "hide_name": 0,
          "bits": [ 2617 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:57.53-57.68"
          }
        },
        "ID_flush": {
          "hide_name": 0,
          "bits": [ 2274 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:51.16-51.24"
          }
        },
        "IFID_Instruction": {
          "hide_name": 0,
          "bits": [ 533, 534, 535, 536, 537, 538, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 1868, 1869, 1870, 1871, 1872, 1862, 1863, 1864, 1865, 1866, 221, 222, 223, 224, 225, 226 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:16.22-16.38"
          }
        },
        "IFID_PC4": {
          "hide_name": 0,
          "bits": [ 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:16.12-16.20"
          }
        },
        "IFID_WriteEn": {
          "hide_name": 0,
          "bits": [ 2196 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:53.18-53.30"
          }
        },
        "IFID_flush": {
          "hide_name": 0,
          "bits": [ 2277 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:22.5-22.15"
          }
        },
        "IF_flush": {
          "hide_name": 0,
          "bits": [ 2276 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:51.6-51.14"
          }
        },
        "IM.instruction": {
          "hide_name": 0,
          "bits": [ 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523 ],
          "attributes": {
            "hdlname": "IM instruction",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Instruction Memory.v:8.19-8.30"
          }
        },
        "Im16_Ext": {
          "hide_name": 0,
          "bits": [ 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:35.13-35.21"
          }
        },
        "JR_CU.JRControl": {
          "hide_name": 0,
          "bits": [ 525, 526, 527, 528, 529, 530, 531, 532 ],
          "attributes": {
            "hdlname": "JR_CU JRControl",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/JR control unit.v:7.22-7.31",
            "unused_bits": "1 2 3 4 5 6 7"
          }
        },
        "MEMWB_ALUResult": {
          "hide_name": 0,
          "bits": [ 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:19.28-19.43"
          }
        },
        "MEMWB_MemToReg": {
          "hide_name": 0,
          "bits": [ 2633 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:27.5-27.19"
          }
        },
        "MEMWB_ReadData": {
          "hide_name": 0,
          "bits": [ 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:19.12-19.26"
          }
        },
        "MIPS_ALU.zero": {
          "hide_name": 0,
          "bits": [ 635 ],
          "attributes": {
            "hdlname": "MIPS_ALU zero",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/32 bit ALU.v:20.12-20.16"
          }
        },
        "MuxA_inputC": {
          "hide_name": 0,
          "bits": [ 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:177.13-177.24"
          }
        },
        "PC4": {
          "hide_name": 0,
          "bits": [ 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:31.21-31.24"
          }
        },
        "PC_WriteEn": {
          "hide_name": 0,
          "bits": [ 2197 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:53.6-53.16"
          }
        },
        "PC_next": {
          "hide_name": 0,
          "bits": [ 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:31.12-31.19"
          }
        },
        "PCbne": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:40.12-40.17"
          }
        },
        "RF.read_data1": {
          "hide_name": 0,
          "bits": [ 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141 ],
          "attributes": {
            "hdlname": "RF read_data1",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:16.19-16.29"
          }
        },
        "RF.read_data2": {
          "hide_name": 0,
          "bits": [ 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173 ],
          "attributes": {
            "hdlname": "RF read_data2",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Register file.v:17.19-17.29"
          }
        },
        "ReadData1Out": {
          "hide_name": 0,
          "bits": [ 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:33.35-33.47"
          }
        },
        "ReadData2Out": {
          "hide_name": 0,
          "bits": [ 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:33.49-33.61"
          }
        },
        "STALL.Stall_flush": {
          "hide_name": 0,
          "bits": [ 2198 ],
          "attributes": {
            "hdlname": "STALL Stall_flush",
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Stall control unit.v:7.16-7.27"
          }
        },
        "bneControl": {
          "hide_name": 0,
          "bits": [ 2272 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:50.5-50.15"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:6.11-6.14"
          }
        },
        "current_pc": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:8.19-8.29"
          }
        },
        "flush": {
          "hide_name": 0,
          "bits": [ 2279 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:52.6-52.11"
          }
        },
        "reset": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/jhsu2022/my_designs/32-Bit-CPU/Top level.v:7.11-7.16"
          }
        }
      }
    }
  }
}
