--- verilog_rtlil
+++ uhdm_rtlil
@@ -1,8 +1,8 @@
 # Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
 autoidx 2
 attribute \dynports 1
-attribute \cells_not_processed 1
 attribute \src "dut.sv:1.1-20.10"
+attribute \cells_not_processed 1
 module \param_test
   parameter \WIDTH 8
   parameter \DEPTH 16
@@ -17,15 +17,16 @@
   wire width 8 output 4 \data_out
   attribute \src "dut.sv:7.29-7.32"
   wire input 2 \rst
+  attribute \always_ff 1
   attribute \src "dut.sv:13.5-18.8"
   process $proc$dut.sv:13$1
     assign $0\data_out[7:0] \data_out
-    attribute \src "dut.sv:14.9-17.33"
+    attribute \src "dut.sv:32.9-36.12"
     switch \rst
-      attribute \src "dut.sv:14.13-14.16"
+      attribute \src "dut.sv:32.13-32.16"
       case 1'1
-        assign $0\data_out[7:0] 8'10101010
-      attribute \src "dut.sv:16.9-16.13"
+        assign $0\data_out[7:0] 8'000000--
+      attribute \src "dut.sv:34.13-34.17"
       case 
         assign $0\data_out[7:0] \data_in
     end
