
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000986                       # Number of seconds simulated
sim_ticks                                   986225121                       # Number of ticks simulated
final_tick                                  986225121                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 440315                       # Simulator instruction rate (inst/s)
host_op_rate                                   775357                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              765359632                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680712                       # Number of bytes of host memory used
host_seconds                                     1.29                       # Real time elapsed on the host
sim_insts                                      567373                       # Number of instructions simulated
sim_ops                                        999102                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           333                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    986225121                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            53888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           190144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              244032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          53888                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               842                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2971                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3813                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst            54640669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           192799794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              247440462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst       54640669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          54640669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst           54640669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          192799794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             247440462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         3813                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3813                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  244032                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   244032                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                355                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                349                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                326                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                240                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                225                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                205                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                289                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               323                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               296                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      986160186                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3813                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3813                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          599                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     405.475793                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    246.958473                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    367.517404                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           158     26.38%     26.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          131     21.87%     48.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           67     11.19%     59.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           48      8.01%     67.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           25      4.17%     71.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           29      4.84%     76.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           12      2.00%     78.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           12      2.00%     80.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          117     19.53%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           599                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      47012218                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                118505968                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    19065000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      12329.46                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31079.46                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        247.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     247.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.93                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.93                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      3210                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  84.19                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      258631.05                       # Average gap between requests
system.mem_ctrl.pageHitRate                     84.19                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2577540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1362405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 15979320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          46098000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              37398840                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1452480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        198170190                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         16855680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         102924720                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               422819175                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             428.724317                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             900248593                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1321659                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       19518000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     421947874                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     43889162                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       64919528                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    434628898                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1727880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    910800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11245500                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              25991430                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2958240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        134882520                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         12110880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         144291525                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               366764955                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             371.887237                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             921356277                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5983605                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       13798000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     594033918                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     31535533                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       45054713                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    295819352                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    986225121                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    986225121                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      249423                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       76154                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            70                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            26                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 5328                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    986225121                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    986225121                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      752043                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            88                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       986225121                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2961637                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                      567373                       # Number of instructions committed
system.cpu.committedOps                        999102                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                995811                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   3447                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                        1354                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts        74244                       # number of instructions that are conditional controls
system.cpu.num_int_insts                       995811                       # number of integer instructions
system.cpu.num_fp_insts                          3447                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2058680                       # number of times the integer registers were read
system.cpu.num_int_register_writes             844600                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 5525                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2660                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads               415476                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              386790                       # number of times the CC registers were written
system.cpu.num_mem_refs                        325568                       # number of memory refs
system.cpu.num_load_insts                      249414                       # Number of load instructions
system.cpu.num_store_insts                      76154                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                    2961637                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                             77407                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  1287      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                    668743     66.93%     67.06% # Class of executed instruction
system.cpu.op_class::IntMult                      146      0.01%     67.08% # Class of executed instruction
system.cpu.op_class::IntDiv                      1131      0.11%     67.19% # Class of executed instruction
system.cpu.op_class::FloatAdd                    2227      0.22%     67.41% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.41% # Class of executed instruction
system.cpu.op_class::MemRead                   248632     24.89%     92.30% # Class of executed instruction
system.cpu.op_class::MemWrite                   75770      7.58%     99.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 782      0.08%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                384      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     999102                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    986225121                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              2413                       # number of replacements
system.cpu.dcache.tags.tagsinuse           900.637929                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              322140                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3437                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.727088                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         349628022                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   900.637929                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.879529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.879529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          907                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            329014                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           329014                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    986225121                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       247193                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          247193                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        74947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          74947                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        322140                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           322140                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       322140                       # number of overall hits
system.cpu.dcache.overall_hits::total          322140                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2230                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1207                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1207                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3437                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3437                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3437                       # number of overall misses
system.cpu.dcache.overall_misses::total          3437                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    135826371                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    135826371                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     74187072                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     74187072                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    210013443                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    210013443                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    210013443                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    210013443                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       249423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       249423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        76154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        76154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       325577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       325577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       325577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       325577                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008941                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008941                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015849                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.010557                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010557                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.010557                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010557                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60908.686547                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60908.686547                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61464.019884                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61464.019884                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 61103.707594                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61103.707594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 61103.707594                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61103.707594                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          765                       # number of writebacks
system.cpu.dcache.writebacks::total               765                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2230                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1207                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1207                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3437                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3437                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3437                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    134341191                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    134341191                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     73383210                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     73383210                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    207724401                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    207724401                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    207724401                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    207724401                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010557                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010557                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.010557                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010557                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60242.686547                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60242.686547                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60798.019884                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60798.019884                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 60437.707594                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60437.707594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 60437.707594                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60437.707594                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    986225121                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               493                       # number of replacements
system.cpu.icache.tags.tagsinuse           395.149719                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              751106                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               937                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            801.607257                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   395.149719                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.771777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.771777                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          294                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            752980                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           752980                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    986225121                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       751106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          751106                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        751106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           751106                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       751106                       # number of overall hits
system.cpu.icache.overall_hits::total          751106                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          937                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           937                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          937                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            937                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          937                       # number of overall misses
system.cpu.icache.overall_misses::total           937                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     61434837                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61434837                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     61434837                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61434837                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     61434837                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61434837                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       752043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       752043                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       752043                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       752043                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       752043                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       752043                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001246                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001246                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001246                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001246                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001246                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001246                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65565.461046                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65565.461046                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 65565.461046                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65565.461046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 65565.461046                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65565.461046                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          937                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          937                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          937                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          937                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          937                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          937                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     60810795                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60810795                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     60810795                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60810795                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     60810795                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60810795                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001246                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001246                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001246                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001246                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001246                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001246                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 64899.461046                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64899.461046                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 64899.461046                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64899.461046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 64899.461046                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64899.461046                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           7280                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    986225121                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3167                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           765                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2141                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1207                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1207                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3167                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2367                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         9287                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   11654                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        59968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       268928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   328896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4374                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000686                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.026183                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4371     99.93%     99.93% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      0.07%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4374                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              2933730                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              936063                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3433563                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    986225121                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse             2860.174543                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3465                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3813                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.908733                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   614.682545                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  2245.491998                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.009379                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.034263                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.043643                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3813                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         3645                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.058182                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                62037                       # Number of tag accesses
system.l2cache.tags.data_accesses               62037                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    986225121                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          765                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          765                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data           110                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              110                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           95                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          356                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          451                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               95                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              466                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 561                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              95                       # number of overall hits
system.l2cache.overall_hits::cpu.data             466                       # number of overall hits
system.l2cache.overall_hits::total                561                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1097                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1097                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          842                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1874                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2716                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            842                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2971                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3813                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           842                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2971                       # number of overall misses
system.l2cache.overall_misses::total             3813                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     71408187                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     71408187                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     59208399                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    129623247                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    188831646                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     59208399                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    201031434                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    260239833                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     59208399                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    201031434                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    260239833                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          765                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          765                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1207                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1207                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          937                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2230                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3167                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          937                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         3437                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            4374                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          937                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         3437                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           4374                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.908865                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.908865                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.898613                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.840359                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.857594                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.898613                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.864417                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.871742                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.898613                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.864417                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.871742                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 65094.062899                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65094.062899                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 70318.763658                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 69169.288687                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 69525.642857                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 70318.763658                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 67664.568832                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68250.677419                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 70318.763658                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 67664.568832                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68250.677419                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data         1097                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1097                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          842                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1874                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2716                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          842                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2971                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3813                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          842                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2971                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3813                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     64102167                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     64102167                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     53600679                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    117142407                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    170743086                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     53600679                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    181244574                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    234845253                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     53600679                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    181244574                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    234845253                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.908865                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.908865                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.898613                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.840359                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.857594                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.898613                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.864417                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.871742                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.898613                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.864417                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.871742                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58434.062899                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58434.062899                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 63658.763658                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 62509.288687                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62865.642857                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 63658.763658                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 61004.568832                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 61590.677419                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 63658.763658                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 61004.568832                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 61590.677419                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    986225121                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2716                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1097                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1097                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2716                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         7626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         7626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       244032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       244032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  244032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3813                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3813    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3813                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1269729                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            7066331                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
