#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Aug 15 03:57:33 2018
# Process ID: 11150
# Current directory: /home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.runs/impl_1
# Command line: vivado -log zedboard_base_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zedboard_base_wrapper.tcl -notrace
# Log file: /home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.runs/impl_1/zedboard_base_wrapper.vdi
# Journal file: /home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zedboard_base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Documents/zedboard-base-master/Vivado/ip_repo/ddr_test1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Documents/zedboard-base-master/Vivado/ip_repo/bandwidth_test_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary/vivado-outputs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Ext_KWTA32k:1.0'. The one found in IP location '/home/tingyuan/Temporary/vivado-outputs/Ext_KWTA32k_0/solution1/impl/ip' will take precedence over the same IP in location /home/tingyuan/Temporary/vivado-outputs/Ext_KWTA32k_0 (backup)/solution1/impl/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Ext_KWTA8k:1.0'. The one found in IP location '/home/tingyuan/Temporary/vivado-outputs/Ext_KWTA8k/solution1/impl/ip' will take precedence over the same IP in location /home/tingyuan/Temporary/vivado-outputs/Ext_KWTA8k (backup)/solution1/impl/ip
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Ext_KWTA16k:1.0'. The one found in IP location '/home/tingyuan/Temporary/vivado-outputs/Ext_KWTA16k/solution1/impl/ip' will take precedence over the same IP in location /home/tingyuan/Temporary/vivado-outputs/Ext_KWTA16k (backup)/solution1/impl/ip
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1288.508 ; gain = 66.227 ; free physical = 15167 ; free virtual = 30788
Command: link_design -top zedboard_base_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/zedboard_base_axi_smc_0.dcp' for cell 'zedboard_base_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_timer_0_0/zedboard_base_axi_timer_0_0.dcp' for cell 'zedboard_base_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_ddr_hls_test_0_0/zedboard_base_ddr_hls_test_0_0.dcp' for cell 'zedboard_base_i/ddr_hls_test_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.dcp' for cell 'zedboard_base_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_rst_ps7_0_100M_0/zedboard_base_rst_ps7_0_100M_0.dcp' for cell 'zedboard_base_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_xbar_0/zedboard_base_xbar_0.dcp' for cell 'zedboard_base_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_auto_pc_0/zedboard_base_auto_pc_0.dcp' for cell 'zedboard_base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc] for cell 'zedboard_base_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_processing_system7_0_0/zedboard_base_processing_system7_0_0.xdc] for cell 'zedboard_base_i/processing_system7_0/inst'
Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_1/bd_777a_psr_aclk_0_board.xdc] for cell 'zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_1/bd_777a_psr_aclk_0_board.xdc] for cell 'zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_1/bd_777a_psr_aclk_0.xdc] for cell 'zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/ip/ip_1/bd_777a_psr_aclk_0.xdc] for cell 'zedboard_base_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_rst_ps7_0_100M_0/zedboard_base_rst_ps7_0_100M_0_board.xdc] for cell 'zedboard_base_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_rst_ps7_0_100M_0/zedboard_base_rst_ps7_0_100M_0_board.xdc] for cell 'zedboard_base_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_rst_ps7_0_100M_0/zedboard_base_rst_ps7_0_100M_0.xdc] for cell 'zedboard_base_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_rst_ps7_0_100M_0/zedboard_base_rst_ps7_0_100M_0.xdc] for cell 'zedboard_base_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_timer_0_0/zedboard_base_axi_timer_0_0.xdc] for cell 'zedboard_base_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_timer_0_0/zedboard_base_axi_timer_0_0.xdc] for cell 'zedboard_base_i/axi_timer_0/U0'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 191 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 184 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances

19 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 1780.797 ; gain = 492.289 ; free physical = 14832 ; free virtual = 30453
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1780.797 ; gain = 0.000 ; free physical = 14843 ; free virtual = 30465

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1662900b8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 2167.316 ; gain = 386.520 ; free physical = 14456 ; free virtual = 30077

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 59 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d19ced44

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2167.316 ; gain = 0.000 ; free physical = 14458 ; free virtual = 30086
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 17f87cfd4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2167.316 ; gain = 0.000 ; free physical = 14457 ; free virtual = 30086
INFO: [Opt 31-389] Phase Constant propagation created 14 cells and removed 355 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 199b06511

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2167.316 ; gain = 0.000 ; free physical = 14461 ; free virtual = 30086
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1218 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 199b06511

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2167.316 ; gain = 0.000 ; free physical = 14458 ; free virtual = 30086
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 22ba95682

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2167.316 ; gain = 0.000 ; free physical = 14441 ; free virtual = 30070
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 272faf5b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2167.316 ; gain = 0.000 ; free physical = 14434 ; free virtual = 30069
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2167.316 ; gain = 0.000 ; free physical = 14434 ; free virtual = 30069
Ending Logic Optimization Task | Checksum: 19d2be3d7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2167.316 ; gain = 0.000 ; free physical = 14433 ; free virtual = 30068

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.905 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 19d2be3d7

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2455.633 ; gain = 0.000 ; free physical = 14421 ; free virtual = 30044
Ending Power Optimization Task | Checksum: 19d2be3d7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2455.633 ; gain = 288.316 ; free physical = 14449 ; free virtual = 30072

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 19d2be3d7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2455.633 ; gain = 0.000 ; free physical = 14432 ; free virtual = 30055
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 2455.633 ; gain = 674.836 ; free physical = 14432 ; free virtual = 30055
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2455.633 ; gain = 0.000 ; free physical = 14441 ; free virtual = 30067
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.runs/impl_1/zedboard_base_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zedboard_base_wrapper_drc_opted.rpt -pb zedboard_base_wrapper_drc_opted.pb -rpx zedboard_base_wrapper_drc_opted.rpx
Command: report_drc -file zedboard_base_wrapper_drc_opted.rpt -pb zedboard_base_wrapper_drc_opted.pb -rpx zedboard_base_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.runs/impl_1/zedboard_base_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14440 ; free virtual = 30066
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bde5d4c5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14440 ; free virtual = 30066
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14441 ; free virtual = 30067

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1021035df

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14420 ; free virtual = 30056

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6498d991

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14392 ; free virtual = 30019

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6498d991

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14392 ; free virtual = 30019
Phase 1 Placer Initialization | Checksum: 6498d991

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14410 ; free virtual = 30036

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 141078a11

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14403 ; free virtual = 30029

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14374 ; free virtual = 30000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: b4640195

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14375 ; free virtual = 30002
Phase 2 Global Placement | Checksum: 10baa20cf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14377 ; free virtual = 30003

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10baa20cf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14394 ; free virtual = 30020

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e613d1fd

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14374 ; free virtual = 30000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f739d779

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14391 ; free virtual = 30017

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fd7c4472

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14374 ; free virtual = 30000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1142019f7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14389 ; free virtual = 30015

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10aa95e28

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14372 ; free virtual = 29998

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f968566d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14389 ; free virtual = 30015
Phase 3 Detail Placement | Checksum: f968566d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14372 ; free virtual = 29998

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cd00dab5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cd00dab5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14393 ; free virtual = 30020
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.504. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14caa289e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14393 ; free virtual = 30020
Phase 4.1 Post Commit Optimization | Checksum: 14caa289e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14376 ; free virtual = 30003

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14caa289e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14393 ; free virtual = 30019

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14caa289e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14376 ; free virtual = 30002

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 74caa609

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14375 ; free virtual = 30002
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 74caa609

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14375 ; free virtual = 30001
Ending Placer Task | Checksum: 3ab3d815

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14390 ; free virtual = 30016
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14389 ; free virtual = 30016
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14367 ; free virtual = 30008
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.runs/impl_1/zedboard_base_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zedboard_base_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14386 ; free virtual = 30017
INFO: [runtcl-4] Executing : report_utilization -file zedboard_base_wrapper_utilization_placed.rpt -pb zedboard_base_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14398 ; free virtual = 30029
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zedboard_base_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14380 ; free virtual = 30011
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 20e0d409 ConstDB: 0 ShapeSum: 19d3040c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e8a8d099

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14261 ; free virtual = 29892
Post Restoration Checksum: NetGraph: 1cc86bc8 NumContArr: cbe064d1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e8a8d099

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14245 ; free virtual = 29876

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e8a8d099

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14247 ; free virtual = 29878

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e8a8d099

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14229 ; free virtual = 29860
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1436f95ad

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14213 ; free virtual = 29845
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.550  | TNS=0.000  | WHS=-0.216 | THS=-332.491|

Phase 2 Router Initialization | Checksum: cbd5a10d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14231 ; free virtual = 29862

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e7213dba

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14231 ; free virtual = 29862

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 594
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.998  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 201232313

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14231 ; free virtual = 29862

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.998  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c3c6d226

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14213 ; free virtual = 29844
Phase 4 Rip-up And Reroute | Checksum: 1c3c6d226

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14231 ; free virtual = 29862

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1cc8c9dcb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14230 ; free virtual = 29861
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.998  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1cc8c9dcb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14230 ; free virtual = 29862

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cc8c9dcb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14230 ; free virtual = 29862
Phase 5 Delay and Skew Optimization | Checksum: 1cc8c9dcb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14231 ; free virtual = 29862

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1639352c9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14231 ; free virtual = 29862
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.998  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 186ad16aa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14231 ; free virtual = 29862
Phase 6 Post Hold Fix | Checksum: 186ad16aa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14231 ; free virtual = 29862

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.20389 %
  Global Horizontal Routing Utilization  = 1.44659 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 183936390

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14213 ; free virtual = 29844

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 183936390

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14213 ; free virtual = 29844

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d7452754

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14213 ; free virtual = 29844

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.998  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d7452754

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14230 ; free virtual = 29861
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14250 ; free virtual = 29881

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14233 ; free virtual = 29864
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2463.637 ; gain = 0.000 ; free physical = 14211 ; free virtual = 29860
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.runs/impl_1/zedboard_base_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zedboard_base_wrapper_drc_routed.rpt -pb zedboard_base_wrapper_drc_routed.pb -rpx zedboard_base_wrapper_drc_routed.rpx
Command: report_drc -file zedboard_base_wrapper_drc_routed.rpt -pb zedboard_base_wrapper_drc_routed.pb -rpx zedboard_base_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.runs/impl_1/zedboard_base_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zedboard_base_wrapper_methodology_drc_routed.rpt -pb zedboard_base_wrapper_methodology_drc_routed.pb -rpx zedboard_base_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zedboard_base_wrapper_methodology_drc_routed.rpt -pb zedboard_base_wrapper_methodology_drc_routed.pb -rpx zedboard_base_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tingyuan/Documents/zedboard-base-master/Vivado/zedboard_base/zedboard_base.runs/impl_1/zedboard_base_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zedboard_base_wrapper_power_routed.rpt -pb zedboard_base_wrapper_power_summary_routed.pb -rpx zedboard_base_wrapper_power_routed.rpx
Command: report_power -file zedboard_base_wrapper_power_routed.rpt -pb zedboard_base_wrapper_power_summary_routed.pb -rpx zedboard_base_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zedboard_base_wrapper_route_status.rpt -pb zedboard_base_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zedboard_base_wrapper_timing_summary_routed.rpt -pb zedboard_base_wrapper_timing_summary_routed.pb -rpx zedboard_base_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zedboard_base_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file zedboard_base_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zedboard_base_wrapper_bus_skew_routed.rpt -pb zedboard_base_wrapper_bus_skew_routed.pb -rpx zedboard_base_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force zedboard_base_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zedboard_base_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2810.965 ; gain = 332.270 ; free physical = 14121 ; free virtual = 29767
INFO: [Common 17-206] Exiting Vivado at Wed Aug 15 04:00:20 2018...
