// Seed: 770789836
module module_0 (
    output supply0 id_0,
    input tri id_1,
    output tri0 id_2,
    output tri1 id_3,
    input wire id_4,
    input tri id_5,
    output wire id_6,
    input wand id_7,
    input tri0 id_8
);
  final $clog2(77);
  ;
  wire id_10;
endmodule
module module_1 #(
    parameter id_6 = 32'd38
) (
    output tri0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    output tri id_3,
    input supply0 id_4,
    output wire id_5,
    input wire _id_6,
    input wor id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    output tri0 id_12,
    input supply0 id_13
);
  wire id_15;
  ;
  logic [(  -1  ) : -1] id_16;
  assign id_1 = 1'b0 * id_7;
  assign id_5 = id_10;
  static logic [id_6 : 1] id_17;
  ;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_0,
      id_1,
      id_4,
      id_2,
      id_3,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
  assign id_16 = id_16;
  wire id_18;
endmodule
