{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 31 19:26:53 2009 " "Info: Processing started: Thu Dec 31 19:26:53 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off led_test -c led_test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off led_test -c led_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "led_test EP2C8T144C8 " "Info: Selected device EP2C8T144C8 for design \"led_test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144C8 " "Info: Device EP2C5T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 76 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 76" {  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/80/quartus/bin/pin_planner.ppl" { clk } } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "led_test.bdf" "" { Schematic "D:/project/led_test/led_test.bdf" { { 256 152 320 272 "clk" "" } } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mcu:inst\|mcu_reset_clk_domain_synch_module:mcu_reset_clk_domain_synch\|data_out  " "Info: Automatically promoted node mcu:inst\|mcu_reset_clk_domain_synch_module:mcu_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mcu:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~244 " "Info: Destination node mcu:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~244" {  } { { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 321 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mcu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~244 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mcu:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~99 " "Info: Destination node mcu:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetlatch~99" {  } { { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 304 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mcu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch~99 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "mcu.v" "" { Text "D:/project/led_test/mcu.v" 2000 -1 0 } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "mcu:inst\|mcu_reset_clk_domain_synch_module:mcu_reset_clk_domain_synch\|data_out" } } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mcu:inst|mcu_reset_clk_domain_synch_module:mcu_reset_clk_domain_synch|data_out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell" {  } { { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|CLR_SIGNAL" } } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~442 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~442" {  } { { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~442 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5" {  } { { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1148 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell" {  } { { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "../../altera/80/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/80/quartus/libraries/megafunctions/sld_hub.vhd" 1163 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mcu:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest  " "Info: Automatically promoted node mcu:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mcu:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonWr~61 " "Info: Destination node mcu:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|MonWr~61" {  } { { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 522 -1 0 } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mcu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr~61 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 305 -1 0 } } { "d:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "mcu:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|resetrequest" } } } } { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mcu:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetrequest } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Extra Info: Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 0} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Extra Info: Created 16 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.784 ns register register " "Info: Estimated most critical path is register to register delay of 13.784 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mcu:inst\|cpu:the_cpu\|M_ctrl_mul_lsw 1 REG LAB_X16_Y8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X16_Y8; Fanout = 2; REG Node = 'mcu:inst\|cpu:the_cpu\|M_ctrl_mul_lsw'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { mcu:inst|cpu:the_cpu|M_ctrl_mul_lsw } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.651 ns) 0.881 ns mcu:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[20\]~372 2 COMB LAB_X16_Y8 48 " "Info: 2: + IC(0.230 ns) + CELL(0.651 ns) = 0.881 ns; Loc. = LAB_X16_Y8; Fanout = 48; COMB Node = 'mcu:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[20\]~372'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { mcu:inst|cpu:the_cpu|M_ctrl_mul_lsw mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[20]~372 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.370 ns) 2.423 ns mcu:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[4\]~394 3 COMB LAB_X15_Y11 1 " "Info: 3: + IC(1.172 ns) + CELL(0.370 ns) = 2.423 ns; Loc. = LAB_X15_Y11; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[4\]~394'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[20]~372 mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[4]~394 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.366 ns) 3.961 ns mcu:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[4\]~395 4 COMB LAB_X15_Y8 10 " "Info: 4: + IC(1.172 ns) + CELL(0.366 ns) = 3.961 ns; Loc. = LAB_X15_Y8; Fanout = 10; COMB Node = 'mcu:inst\|cpu:the_cpu\|M_wr_data_unfiltered\[4\]~395'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[4]~394 mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[4]~395 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4651 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 4.771 ns mcu:inst\|cpu:the_cpu\|E_src1\[4\]~392 5 COMB LAB_X15_Y8 9 " "Info: 5: + IC(0.160 ns) + CELL(0.650 ns) = 4.771 ns; Loc. = LAB_X15_Y8; Fanout = 9; COMB Node = 'mcu:inst\|cpu:the_cpu\|E_src1\[4\]~392'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[4]~395 mcu:inst|cpu:the_cpu|E_src1[4]~392 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4169 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.596 ns) 6.279 ns mcu:inst\|cpu:the_cpu\|Add8~405 6 COMB LAB_X16_Y8 2 " "Info: 6: + IC(0.912 ns) + CELL(0.596 ns) = 6.279 ns; Loc. = LAB_X16_Y8; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~405'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { mcu:inst|cpu:the_cpu|E_src1[4]~392 mcu:inst|cpu:the_cpu|Add8~405 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.365 ns mcu:inst\|cpu:the_cpu\|Add8~407 7 COMB LAB_X16_Y8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 6.365 ns; Loc. = LAB_X16_Y8; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~407'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~405 mcu:inst|cpu:the_cpu|Add8~407 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.451 ns mcu:inst\|cpu:the_cpu\|Add8~409 8 COMB LAB_X16_Y8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 6.451 ns; Loc. = LAB_X16_Y8; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~409'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~407 mcu:inst|cpu:the_cpu|Add8~409 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.537 ns mcu:inst\|cpu:the_cpu\|Add8~411 9 COMB LAB_X16_Y8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 6.537 ns; Loc. = LAB_X16_Y8; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~411'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~409 mcu:inst|cpu:the_cpu|Add8~411 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 6.730 ns mcu:inst\|cpu:the_cpu\|Add8~413 10 COMB LAB_X16_Y7 2 " "Info: 10: + IC(0.107 ns) + CELL(0.086 ns) = 6.730 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~413'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { mcu:inst|cpu:the_cpu|Add8~411 mcu:inst|cpu:the_cpu|Add8~413 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.816 ns mcu:inst\|cpu:the_cpu\|Add8~415 11 COMB LAB_X16_Y7 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 6.816 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~415'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~413 mcu:inst|cpu:the_cpu|Add8~415 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.902 ns mcu:inst\|cpu:the_cpu\|Add8~417 12 COMB LAB_X16_Y7 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 6.902 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~417'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~415 mcu:inst|cpu:the_cpu|Add8~417 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 6.988 ns mcu:inst\|cpu:the_cpu\|Add8~419 13 COMB LAB_X16_Y7 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 6.988 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~419'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~417 mcu:inst|cpu:the_cpu|Add8~419 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.074 ns mcu:inst\|cpu:the_cpu\|Add8~421 14 COMB LAB_X16_Y7 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 7.074 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~421'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~419 mcu:inst|cpu:the_cpu|Add8~421 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.160 ns mcu:inst\|cpu:the_cpu\|Add8~423 15 COMB LAB_X16_Y7 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 7.160 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~423'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~421 mcu:inst|cpu:the_cpu|Add8~423 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.246 ns mcu:inst\|cpu:the_cpu\|Add8~425 16 COMB LAB_X16_Y7 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 7.246 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~425'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~423 mcu:inst|cpu:the_cpu|Add8~425 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.332 ns mcu:inst\|cpu:the_cpu\|Add8~427 17 COMB LAB_X16_Y7 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 7.332 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~427'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~425 mcu:inst|cpu:the_cpu|Add8~427 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.418 ns mcu:inst\|cpu:the_cpu\|Add8~429 18 COMB LAB_X16_Y7 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 7.418 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~429'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~427 mcu:inst|cpu:the_cpu|Add8~429 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.504 ns mcu:inst\|cpu:the_cpu\|Add8~431 19 COMB LAB_X16_Y7 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 7.504 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~431'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~429 mcu:inst|cpu:the_cpu|Add8~431 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.590 ns mcu:inst\|cpu:the_cpu\|Add8~433 20 COMB LAB_X16_Y7 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 7.590 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~433'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~431 mcu:inst|cpu:the_cpu|Add8~433 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.676 ns mcu:inst\|cpu:the_cpu\|Add8~435 21 COMB LAB_X16_Y7 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 7.676 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~435'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~433 mcu:inst|cpu:the_cpu|Add8~435 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.762 ns mcu:inst\|cpu:the_cpu\|Add8~437 22 COMB LAB_X16_Y7 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 7.762 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~437'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~435 mcu:inst|cpu:the_cpu|Add8~437 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.848 ns mcu:inst\|cpu:the_cpu\|Add8~439 23 COMB LAB_X16_Y7 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 7.848 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~439'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~437 mcu:inst|cpu:the_cpu|Add8~439 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.934 ns mcu:inst\|cpu:the_cpu\|Add8~441 24 COMB LAB_X16_Y7 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 7.934 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~441'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~439 mcu:inst|cpu:the_cpu|Add8~441 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.020 ns mcu:inst\|cpu:the_cpu\|Add8~443 25 COMB LAB_X16_Y7 2 " "Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 8.020 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~443'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~441 mcu:inst|cpu:the_cpu|Add8~443 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.107 ns) + CELL(0.086 ns) 8.213 ns mcu:inst\|cpu:the_cpu\|Add8~445 26 COMB LAB_X16_Y6 2 " "Info: 26: + IC(0.107 ns) + CELL(0.086 ns) = 8.213 ns; Loc. = LAB_X16_Y6; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~445'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.193 ns" { mcu:inst|cpu:the_cpu|Add8~443 mcu:inst|cpu:the_cpu|Add8~445 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.299 ns mcu:inst\|cpu:the_cpu\|Add8~447 27 COMB LAB_X16_Y6 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 8.299 ns; Loc. = LAB_X16_Y6; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~447'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~445 mcu:inst|cpu:the_cpu|Add8~447 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.385 ns mcu:inst\|cpu:the_cpu\|Add8~449 28 COMB LAB_X16_Y6 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 8.385 ns; Loc. = LAB_X16_Y6; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~449'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~447 mcu:inst|cpu:the_cpu|Add8~449 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.471 ns mcu:inst\|cpu:the_cpu\|Add8~451 29 COMB LAB_X16_Y6 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 8.471 ns; Loc. = LAB_X16_Y6; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~451'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~449 mcu:inst|cpu:the_cpu|Add8~451 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.557 ns mcu:inst\|cpu:the_cpu\|Add8~453 30 COMB LAB_X16_Y6 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 8.557 ns; Loc. = LAB_X16_Y6; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~453'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~451 mcu:inst|cpu:the_cpu|Add8~453 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.643 ns mcu:inst\|cpu:the_cpu\|Add8~455 31 COMB LAB_X16_Y6 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 8.643 ns; Loc. = LAB_X16_Y6; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~455'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~453 mcu:inst|cpu:the_cpu|Add8~455 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.729 ns mcu:inst\|cpu:the_cpu\|Add8~457 32 COMB LAB_X16_Y6 2 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 8.729 ns; Loc. = LAB_X16_Y6; Fanout = 2; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~457'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~455 mcu:inst|cpu:the_cpu|Add8~457 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 8.815 ns mcu:inst\|cpu:the_cpu\|Add8~459 33 COMB LAB_X16_Y6 1 " "Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 8.815 ns; Loc. = LAB_X16_Y6; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~459'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { mcu:inst|cpu:the_cpu|Add8~457 mcu:inst|cpu:the_cpu|Add8~459 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.321 ns mcu:inst\|cpu:the_cpu\|Add8~460 34 COMB LAB_X16_Y6 1 " "Info: 34: + IC(0.000 ns) + CELL(0.506 ns) = 9.321 ns; Loc. = LAB_X16_Y6; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|Add8~460'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { mcu:inst|cpu:the_cpu|Add8~459 mcu:inst|cpu:the_cpu|Add8~460 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 6500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 10.132 ns mcu:inst\|cpu:the_cpu\|E_arith_result\[32\]~57 35 COMB LAB_X16_Y6 1 " "Info: 35: + IC(0.187 ns) + CELL(0.624 ns) = 10.132 ns; Loc. = LAB_X16_Y6; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|E_arith_result\[32\]~57'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mcu:inst|cpu:the_cpu|Add8~460 mcu:inst|cpu:the_cpu|E_arith_result[32]~57 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 3904 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 10.943 ns mcu:inst\|cpu:the_cpu\|E_br_actually_taken~187 36 COMB LAB_X16_Y6 4 " "Info: 36: + IC(0.441 ns) + CELL(0.370 ns) = 10.943 ns; Loc. = LAB_X16_Y6; Fanout = 4; COMB Node = 'mcu:inst\|cpu:the_cpu\|E_br_actually_taken~187'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mcu:inst|cpu:the_cpu|E_arith_result[32]~57 mcu:inst|cpu:the_cpu|E_br_actually_taken~187 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 3907 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.206 ns) 12.865 ns mcu:inst\|cpu:the_cpu\|M_pipe_flush_nxt~180 37 COMB LAB_X12_Y9 1 " "Info: 37: + IC(1.716 ns) + CELL(0.206 ns) = 12.865 ns; Loc. = LAB_X12_Y9; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|M_pipe_flush_nxt~180'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.922 ns" { mcu:inst|cpu:the_cpu|E_br_actually_taken~187 mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~180 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4618 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 13.676 ns mcu:inst\|cpu:the_cpu\|M_pipe_flush_nxt~181 38 COMB LAB_X12_Y9 1 " "Info: 38: + IC(0.187 ns) + CELL(0.624 ns) = 13.676 ns; Loc. = LAB_X12_Y9; Fanout = 1; COMB Node = 'mcu:inst\|cpu:the_cpu\|M_pipe_flush_nxt~181'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~180 mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~181 } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4618 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 13.784 ns mcu:inst\|cpu:the_cpu\|M_pipe_flush 39 REG LAB_X12_Y9 11 " "Info: 39: + IC(0.000 ns) + CELL(0.108 ns) = 13.784 ns; Loc. = LAB_X12_Y9; Fanout = 11; REG Node = 'mcu:inst\|cpu:the_cpu\|M_pipe_flush'" {  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~181 mcu:inst|cpu:the_cpu|M_pipe_flush } "NODE_NAME" } } { "cpu.v" "" { Text "D:/project/led_test/cpu.v" 4615 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.393 ns ( 53.63 % ) " "Info: Total cell delay = 7.393 ns ( 53.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.391 ns ( 46.37 % ) " "Info: Total interconnect delay = 6.391 ns ( 46.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.784 ns" { mcu:inst|cpu:the_cpu|M_ctrl_mul_lsw mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[20]~372 mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[4]~394 mcu:inst|cpu:the_cpu|M_wr_data_unfiltered[4]~395 mcu:inst|cpu:the_cpu|E_src1[4]~392 mcu:inst|cpu:the_cpu|Add8~405 mcu:inst|cpu:the_cpu|Add8~407 mcu:inst|cpu:the_cpu|Add8~409 mcu:inst|cpu:the_cpu|Add8~411 mcu:inst|cpu:the_cpu|Add8~413 mcu:inst|cpu:the_cpu|Add8~415 mcu:inst|cpu:the_cpu|Add8~417 mcu:inst|cpu:the_cpu|Add8~419 mcu:inst|cpu:the_cpu|Add8~421 mcu:inst|cpu:the_cpu|Add8~423 mcu:inst|cpu:the_cpu|Add8~425 mcu:inst|cpu:the_cpu|Add8~427 mcu:inst|cpu:the_cpu|Add8~429 mcu:inst|cpu:the_cpu|Add8~431 mcu:inst|cpu:the_cpu|Add8~433 mcu:inst|cpu:the_cpu|Add8~435 mcu:inst|cpu:the_cpu|Add8~437 mcu:inst|cpu:the_cpu|Add8~439 mcu:inst|cpu:the_cpu|Add8~441 mcu:inst|cpu:the_cpu|Add8~443 mcu:inst|cpu:the_cpu|Add8~445 mcu:inst|cpu:the_cpu|Add8~447 mcu:inst|cpu:the_cpu|Add8~449 mcu:inst|cpu:the_cpu|Add8~451 mcu:inst|cpu:the_cpu|Add8~453 mcu:inst|cpu:the_cpu|Add8~455 mcu:inst|cpu:the_cpu|Add8~457 mcu:inst|cpu:the_cpu|Add8~459 mcu:inst|cpu:the_cpu|Add8~460 mcu:inst|cpu:the_cpu|E_arith_result[32]~57 mcu:inst|cpu:the_cpu|E_br_actually_taken~187 mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~180 mcu:inst|cpu:the_cpu|M_pipe_flush_nxt~181 mcu:inst|cpu:the_cpu|M_pipe_flush } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Info: Average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 33% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[7\] 0 " "Info: Pin \"led\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[6\] 0 " "Info: Pin \"led\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[5\] 0 " "Info: Pin \"led\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[4\] 0 " "Info: Pin \"led\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[3\] 0 " "Info: Pin \"led\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[2\] 0 " "Info: Pin \"led\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[1\] 0 " "Info: Pin \"led\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led\[0\] 0 " "Info: Pin \"led\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/project/led_test/led_test.fit.smsg " "Info: Generated suppressed messages file D:/project/led_test/led_test.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 31 19:27:11 2009 " "Info: Processing ended: Thu Dec 31 19:27:11 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
