
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 8192
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L2C IP-based stride prefetcher
Initialize SRRIP state

Warmup complete CPU 0 instructions: 1000001 cycles: 667219 (Simulation time: 0 hr 0 min 4 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 9388374 heartbeat IPC: 1.06515 cumulative IPC: 1.03197 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 19304237 heartbeat IPC: 1.00849 cumulative IPC: 1.01948 (Simulation time: 0 hr 1 min 28 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
Heartbeat CPU 0 instructions: 30000000 cycles: 29119801 heartbeat IPC: 1.01879 cumulative IPC: 1.01924 (Simulation time: 0 hr 2 min 13 sec) 
Finished CPU 0 instructions: 29000001 cycles: 28452583 cumulative IPC: 1.01924 (Simulation time: 0 hr 2 min 13 sec) 

CPU 0 Branch Prediction Accuracy: 99.6017% MPKI: 0.189793

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.01924 instructions: 29000001 cycles: 28452583
L1D TOTAL     ACCESS:   11631227  HIT:   11478570  MISS:     152657
L1D LOAD      ACCESS:    9235329  HIT:    9168268  MISS:      67061
L1D RFO       ACCESS:    2395898  HIT:    2310302  MISS:      85596
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    7427644  HIT:    7427313  MISS:        331
L1I LOAD      ACCESS:    7427644  HIT:    7427313  MISS:        331
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     383281  HIT:     290617  MISS:      92664
L2C LOAD      ACCESS:      67377  HIT:      65619  MISS:       1758
L2C RFO       ACCESS:      85596  HIT:        117  MISS:      85479
L2C PREFETCH  ACCESS:     144591  HIT:     139168  MISS:       5423
L2C WRITEBACK ACCESS:      85717  HIT:      85713  MISS:          4
L2C PREFETCH  REQUESTED:     150499  ISSUED:     150499  USEFUL:       5921  USELESS:        285
LLC TOTAL     ACCESS:     177919  HIT:     105322  MISS:      72597
LLC LOAD      ACCESS:       1756  HIT:       1176  MISS:        580
LLC RFO       ACCESS:      85479  HIT:      14422  MISS:      71057
LLC PREFETCH  ACCESS:       5426  HIT:       4501  MISS:        925
LLC WRITEBACK ACCESS:      85258  HIT:      85223  MISS:         35
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        228  USELESS:        422
Major fault: 0 Minor fault: 1068
CPU 0 L2C PC-based stride prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      62302  ROW_BUFFER_MISS:      10260
 DBUS_CONGESTED:      24617
 WQ ROW_BUFFER_HIT:       9568  ROW_BUFFER_MISS:       9012  FULL:          0

 AVG_CONGESTED_CYCLE: 12
