
---------- Begin Simulation Statistics ----------
final_tick                               704111728000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 103548                       # Simulator instruction rate (inst/s)
host_mem_usage                                 732684                       # Number of bytes of host memory used
host_op_rate                                   190712                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   965.73                       # Real time elapsed on the host
host_tick_rate                              729094148                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184177569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.704112                       # Number of seconds simulated
sim_ticks                                704111728000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.958763                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561395                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565752                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1464                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562360                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             185                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              158                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570507                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2706                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184177569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.041117                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044013                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044013                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45164.191419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45164.191419                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42367.449664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42367.449664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2042801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2042801                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     54739000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54739000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data         1212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1212                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     50502000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     50502000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000583                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1192                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1192                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           38                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       102250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       102250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.421053                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.421053                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1227000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1227000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.315789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.315789                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     84339639                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84339639                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105200.610600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105200.610600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102698.389904                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102698.389904                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73815240                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73815240                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1107173201000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1107173201000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data     10524399                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10524399                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260613                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260613                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 540582347000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 540582347000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062412                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5263786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5263786                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     86383652                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86383652                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105193.697544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105193.697544                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102684.730876                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102684.730876                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     75858041                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75858041                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data 1107227940000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1107227940000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121847                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121847                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data     10525611                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10525611                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260633                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260633                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 540632849000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 540632849000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060949                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060949                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data      5264978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5264978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     86383690                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86383690                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105193.537639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105193.537639                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102684.729886                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102684.729886                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     75858063                       # number of overall hits
system.cpu.dcache.overall_hits::total        75858063                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data 1107227940000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1107227940000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121847                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121847                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data     10525627                       # number of overall misses
system.cpu.dcache.overall_misses::total      10525627                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260633                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260633                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 540634076000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 540634076000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060949                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060949                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5264990                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5264990                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 704111728000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                5264735                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             15.408027                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        178032507                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.976587                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999909                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999909                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 704111728000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           5264991                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         178032507                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           255.976587                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81123121                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks      5263636                       # number of writebacks
system.cpu.dcache.writebacks::total           5263636                       # number of writebacks
system.cpu.discardedOps                          4278                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 704111728000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 704111728000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44892506                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086507                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169410                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst     42406500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42406500                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85990.099010                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85990.099010                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83990.099010                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83990.099010                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     42405692                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42405692                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69480000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69480000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          808                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           808                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67864000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67864000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          808                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          808                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     42406500                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42406500                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85990.099010                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85990.099010                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83990.099010                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83990.099010                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     42405692                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42405692                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     69480000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69480000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          808                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            808                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67864000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67864000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          808                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          808                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     42406500                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42406500                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85990.099010                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85990.099010                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83990.099010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83990.099010                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     42405692                       # number of overall hits
system.cpu.icache.overall_hits::total        42405692                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     69480000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69480000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          808                       # number of overall misses
system.cpu.icache.overall_misses::total           808                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67864000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67864000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          808                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          808                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 704111728000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    680                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          52483.292079                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         84813808                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.997216                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 704111728000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               808                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          84813808                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           127.997216                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42406500                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          680                       # number of writebacks
system.cpu.icache.writebacks::total               680                       # number of writebacks
system.cpu.idleCycles                       451341870                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.142023                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 704111728000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 704111728000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        704111728                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640233     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                9      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082603      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84340002     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184177569                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON    704111728000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       252769858                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst          808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99957.585644                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99957.585644                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79955.810147                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79955.810147                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61274000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61274000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.758663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.758663                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48853000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48853000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.756188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.756188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          611                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          611                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data       5263786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5263786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99708.921195                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99708.921195                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79708.921195                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79708.921195                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               713                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   713                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data 524775331000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  524775331000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.999865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data         5263073                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263073                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 419513871000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 419513871000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data      5263073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263073                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         1205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1205                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103182.170543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103182.170543                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82873.015873                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82873.015873                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     26621000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     26621000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.214108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.214108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data          258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20884000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20884000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.209129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.209129                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          252                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks          656                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          656                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          656                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              656                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks      5263636                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5263636                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks      5263636                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5263636                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              808                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5264991                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5265799                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99957.585644                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99709.091448                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99709.120386                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79955.810147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79709.072687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79709.101326                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1660                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1855                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     61274000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 524801952000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     524863226000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.758663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999685                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999648                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                613                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263331                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263944                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     48853000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 419534755000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 419583608000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.756188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263936                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             808                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5264991                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5265799                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 99957.585644                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99709.091448                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99709.120386                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79955.810147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79709.072687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79709.101326                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 195                       # number of overall hits
system.l2.overall_hits::.cpu.data                1660                       # number of overall hits
system.l2.overall_hits::total                    1855                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     61274000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 524801952000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    524863226000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.758663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999685                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999648                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               613                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263331                       # number of overall misses
system.l2.overall_misses::total               5263944                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     48853000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 419534755000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 419583608000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.756188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263936                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 704111728000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        5255866                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          680                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6780                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          658                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.000512                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 89510602                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       0.169498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.560993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8133.901884                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993363                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 704111728000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   5264058                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  89510602                       # Number of tag accesses
system.l2.tags.tagsinuse                  8137.632375                       # Cycle average of tags in use
system.l2.tags.total_refs                    10530810                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks             5254909                       # number of writebacks
system.l2.writebacks::total                   5254909                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                      66938.12                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                28447.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples   5254909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                      9697.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       478.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    478.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       477.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    477.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.55                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         7.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst        55537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            55537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst             55537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         478408165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             478463702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      477643196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            55537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        478408165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            956106898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      477643196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            477643196                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       813661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    827.376551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   697.432615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.046014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39167      4.81%      4.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        35375      4.35%      9.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        47971      5.90%     15.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32250      3.96%     19.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8391      1.03%     20.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        42137      5.18%     25.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        46685      5.74%     30.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        55485      6.82%     37.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       506200     62.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       813661                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              336891904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               336891904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336312576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys            336314176                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        39104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          39104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336852800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336891904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336314176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336314176                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5263325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28623.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28447.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        39104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336852800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 55536.640628147587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 478408165.358665943146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17489251                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 149727139501                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks      5254909                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   3279778.47                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks    336312576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 477640923.487074792385                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 17234937413756                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds       328412                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState            15635116                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4926554                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds       328412                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         5263325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5263936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5254909                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5254909                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    92.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            329141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            328916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           328962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           328943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328458                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000555940500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 704111728000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples       328412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.028428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     11.952557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        328409    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 5263698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   5263936                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263936                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     5263936                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 91.44                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  4813261                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                26319680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  704111699000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            149744628752                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  51045828752                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples       328412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000845                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.038931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328207     99.94%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              133      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               58      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328412                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  5254909                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5254909                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    5254909                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                 4891897                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy         165622599480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               2905851480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            552.574513                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 335773872000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   23511800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  344826056000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy         130907241120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               1544492895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             18795150360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         55581895200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           389074195155                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy            13716964620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         165613377450                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               2903695200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            552.554648                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 335797455000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   23511800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  344802473000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy         130915007040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               1543350600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             18789352680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         55581895200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           389060208030                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy            13713529860                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     15783483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15783483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673206080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673206080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 704111728000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31539192990                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27697895498                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263936                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263936    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263936                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5255616                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10519547                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                863                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5254909                       # Transaction distribution
system.membus.trans_dist::CleanEvict              702                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263073                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263073                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           863                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15794717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15797013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        95232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673832128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673927360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 704111728000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        21059846000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2425998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15794978994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                 336314176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10521665                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000062                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007866                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10521014     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    651      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10521665                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          396                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5265415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          255                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10531214                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            255                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         5255866                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp              2013                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10518545                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          680                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2056                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5263786                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5263786                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           808                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1205                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
