                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
set design FFT
FFT
set_app_var search_path "/home/IC/Desktop/Abdelazeem/Technology_Library/UMC130nm/lib/StdCell"
/home/IC/Desktop/Abdelazeem/Technology_Library/UMC130nm/lib/StdCell
set_app_var link_library "* fsc0h_d_generic_core_ss1p08v125c.db fsc0h_d_generic_core_ff1p32vm40c.db"
* fsc0h_d_generic_core_ss1p08v125c.db fsc0h_d_generic_core_ff1p32vm40c.db
set_app_var target_library "fsc0h_d_generic_core_ss1p08v125c.db"
fsc0h_d_generic_core_ss1p08v125c.db
sh rm -rf work
sh mkdir -p work
define_design_lib work -path ./work
1
analyze -library work -format verilog ../rtl/${design}.v
Running PRESTO HDLC
Compiling source file ../rtl/FFT.v
Opening include file ../rtl/shift_16.v
Opening include file ../rtl/shift_8.v
Opening include file ../rtl/shift_4.v
Opening include file ../rtl/shift_2.v
Opening include file ../rtl/shift_1.v
Opening include file ../rtl/radix2.v
Opening include file ../rtl/ROM_16.v
Opening include file ../rtl/ROM_8.v
Opening include file ../rtl/ROM_4.v
Opening include file ../rtl/ROM_2.v
Presto compilation completed successfully.
Loading db file '/home/IC/Desktop/Abdelazeem/Technology_Library/UMC130nm/lib/StdCell/fsc0h_d_generic_core_ss1p08v125c.db'
Loading db file '/home/IC/Desktop/Abdelazeem/Technology_Library/UMC130nm/lib/StdCell/fsc0h_d_generic_core_ff1p32vm40c.db'
1
elaborate $design -lib work
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'fsc0h_d_generic_core_ss1p08v125c'
  Loading link library 'fsc0h_d_generic_core_ff1p32vm40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../rtl/FFT.v:48: signed to unsigned assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:49: signed to unsigned assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:283: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:284: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:314: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:315: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:319: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:320: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:323: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:324: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:327: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:328: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:331: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:332: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:335: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:336: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:339: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:340: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:343: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:344: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:347: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:348: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:351: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:352: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:355: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:356: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:359: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:360: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:363: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:364: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:367: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:368: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:371: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:372: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:375: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:376: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:379: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:380: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:383: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:384: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:387: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:388: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:391: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:392: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:395: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:396: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:399: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:400: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:403: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:404: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:407: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:408: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:411: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:412: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:415: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:416: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:419: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:420: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:423: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:424: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:427: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:428: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:431: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:432: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:435: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:436: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:439: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/FFT.v:440: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 301 in file
	'../rtl/FFT.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           312            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FFT line 264 in file
		'../rtl/FFT.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     dout_i_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    result_i_reg     | Flip-flop |  512  |  Y  | N  | Y  | N  | N  | N  | N  |
|    y_1_delay_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    result_r_reg     | Flip-flop |  512  |  Y  | N  | Y  | N  | N  | N  | N  |
|    din_r_reg_reg    | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|    din_i_reg_reg    | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|  in_valid_reg_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    s5_count_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    r4_valid_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     count_y_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   assign_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      over_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     dout_r_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|     FFT/255      |   32   |   32    |      5       | N  |
===========================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'FFT'.
Information: Building the design 'radix2'. (HDL-193)
Warning:  ../rtl/radix2.v:56: signed to unsigned part selection occurs. (VER-318)
Warning:  ../rtl/radix2.v:57: signed to unsigned part selection occurs. (VER-318)
Warning:  ../rtl/radix2.v:24: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 19 in file
	'../rtl/radix2.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            24            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'shift_16'. (HDL-193)
Warning:  ../rtl/shift_16.v:18: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/shift_16.v:19: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/shift_16.v:38: signed to unsigned conversion occurs. (VER-318)
Warning:  ../rtl/shift_16.v:39: signed to unsigned conversion occurs. (VER-318)
Warning:  ../rtl/shift_16.v:44: signed to unsigned conversion occurs. (VER-318)
Warning:  ../rtl/shift_16.v:45: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine shift_16 line 28 in file
		'../rtl/shift_16.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   shift_reg_i_reg   | Flip-flop |  384  |  Y  | N  | Y  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   shift_reg_r_reg   | Flip-flop |  384  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ROM_16'. (HDL-193)

Statistics for case statements in always block at line 12 in file
	'../rtl/ROM_16.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ROM_16 line 112 in file
		'../rtl/ROM_16.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_8'. (HDL-193)
Warning:  ../rtl/shift_8.v:18: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/shift_8.v:19: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/shift_8.v:38: signed to unsigned conversion occurs. (VER-318)
Warning:  ../rtl/shift_8.v:39: signed to unsigned conversion occurs. (VER-318)
Warning:  ../rtl/shift_8.v:43: signed to unsigned conversion occurs. (VER-318)
Warning:  ../rtl/shift_8.v:44: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine shift_8 line 28 in file
		'../rtl/shift_8.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   shift_reg_i_reg   | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   shift_reg_r_reg   | Flip-flop |  192  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ROM_8'. (HDL-193)

Statistics for case statements in always block at line 14 in file
	'../rtl/ROM_8.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ROM_8 line 14 in file
		'../rtl/ROM_8.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      state_reg      | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine ROM_8 line 75 in file
		'../rtl/ROM_8.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     s_count_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_4'. (HDL-193)
Warning:  ../rtl/shift_4.v:18: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/shift_4.v:19: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/shift_4.v:38: signed to unsigned conversion occurs. (VER-318)
Warning:  ../rtl/shift_4.v:39: signed to unsigned conversion occurs. (VER-318)
Warning:  ../rtl/shift_4.v:43: signed to unsigned conversion occurs. (VER-318)
Warning:  ../rtl/shift_4.v:44: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine shift_4 line 28 in file
		'../rtl/shift_4.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   shift_reg_i_reg   | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   shift_reg_r_reg   | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ROM_4'. (HDL-193)

Statistics for case statements in always block at line 14 in file
	'../rtl/ROM_4.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ROM_4 line 14 in file
		'../rtl/ROM_4.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|      state_reg      | Latch |   2   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine ROM_4 line 59 in file
		'../rtl/ROM_4.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     s_count_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_2'. (HDL-193)
Warning:  ../rtl/shift_2.v:18: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/shift_2.v:19: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/shift_2.v:38: signed to unsigned conversion occurs. (VER-318)
Warning:  ../rtl/shift_2.v:39: signed to unsigned conversion occurs. (VER-318)
Warning:  ../rtl/shift_2.v:43: signed to unsigned conversion occurs. (VER-318)
Warning:  ../rtl/shift_2.v:44: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine shift_2 line 28 in file
		'../rtl/shift_2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   shift_reg_i_reg   | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   shift_reg_r_reg   | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ROM_2'. (HDL-193)

Statistics for case statements in always block at line 14 in file
	'../rtl/ROM_2.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ROM_2 line 51 in file
		'../rtl/ROM_2.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     s_count_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'shift_1'. (HDL-193)
Warning:  ../rtl/shift_1.v:18: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/shift_1.v:19: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/shift_1.v:38: signed to unsigned conversion occurs. (VER-318)
Warning:  ../rtl/shift_1.v:39: signed to unsigned conversion occurs. (VER-318)
Warning:  ../rtl/shift_1.v:43: signed to unsigned conversion occurs. (VER-318)
Warning:  ../rtl/shift_1.v:44: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine shift_1 line 28 in file
		'../rtl/shift_1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   shift_reg_i_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   shift_reg_r_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
current_design 
Current design is 'FFT'.
{FFT}
uniquify
Information: Uniquified 5 instances of design 'radix2'. (OPT-1056)
1
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Jan  1 11:12:51 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     69
    Shorted outputs (LINT-31)                                      33
    Constant outputs (LINT-52)                                     36

Cells                                                              79
    Cells do not drive (LINT-1)                                    30
    Connected to power or ground (LINT-32)                         48
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                               16
    Unloaded nets (LINT-2)                                         16
--------------------------------------------------------------------------------

Warning: In design 'FFT', cell 'B_45' does not drive any nets. (LINT-1)
Warning: In design 'FFT', cell 'C8139' does not drive any nets. (LINT-1)
Warning: In design 'radix2_4', cell 'B_4' does not drive any nets. (LINT-1)
Warning: In design 'radix2_4', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'shift_16', cell 'C3138' does not drive any nets. (LINT-1)
Warning: In design 'shift_16', cell 'C3142' does not drive any nets. (LINT-1)
Warning: In design 'ROM_16', cell 'B_22' does not drive any nets. (LINT-1)
Warning: In design 'shift_8', cell 'C1598' does not drive any nets. (LINT-1)
Warning: In design 'shift_8', cell 'C1602' does not drive any nets. (LINT-1)
Warning: In design 'ROM_8', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'ROM_8', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'ROM_8', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'shift_4', cell 'C826' does not drive any nets. (LINT-1)
Warning: In design 'shift_4', cell 'C830' does not drive any nets. (LINT-1)
Warning: In design 'ROM_4', cell 'B_10' does not drive any nets. (LINT-1)
Warning: In design 'ROM_4', cell 'B_11' does not drive any nets. (LINT-1)
Warning: In design 'ROM_4', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'shift_2', cell 'C437' does not drive any nets. (LINT-1)
Warning: In design 'shift_2', cell 'C441' does not drive any nets. (LINT-1)
Warning: In design 'ROM_2', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'ROM_2', cell 'B_8' does not drive any nets. (LINT-1)
Warning: In design 'ROM_2', cell 'B_9' does not drive any nets. (LINT-1)
Warning: In design 'radix2_0', cell 'B_4' does not drive any nets. (LINT-1)
Warning: In design 'radix2_0', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'radix2_1', cell 'B_4' does not drive any nets. (LINT-1)
Warning: In design 'radix2_1', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'radix2_2', cell 'B_4' does not drive any nets. (LINT-1)
Warning: In design 'radix2_2', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'radix2_3', cell 'B_4' does not drive any nets. (LINT-1)
Warning: In design 'radix2_3', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'FFT', net 'out_i[0]' driven by pin 'radix_no5/op_i[0]' has no loads. (LINT-2)
Warning: In design 'FFT', net 'out_i[1]' driven by pin 'radix_no5/op_i[1]' has no loads. (LINT-2)
Warning: In design 'FFT', net 'out_i[2]' driven by pin 'radix_no5/op_i[2]' has no loads. (LINT-2)
Warning: In design 'FFT', net 'out_i[3]' driven by pin 'radix_no5/op_i[3]' has no loads. (LINT-2)
Warning: In design 'FFT', net 'out_i[4]' driven by pin 'radix_no5/op_i[4]' has no loads. (LINT-2)
Warning: In design 'FFT', net 'out_i[5]' driven by pin 'radix_no5/op_i[5]' has no loads. (LINT-2)
Warning: In design 'FFT', net 'out_i[6]' driven by pin 'radix_no5/op_i[6]' has no loads. (LINT-2)
Warning: In design 'FFT', net 'out_i[7]' driven by pin 'radix_no5/op_i[7]' has no loads. (LINT-2)
Warning: In design 'FFT', net 'out_r[0]' driven by pin 'radix_no5/op_r[0]' has no loads. (LINT-2)
Warning: In design 'FFT', net 'out_r[1]' driven by pin 'radix_no5/op_r[1]' has no loads. (LINT-2)
Warning: In design 'FFT', net 'out_r[2]' driven by pin 'radix_no5/op_r[2]' has no loads. (LINT-2)
Warning: In design 'FFT', net 'out_r[3]' driven by pin 'radix_no5/op_r[3]' has no loads. (LINT-2)
Warning: In design 'FFT', net 'out_r[4]' driven by pin 'radix_no5/op_r[4]' has no loads. (LINT-2)
Warning: In design 'FFT', net 'out_r[5]' driven by pin 'radix_no5/op_r[5]' has no loads. (LINT-2)
Warning: In design 'FFT', net 'out_r[6]' driven by pin 'radix_no5/op_r[6]' has no loads. (LINT-2)
Warning: In design 'FFT', net 'out_r[7]' driven by pin 'radix_no5/op_r[7]' has no loads. (LINT-2)
Warning: In design 'ROM_4', output port 'w_i[7]' is connected directly to output port 'w_i[2]'. (LINT-31)
Warning: In design 'ROM_4', output port 'w_i[7]' is connected directly to output port 'w_i[4]'. (LINT-31)
Warning: In design 'ROM_4', output port 'w_i[7]' is connected directly to output port 'w_i[5]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_i[0]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_i[1]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_i[2]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_i[3]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_i[4]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_i[5]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_i[6]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_i[7]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[0]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[1]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[2]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[3]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[4]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[5]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[6]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[7]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[9]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[10]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[11]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[12]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[13]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[14]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[15]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[16]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[17]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[18]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[19]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[20]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[21]'. (LINT-31)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to output port 'w_r[22]'. (LINT-31)
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[23]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[22]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[21]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[20]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[19]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[18]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[17]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[16]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[15]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[14]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[13]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[12]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[11]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[10]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[9]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[8]' is connected to logic 1. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[7]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[6]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[5]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[4]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[3]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[2]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[1]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_r[0]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[23]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[22]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[21]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[20]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[19]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[18]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[17]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[16]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[15]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[14]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[13]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[12]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[11]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[10]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[9]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[8]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[7]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[6]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[5]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[4]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[3]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[2]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[1]' is connected to logic 0. 
Warning: In design 'FFT', a pin on submodule 'radix_no5' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'w_i[0]' is connected to logic 0. 
Warning: In design 'FFT', the same net is connected to more than one pin on submodule 'radix_no5'. (LINT-33)
   Net '*Logic0*' is connected to pins 'w_r[23]', 'w_r[22]'', 'w_r[21]', 'w_r[20]', 'w_r[19]', 'w_r[18]', 'w_r[17]', 'w_r[16]', 'w_r[15]', 'w_r[14]', 'w_r[13]', 'w_r[12]', 'w_r[11]', 'w_r[10]', 'w_r[9]', 'w_r[7]', 'w_r[6]', 'w_r[5]', 'w_r[4]', 'w_r[3]', 'w_r[2]', 'w_r[1]', 'w_r[0]', 'w_i[23]', 'w_i[22]', 'w_i[21]', 'w_i[20]', 'w_i[19]', 'w_i[18]', 'w_i[17]', 'w_i[16]', 'w_i[15]', 'w_i[14]', 'w_i[13]', 'w_i[12]', 'w_i[11]', 'w_i[10]', 'w_i[9]', 'w_i[8]', 'w_i[7]', 'w_i[6]', 'w_i[5]', 'w_i[4]', 'w_i[3]', 'w_i[2]', 'w_i[1]', 'w_i[0]'.
Warning: In design 'ROM_8', output port 'w_i[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_4', output port 'w_i[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_4', output port 'w_i[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_4', output port 'w_i[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_4', output port 'w_i[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_r[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_i[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_i[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_i[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_i[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_i[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_i[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_i[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ROM_2', output port 'w_i[0]' is connected directly to 'logic 0'. (LINT-52)
1
source ./cons/cons.tcl
Using operating conditions 'WCCOM' found in library 'fsc0h_d_generic_core_ss1p08v125c'.
Using operating conditions 'BCCOM' found in library 'fsc0h_d_generic_core_ff1p32vm40c'.
1
link

  Linking design 'FFT'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (15 designs)              /home/IC/Desktop/Abdelazeem/FFT_Processor/syn/FFT.db, etc
  fsc0h_d_generic_core_ss1p08v125c (library)
                              /home/IC/Desktop/Abdelazeem/Technology_Library/UMC130nm/lib/StdCell/fsc0h_d_generic_core_ss1p08v125c.db
  fsc0h_d_generic_core_ff1p32vm40c (library)
                              /home/IC/Desktop/Abdelazeem/Technology_Library/UMC130nm/lib/StdCell/fsc0h_d_generic_core_ff1p32vm40c.db

1
optimize_registers
  Loading design 'FFT'
Information: Changed wire load model for 'shift_1' from '(none)' to 'G5K'. (OPT-170)
Information: Changed wire load model for 'radix2_0' from '(none)' to 'G5K'. (OPT-170)
Information: Changed wire load model for 'ROM_2' from '(none)' to 'G5K'. (OPT-170)
Information: Changed wire load model for 'shift_2' from '(none)' to 'G5K'. (OPT-170)
Information: Changed wire load model for 'radix2_1' from '(none)' to 'G5K'. (OPT-170)
Information: Changed wire load model for 'ROM_4' from '(none)' to 'G5K'. (OPT-170)
Information: Changed wire load model for 'shift_4' from '(none)' to 'G5K'. (OPT-170)
Information: Changed wire load model for 'radix2_2' from '(none)' to 'G5K'. (OPT-170)
Information: Changed wire load model for 'ROM_8' from '(none)' to 'G5K'. (OPT-170)
Information: Changed wire load model for 'shift_8' from '(none)' to 'G5K'. (OPT-170)
Information: Changed wire load model for 'radix2_3' from '(none)' to 'G5K'. (OPT-170)
Information: Changed wire load model for 'ROM_16' from '(none)' to 'G5K'. (OPT-170)
Information: Changed wire load model for 'shift_16' from '(none)' to 'G5K'. (OPT-170)
Information: Changed wire load model for 'radix2_4' from '(none)' to 'G5K'. (OPT-170)
Error: Design contains unmapped DesignWare parts.  Cannot retime. (RTDC-17)
Warning: Retiming failed. No registers have been moved. (RTDC-14)
0
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 164 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'shift_1'
  Processing 'radix2_0'
  Processing 'ROM_2'
  Processing 'shift_2'
  Processing 'ROM_4'
  Processing 'shift_4'
  Processing 'ROM_8'
  Processing 'shift_8'
  Processing 'ROM_16'
  Processing 'shift_16'
  Processing 'FFT'
Information: The register 'din_r_reg_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'din_r_reg_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'din_r_reg_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'din_r_reg_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'din_r_reg_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'din_r_reg_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'din_r_reg_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'din_r_reg_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'din_i_reg_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'din_i_reg_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'din_i_reg_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'din_i_reg_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'din_i_reg_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'din_i_reg_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'din_i_reg_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'din_i_reg_reg[0]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'FFT_DW01_inc_0'
  Processing 'FFT_DW01_sub_0'
  Processing 'FFT_DW01_cmp2_0'
  Processing 'radix2_0_DW01_sub_0'
  Processing 'radix2_0_DW01_sub_1'
  Processing 'radix2_0_DW01_add_0'
  Processing 'radix2_0_DW01_add_1'
  Processing 'ROM_2_DW01_inc_0'
  Processing 'shift_2_DW01_add_0'
  Processing 'shift_2_DW01_add_1'
  Processing 'radix2_1_DW01_sub_0'
  Processing 'radix2_1_DW01_sub_1'
  Processing 'radix2_1_DW01_add_0'
  Processing 'radix2_1_DW01_add_1'
  Processing 'ROM_4_DW01_inc_0'
  Processing 'shift_4_DW01_add_0'
  Processing 'shift_4_DW01_add_1'
  Processing 'radix2_2_DW01_sub_0'
  Processing 'radix2_2_DW01_sub_1'
  Processing 'radix2_2_DW01_add_0'
  Processing 'radix2_2_DW01_add_1'
  Processing 'ROM_8_DW01_inc_0'
  Processing 'shift_8_DW01_add_0'
  Processing 'shift_8_DW01_add_1'
  Processing 'radix2_3_DW01_sub_0'
  Processing 'radix2_3_DW01_sub_1'
  Processing 'radix2_3_DW01_add_0'
  Processing 'radix2_3_DW01_add_1'
  Processing 'ROM_16_DW01_cmp2_0'
  Processing 'ROM_16_DW01_inc_0'
  Processing 'shift_16_DW01_add_0'
  Processing 'shift_16_DW01_add_1'
  Processing 'radix2_4_DW01_sub_0'
  Processing 'radix2_4_DW01_sub_1'
  Processing 'radix2_4_DW01_add_0'
  Processing 'radix2_4_DW01_add_1'
  Processing 'radix2_0_DW02_mult_0'
  Processing 'radix2_0_DW01_add_2'
  Processing 'radix2_0_DW01_sub_2'
  Processing 'radix2_0_DW01_add_3'
  Processing 'radix2_0_DW02_mult_1'
  Processing 'radix2_0_DW01_add_4'
  Processing 'radix2_0_DW01_sub_3'
  Processing 'radix2_0_DW01_add_5'
  Processing 'radix2_0_DW02_mult_2'
  Processing 'radix2_0_DW01_add_6'
  Processing 'radix2_0_DW01_add_7'
  Processing 'radix2_1_DW02_mult_0'
  Processing 'radix2_1_DW01_add_2'
  Processing 'radix2_1_DW01_sub_2'
  Processing 'radix2_1_DW01_add_3'
  Processing 'radix2_1_DW02_mult_1'
  Processing 'radix2_1_DW01_add_4'
  Processing 'radix2_1_DW01_sub_3'
  Processing 'radix2_1_DW01_add_5'
  Processing 'radix2_1_DW02_mult_2'
  Processing 'radix2_1_DW01_add_6'
  Processing 'radix2_1_DW01_add_7'
  Processing 'radix2_2_DW02_mult_0'
  Processing 'radix2_2_DW01_add_2'
  Processing 'radix2_2_DW01_sub_2'
  Processing 'radix2_2_DW01_add_3'
  Processing 'radix2_2_DW02_mult_1'
  Processing 'radix2_2_DW01_add_4'
  Processing 'radix2_2_DW01_sub_3'
  Processing 'radix2_2_DW01_add_5'
  Processing 'radix2_2_DW02_mult_2'
  Processing 'radix2_2_DW01_add_6'
  Processing 'radix2_2_DW01_add_7'
  Processing 'radix2_3_DW02_mult_0'
  Processing 'radix2_3_DW01_add_2'
  Processing 'radix2_3_DW01_sub_2'
  Processing 'radix2_4_DW02_mult_0'
  Processing 'radix2_4_DW01_add_2'
  Processing 'radix2_4_DW01_sub_2'
  Processing 'radix2_3_DW01_add_3'
  Processing 'radix2_3_DW02_mult_1'
  Processing 'radix2_3_DW01_add_4'
  Processing 'radix2_3_DW01_sub_3'
  Processing 'radix2_3_DW01_add_5'
  Processing 'radix2_3_DW02_mult_2'
  Processing 'radix2_3_DW01_add_6'
  Processing 'radix2_3_DW01_add_7'
  Processing 'radix2_4_DW01_add_3'
  Processing 'radix2_4_DW02_mult_1'
  Processing 'radix2_4_DW01_add_4'
  Processing 'radix2_4_DW01_add_5'
  Processing 'radix2_4_DW01_add_6'
  Processing 'radix2_4_DW02_mult_2'
  Processing 'radix2_4_DW01_add_7'
  Processing 'radix2_4_DW01_sub_3'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:40  493757.4   2653.08 2376669.5    7263.7                                0.00  
    0:01:40  493757.4   2653.08 2376669.5    7263.7                                0.00  
    0:01:42  509058.6      5.96    5267.9     111.4                                0.00  
    0:02:10  577369.6      2.60    1605.0      81.4                                0.00  
    0:02:12  577643.5      2.86    1793.6      81.4                                0.00  
    0:02:12  577643.5      2.86    1793.6      81.4                                0.00  
    0:02:12  577644.8      2.70    1642.4      81.4                                0.00  
    0:02:13  577644.8      2.70    1642.4      81.4                                0.00  
    0:02:25  385020.2      7.51    5113.4      81.4                                0.00  
    0:02:31  391591.7      5.75    4347.9      81.4                                0.00  
    0:02:34  389777.9      5.78    4386.2      81.4                                0.00  
    0:02:35  389996.8      5.50    4277.1      81.4                                0.00  
    0:02:36  390039.0      5.37    4231.3      81.4                                0.00  
    0:02:37  390036.5      5.33    4215.8      81.4                                0.00  
    0:02:38  389978.9      5.27    4171.6      81.4                                0.00  
    0:02:39  390089.0      5.31    4210.3      81.4                                0.00  
    0:02:39  389981.4      5.27    4192.2      81.4                                0.00  
    0:02:40  390032.6      5.30    4207.9      81.4                                0.00  
    0:02:40  390032.6      5.30    4204.5      81.4                                0.00  
    0:02:40  390073.6      5.30    4203.7      81.4                                0.00  
    0:02:41  390121.0      5.28    4199.0      81.4                                0.00  
    0:02:41  390121.0      5.28    4199.0      81.4                                0.00  
    0:02:41  390121.0      5.28    4199.0      81.4                                0.00  
    0:02:41  390121.0      5.28    4199.0      81.4                                0.00  
    0:02:41  390144.0      5.28    4199.0      71.5                                0.00  
    0:02:41  390163.2      5.28    4199.0      64.1                                0.00  
    0:02:41  390182.4      5.28    4199.0      56.7                                0.00  
    0:02:41  390201.6      5.28    4199.0      49.3                                0.00  
    0:02:42  390220.8      5.28    4199.0      41.9                                0.00  
    0:02:42  390240.0      5.28    4199.0      34.5                                0.00  
    0:02:42  390259.2      5.28    4199.0      27.1                                0.00  
    0:02:42  390278.4      5.28    4199.0      19.7                                0.00  
    0:02:42  390297.6      5.28    4199.0      12.3                                0.00  
    0:02:42  390297.6      5.28    4199.0      12.3                                0.00  
    0:02:43  390611.2      4.82    4085.6      12.3 result_r_reg[12][15]/D         0.00  
    0:02:44  391210.2      4.54    3758.1      12.3 result_r_reg[12][15]/D         0.00  
    0:02:45  391838.7      4.35    3666.6      12.3 result_r_reg[12][15]/D         0.00  
    0:02:46  392297.0      4.21    3537.1      12.3 result_r_reg[12][15]/D         0.00  
    0:02:47  392756.5      4.11    3438.4      12.3 result_r_reg[12][15]/D         0.00  
    0:02:47  393376.0      4.04    3340.8      12.3 result_r_reg[12][15]/D         0.00  
    0:02:49  396814.1      3.74    3074.9      12.3 result_r_reg[1][13]/D          0.00  
    0:02:54  403777.3      3.16    2463.4      12.3 result_i_reg[1][15]/D          0.00  
    0:02:58  408779.5      2.79    2072.0      12.3 result_r_reg[1][15]/D          0.00  
    0:02:59  410401.3      2.72    1999.3      12.3                                0.00  
    0:03:00  410593.3      2.72    1999.6      12.3                                0.00  
    0:03:00  410801.9      2.72    1994.2      12.3                                0.00  
    0:03:01  410993.9      2.71    1994.4      12.3                                0.00  
    0:03:01  411185.9      2.71    1994.6      12.3                                0.00  
    0:03:02  411439.4      2.70    1992.4      12.3                                0.00  
    0:03:02  411641.6      2.69    1972.8      12.3                                0.00  
    0:03:03  411898.9      2.63    1911.0      12.3                                0.00  
    0:03:04  412224.0      2.61    1884.0      12.3                                0.00  
    0:03:04  412664.3      2.57    1854.9      12.3                                0.00  
    0:03:05  412884.5      2.55    1842.5      12.3                                0.00  
    0:03:05  413094.4      2.53    1839.7      12.3                                0.00  
    0:03:05  413112.3      2.52    1827.8      12.3                                0.00  
    0:03:06  413232.6      2.50    1824.8      12.3                                0.00  
    0:03:06  413361.9      2.50    1815.0      12.3                                0.00  
    0:03:07  413533.4      2.49    1812.5      12.3                                0.00  
    0:03:07  413707.5      2.49    1808.6      12.3                                0.00  
    0:03:07  413809.9      2.46    1800.7      12.3                                0.00  
    0:03:08  413989.1      2.45    1798.7      12.3                                0.00  
    0:03:08  414035.2      2.44    1793.0      12.3                                0.00  
    0:03:09  414105.6      2.43    1788.2      12.3                                0.00  
    0:03:09  414053.1      2.42    1782.1      12.3                                0.00  
    0:03:10  414277.1      2.41    1767.6      12.3                                0.00  
    0:03:10  414360.3      2.40    1751.2      12.3                                0.00  
    0:03:11  414730.2      2.38    1733.4      12.3                                0.00  
    0:03:11  414933.8      2.37    1728.2      12.3                                0.00  
    0:03:11  415028.5      2.36    1724.4      12.3                                0.00  
    0:03:12  415064.3      2.36    1722.0      12.3                                0.00  
    0:03:12  415459.8      2.34    1690.2      12.3                                0.00  
    0:03:13  415668.5      2.33    1683.6      12.3                                0.00  
    0:03:14  415866.9      2.31    1671.9      12.3                                0.00  
    0:03:14  415985.9      2.30    1661.5      12.3                                0.00  
    0:03:15  416126.7      2.29    1656.8      12.3                                0.00  
    0:03:15  416509.4      2.26    1636.2      12.3                                0.00  
    0:03:16  416743.7      2.25    1624.4      12.3                                0.00  
    0:03:17  416879.4      2.23    1615.1      12.3                                0.00  
    0:03:17  416922.9      2.22    1599.0      12.3                                0.00  
    0:03:18  417230.1      2.21    1571.0      12.3                                0.00  
    0:03:19  417405.4      2.20    1558.3      12.3                                0.00  
    0:03:20  417573.1      2.19    1553.9      12.3                                0.00  
    0:03:21  417661.4      2.19    1552.7      12.3                                0.00  
    0:03:22  417748.5      2.19    1551.0      12.3                                0.00  
    0:03:22  417912.3      2.19    1549.5      12.3                                0.00  
    0:03:22  417904.6      2.19    1547.4      12.3                                0.00  
    0:03:23  418124.8      2.19    1533.3      12.3                                0.00  
    0:03:23  418190.1      2.19    1531.8      12.3                                0.00  
    0:03:24  418215.7      2.19    1517.8      12.3                                0.00  
    0:03:24  418278.4      2.19    1514.2      12.3                                0.00  
    0:03:25  418259.2      2.19    1512.2      12.3                                0.00  
    0:03:25  418296.3      2.19    1511.1      12.3                                0.00  
    0:03:26  418437.1      2.19    1506.3      12.3                                0.00  
    0:03:26  418380.8      2.19    1503.2      12.3                                0.00  
    0:03:26  418396.2      2.19    1503.4      12.3                                0.00  
    0:03:26  418300.2      2.19    1503.0      12.3                                0.00  
    0:03:27  418204.2      2.19    1502.7      12.3                                0.00  
    0:03:27  418108.2      2.19    1502.4      12.3                                0.00  
    0:03:27  418012.2      2.19    1502.1      12.3                                0.00  
    0:03:27  418013.4      2.19    1501.5      12.3                                0.00  
    0:03:28  418039.0      2.19    1500.7      12.3                                0.00  
    0:03:28  418054.4      2.19    1494.2      12.3                                0.00  
    0:03:28  418010.9      2.19    1492.8      12.3                                0.00  
    0:03:28  418037.8      2.19    1492.7      12.3                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:03:28  418037.8      2.19    1492.7      12.3                                0.00  
    0:03:30  419193.6      2.10    1459.7      12.3 result_r_reg[2][15]/D          0.00  
    0:03:31  419696.6      2.08    1429.7      12.3 result_i_reg[3][15]/D          0.00  
    0:03:32  420034.6      2.07    1425.9      12.3 result_r_reg[12][15]/D         0.00  
    0:03:33  420446.7      2.05    1409.0      12.3 result_i_reg[3][15]/D          0.00  
    0:03:34  420473.6      2.05    1408.7      12.3 result_r_reg[2][15]/D          0.00  
    0:03:34  420473.6      2.05    1410.5      12.3 result_i_reg[20][15]/D         0.00  
    0:03:35  420855.0      2.04    1404.2      12.3 result_r_reg[2][15]/D          0.00  
    0:03:35  421038.1      2.04    1402.9      12.3 result_r_reg[2][15]/D          0.00  
    0:03:35  421177.6      2.03    1397.2      12.3 result_r_reg[3][15]/D          0.00  
    0:03:36  421186.6      2.03    1397.2      12.3 result_r_reg[7][15]/D          0.00  
    0:03:37  421260.8      2.03    1393.0      12.3 result_i_reg[20][15]/D         0.00  
    0:03:37  421263.4      2.03    1391.6      12.3 result_i_reg[20][15]/D         0.00  
    0:03:37  421296.6      2.03    1391.5      12.3 result_i_reg[20][15]/D         0.00  
    0:03:38  421418.2      2.02    1382.4      12.3 result_i_reg[20][15]/D         0.00  
    0:03:38  421425.9      2.02    1381.2      12.3 result_i_reg[20][15]/D         0.00  
    0:03:39  421688.3      2.00    1366.9      12.3 result_i_reg[20][15]/D         0.00  
    0:03:40  421694.7      2.00    1366.3      12.3 result_r_reg[7][15]/D          0.00  
    0:03:40  421720.3      2.00    1361.9      12.3 result_i_reg[20][15]/D         0.00  
    0:03:41  421715.2      1.99    1360.9      12.3 result_i_reg[20][15]/D         0.00  
    0:03:41  421717.8      1.99    1357.1      12.3 result_i_reg[20][15]/D         0.00  
    0:03:42  421744.6      1.99    1354.5      12.3 result_r_reg[7][15]/D          0.00  
    0:03:43  421826.6      1.98    1354.5      12.3 result_r_reg[7][15]/D          0.00  
    0:03:43  421991.7      1.97    1342.5      12.3 result_r_reg[17][14]/D         0.00  
    0:03:44  422078.7      1.97    1342.2      12.3 result_r_reg[3][15]/D          0.00  
    0:03:44  422115.8      1.96    1338.2      12.3 result_r_reg[7][15]/D          0.00  
    0:03:45  422121.0      1.96    1336.8      12.3 result_r_reg[7][15]/D          0.00  
    0:03:46  422246.4      1.96    1335.6      12.3 result_r_reg[7][15]/D          0.00  
    0:03:46  422201.6      1.95    1336.4      12.3 result_r_reg[7][15]/D          0.00  
    0:03:47  422190.1      1.95    1335.2      12.3 result_r_reg[7][15]/D          0.00  
    0:03:47  422187.5      1.95    1332.2      12.3 result_r_reg[7][15]/D          0.00  
    0:03:48  422163.2      1.94    1322.7      12.3 result_r_reg[19][15]/D         0.00  
    0:03:48  422174.7      1.94    1322.0      12.3 result_r_reg[13][15]/D         0.00  
    0:03:49  422339.8      1.94    1314.2      12.3 result_r_reg[13][15]/D         0.00  
    0:03:49  422516.5      1.93    1310.5      12.3 result_i_reg[3][15]/D          0.00  
    0:03:50  422644.5      1.93    1303.3      12.3 result_i_reg[3][15]/D          0.00  
    0:03:51  423165.4      1.91    1285.8      12.3 result_i_reg[3][15]/D          0.00  
    0:03:51  423212.8      1.91    1282.0      12.3 result_i_reg[3][15]/D          0.00  
    0:03:52  423216.6      1.91    1280.7      12.3 result_i_reg[3][15]/D          0.00  
    0:03:52  423337.0      1.90    1276.6      12.3 result_r_reg[2][15]/D          0.00  
    0:03:53  423335.7      1.90    1276.2      12.3 result_i_reg[3][15]/D          0.00  
    0:03:53  423381.8      1.90    1272.9      12.3 result_i_reg[3][15]/D          0.00  
    0:03:54  423740.2      1.89    1264.4      12.3 result_i_reg[3][15]/D          0.00  
    0:03:54  423744.0      1.89    1264.3      12.3 result_i_reg[3][15]/D          0.00  
    0:03:55  423795.2      1.88    1261.5      12.3 result_i_reg[3][15]/D          0.00  
    0:03:56  423930.9      1.88    1257.7      12.3 result_i_reg[3][15]/D          0.00  
    0:03:57  423964.2      1.88    1256.0      12.3 result_i_reg[3][15]/D          0.00  
    0:03:57  424064.0      1.87    1252.3      12.3 result_i_reg[2][15]/D          0.00  
    0:03:58  424125.4      1.87    1247.2      12.3 result_i_reg[2][15]/D          0.00  
    0:03:59  424211.2      1.86    1246.3      12.3 result_i_reg[2][15]/D          0.00  
    0:03:59  424270.1      1.86    1244.5      12.3 result_i_reg[2][15]/D          0.00  
    0:03:59  424267.5      1.86    1243.7      12.3 result_i_reg[2][15]/D          0.00  
    0:04:00  424307.2      1.86    1242.7      12.3 result_i_reg[30][15]/D         0.00  
    0:04:01  424343.0      1.85    1245.7      12.3 result_i_reg[30][15]/D         0.00  
    0:04:01  424367.4      1.85    1242.4      12.3 result_r_reg[3][15]/D          0.00  
    0:04:01  424435.2      1.85    1241.8      12.3 result_r_reg[3][15]/D          0.00  
    0:04:02  424440.3      1.85    1238.9      12.3 result_i_reg[30][15]/D         0.00  
    0:04:02  424428.8      1.85    1237.1      12.3 result_i_reg[30][15]/D         0.00  
    0:04:03  424396.8      1.84    1233.3      12.3 result_i_reg[30][15]/D         0.00  
    0:04:03  424395.5      1.84    1233.3      12.3 result_i_reg[30][15]/D         0.00  
    0:04:03  424416.0      1.84    1233.8      12.3 result_r_reg[3][15]/D          0.00  
    0:04:03  424413.4      1.84    1233.4      12.3 result_r_reg[3][15]/D          0.00  
    0:04:04  424375.0      1.84    1232.7      12.3 result_i_reg[30][15]/D         0.00  
    0:04:05  424371.2      1.83    1230.2      12.3 result_i_reg[30][15]/D         0.00  
    0:04:05  424544.0      1.83    1225.7      12.3 result_i_reg[30][15]/D         0.00  
    0:04:06  424588.8      1.83    1220.9      12.3 result_i_reg[30][15]/D         0.00  
    0:04:06  424632.3      1.83    1224.3      12.3 result_i_reg[30][15]/D         0.00  
    0:04:07  424654.1      1.83    1221.6      12.3 result_i_reg[30][15]/D         0.00  
    0:04:08  424801.3      1.82    1220.2      12.3 result_i_reg[30][15]/D         0.00  
    0:04:08  424805.1      1.82    1218.4      12.3 result_r_reg[3][15]/D          0.00  
    0:04:09  424812.8      1.81    1216.9      12.3 result_i_reg[30][15]/D         0.00  
    0:04:10  424806.4      1.81    1216.5      12.3 result_i_reg[30][15]/D         0.00  
    0:04:10  424798.7      1.81    1216.3      12.3 result_i_reg[30][15]/D         0.00  
    0:04:10  424796.2      1.81    1215.8      12.3 result_i_reg[30][15]/D         0.00  
    0:04:11  424792.3      1.80    1212.6      12.3 result_i_reg[30][15]/D         0.00  
    0:04:12  424892.2      1.80    1209.9      12.3 result_r_reg[13][15]/D         0.00  
    0:04:12  425048.3      1.79    1203.8      12.3 result_i_reg[30][15]/D         0.00  
    0:04:13  425141.8      1.79    1196.6      12.3 result_i_reg[30][15]/D         0.00  
    0:04:14  425134.1      1.78    1194.7      12.3 result_i_reg[30][15]/D         0.00  
    0:04:14  425268.5      1.78    1185.5      12.3 result_i_reg[30][15]/D         0.00  
    0:04:14  425292.8      1.78    1183.5      12.3 result_r_reg[13][15]/D         0.00  
    0:04:15  425329.9      1.78    1179.3      12.3 result_i_reg[30][15]/D         0.00  
    0:04:16  425411.8      1.78    1178.8      12.3 result_i_reg[30][15]/D         0.00  
    0:04:17  425579.5      1.78    1167.4      12.3 result_i_reg[31][15]/D         0.00  
    0:04:17  425648.6      1.77    1163.0      12.3 result_i_reg[31][15]/D         0.00  
    0:04:18  425882.9      1.77    1160.2      12.3 result_i_reg[23][15]/D         0.00  
    0:04:19  425969.9      1.76    1157.2      12.3 result_i_reg[25][15]/D         0.00  
    0:04:19  425991.7      1.76    1155.1      12.3 result_i_reg[9][15]/D          0.00  
    0:04:19  425998.1      1.76    1152.3      12.3 result_r_reg[13][15]/D         0.00  
    0:04:20  426009.6      1.76    1150.3      12.3 result_r_reg[13][15]/D         0.00  
    0:04:21  426240.0      1.75    1148.1      12.3 result_r_reg[13][15]/D         0.00  
    0:04:22  426287.4      1.75    1144.6      12.3 result_r_reg[13][15]/D         0.00  
    0:04:22  426291.2      1.75    1144.4      12.3 result_r_reg[13][15]/D         0.00  
    0:04:23  426305.3      1.75    1143.6      12.3 result_r_reg[13][15]/D         0.00  
    0:04:23  426310.4      1.75    1143.4      12.3 result_r_reg[13][15]/D         0.00  
    0:04:24  426315.5      1.75    1143.3      12.3 result_r_reg[5][15]/D          0.00  
    0:04:24  426378.2      1.75    1142.2      12.3 result_r_reg[9][15]/D          0.00  
    0:04:24  426382.1      1.75    1140.6      12.3 result_i_reg[9][15]/D          0.00  
    0:04:25  426384.6      1.75    1140.7      12.3 result_r_reg[17][15]/D         0.00  
    0:04:25  426387.2      1.75    1138.5      12.3 result_r_reg[17][15]/D         0.00  
    0:04:26  426462.7      1.74    1135.6      12.3 result_r_reg[17][15]/D         0.00  
    0:04:27  426505.0      1.74    1133.6      12.3 result_r_reg[17][15]/D         0.00  
    0:04:27  426624.0      1.74    1132.6      12.3 result_i_reg[9][15]/D          0.00  
    0:04:29  426711.0      1.74    1130.5      12.3 result_r_reg[17][15]/D         0.00  
    0:04:30  426795.5      1.73    1117.3      12.3 result_r_reg[17][15]/D         0.00  
    0:04:30  426799.4      1.73    1117.0      12.3 result_r_reg[17][15]/D         0.00  
    0:04:31  426808.3      1.73    1116.8      12.3 result_r_reg[17][15]/D         0.00  
    0:04:31  426808.3      1.73    1116.1      12.3 result_r_reg[17][15]/D         0.00  
    0:04:32  426809.6      1.73    1115.9      12.3 result_r_reg[17][15]/D         0.00  
    0:04:33  426844.2      1.72    1109.6      12.3 result_r_reg[17][15]/D         0.00  
    0:04:33  426859.5      1.72    1107.8      12.3 result_r_reg[17][15]/D         0.00  
    0:04:34  426900.5      1.72    1104.1      12.3 result_r_reg[17][15]/D         0.00  
    0:04:35  426904.3      1.71    1099.4      12.3 result_r_reg[17][15]/D         0.00  
    0:04:35  426895.4      1.71    1099.2      12.3 result_r_reg[17][15]/D         0.00  
    0:04:36  426936.3      1.71    1098.8      12.3 result_r_reg[17][14]/D         0.00  
    0:04:36  426997.8      1.70    1096.2      12.3 result_i_reg[25][15]/D         0.00  
    0:04:37  427201.3      1.70    1095.8      12.3 result_r_reg[3][15]/D          0.00  
    0:04:37  427320.3      1.69    1098.3      12.3 result_i_reg[25][15]/D         0.00  
    0:04:38  427625.0      1.69    1093.9      12.3 result_r_reg[3][15]/D          0.00  
    0:04:39  427630.1      1.68    1090.7      12.3 result_i_reg[25][15]/D         0.00  
    0:04:40  427750.4      1.68    1082.9      12.3 result_r_reg[3][15]/D          0.00  
    0:04:40  427770.9      1.68    1083.0      12.3 result_r_reg[29][15]/D         0.00  
    0:04:40  427769.6      1.68    1082.2      12.3 result_i_reg[25][15]/D         0.00  
    0:04:41  427861.8      1.68    1079.4      12.3 result_r_reg[29][15]/D         0.00  
    0:04:42  427897.6      1.68    1076.8      12.3 result_r_reg[18][14]/D         0.00  
    0:04:42  427887.4      1.68    1076.4      12.3 result_r_reg[29][15]/D         0.00  
    0:04:43  427861.8      1.67    1071.9      12.3 result_i_reg[25][15]/D         0.00  
    0:04:43  427898.9      1.67    1071.3      12.3 result_i_reg[25][15]/D         0.00  
    0:04:43  427923.2      1.66    1070.7      12.3 result_r_reg[22][15]/D         0.00  
    0:04:44  427913.0      1.66    1070.0      12.3 result_i_reg[25][15]/D         0.00  
    0:04:45  427919.4      1.66    1067.9      12.3 result_i_reg[25][15]/D         0.00  
    0:04:46  428145.9      1.66    1066.9      12.3 result_i_reg[25][15]/D         0.00  
    0:04:46  428137.0      1.66    1064.5      12.3 result_i_reg[25][15]/D         0.00  
    0:04:47  428140.8      1.66    1064.4      12.3 result_i_reg[25][15]/D         0.00  
    0:04:47  428142.1      1.66    1064.2      12.3 result_r_reg[7][15]/D          0.00  
    0:04:48  428172.8      1.66    1063.4      12.3 result_i_reg[25][15]/D         0.00  
    0:04:49  428413.4      1.66    1063.8      12.3 result_i_reg[25][15]/D         0.00  
    0:04:49  428604.2      1.65    1058.4      12.3 result_r_reg[7][15]/D          0.00  
    0:04:50  428596.5      1.65    1055.6      12.3 result_i_reg[25][15]/D         0.00  
    0:04:50  428578.6      1.65    1053.9      12.3 result_i_reg[25][15]/D         0.00  
    0:04:50  428652.8      1.65    1052.6      12.3 result_r_reg[7][15]/D          0.00  
    0:04:51  428755.2      1.65    1051.0      12.3 result_r_reg[7][15]/D          0.00  
    0:04:51  428794.9      1.64    1048.3      12.3 result_i_reg[25][15]/D         0.00  
    0:04:52  428803.8      1.64    1051.2      12.3 result_i_reg[25][15]/D         0.00  
    0:04:52  428834.6      1.64    1049.1      12.3 result_i_reg[25][15]/D         0.00  
    0:04:53  428945.9      1.64    1046.4      12.3 result_i_reg[29][15]/D         0.00  
    0:04:53  429009.9      1.64    1046.1      12.3 result_r_reg[7][15]/D          0.00  
    0:04:54  429034.2      1.63    1044.3      12.3 result_i_reg[29][15]/D         0.00  
    0:04:55  429071.4      1.63    1044.4      12.3 result_i_reg[29][15]/D         0.00  
    0:04:56  429072.6      1.63    1040.4      12.3 result_i_reg[29][15]/D         0.00  
    0:04:56  429071.4      1.63    1040.1      12.3 result_i_reg[29][15]/D         0.00  
    0:04:57  429100.8      1.63    1042.5      12.3 result_i_reg[29][15]/D         0.00  
    0:04:58  429117.4      1.62    1039.4      12.3 result_i_reg[29][15]/D         0.00  
    0:04:58  429132.8      1.62    1038.0      12.3 result_i_reg[29][15]/D         0.00  
    0:04:58  429120.0      1.62    1037.6      12.3 result_r_reg[20][15]/D         0.00  
    0:04:59  429126.4      1.62    1036.9      12.3 result_r_reg[29][15]/D         0.00  
    0:04:59  429149.4      1.62    1033.7      12.3 result_i_reg[29][15]/D         0.00  
    0:04:59  429140.5      1.62    1030.6      12.3 result_i_reg[29][15]/D         0.00  
    0:05:00  429131.5      1.61    1029.6      12.3 result_i_reg[29][15]/D         0.00  
    0:05:00  429127.7      1.61    1029.6      12.3 result_i_reg[29][15]/D         0.00  
    0:05:01  429176.3      1.61    1030.2      12.3 result_r_reg[19][15]/D         0.00  
    0:05:01  429176.3      1.61    1029.6      12.3 result_r_reg[19][15]/D         0.00  
    0:05:01  429210.9      1.61    1026.2      12.3 result_r_reg[19][15]/D         0.00  
    0:05:01  429223.7      1.61    1026.1      12.3 result_r_reg[19][15]/D         0.00  
    0:05:02  429196.8      1.61    1025.9      12.3 result_r_reg[19][15]/D         0.00  
    0:05:02  429195.5      1.61    1025.9      12.3 result_r_reg[19][15]/D         0.00  
    0:05:02  429190.4      1.61    1025.4      12.3 result_r_reg[19][15]/D         0.00  
    0:05:03  429193.0      1.61    1024.7      12.3 result_r_reg[19][15]/D         0.00  
    0:05:03  429205.8      1.61    1017.2      12.3 result_r_reg[19][15]/D         0.00  
    0:05:03  429213.4      1.60    1015.4      12.3 result_r_reg[19][15]/D         0.00  
    0:05:03  429212.2      1.60    1014.0      12.3 result_i_reg[29][15]/D         0.00  
    0:05:04  429210.9      1.60    1012.7      12.3 result_i_reg[29][15]/D         0.00  
    0:05:04  429218.6      1.60    1011.3      12.3 result_i_reg[29][15]/D         0.00  
    0:05:04  429221.1      1.60    1012.3      12.3 result_i_reg[29][15]/D         0.00  
    0:05:04  429236.5      1.60    1012.2      12.3 result_r_reg[19][15]/D         0.00  
    0:05:05  429277.4      1.59    1011.8      12.3 result_i_reg[2][15]/D          0.00  
    0:05:05  429271.0      1.59    1011.2      12.3 result_i_reg[12][15]/D         0.00  
    0:05:05  429267.2      1.59    1011.2      12.3 result_i_reg[31][15]/D         0.00  
    0:05:09  429276.2      1.59    1007.6      12.3 result_i_reg[31][15]/D         0.00  
    0:05:14  429276.2      1.59    1007.6      12.3 result_i_reg[31][15]/D         0.00  
    0:05:15  429359.4      1.59    1003.2      12.3 result_i_reg[31][15]/D         0.00  
    0:05:16  429519.4      1.58    1002.1      12.3 result_i_reg[31][15]/D         0.00  
    0:05:17  429616.6      1.58     999.5      12.3 result_i_reg[31][15]/D         0.00  
    0:05:17  429626.9      1.58     998.5      12.3 result_i_reg[31][15]/D         0.00  
    0:05:19  429624.3      1.58     997.8      12.3 result_i_reg[31][15]/D         0.00  
    0:05:26  429588.5      1.58     997.8      12.3 result_i_reg[31][15]/D         0.00  
    0:05:27  429589.8      1.58     994.9      12.3                                0.00  
    0:05:33  429353.0      1.58    1525.3      31.8                                0.00  
    0:05:34  429353.0      1.58    1525.3      31.8                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:05:36  429353.0      1.63    1541.6      31.8                                0.00  
    0:05:38  430219.5      1.57     994.9       0.0 result_i_reg[31][15]/D         0.00  
    0:05:39  430251.5      1.57     994.5       0.0 result_i_reg[31][15]/D         0.00  
    0:05:40  430265.6      1.57     993.8       0.0 result_i_reg[31][15]/D         0.00  
    0:05:40  430297.6      1.57     987.2       0.0 result_i_reg[31][15]/D         0.00  
    0:05:41  430382.1      1.56     986.9       0.0 result_r_reg[19][15]/D         0.00  
    0:05:41  430437.1      1.56     983.7       0.0 result_r_reg[19][15]/D         0.00  
    0:05:42  430458.9      1.56     984.0       0.0 shift_1/shift_reg_r_reg[23]/D      0.00  
    0:05:43  430461.4      1.56     983.6       0.0 result_i_reg[31][15]/D         0.00  
    0:05:43  430474.2      1.56     981.9       0.0 result_i_reg[31][15]/D         0.00  
    0:05:43  430484.5      1.56     980.9       0.0 result_i_reg[31][15]/D         0.00  
    0:05:44  430516.5      1.55     980.9       0.0 result_i_reg[31][15]/D         0.00  
    0:05:44  430521.6      1.55     980.8       0.0 result_r_reg[10][15]/D         0.00  
    0:05:45  430520.3      1.55     981.6       0.0 result_r_reg[17][15]/D         0.00  
    0:05:45  430524.2      1.55     981.6       0.0 result_r_reg[17][15]/D         0.00  
    0:05:46  430521.6      1.55     981.7       0.0                                0.00  
    0:05:46  430538.2      1.55     980.2       0.0                                0.00  
    0:05:48  430539.5      1.55     980.4       0.0                                0.00  
    0:05:48  430544.6      1.55     980.4       0.0                                0.00  
    0:05:49  430545.9      1.55     980.4       0.0                                0.00  
    0:05:50  430544.6      1.55     980.4       0.0                                0.00  
    0:05:50  430538.2      1.55     980.2       0.0                                0.00  
    0:05:50  430522.9      1.55     979.9       0.0                                0.00  
    0:05:50  430484.5      1.55     979.8       0.0                                0.00  
    0:05:51  430484.5      1.55     979.7       0.0                                0.00  
    0:05:51  430484.5      1.55     979.7       0.0                                0.00  
    0:05:51  430484.5      1.55     979.6       0.0                                0.00  
    0:05:51  430484.5      1.55     979.6       0.0                                0.00  
    0:05:51  430484.5      1.55     979.5       0.0                                0.00  
    0:05:52  430461.4      1.55     979.3       0.0                                0.00  
    0:05:52  430442.2      1.55     979.2       0.0                                0.00  
    0:05:52  430452.5      1.55     979.0       0.0                                0.00  
    0:05:52  430452.5      1.55     979.0       0.0                                0.00  
    0:05:53  430452.5      1.55     978.9       0.0                                0.00  
    0:05:53  430458.9      1.55     976.9       0.0                                0.00  
    0:05:54  430479.4      1.55     975.6       0.0                                0.00  
    0:05:54  430561.3      1.55     969.3       0.0                                0.00  
    0:05:54  430561.3      1.55     969.3       0.0                                0.00  
    0:05:54  430575.4      1.55     966.7       0.0                                0.00  
    0:05:55  430574.1      1.55     961.8       0.0                                0.00  
    0:05:55  430464.0      1.55     960.1       0.0                                0.00  
    0:05:55  430453.8      1.55     958.4       0.0                                0.00  
    0:05:56  430419.2      1.55     957.2       0.0                                0.00  
    0:05:56  430419.2      1.55     957.2       0.0                                0.00  
    0:05:56  430419.2      1.55     957.1       0.0                                0.00  
    0:05:57  430424.3      1.55     957.0       0.0                                0.00  
    0:05:57  430415.4      1.55     955.0       0.0                                0.00  
    0:05:57  430494.7      1.55     951.2       0.0                                0.00  
    0:05:57  430583.0      1.55     943.7       0.0                                0.00  
    0:05:58  430606.1      1.55     943.6       0.0                                0.00  
    0:05:58  430640.6      1.55     943.5       0.0                                0.00  
    0:05:58  430675.2      1.55     943.4       0.0                                0.00  
    0:05:59  430663.7      1.55     940.0       0.0                                0.00  
    0:05:59  430743.0      1.55     938.9       0.0                                0.00  
    0:05:59  430780.2      1.55     937.9       0.0                                0.00  
    0:06:00  430746.9      1.55     931.5       0.0                                0.00  
    0:06:00  430757.1      1.55     929.7       0.0                                0.00  
    0:06:00  430805.8      1.55     927.4       0.0                                0.00  
    0:06:00  430964.5      1.55     924.9       0.0                                0.00  
    0:06:00  430944.0      1.55     924.0       0.0                                0.00  
    0:06:00  430901.8      1.55     923.3       0.0                                0.00  
    0:06:01  430917.1      1.55     921.1       0.0                                0.00  


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:06:01  430917.1      1.55     921.1       0.0                                0.00  
    0:06:01  430917.1      1.55     921.1       0.0                                0.00  
    0:06:05  427535.4      1.55     916.9       0.0                                0.00  
    0:06:06  426625.3      1.55     916.6       0.0                                0.00  
    0:06:07  426055.7      1.55     916.2       0.0                                0.00  
    0:06:07  425651.2      1.55     916.1       0.0                                0.00  
    0:06:08  425519.4      1.55     916.2       0.0                                0.00  
    0:06:08  425410.6      1.55     916.2       0.0                                0.00  
    0:06:09  425327.4      1.55     916.2       0.0                                0.00  
    0:06:09  425327.4      1.55     916.2       0.0                                0.00  
    0:06:09  424879.4      1.55     916.2       0.0                                0.00  
    0:06:11  421638.4      1.69     986.3       0.0                                0.00  
    0:06:12  420853.8      1.75     996.3       0.0                                0.00  
    0:06:13  420655.4      1.74     996.7       0.0                                0.00  
    0:06:13  420619.5      1.74     996.7       0.0                                0.00  
    0:06:13  420619.5      1.74     996.7       0.0                                0.00  
    0:06:13  420619.5      1.74     996.7       0.0                                0.00  
    0:06:13  420619.5      1.74     996.7       0.0                                0.00  
    0:06:13  420619.5      1.74     996.7       0.0                                0.00  
    0:06:14  420716.8      1.62     961.5       0.0 result_r_reg[23][15]/D         0.00  
    0:06:15  420728.3      1.60     950.6       0.0 result_r_reg[5][14]/D          0.00  
    0:06:15  420739.8      1.60     948.0       0.0 result_r_reg[5][14]/D          0.00  
    0:06:17  420865.3      1.60     945.2       0.0 result_r_reg[5][14]/D          0.00  
    0:06:19  421213.4      1.58     939.5       0.0 result_i_reg[23][15]/D         0.00  
    0:06:19  421221.1      1.58     939.4       0.0 result_i_reg[23][15]/D         0.00  
    0:06:19  421244.2      1.58     937.7       0.0 result_r_reg[23][15]/D         0.00  
    0:06:20  421248.0      1.57     937.2       0.0 result_i_reg[23][15]/D         0.00  
    0:06:20  421230.1      1.57     936.3       0.0 result_i_reg[25][14]/D         0.00  
    0:06:20  421236.5      1.57     935.7       0.0 result_i_reg[23][15]/D         0.00  
    0:06:21  421244.2      1.56     935.7       0.0 result_i_reg[23][15]/D         0.00  
    0:06:21  421245.4      1.56     934.8       0.0 result_i_reg[23][15]/D         0.00  
    0:06:22  421210.9      1.56     934.6       0.0 result_i_reg[23][15]/D         0.00  
    0:06:23  421207.0      1.56     932.3       0.0 result_i_reg[23][15]/D         0.00  
    0:06:23  421259.5      1.55     931.2       0.0 result_i_reg[23][15]/D         0.00  
    0:06:24  421333.8      1.55     930.1       0.0 result_i_reg[23][15]/D         0.00  
    0:06:25  421328.6      1.55     929.3       0.0 result_i_reg[23][15]/D         0.00  
    0:06:25  421342.7      1.54     929.2       0.0 result_i_reg[23][15]/D         0.00  
    0:06:25  421388.8      1.54     928.7       0.0 result_i_reg[23][15]/D         0.00  
    0:06:26  421428.5      1.54     923.3       0.0 result_i_reg[23][15]/D         0.00  
    0:06:27  421431.0      1.54     923.2       0.0 result_i_reg[23][15]/D         0.00  
    0:06:28  421427.2      1.54     920.6       0.0 result_i_reg[23][15]/D         0.00  
    0:06:28  421454.1      1.54     918.5       0.0 result_i_reg[23][15]/D         0.00  
    0:06:29  421442.6      1.54     917.8       0.0 result_i_reg[23][15]/D         0.00  
    0:06:30  421492.5      1.54     915.2       0.0 result_i_reg[23][15]/D         0.00  
    0:06:30  421519.4      1.53     914.0       0.0 result_i_reg[23][15]/D         0.00  
    0:06:31  421533.4      1.53     912.5       0.0 result_i_reg[23][15]/D         0.00  
    0:06:32  421507.8      1.53     910.4       0.0 result_i_reg[23][15]/D         0.00  
    0:06:32  421524.5      1.53     908.1       0.0 result_i_reg[23][15]/D         0.00  
    0:06:33  421543.7      1.53     906.0       0.0 result_i_reg[23][15]/D         0.00  
    0:06:33  421545.0      1.53     905.6       0.0 result_i_reg[23][15]/D         0.00  
    0:06:34  421577.0      1.52     903.7       0.0 result_i_reg[23][15]/D         0.00  
    0:06:35  421582.1      1.52     902.0       0.0 result_i_reg[23][15]/D         0.00  
    0:06:36  421580.8      1.52     901.1       0.0 result_i_reg[23][15]/D         0.00  
    0:06:37  421579.5      1.52     901.1       0.0                                0.00  
    0:06:37  421461.8      1.52     885.0       0.0                                0.00  
    0:06:38  421408.0      1.52     878.2       0.0                                0.00  
    0:06:38  421502.7      1.52     862.2       0.0                                0.00  
    0:06:38  421464.3      1.52     855.3       0.0                                0.00  
    0:06:38  421415.7      1.52     851.8       0.0                                0.00  
    0:06:38  421443.8      1.52     846.5       0.0                                0.00  
    0:06:38  421419.5      1.52     844.9       0.0                                0.00  
    0:06:39  421450.2      1.52     841.6       0.0                                0.00  
    0:06:39  421335.0      1.52     840.9       0.0                                0.00  
    0:06:40  420967.7      1.52     840.9       0.0                                0.00  
    0:06:40  420682.2      1.52     840.9       0.0                                0.00  
    0:06:40  420672.0      1.52     840.9       0.0                                0.00  
    0:06:40  420665.6      1.52     840.3       0.0                                0.00  
    0:06:41  420590.1      1.52     840.3       0.0                                0.00  
    0:06:42  420514.6      1.52     840.3       0.0                                0.00  
Information: Complementing port 'w_i[7]' in design 'ROM_16'.
	 The new name of the port is 'w_i[7]_BAR'. (OPT-319)
    0:06:43  420386.6      1.52     840.3       0.0                                0.00  
    0:06:44  420312.3      1.52     840.3       0.0                                0.00  
    0:06:46  419388.2      1.52     840.3       0.0                                0.00  
    0:06:46  419192.3      1.52     840.3       0.0                                0.00  
    0:06:47  418909.4      1.52     840.3       0.0                                0.00  
    0:06:48  418480.6      1.52     840.3       0.0                                0.00  
    0:06:49  418094.1      1.52     842.4       0.0                                0.00  
    0:06:50  417708.8      1.52     841.6       0.0                                0.00  
    0:06:51  417492.5      1.52     839.8       0.0                                0.00  
    0:06:51  417271.0      1.52     835.2       0.0                                0.00  
    0:06:52  417127.7      1.52     835.2       0.0                                0.00  
    0:06:52  416934.4      1.52     829.9       0.0                                0.00  
    0:06:54  416515.8      1.52     829.9       0.0                                0.00  
    0:06:56  416387.8      1.52     829.9       0.0                                0.00  
    0:06:56  416323.8      1.52     829.9       0.0                                0.00  
    0:06:58  416204.8      1.52     829.9       0.0                                0.00  
    0:06:58  416025.6      1.52     829.7       0.0                                0.00  
    0:06:59  415936.0      1.52     828.2       0.0                                0.00  
    0:06:59  415909.1      1.52     828.2       0.0                                0.00  
    0:07:00  415842.6      1.52     828.2       0.0                                0.00  
    0:07:01  415818.2      1.52     828.2       0.0                                0.00  
    0:07:03  414977.3      1.72    1008.8       0.0                                0.00  
    0:07:03  414795.5      1.72    1010.8       0.0                                0.00  
    0:07:03  414793.0      1.71    1009.4       0.0                                0.00  
    0:07:03  414793.0      1.71    1009.4       0.0                                0.00  
    0:07:03  414793.0      1.71    1009.4       0.0                                0.00  
    0:07:03  414793.0      1.71    1009.4       0.0                                0.00  
    0:07:03  414793.0      1.71    1009.4       0.0                                0.00  
    0:07:03  414793.0      1.71    1009.4       0.0                                0.00  
    0:07:05  414878.7      1.56     855.4       0.0 result_r_reg[19][15]/D         0.00  
    0:07:06  414885.1      1.54     840.3       0.0 result_r_reg[19][15]/D         0.00  
    0:07:06  414882.6      1.53     839.3       0.0 result_r_reg[19][15]/D         0.00  
    0:07:07  414891.5      1.53     839.5       0.0 result_r_reg[19][15]/D         0.00  
    0:07:08  414900.5      1.53     837.7       0.0 result_i_reg[18][15]/D         0.00  
    0:07:08  414900.5      1.53     837.6       0.0 result_i_reg[18][15]/D         0.00  
    0:07:09  414931.2      1.52     828.1       0.0 result_r_reg[19][15]/D         0.00  
    0:07:09  415024.6      1.52     827.6       0.0 result_r_reg[19][15]/D         0.00  
    0:07:10  415025.9      1.52     822.6       0.0 result_i_reg[18][15]/D         0.00  
    0:07:10  415059.2      1.51     825.4       0.0 result_r_reg[19][15]/D         0.00  
    0:07:11  415084.8      1.51     818.7       0.0 result_i_reg[18][15]/D         0.00  
    0:07:12  415141.1      1.51     815.3       0.0 result_i_reg[18][15]/D         0.00  
    0:07:13  415138.6      1.51     813.6       0.0 result_r_reg[19][15]/D         0.00  
    0:07:13  415138.6      1.51     812.6       0.0 result_r_reg[19][15]/D         0.00  
    0:07:13  415136.0      1.51     812.5       0.0 result_i_reg[18][15]/D         0.00  
    0:07:14  415129.6      1.50     812.3       0.0 result_i_reg[18][15]/D         0.00  
    0:07:14  415133.4      1.50     812.2       0.0 result_i_reg[18][15]/D         0.00  
    0:07:15  415185.9      1.50     811.8       0.0 result_r_reg[19][15]/D         0.00  
    0:07:17  415192.3      1.50     811.2       0.0                                0.00  
    0:07:17  415070.7      1.50     808.2       0.0                                0.00  
    0:07:17  415013.1      1.50     806.9       0.0                                0.00  
    0:07:17  414970.9      1.50     806.4       0.0                                0.00  
    0:07:18  414993.9      1.50     804.6       0.0                                0.00  
    0:07:18  414990.1      1.50     802.6       0.0                                0.00  
    0:07:18  414976.0      1.50     800.3       0.0                                0.00  
    0:07:18  414965.8      1.50     800.3       0.0                                0.00  
    0:07:19  414800.6      1.50     800.2       0.0                                0.00  
    0:07:19  414191.4      1.50     800.1       0.0                                0.00  
    0:07:21  414153.0      1.50     800.1       0.0                                0.00  
    0:07:21  414128.6      1.50     800.1       0.0                                0.00  
    0:07:22  414085.1      1.50     799.8       0.0                                0.00  
    0:07:22  414083.8      1.50     799.5       0.0                                0.00  
    0:07:24  414083.8      1.50     799.0       0.0                                0.00  
    0:07:24  414080.0      1.50     799.0       0.0                                0.00  
    0:07:24  414128.6      1.50     798.6       0.0                                0.00  
    0:07:25  414136.3      1.50     798.0       0.0                                0.00  
    0:07:25  414136.3      1.50     797.4       0.0                                0.00  
    0:07:25  414182.4      1.50     796.8       0.0                                0.00  
    0:07:27  414178.6      1.50     796.8       0.0                                0.00  
    0:07:27  414178.6      1.50     796.8       0.0                                0.00  
    0:07:27  414205.4      1.50     795.8       0.0                                0.00  
    0:07:28  414205.4      1.50     795.7       0.0                                0.00  
    0:07:28  414249.0      1.50     795.3       0.0                                0.00  
    0:07:29  414243.8      1.50     794.3       0.0                                0.00  
    0:07:29  414243.8      1.50     793.8       0.0                                0.00  
    0:07:29  414315.5      1.50     793.9       0.0                                0.00  
    0:07:29  414494.7      1.50     794.2       0.0                                0.00  
    0:07:29  414673.9      1.50     794.6       0.0                                0.00  
    0:07:30  414705.9      1.50     794.6       0.0                                0.00  
    0:07:30  414883.8      1.50     794.2       0.0                                0.00  
    0:07:30  414883.8      1.50     792.2       0.0                                0.00  
    0:07:31  414896.6      1.50     792.1       0.0                                0.00  
    0:07:31  414912.0      1.50     791.6       0.0                                0.00  
    0:07:32  414910.7      1.50     791.5       0.0 result_i_reg[18][15]/D         0.00  
    0:07:33  414914.6      1.50     791.9       0.0 result_i_reg[18][15]/D         0.00  
    0:07:33  414926.1      1.50     791.7       0.0 result_r_reg[19][15]/D         0.00  
    0:07:35  414933.8      1.49     791.1       0.0 result_i_reg[18][15]/D         0.00  
Loading db file '/home/IC/Desktop/Abdelazeem/Technology_Library/UMC130nm/lib/StdCell/fsc0h_d_generic_core_ss1p08v125c.db'
Loading db file '/home/IC/Desktop/Abdelazeem/Technology_Library/UMC130nm/lib/StdCell/fsc0h_d_generic_core_ff1p32vm40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'FFT' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'shift_1/clk': 2631 load(s), 1 driver(s)
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/dw_foundation.sldb'
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Warning: The implementation attribute (DW01_add, cla) on cell radix_no5/mult_52/FS_1in design FFT is removed. (SYNDB-44)
Warning: The implementation attribute (DW01_add, cla) on cell radix_no4/mult_52/FS_1in design FFT is removed. (SYNDB-44)
Warning: The implementation attribute (DW01_add, cla) on cell radix_no4/mult_54/FS_1in design FFT is removed. (SYNDB-44)
Warning: The implementation attribute (DW01_add, cla) on cell radix_no3/mult_52/FS_1in design FFT is removed. (SYNDB-44)
Warning: The implementation attribute (DW01_add, cla) on cell radix_no3/mult_53/FS_1in design FFT is removed. (SYNDB-44)
Warning: The implementation attribute (DW01_add, cla) on cell radix_no3/mult_54/FS_1in design FFT is removed. (SYNDB-44)
Warning: The implementation attribute (DW01_add, cla) on cell radix_no2/mult_52/FS_1in design FFT is removed. (SYNDB-44)
Warning: The implementation attribute (DW01_add, cla) on cell radix_no1/mult_52/FS_1in design FFT is removed. (SYNDB-44)
Warning: The implementation attribute (DW01_add, cla) on cell radix_no2/mult_53/FS_1in design FFT is removed. (SYNDB-44)
Warning: The implementation attribute (DW01_add, cla) on cell radix_no2/mult_54/FS_1in design FFT is removed. (SYNDB-44)
Warning: The implementation attribute (DW01_add, cla) on cell radix_no1/mult_54/FS_1in design FFT is removed. (SYNDB-44)
Warning: The implementation attribute (DW01_add, cla) on cell radix_no1/mult_53/FS_1in design FFT is removed. (SYNDB-44)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1864 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loading db file '/home/IC/Desktop/Abdelazeem/Technology_Library/UMC130nm/lib/StdCell/fsc0h_d_generic_core_ss1p08v125c.db'
Loading db file '/home/IC/Desktop/Abdelazeem/Technology_Library/UMC130nm/lib/StdCell/fsc0h_d_generic_core_ff1p32vm40c.db'
Loaded alib file './alib-52/fsc0h_d_generic_core_ss1p08v125c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy rom16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy shift_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy rom8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy shift_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy rom4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy shift_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy rom2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy shift_1 before Pass 1 (OPT-776)
Information: Ungrouping 8 of 80 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FFT'
Information: In design 'FFT', the register 'din_i_reg_reg[20]' is removed because it is merged to 'din_i_reg_reg[19]'. (OPT-1215)
Information: In design 'FFT', the register 'din_i_reg_reg[21]' is removed because it is merged to 'din_i_reg_reg[19]'. (OPT-1215)
Information: In design 'FFT', the register 'din_i_reg_reg[22]' is removed because it is merged to 'din_i_reg_reg[19]'. (OPT-1215)
Information: In design 'FFT', the register 'din_i_reg_reg[23]' is removed because it is merged to 'din_i_reg_reg[19]'. (OPT-1215)
Information: In design 'FFT', the register 'din_r_reg_reg[20]' is removed because it is merged to 'din_r_reg_reg[19]'. (OPT-1215)
Information: In design 'FFT', the register 'din_r_reg_reg[21]' is removed because it is merged to 'din_r_reg_reg[19]'. (OPT-1215)
Information: In design 'FFT', the register 'din_r_reg_reg[22]' is removed because it is merged to 'din_r_reg_reg[19]'. (OPT-1215)
Information: In design 'FFT', the register 'din_r_reg_reg[23]' is removed because it is merged to 'din_r_reg_reg[19]'. (OPT-1215)
  Processing 'radix2_3_DW02_mult_0'
 Implement Synthetic for 'radix2_3_DW02_mult_0'.
  Processing 'radix2_1'
 Implement Synthetic for 'radix2_1'.
  Processing 'radix2_0'
 Implement Synthetic for 'radix2_0'.
  Processing 'radix2_2_DW01_add_11'
  Processing 'radix2_4_DW01_add_20'
  Processing 'radix2_2_DW01_sub_5'
  Processing 'radix2_1_DW01_add_1'
  Processing 'radix2_2_DW01_add_13'
  Processing 'radix2_1_DW01_add_5'
  Processing 'radix2_4_DW01_sub_0'
  Processing 'radix2_2_DW02_mult_0'
 Implement Synthetic for 'radix2_2_DW02_mult_0'.
  Processing 'radix2_1_DW02_mult_2'
 Implement Synthetic for 'radix2_1_DW02_mult_2'.
  Processing 'radix2_2_DW01_add_10'
  Processing 'radix2_0_DW01_add_13'
  Processing 'radix2_4_DW01_add_17'
  Processing 'radix2_2_DW01_add_2'
  Processing 'radix2_4_DW01_add_0'
  Processing 'radix2_4'
 Implement Synthetic for 'radix2_4'.
  Processing 'radix2_3_DW01_add_31'
  Processing 'radix2_4_DW01_add_21'
  Processing 'radix2_2_DW01_add_12'
  Processing 'radix2_1_DW01_sub_5'
  Processing 'radix2_1_DW02_mult_0'
 Implement Synthetic for 'radix2_1_DW02_mult_0'.
  Processing 'radix2_3_DW01_add_14'
  Processing 'radix2_3_DW01_sub_0'
  Processing 'radix2_4_DW01_add_1'
  Processing 'radix2_4_DW02_mult_0'
 Implement Synthetic for 'radix2_4_DW02_mult_0'.
  Processing 'radix2_4_DW01_sub_1'
  Processing 'radix2_2_DW02_mult_2'
 Implement Synthetic for 'radix2_2_DW02_mult_2'.
  Processing 'radix2_2_DW01_sub_6'
  Processing 'radix2_3_DW01_sub_1'
  Processing 'radix2_1_DW01_add_6'
  Processing 'radix2_2_DW02_mult_1'
 Implement Synthetic for 'radix2_2_DW02_mult_1'.
  Processing 'radix2_1_DW02_mult_1'
  Processing 'radix2_1_DW01_sub_3'
  Processing 'radix2_4_DW01_add_19'
  Processing 'radix2_4_DW02_mult_1'
 Implement Synthetic for 'radix2_4_DW02_mult_1'.
  Processing 'radix2_0_DW01_add_12'
  Processing 'radix2_2_DW01_add_1'
  Processing 'radix2_4_DW01_add_18'
  Processing 'radix2_3_DW02_mult_2'
 Implement Synthetic for 'radix2_3_DW02_mult_2'.
  Processing 'radix2_0_DW01_sub_5'
  Processing 'radix2_0_DW01_sub_3'
  Processing 'radix2_1_DW01_add_3'
  Processing 'radix2_4_DW02_mult_2'
 Implement Synthetic for 'radix2_4_DW02_mult_2'.
  Processing 'radix2_0_DW02_mult_1'
  Processing 'radix2_1_DW01_add_0'
  Processing 'radix2_1_DW01_add_2'
  Processing 'shift_16'
  Processing 'radix2_0_DW01_add_3'
  Processing 'radix2_3_DW01_add_26'
  Processing 'radix2_3_DW02_mult_1'
 Implement Synthetic for 'radix2_3_DW02_mult_1'.
  Processing 'radix2_3_DW01_sub_4'
  Processing 'radix2_2_DW01_add_14'
  Processing 'radix2_3_DW01_add_22'
  Processing 'radix2_3'
 Implement Synthetic for 'radix2_3'.
  Processing 'radix2_4_DW01_sub_6'
  Processing 'radix2_4_DW01_add_11'
  Processing 'radix2_3_DW01_add_10'
  Processing 'radix2_0_DW01_sub_4'
  Processing 'radix2_3_DW01_add_1'
  Processing 'radix2_3_DW01_add_0'
  Processing 'radix2_0_DW01_add_2'
  Processing 'radix2_2'
 Implement Synthetic for 'radix2_2'.
  Processing 'radix2_3_DW01_sub_8'
  Processing 'radix2_2_DW01_sub_4'
  Processing 'radix2_3_DW01_add_11'
  Processing 'radix2_1_DW01_sub_4'
  Processing 'radix2_0_DW02_mult_0'
 Implement Synthetic for 'radix2_0_DW02_mult_0'.
  Processing 'radix2_2_DW01_add_0'
  Processing 'radix2_1_DW01_add_7'
Memory usage for J1 task 558 Mbytes -- main task 552 Mbytes.
Memory usage for J2 task 552 Mbytes -- main task 552 Mbytes.
Memory usage for J3 task 552 Mbytes -- main task 552 Mbytes.
Memory usage for J4 task 552 Mbytes -- main task 552 Mbytes.
Memory usage for J5 task 552 Mbytes -- main task 552 Mbytes.
Memory usage for J6 task 552 Mbytes -- main task 552 Mbytes.
Memory usage for J7 task 552 Mbytes -- main task 552 Mbytes.
Memory usage for J8 task 552 Mbytes -- main task 552 Mbytes.
Memory usage for J9 task 552 Mbytes -- main task 552 Mbytes.
Memory usage for J10 task 552 Mbytes -- main task 552 Mbytes.
Memory usage for J11 task 552 Mbytes -- main task 552 Mbytes.
Memory usage for J12 task 552 Mbytes -- main task 552 Mbytes.
Memory usage for J13 task 552 Mbytes -- main task 552 Mbytes.
Memory usage for J14 task 552 Mbytes -- main task 552 Mbytes.
Memory usage for J15 task 552 Mbytes -- main task 552 Mbytes.
Memory usage for J16 task 552 Mbytes -- main task 552 Mbytes.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIE1KHD' in the library 'fsc0h_d_generic_core_ss1p08v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIE1HHD' in the library 'fsc0h_d_generic_core_ss1p08v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIE1DHD' in the library 'fsc0h_d_generic_core_ss1p08v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIE0KHD' in the library 'fsc0h_d_generic_core_ss1p08v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIE0HHD' in the library 'fsc0h_d_generic_core_ss1p08v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIE0DHD' in the library 'fsc0h_d_generic_core_ss1p08v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'BHD1HD' in the library 'fsc0h_d_generic_core_ss1p08v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_sub_6' (cell 'radix_no1/sub_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_add_21' (cell 'radix_no1/add_54_2') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_add_20' (cell 'radix_no1/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_add_11' (cell 'radix_no1/add_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_0' (cell 'radix_no1/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_1' (cell 'radix_no1/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_2' (cell 'radix_no1/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_add_1' (cell 'radix_no1/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_add_0' (cell 'radix_no1/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_sub_1' (cell 'radix_no1/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_sub_0' (cell 'radix_no1/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_sub_8' (cell 'radix_no2/sub_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_31' (cell 'radix_no2/add_54') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_11' (cell 'radix_no2/add_54_2') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_10' (cell 'radix_no2/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_sub_4' (cell 'radix_no2/sub_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_0' (cell 'radix_no2/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_2' (cell 'radix_no2/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_1' (cell 'radix_no2/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_1' (cell 'radix_no2/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_0' (cell 'radix_no2/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_sub_1' (cell 'radix_no2/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_sub_0' (cell 'radix_no2/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_11' (cell 'radix_no3/add_54_2') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_10' (cell 'radix_no3/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_sub_5' (cell 'radix_no3/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_sub_6' (cell 'radix_no3/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_12' (cell 'radix_no3/add_54') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_sub_4' (cell 'radix_no3/sub_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_0' (cell 'radix_no3/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_2' (cell 'radix_no3/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_1' (cell 'radix_no3/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_1' (cell 'radix_no3/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_0' (cell 'radix_no3/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_4' (cell 'radix_no4/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_5' (cell 'radix_no4/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_0' (cell 'radix_no4/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_5' (cell 'radix_no4/add_54_2') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_2' (cell 'radix_no4/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_7' (cell 'radix_no4/add_54') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_3' (cell 'radix_no4/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_1' (cell 'radix_no4/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_3' (cell 'radix_no4/sub_53') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_1' (cell 'radix_no4/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_0' (cell 'radix_no4/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_13' (cell 'radix_no5/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_12' (cell 'radix_no5/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_4' (cell 'radix_no5/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_5' (cell 'radix_no5/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW02_mult_0' (cell 'radix_no5/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_3' (cell 'radix_no5/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW02_mult_1' (cell 'radix_no5/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_3' (cell 'radix_no5/sub_53') will take longer. (SYNH-22)
Information: The register 'shift_16/shift_reg_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[72]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[96]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[120]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[144]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[168]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[192]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[216]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[240]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[264]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[288]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[312]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[336]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[360]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[73]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[97]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[121]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[145]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[169]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[193]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[217]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[241]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[265]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[289]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[313]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[337]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[361]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[74]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[98]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[122]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[146]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[170]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[194]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[218]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[242]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[266]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[290]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[314]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[338]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[362]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[75]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[99]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[123]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[147]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[171]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[195]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[219]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[243]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[267]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[291]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[315]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[339]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[363]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[52]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[76]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[100]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[124]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[148]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[172]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[196]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[220]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[244]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[268]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[292]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[316]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[340]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[364]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[53]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[77]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[101]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[125]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[149]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[173]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[197]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[221]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[245]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[269]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[293]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[317]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[341]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[365]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[54]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[78]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[102]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[126]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[150]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[174]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[198]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[222]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[246]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[270]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[294]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[318]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[342]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[366]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[55]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[79]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[103]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[127]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[151]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[175]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[199]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[223]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[247]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[271]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[295]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[319]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[343]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_r_reg[367]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[48]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[72]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[96]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[120]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[144]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[168]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[192]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[216]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[240]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[264]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[288]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[312]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[336]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[360]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[49]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[73]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[97]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[121]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[145]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[169]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[193]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[217]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[241]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[265]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[289]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[313]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[337]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[361]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[50]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[74]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[98]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[122]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[146]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[170]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[194]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[218]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[242]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[266]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[290]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[314]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[338]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[362]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[51]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[75]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[99]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[123]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[147]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[171]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[195]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[219]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[243]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[267]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[291]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[315]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[339]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[363]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[52]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[76]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[100]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[124]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[148]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[172]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[196]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[220]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[244]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[268]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[292]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[316]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[340]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[364]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[53]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[77]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[101]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[125]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[149]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[173]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[197]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[221]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[245]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[269]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[293]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[317]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[341]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[365]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[54]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[78]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[102]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[126]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[150]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[174]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[198]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[222]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[246]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[270]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[294]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[318]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[342]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[366]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[55]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[79]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[103]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[127]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[151]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[175]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[199]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[223]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[247]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[271]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[295]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[319]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[343]' is a constant and will be removed. (OPT-1206)
Information: The register 'shift_16/shift_reg_i_reg[367]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_2' (cell 'radix_no1/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_1' (cell 'radix_no1/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_0' (cell 'radix_no1/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_1' (cell 'radix_no2/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_2' (cell 'radix_no2/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_0' (cell 'radix_no2/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_1' (cell 'radix_no3/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_2' (cell 'radix_no3/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_0' (cell 'radix_no3/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_1' (cell 'radix_no4/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_2' (cell 'radix_no4/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_0' (cell 'radix_no4/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW02_mult_1' (cell 'radix_no5/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW02_mult_0' (cell 'radix_no5/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW02_mult_0' (cell 'radix_no5/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW02_mult_1' (cell 'radix_no5/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_0' (cell 'radix_no4/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_2' (cell 'radix_no4/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_1' (cell 'radix_no4/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_0' (cell 'radix_no3/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_2' (cell 'radix_no3/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_1' (cell 'radix_no3/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_0' (cell 'radix_no2/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_2' (cell 'radix_no2/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_1' (cell 'radix_no2/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_0' (cell 'radix_no1/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_1' (cell 'radix_no1/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_2' (cell 'radix_no1/mult_53') will take longer. (SYNH-22)
Information: Updating design information... (UID-85)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_2' (cell 'radix_no1/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_1' (cell 'radix_no1/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_0' (cell 'radix_no1/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_add_11' (cell 'radix_no1/add_54') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_add_20' (cell 'radix_no1/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_add_21' (cell 'radix_no1/add_54_2') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_sub_6' (cell 'radix_no1/sub_53') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_sub_0' (cell 'radix_no2/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_sub_1' (cell 'radix_no2/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_0' (cell 'radix_no2/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_1' (cell 'radix_no2/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_1' (cell 'radix_no2/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_2' (cell 'radix_no2/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_0' (cell 'radix_no2/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_sub_4' (cell 'radix_no2/sub_52') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_10' (cell 'radix_no2/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_11' (cell 'radix_no2/add_54_2') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_31' (cell 'radix_no2/add_54') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_sub_8' (cell 'radix_no2/sub_53') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_0' (cell 'radix_no3/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_1' (cell 'radix_no3/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_1' (cell 'radix_no3/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_2' (cell 'radix_no3/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_0' (cell 'radix_no3/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_sub_4' (cell 'radix_no3/sub_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_12' (cell 'radix_no3/add_54') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_sub_6' (cell 'radix_no3/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_sub_5' (cell 'radix_no3/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_10' (cell 'radix_no3/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_11' (cell 'radix_no3/add_54_2') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_0' (cell 'radix_no4/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_1' (cell 'radix_no4/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_3' (cell 'radix_no4/sub_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_1' (cell 'radix_no4/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_3' (cell 'radix_no4/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_7' (cell 'radix_no4/add_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_2' (cell 'radix_no4/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_5' (cell 'radix_no4/add_54_2') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_5' (cell 'radix_no4/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_4' (cell 'radix_no4/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_3' (cell 'radix_no5/sub_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW02_mult_1' (cell 'radix_no5/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_3' (cell 'radix_no5/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_5' (cell 'radix_no5/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_4' (cell 'radix_no5/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_12' (cell 'radix_no5/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_13' (cell 'radix_no5/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW02_mult_1' (cell 'radix_no5/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_2' (cell 'radix_no4/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_1' (cell 'radix_no4/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_0' (cell 'radix_no3/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_2' (cell 'radix_no3/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_1' (cell 'radix_no3/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_0' (cell 'radix_no2/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_2' (cell 'radix_no2/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_1' (cell 'radix_no2/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_0' (cell 'radix_no1/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_1' (cell 'radix_no1/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_2' (cell 'radix_no1/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_12' (cell 'radix_no5/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_13' (cell 'radix_no5/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_4' (cell 'radix_no5/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_5' (cell 'radix_no5/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_0' (cell 'radix_no4/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_1' (cell 'radix_no4/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_4' (cell 'radix_no4/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_5' (cell 'radix_no4/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_7' (cell 'radix_no4/add_54') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_5' (cell 'radix_no4/add_54_2') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_0' (cell 'radix_no3/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_1' (cell 'radix_no3/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_0' (cell 'radix_no2/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_1' (cell 'radix_no2/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_11' (cell 'radix_no2/add_54_2') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_0' (cell 'radix_no2/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_sub_4' (cell 'radix_no2/sub_52') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_10' (cell 'radix_no2/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_1' (cell 'radix_no2/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_sub_8' (cell 'radix_no2/sub_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_31' (cell 'radix_no2/add_54') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_add_21' (cell 'radix_no1/add_54_2') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_0' (cell 'radix_no1/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_add_20' (cell 'radix_no1/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_2' (cell 'radix_no1/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_sub_6' (cell 'radix_no1/sub_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_add_11' (cell 'radix_no1/add_54') will take longer. (SYNH-22)
  Mapping Optimization (Phase 5)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_11' (cell 'radix_no2/add_54_2') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_0' (cell 'radix_no2/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_13' (cell 'radix_no5/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_12' (cell 'radix_no5/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_4' (cell 'radix_no5/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_5' (cell 'radix_no5/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_1' (cell 'radix_no3/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_0' (cell 'radix_no3/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_11' (cell 'radix_no3/add_54_2') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_0' (cell 'radix_no3/mult_52') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_10' (cell 'radix_no3/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_sub_4' (cell 'radix_no3/sub_53') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_1' (cell 'radix_no4/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_0' (cell 'radix_no4/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_4' (cell 'radix_no4/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_5' (cell 'radix_no4/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW02_mult_1' (cell 'radix_no1/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_12' (cell 'radix_no5/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_5' (cell 'radix_no5/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_0' (cell 'radix_no3/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_10' (cell 'radix_no3/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_12' (cell 'radix_no3/add_54') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_0' (cell 'radix_no4/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_5' (cell 'radix_no4/sub_37') will take longer. (SYNH-22)
Information: Added key list 'DesignWare' to design 'radix2_3'. (DDB-72)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_2' (cell 'radix_no2/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_13' (cell 'radix_no5/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_12' (cell 'radix_no5/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_4' (cell 'radix_no5/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_5' (cell 'radix_no5/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_1' (cell 'radix_no3/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_0' (cell 'radix_no3/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_1' (cell 'radix_no4/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_0' (cell 'radix_no4/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_4' (cell 'radix_no4/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_5' (cell 'radix_no4/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_2' (cell 'radix_no4/mult_54') will take longer. (SYNH-22)
  Mapping Optimization (Phase 6)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_1' (cell 'radix_no3/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW02_mult_2' (cell 'radix_no2/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW02_mult_2' (cell 'radix_no3/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_2' (cell 'radix_no4/mult_54') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_5' (cell 'radix_no5/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_4' (cell 'radix_no4/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_sub_6' (cell 'radix_no3/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_sub_5' (cell 'radix_no3/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_4' (cell 'radix_no5/sub_36') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_5' (cell 'radix_no4/sub_37') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_4_DW01_add_20' (cell 'radix_no1/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_12' (cell 'radix_no5/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'cla' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_13' (cell 'radix_no5/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_1' (cell 'radix_no4/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_0' (cell 'radix_no4/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_1' (cell 'radix_no2/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_3_DW01_add_0' (cell 'radix_no2/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_1' (cell 'radix_no3/add_33') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_2_DW01_add_0' (cell 'radix_no3/add_34') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_sub_3' (cell 'radix_no4/sub_53') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_sub'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_sub_3' (cell 'radix_no5/sub_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW02_mult_1' (cell 'radix_no4/mult_53') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_1_DW01_add_3' (cell 'radix_no4/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'rpl' of module 'DW01_add'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW01_add_3' (cell 'radix_no5/add_53') will take longer. (SYNH-22)
Warning: Current implementation 'csa' of module 'DW02_mult'
	was not found in the files of synthetic_library.
	Implementation selection of synthetic design
	'radix2_0_DW02_mult_1' (cell 'radix_no5/mult_53') will take longer. (SYNH-22)
Information: Added key list 'DesignWare' to design 'radix2_4'. (DDB-72)
Information: Added key list 'DesignWare' to design 'radix2_2'. (DDB-72)
Information: Added key list 'DesignWare' to design 'radix2_1'. (DDB-72)
Information: Added key list 'DesignWare' to design 'radix2_0'. (DDB-72)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'radix2_2_DW01_add_23'
  Mapping 'radix2_2_DW01_add_24'
  Mapping 'radix2_1_DW01_add_19'
  Mapping 'radix2_1_DW01_add_20'
  Mapping 'radix2_3_DW01_add_15'
  Mapping 'radix2_0_DW01_sub_16'
  Mapping 'radix2_3_DW01_add_16'
  Mapping 'radix2_3_DW01_add_17'
  Mapping 'radix2_0_DW01_sub_17'
  Mapping 'radix2_2_DW01_add_25'
  Mapping 'radix2_2_DW02_mult_2_0_0'
  Mapping 'radix2_0_DW01_add_14'
  Mapping 'radix2_0_DW01_add_15'
  Mapping 'radix2_3_DW01_add_18'
  Mapping 'radix2_2_DW01_sub_5'
  Mapping 'radix2_1_DW01_sub_16'
  Mapping 'radix2_1_DW01_sub_17'
  Mapping 'radix2_2_DW01_sub_6'
  Mapping 'radix2_2_DW01_add_26'
  Mapping 'radix2_2_DW01_add_27'
  Mapping 'radix2_0_DW01_add_16'
  Mapping 'radix2_1_DW01_add_21'
  Mapping 'radix2_0_DW01_add_17'
  Mapping 'radix2_2_DW01_add_28'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:22  227545.6      0.82     146.1     244.4                           216186592.0000      0.00  
    0:01:24  228433.9      0.00       0.0     244.4                           217875808.0000      0.00  
    0:01:24  228433.9      0.00       0.0     244.4                           217875808.0000      0.00  
    0:01:26  228336.6      0.00       0.0     244.4                           217711760.0000      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:01:35  216573.4      0.00       0.0     244.3                           189888000.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:40  212291.8      0.00       0.0     244.3                           174310640.0000      0.00  
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:41  212636.2      0.00       0.0       0.0                           175900272.0000      0.00  
    0:01:41  212636.2      0.00       0.0       0.0                           175900272.0000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:41  212636.2      0.00       0.0       0.0                           175900272.0000      0.00  
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
    0:01:49  202534.4      0.00       0.0       0.0                           149542848.0000      0.00  
    0:01:49  202534.4      0.00       0.0       0.0                           149542848.0000      0.00  
    0:01:49  202534.4      0.00       0.0       0.0                           149542848.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:51  202250.2      0.00       0.0       0.0                           148441344.0000      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:52  201843.2      0.00       0.0       0.0                           148441344.0000      0.00  
    0:01:54  200414.7      0.00       0.0       0.0                           143829408.0000      0.00  
    0:01:54  200414.7      0.00       0.0       0.0                           143829408.0000      0.00  
    0:01:54  200414.7      0.00       0.0       0.0                           143829408.0000      0.00  
    0:01:55  200369.9      0.00       0.0       0.0                           143603648.0000      0.00  
    0:01:58  199817.0      0.00       0.0       0.0                           142368416.0000      0.00  
    0:01:58  199817.0      0.00       0.0       0.0                           142368416.0000      0.00  
    0:01:58  199817.0      0.00       0.0       0.0                           142368416.0000      0.00  
    0:01:58  199817.0      0.00       0.0       0.0                           142368416.0000      0.00  
    0:02:03  198588.2      0.00       0.0    1220.0                           139112832.0000      0.00  
Loading db file '/home/IC/Desktop/Abdelazeem/Technology_Library/UMC130nm/lib/StdCell/fsc0h_d_generic_core_ss1p08v125c.db'
Loading db file '/home/IC/Desktop/Abdelazeem/Technology_Library/UMC130nm/lib/StdCell/fsc0h_d_generic_core_ff1p32vm40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'FFT' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 2367 load(s), 1 driver(s)
     Net 'rst_n': 1398 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area > ./report/synth_area.rpt
report_cell > ./report/synth_cells.rpt
report_qor  > ./report/synth_qor.rpt
report_resources > ./report/synth_resources.rpt
report_timing -max_paths 10 > ./report/synth_timing.rpt 
write_sdc  output/${design}.sdc 
1
define_name_rules  no_case -case_insensitive
1
change_names -rule no_case -hierarchy
1
change_names -rule verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
set verilogout_no_tri	 true
true
set verilogout_equation  false
false
write -hierarchy -format verilog -output output/${design}.v 
Writing verilog file '/home/IC/Desktop/Abdelazeem/FFT_Processor/syn/output/FFT.v'.
1
write -f ddc -hierarchy -output output/${design}.ddc   
Writing ddc file 'output/FFT.ddc'.
1
write_sdf -version 2.1 -context verilog output/${design}.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Desktop/Abdelazeem/FFT_Processor/syn/output/FFT.sdf'. (WT-3)
1
exit

Memory usage for main task 552 Mbytes.
Memory usage for this session 558 Mbytes.
CPU usage for this session 589 seconds ( 0.16 hours ).

Thank you...
