
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.58 (git sha1 157aabb5831cc77d08346001c4a085f188d7c736, clang++ 17.0.0 -fPIC -O3)

-- Running command `read_verilog /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/adder4.v; hierarchy -check -top adder4; synth -top adder4; stat' --

1. Executing Verilog-2005 frontend: /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/adder4.v
Parsing Verilog input from `/Users/tessamaeurwin/Desktop/hdlgen/outputs/v/adder4.v' to AST representation.
verilog frontend filename /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/adder4.v
Generating RTLIL representation for module `\ripple_carry_adder'.
Warning: wire '\sum' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/adder4.v:8.5-8.22.
Warning: wire '\cout' is assigned in a block at /Users/tessamaeurwin/Desktop/hdlgen/outputs/v/adder4.v:9.5-9.73.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).
ERROR: Module `adder4' not found!
