

================================================================
== Vitis HLS Report for 'FIR_HLS_Pipeline_VITIS_LOOP_65_1'
================================================================
* Date:           Tue Nov  4 00:15:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_1  |        5|        5|         2|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      89|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      54|    -|
|Register         |        -|     -|      52|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|      52|     163|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_15s_46_1_1_U11  |mul_32s_15s_46_1_1  |        0|   2|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   2|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln65_fu_127_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln66_fu_179_p2   |         +|   0|  0|  55|          48|          48|
    |sub_ln66_fu_138_p2   |         -|   0|  0|  12|           4|           3|
    |icmp_ln65_fu_121_p2  |      icmp|   0|  0|  10|           3|           3|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  89|          59|          57|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |FIR_accu32_fu_58         |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|    3|          6|
    |i_fu_62                  |   9|          2|    3|          6|
    |y_3_fu_54                |   9|          2|   14|         28|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   54|        108|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |FIR_accu32_fu_58         |  32|   0|   32|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_62                  |   3|   0|    3|          0|
    |y_3_fu_54                |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  52|   0|   52|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_65_1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_65_1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_65_1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_65_1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_65_1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_65_1|  return value|
|y_3_out                       |  out|   14|      ap_vld|                           y_3_out|       pointer|
|y_3_out_ap_vld                |  out|    1|      ap_vld|                           y_3_out|       pointer|
|H_filter_FIR_int_41_address0  |  out|    3|   ap_memory|               H_filter_FIR_int_41|         array|
|H_filter_FIR_int_41_ce0       |  out|    1|   ap_memory|               H_filter_FIR_int_41|         array|
|H_filter_FIR_int_41_q0        |   in|   32|   ap_memory|               H_filter_FIR_int_41|         array|
|b_FIR_dec_int_41_address0     |  out|    3|   ap_memory|                  b_FIR_dec_int_41|         array|
|b_FIR_dec_int_41_ce0          |  out|    1|   ap_memory|                  b_FIR_dec_int_41|         array|
|b_FIR_dec_int_41_q0           |   in|   15|   ap_memory|                  b_FIR_dec_int_41|         array|
+------------------------------+-----+-----+------------+----------------------------------+--------------+

