// Seed: 2312320603
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1'h0;
  wire id_4;
  assign module_1.type_23 = 0;
  wire id_5;
  assign id_4 = id_5;
  wire id_6 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    input wire id_6,
    input tri id_7,
    input supply0 id_8,
    output tri1 id_9,
    input tri id_10,
    output uwire id_11,
    input tri1 id_12
    , id_16,
    input uwire id_13,
    input uwire id_14
);
  assign id_9 = 1;
  module_0 modCall_1 (
      id_16,
      id_16
  );
  wire id_17;
  reg  id_18;
  always @(id_10 or negedge 1) id_18 <= id_14 == 1;
endmodule
