
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22376
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1132.781 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/FPGA-MAZE-2023DD-final/src/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'graphics' [D:/FPGA-MAZE-2023DD-final/src/graphics.v:2]
INFO: [Synth 8-6157] synthesizing module 'clkdiv_25mhz' [D:/FPGA-MAZE-2023DD-final/src/clkdiv_25mhz.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv_25mhz' (1#1) [D:/FPGA-MAZE-2023DD-final/src/clkdiv_25mhz.v:2]
INFO: [Synth 8-6157] synthesizing module 'vgac' [D:/FPGA-MAZE-2023DD-final/src/vgac.v:2]
INFO: [Synth 8-6155] done synthesizing module 'vgac' (2#1) [D:/FPGA-MAZE-2023DD-final/src/vgac.v:2]
INFO: [Synth 8-6157] synthesizing module 'draw' [D:/FPGA-MAZE-2023DD-final/src/draw.v:2]
INFO: [Synth 8-6157] synthesizing module 'background_wrapper' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/background_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'background_rom' [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/background_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'background_rom' (3#1) [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/background_rom_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (19) of module 'background_rom' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/background_wrapper.v:10]
INFO: [Synth 8-6155] done synthesizing module 'background_wrapper' (4#1) [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/background_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'end_wrapper' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/end_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'end_rom' [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/end_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'end_rom' (5#1) [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/end_rom_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (10) of module 'end_rom' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/end_wrapper.v:10]
INFO: [Synth 8-6155] done synthesizing module 'end_wrapper' (6#1) [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/end_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'player_wrapper' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/player_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'player_rom' [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/player_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'player_rom' (7#1) [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/player_rom_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (10) of module 'player_rom' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/player_wrapper.v:10]
INFO: [Synth 8-6155] done synthesizing module 'player_wrapper' (8#1) [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/player_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'road_wrapper' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/road_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'road_rom' [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/road_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'road_rom' (9#1) [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/road_rom_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (10) of module 'road_rom' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/road_wrapper.v:10]
INFO: [Synth 8-6155] done synthesizing module 'road_wrapper' (10#1) [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/road_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'set_wrapper' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/set_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'set_rom' [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/set_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'set_rom' (11#1) [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/set_rom_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (19) of module 'set_rom' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/set_wrapper.v:10]
INFO: [Synth 8-6155] done synthesizing module 'set_wrapper' (12#1) [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/set_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'start_wrapper' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/start_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'start_rom' [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/start_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'start_rom' (13#1) [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/start_rom_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (10) of module 'start_rom' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/start_wrapper.v:10]
INFO: [Synth 8-6155] done synthesizing module 'start_wrapper' (14#1) [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/start_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'wall_wrapper' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/wall_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'wall_rom' [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/wall_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'wall_rom' (15#1) [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/wall_rom_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (10) of module 'wall_rom' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/wall_wrapper.v:10]
INFO: [Synth 8-6155] done synthesizing module 'wall_wrapper' (16#1) [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/wall_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'win_wrapper' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/win_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'win_rom' [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/win_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'win_rom' (17#1) [D:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.runs/synth_1/.Xil/Vivado-11900-DESKTOP-KQ35SGU/realtime/win_rom_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (19) of module 'win_rom' [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/win_wrapper.v:10]
INFO: [Synth 8-6155] done synthesizing module 'win_wrapper' (18#1) [D:/FPGA-MAZE-2023DD-final/picture_ip_wrapper/win_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'draw' (19#1) [D:/FPGA-MAZE-2023DD-final/src/draw.v:2]
INFO: [Synth 8-6155] done synthesizing module 'graphics' (20#1) [D:/FPGA-MAZE-2023DD-final/src/graphics.v:2]
INFO: [Synth 8-6157] synthesizing module 'ps2' [D:/FPGA-MAZE-2023DD-final/src/ps2.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA-MAZE-2023DD-final/src/ps2.v:103]
INFO: [Synth 8-6155] done synthesizing module 'ps2' (21#1) [D:/FPGA-MAZE-2023DD-final/src/ps2.v:8]
INFO: [Synth 8-6157] synthesizing module 'init' [D:/FPGA-MAZE-2023DD-final/src/input.v:2]
INFO: [Synth 8-6155] done synthesizing module 'init' (22#1) [D:/FPGA-MAZE-2023DD-final/src/input.v:2]
INFO: [Synth 8-6157] synthesizing module 'create_map' [D:/FPGA-MAZE-2023DD-final/src/create_map.v:1]
INFO: [Synth 8-6155] done synthesizing module 'create_map' (23#1) [D:/FPGA-MAZE-2023DD-final/src/create_map.v:1]
INFO: [Synth 8-6157] synthesizing module 'move' [D:/FPGA-MAZE-2023DD-final/src/move.v:3]
INFO: [Synth 8-6155] done synthesizing module 'move' (24#1) [D:/FPGA-MAZE-2023DD-final/src/move.v:3]
INFO: [Synth 8-6157] synthesizing module 'fsm' [D:/FPGA-MAZE-2023DD-final/src/fsm.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (25#1) [D:/FPGA-MAZE-2023DD-final/src/fsm.v:1]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/FPGA-MAZE-2023DD-final/Counter/Counter.v:2]
INFO: [Synth 8-6157] synthesizing module 'clk_10ms' [D:/FPGA-MAZE-2023DD-final/Counter/clk_div_10ms.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_10ms' (26#1) [D:/FPGA-MAZE-2023DD-final/Counter/clk_div_10ms.v:23]
INFO: [Synth 8-6157] synthesizing module 'My74LS161_sub' [D:/FPGA-MAZE-2023DD-final/Counter/My74LS161.v:1]
INFO: [Synth 8-6155] done synthesizing module 'My74LS161_sub' (27#1) [D:/FPGA-MAZE-2023DD-final/Counter/My74LS161.v:1]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [D:/FPGA-MAZE-2023DD-final/Counter/Counter.v:39]
INFO: [Synth 8-6157] synthesizing module 'DisplayNumber' [D:/FPGA-MAZE-2023DD-final/Counter/DisplayNumber.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [D:/FPGA-MAZE-2023DD-final/Counter/clkdiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (28#1) [D:/FPGA-MAZE-2023DD-final/Counter/clkdiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'DisplaySync' [D:/FPGA-MAZE-2023DD-final/Counter/DisplaySync.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1b4' [D:/FPGA-MAZE-2023DD-final/Counter/Mux4to1b4.v:23]
INFO: [Synth 8-226] default block is never used [D:/FPGA-MAZE-2023DD-final/Counter/Mux4to1b4.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1b4' (29#1) [D:/FPGA-MAZE-2023DD-final/Counter/Mux4to1b4.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1' [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/circuit/Mux4to1.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_4_INPUTS' [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/gates/OR_GATE_4_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_4_INPUTS' (30#1) [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/gates/OR_GATE_4_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE' [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/gates/AND_GATE.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE' (31#1) [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/gates/AND_GATE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1' (32#1) [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/circuit/Mux4to1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'DisplaySync' (33#1) [D:/FPGA-MAZE-2023DD-final/Counter/DisplaySync.v:23]
INFO: [Synth 8-6157] synthesizing module 'MyMC14495' [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/circuit/MyMC14495.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE' [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/gates/OR_GATE.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE' (34#1) [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/gates/OR_GATE.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_3_INPUTS' [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/gates/AND_GATE_3_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_3_INPUTS' (35#1) [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/gates/AND_GATE_3_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_3_INPUTS' [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/gates/OR_GATE_3_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_3_INPUTS' (36#1) [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/gates/OR_GATE_3_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_4_INPUTS' [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/gates/AND_GATE_4_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_4_INPUTS' (37#1) [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/gates/AND_GATE_4_INPUTS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MyMC14495' (38#1) [D:/FPGA-MAZE-2023DD-final/7segment/DisplayNumber/circuit/MyMC14495.v:9]
INFO: [Synth 8-6155] done synthesizing module 'DisplayNumber' (39#1) [D:/FPGA-MAZE-2023DD-final/Counter/DisplayNumber.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (40#1) [D:/FPGA-MAZE-2023DD-final/Counter/Counter.v:2]
INFO: [Synth 8-6157] synthesizing module 'display_level_num' [D:/FPGA-MAZE-2023DD-final/7segment/display_level_num.v:1]
INFO: [Synth 8-6157] synthesizing module 'alter_size_display' [D:/FPGA-MAZE-2023DD-final/7segment/alter_size_display.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alter_size_display' (41#1) [D:/FPGA-MAZE-2023DD-final/7segment/alter_size_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'SSeg_Dev' [D:/FPGA-MAZE-2023DD-final/7segment/SSeg_Dev/Sseg_Dev.v:1]
INFO: [Synth 8-6157] synthesizing module 'P2S' [D:/FPGA-MAZE-2023DD-final/7segment/P2S_io.v:1]
INFO: [Synth 8-6155] done synthesizing module 'P2S' (42#1) [D:/FPGA-MAZE-2023DD-final/7segment/P2S_io.v:1]
INFO: [Synth 8-6157] synthesizing module 'HexTo8SEG' [D:/FPGA-MAZE-2023DD-final/7segment/SSeg_Dev/HexTo8SEG.v:3]
INFO: [Synth 8-6157] synthesizing module 'Hex2Seg' [D:/FPGA-MAZE-2023DD-final/7segment/SSeg_Dev/Hex2Seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Hex2Seg' (43#1) [D:/FPGA-MAZE-2023DD-final/7segment/SSeg_Dev/Hex2Seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'HexTo8SEG' (44#1) [D:/FPGA-MAZE-2023DD-final/7segment/SSeg_Dev/HexTo8SEG.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SSeg_Dev' (45#1) [D:/FPGA-MAZE-2023DD-final/7segment/SSeg_Dev/Sseg_Dev.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display_level_num' (46#1) [D:/FPGA-MAZE-2023DD-final/7segment/display_level_num.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (47#1) [D:/FPGA-MAZE-2023DD-final/src/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1132.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1132.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1132.781 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1132.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/background_rom_1/background_rom/background_rom_in_context.xdc] for cell 'graphics/draw/background_inst/background_rom_inst'
Finished Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/background_rom_1/background_rom/background_rom_in_context.xdc] for cell 'graphics/draw/background_inst/background_rom_inst'
Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/end_rom_1/end_rom/end_rom_in_context.xdc] for cell 'graphics/draw/end_inst/end_rom_inst'
Finished Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/end_rom_1/end_rom/end_rom_in_context.xdc] for cell 'graphics/draw/end_inst/end_rom_inst'
Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/player_rom_1/player_rom/player_rom_in_context.xdc] for cell 'graphics/draw/player_inst/player_rom_inst'
Finished Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/player_rom_1/player_rom/player_rom_in_context.xdc] for cell 'graphics/draw/player_inst/player_rom_inst'
Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/set_rom_1/set_rom/set_rom_in_context.xdc] for cell 'graphics/draw/set_inst/set_rom_inst'
Finished Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/set_rom_1/set_rom/set_rom_in_context.xdc] for cell 'graphics/draw/set_inst/set_rom_inst'
Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/start_rom/start_rom/start_rom_in_context.xdc] for cell 'graphics/draw/start_inst/start_rom_inst'
Finished Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/start_rom/start_rom/start_rom_in_context.xdc] for cell 'graphics/draw/start_inst/start_rom_inst'
Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/wall_rom/wall_rom/wall_rom_in_context.xdc] for cell 'graphics/draw/wall_inst/wall_rom_inst'
Finished Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/wall_rom/wall_rom/wall_rom_in_context.xdc] for cell 'graphics/draw/wall_inst/wall_rom_inst'
Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/win_rom/win_rom/win_rom_in_context.xdc] for cell 'graphics/draw/win_inst/win_rom_inst'
Finished Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/win_rom/win_rom/win_rom_in_context.xdc] for cell 'graphics/draw/win_inst/win_rom_inst'
Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/road_rom/road_rom/road_rom_in_context.xdc] for cell 'graphics/draw/road_inst/road_rom_inst'
Finished Parsing XDC File [d:/FPGA-MAZE-2023DD-final/FPGA-MAZE-vivado/FPGA-MAZE-vivado.gen/sources_1/ip/road_rom/road_rom/road_rom_in_context.xdc] for cell 'graphics/draw/road_inst/road_rom_inst'
Parsing XDC File [D:/FPGA-MAZE-2023DD-final/src/Maze_constraints.xdc]
Finished Parsing XDC File [D:/FPGA-MAZE-2023DD-final/src/Maze_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA-MAZE-2023DD-final/src/Maze_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1189.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1189.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1189.105 ; gain = 56.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1189.105 ; gain = 56.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for graphics/draw/background_inst/background_rom_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for graphics/draw/end_inst/end_rom_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for graphics/draw/player_inst/player_rom_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for graphics/draw/set_inst/set_rom_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for graphics/draw/start_inst/start_rom_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for graphics/draw/wall_inst/wall_rom_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for graphics/draw/win_inst/win_rom_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for graphics/draw/road_inst/road_rom_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1189.105 ; gain = 56.324
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'f_reg' [D:/FPGA-MAZE-2023DD-final/Counter/Counter.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1189.105 ; gain = 56.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
	   4 Input    5 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	              361 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input  361 Bit        Muxes := 8     
	   2 Input  289 Bit        Muxes := 7     
	   2 Input  225 Bit        Muxes := 7     
	   2 Input  169 Bit        Muxes := 7     
	   2 Input  121 Bit        Muxes := 7     
	   2 Input   81 Bit        Muxes := 8     
	   2 Input   49 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   25 Bit        Muxes := 7     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   8 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 28    
	   3 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP draw/background_inst/addra0, operation Mode is: C'+(A:0x280)*B2.
DSP Report: register vga_ctrl/row_addr_reg is absorbed into DSP draw/background_inst/addra0.
DSP Report: register vga_ctrl/col_addr_reg is absorbed into DSP draw/background_inst/addra0.
DSP Report: operator draw/background_inst/addra0 is absorbed into DSP draw/background_inst/addra0.
DSP Report: operator draw/background_inst/addra1 is absorbed into DSP draw/background_inst/addra0.
