\hypertarget{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line}{\section{Simulator\+:\+:Z\+L\+C\+D\+M\+A\+:\+:Cache\+:\+:Line Struct Reference}
\label{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line}\index{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}}
}


{\ttfamily \#include $<$Cache.\+h$>$}

\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a765813d36f197c1b7d126a1b2ae1268a}{Line} ()
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
bool \hyperlink{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a1e5aadfd264aca5367477990c9715df0}{valid}
\item 
Mem\+Addr \hyperlink{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a068e50558cae8d519e81520052a6ef6b}{tag}
\item 
\hyperlink{namespace_simulator_a928f1e2101eba21bb0fe409e8c9ce573}{Cycle\+No} \hyperlink{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a88c32ddd3b3419d9aa47e42449a07380}{time}
\item 
char \hyperlink{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_ab040f4086be57f0beae169767d330a30}{data} \mbox{[}M\+A\+X\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+O\+P\+E\+R\+A\+T\+I\+O\+N\+\_\+\+S\+I\+Z\+E\mbox{]}
\item 
bool \hyperlink{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a45a8608b6f992c6da5cb1dbe50a567aa}{bitmask} \mbox{[}M\+A\+X\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+O\+P\+E\+R\+A\+T\+I\+O\+N\+\_\+\+S\+I\+Z\+E\mbox{]}
\item 
unsigned int \hyperlink{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a7b9733ab4e44bc13a88597c991456611}{tokens}
\item 
bool \hyperlink{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a536b5bb6f1f4316adf4f6bb4f0a09004}{priority}
\item 
bool \hyperlink{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_acf517b17340e90e3672e958870c15bdf}{pending\+\_\+read}
\item 
bool \hyperlink{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a2e8b95a6c91266d2597798b14107e21a}{pending\+\_\+write}
\item 
bool \hyperlink{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a40f15d87c51554ddec4b1a756f979f0b}{dirty}
\item 
bool \hyperlink{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a5551a4b3d3109569b4c49cea032c55d9}{transient}
\item 
std\+::vector$<$ Write\+Ack $>$ \hyperlink{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_aa840eed81b2ffc0ac3fe7027babe6672}{ack\+\_\+queue}
\end{DoxyCompactItemize}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a765813d36f197c1b7d126a1b2ae1268a}{\index{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}!Line@{Line}}
\index{Line@{Line}!Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}}
\subsubsection[{Line}]{\setlength{\rightskip}{0pt plus 5cm}Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line\+::\+Line (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}}}\label{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a765813d36f197c1b7d126a1b2ae1268a}


\subsection{Member Data Documentation}
\hypertarget{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_aa840eed81b2ffc0ac3fe7027babe6672}{\index{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}!ack\+\_\+queue@{ack\+\_\+queue}}
\index{ack\+\_\+queue@{ack\+\_\+queue}!Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}}
\subsubsection[{ack\+\_\+queue}]{\setlength{\rightskip}{0pt plus 5cm}std\+::vector$<$Write\+Ack$>$ Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line\+::ack\+\_\+queue}}\label{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_aa840eed81b2ffc0ac3fe7027babe6672}
\hypertarget{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a45a8608b6f992c6da5cb1dbe50a567aa}{\index{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}!bitmask@{bitmask}}
\index{bitmask@{bitmask}!Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}}
\subsubsection[{bitmask}]{\setlength{\rightskip}{0pt plus 5cm}bool Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line\+::bitmask\mbox{[}M\+A\+X\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+O\+P\+E\+R\+A\+T\+I\+O\+N\+\_\+\+S\+I\+Z\+E\mbox{]}}}\label{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a45a8608b6f992c6da5cb1dbe50a567aa}
\hypertarget{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_ab040f4086be57f0beae169767d330a30}{\index{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}!data@{data}}
\index{data@{data}!Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}}
\subsubsection[{data}]{\setlength{\rightskip}{0pt plus 5cm}char Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line\+::data\mbox{[}M\+A\+X\+\_\+\+M\+E\+M\+O\+R\+Y\+\_\+\+O\+P\+E\+R\+A\+T\+I\+O\+N\+\_\+\+S\+I\+Z\+E\mbox{]}}}\label{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_ab040f4086be57f0beae169767d330a30}
\hypertarget{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a40f15d87c51554ddec4b1a756f979f0b}{\index{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}!dirty@{dirty}}
\index{dirty@{dirty}!Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}}
\subsubsection[{dirty}]{\setlength{\rightskip}{0pt plus 5cm}bool Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line\+::dirty}}\label{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a40f15d87c51554ddec4b1a756f979f0b}
\hypertarget{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_acf517b17340e90e3672e958870c15bdf}{\index{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}!pending\+\_\+read@{pending\+\_\+read}}
\index{pending\+\_\+read@{pending\+\_\+read}!Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}}
\subsubsection[{pending\+\_\+read}]{\setlength{\rightskip}{0pt plus 5cm}bool Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line\+::pending\+\_\+read}}\label{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_acf517b17340e90e3672e958870c15bdf}
\hypertarget{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a2e8b95a6c91266d2597798b14107e21a}{\index{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}!pending\+\_\+write@{pending\+\_\+write}}
\index{pending\+\_\+write@{pending\+\_\+write}!Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}}
\subsubsection[{pending\+\_\+write}]{\setlength{\rightskip}{0pt plus 5cm}bool Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line\+::pending\+\_\+write}}\label{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a2e8b95a6c91266d2597798b14107e21a}
\hypertarget{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a536b5bb6f1f4316adf4f6bb4f0a09004}{\index{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}!priority@{priority}}
\index{priority@{priority}!Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}}
\subsubsection[{priority}]{\setlength{\rightskip}{0pt plus 5cm}bool Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line\+::priority}}\label{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a536b5bb6f1f4316adf4f6bb4f0a09004}
\hypertarget{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a068e50558cae8d519e81520052a6ef6b}{\index{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}!tag@{tag}}
\index{tag@{tag}!Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}}
\subsubsection[{tag}]{\setlength{\rightskip}{0pt plus 5cm}Mem\+Addr Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line\+::tag}}\label{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a068e50558cae8d519e81520052a6ef6b}
\hypertarget{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a88c32ddd3b3419d9aa47e42449a07380}{\index{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}!time@{time}}
\index{time@{time}!Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}}
\subsubsection[{time}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Cycle\+No} Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line\+::time}}\label{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a88c32ddd3b3419d9aa47e42449a07380}
\hypertarget{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a7b9733ab4e44bc13a88597c991456611}{\index{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}!tokens@{tokens}}
\index{tokens@{tokens}!Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}}
\subsubsection[{tokens}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line\+::tokens}}\label{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a7b9733ab4e44bc13a88597c991456611}
\hypertarget{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a5551a4b3d3109569b4c49cea032c55d9}{\index{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}!transient@{transient}}
\index{transient@{transient}!Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}}
\subsubsection[{transient}]{\setlength{\rightskip}{0pt plus 5cm}bool Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line\+::transient}}\label{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a5551a4b3d3109569b4c49cea032c55d9}
\hypertarget{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a1e5aadfd264aca5367477990c9715df0}{\index{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}!valid@{valid}}
\index{valid@{valid}!Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line@{Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line}}
\subsubsection[{valid}]{\setlength{\rightskip}{0pt plus 5cm}bool Simulator\+::\+Z\+L\+C\+D\+M\+A\+::\+Cache\+::\+Line\+::valid}}\label{struct_simulator_1_1_z_l_c_d_m_a_1_1_cache_1_1_line_a1e5aadfd264aca5367477990c9715df0}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
arch/mem/zlcdma/\hyperlink{zlcdma_2_cache_8h}{Cache.\+h}\end{DoxyCompactItemize}
