
bootloader.elf:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000080000 <_start>:
   80000:	14080001 	b	280004 <skip>
	...

0000000000280004 <skip>:
  280004:	b26403ff 	mov	sp, #0x10000000            	// #268435456
  280008:	94000002 	bl	280010 <notmain>

000000000028000c <hang>:
  28000c:	14000000 	b	28000c <hang>

0000000000280010 <notmain>:
  280010:	a9ab7bfd 	stp	x29, x30, [sp, #-336]!
  280014:	52984000 	mov	w0, #0xc200                	// #49664
  280018:	72a00020 	movk	w0, #0x1, lsl #16
  28001c:	910003fd 	mov	x29, sp
  280020:	a90153f3 	stp	x19, x20, [sp, #16]
  280024:	528a0a93 	mov	w19, #0x5054                	// #20564
  280028:	a9025bf5 	stp	x21, x22, [sp, #32]
  28002c:	72a7e433 	movk	w19, #0x3f21, lsl #16
  280030:	a90363f7 	stp	x23, x24, [sp, #48]
  280034:	a9046bf9 	stp	x25, x26, [sp, #64]
  280038:	940000cc 	bl	280368 <uart_init>
  28003c:	528a0900 	mov	w0, #0x5048                	// #20552
  280040:	528000c1 	mov	w1, #0x6                   	// #6
  280044:	72a7e420 	movk	w0, #0x3f21, lsl #16
  280048:	94000085 	bl	28025c <PUT32>
  28004c:	5281f400 	mov	w0, #0xfa0                 	// #4000
  280050:	94000080 	bl	280250 <delay_ms>
  280054:	528002a0 	mov	w0, #0x15                  	// #21
  280058:	940000b4 	bl	280328 <uart_putc>
  28005c:	2a1303e0 	mov	w0, w19
  280060:	94000083 	bl	28026c <GET32>
  280064:	72000017 	ands	w23, w0, #0x1
  280068:	54ffff20 	b.eq	28004c <notmain+0x3c>  // b.none
  28006c:	9400009d 	bl	2802e0 <uart_getc>
  280070:	12001c00 	and	w0, w0, #0xff
  280074:	390143a0 	strb	w0, [x29, #80]
  280078:	52801019 	mov	w25, #0x80                  	// #128
  28007c:	52a00116 	mov	w22, #0x80000               	// #524288
  280080:	910353b5 	add	x21, x29, #0xd4
  280084:	52801ff8 	mov	w24, #0xff                  	// #255
  280088:	72a00519 	movk	w25, #0x28, lsl #16
  28008c:	7100101f 	cmp	w0, #0x4
  280090:	54000540 	b.eq	280138 <notmain+0x128>  // b.none
  280094:	d503201f 	nop
  280098:	7100041f 	cmp	w0, #0x1
  28009c:	540006c1 	b.ne	280174 <notmain+0x164>  // b.any
  2800a0:	910147b3 	add	x19, x29, #0x51
  2800a4:	2a1703f4 	mov	w20, w23
  2800a8:	9400008e 	bl	2802e0 <uart_getc>
  2800ac:	38001660 	strb	w0, [x19], #1
  2800b0:	0b200294 	add	w20, w20, w0, uxtb
  2800b4:	eb15027f 	cmp	x19, x21
  2800b8:	54ffff81 	b.ne	2800a8 <notmain+0x98>  // b.any
  2800bc:	394147a0 	ldrb	w0, [x29, #81]
  2800c0:	39414ba1 	ldrb	w1, [x29, #82]
  2800c4:	4b000300 	sub	w0, w24, w0
  2800c8:	6b00003f 	cmp	w1, w0
  2800cc:	540004e1 	b.ne	280168 <notmain+0x158>  // b.any
  2800d0:	39434fa0 	ldrb	w0, [x29, #211]
  2800d4:	4b000294 	sub	w20, w20, w0
  2800d8:	6b34001f 	cmp	w0, w20, uxtb
  2800dc:	54000060 	b.eq	2800e8 <notmain+0xd8>  // b.none
  2800e0:	528002a0 	mov	w0, #0x15                  	// #21
  2800e4:	94000091 	bl	280328 <uart_putc>
  2800e8:	910143a0 	add	x0, x29, #0x50
  2800ec:	91014fb3 	add	x19, x29, #0x53
  2800f0:	91020c1a 	add	x26, x0, #0x83
  2800f4:	2a1603e0 	mov	w0, w22
  2800f8:	38401661 	ldrb	w1, [x19], #1
  2800fc:	11000414 	add	w20, w0, #0x1
  280100:	94000059 	bl	280264 <PUT8>
  280104:	2a1403e0 	mov	w0, w20
  280108:	eb13035f 	cmp	x26, x19
  28010c:	54ffff61 	b.ne	2800f8 <notmain+0xe8>  // b.any
  280110:	110202d6 	add	w22, w22, #0x80
  280114:	6b1902df 	cmp	w22, w25
  280118:	54000240 	b.eq	280160 <notmain+0x150>  // b.none
  28011c:	528000c0 	mov	w0, #0x6                   	// #6
  280120:	94000082 	bl	280328 <uart_putc>
  280124:	9400006f 	bl	2802e0 <uart_getc>
  280128:	12001c00 	and	w0, w0, #0xff
  28012c:	390143a0 	strb	w0, [x29, #80]
  280130:	7100101f 	cmp	w0, #0x4
  280134:	54fffb21 	b.ne	280098 <notmain+0x88>  // b.any
  280138:	528000c0 	mov	w0, #0x6                   	// #6
  28013c:	9400007b 	bl	280328 <uart_putc>
  280140:	52a00100 	mov	w0, #0x80000               	// #524288
  280144:	94000050 	bl	280284 <BRANCHTO>
  280148:	a94153f3 	ldp	x19, x20, [sp, #16]
  28014c:	a9425bf5 	ldp	x21, x22, [sp, #32]
  280150:	a94363f7 	ldp	x23, x24, [sp, #48]
  280154:	a9446bf9 	ldp	x25, x26, [sp, #64]
  280158:	a8d57bfd 	ldp	x29, x30, [sp], #336
  28015c:	1400000d 	b	280190 <reboot>
  280160:	528002a0 	mov	w0, #0x15                  	// #21
  280164:	94000071 	bl	280328 <uart_putc>
  280168:	394143a0 	ldrb	w0, [x29, #80]
  28016c:	7100101f 	cmp	w0, #0x4
  280170:	54fffe80 	b.eq	280140 <notmain+0x130>  // b.none
  280174:	94000007 	bl	280190 <reboot>
  280178:	a94153f3 	ldp	x19, x20, [sp, #16]
  28017c:	a9425bf5 	ldp	x21, x22, [sp, #32]
  280180:	a94363f7 	ldp	x23, x24, [sp, #48]
  280184:	a9446bf9 	ldp	x25, x26, [sp, #64]
  280188:	a8d57bfd 	ldp	x29, x30, [sp], #336
  28018c:	14000001 	b	280190 <reboot>

0000000000280190 <reboot>:
  280190:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  280194:	910003fd 	mov	x29, sp
  280198:	f9000bf3 	str	x19, [sp, #16]
  28019c:	5290d413 	mov	w19, #0x86a0                	// #34464
  2801a0:	72a00033 	movk	w19, #0x1, lsl #16
  2801a4:	d503201f 	nop
  2801a8:	94000039 	bl	28028c <DUMMY>
  2801ac:	71000673 	subs	w19, w19, #0x1
  2801b0:	54ffffc1 	b.ne	2801a8 <reboot+0x18>  // b.any
  2801b4:	52800021 	mov	w1, #0x1                   	// #1
  2801b8:	52800480 	mov	w0, #0x24                  	// #36
  2801bc:	72ab4001 	movk	w1, #0x5a00, lsl #16
  2801c0:	72a7e200 	movk	w0, #0x3f10, lsl #16
  2801c4:	94000026 	bl	28025c <PUT32>
  2801c8:	52800401 	mov	w1, #0x20                  	// #32
  2801cc:	52800380 	mov	w0, #0x1c                  	// #28
  2801d0:	72ab4001 	movk	w1, #0x5a00, lsl #16
  2801d4:	72a7e200 	movk	w0, #0x3f10, lsl #16
  2801d8:	94000021 	bl	28025c <PUT32>
  2801dc:	14000000 	b	2801dc <reboot+0x4c>

00000000002801e0 <delay>:
  2801e0:	1400002c 	b	280290 <CYCLE_DELAY>
  2801e4:	d503201f 	nop

00000000002801e8 <timer_get_time>:
  2801e8:	52860080 	mov	w0, #0x3004                	// #12292
  2801ec:	72a7e000 	movk	w0, #0x3f00, lsl #16
  2801f0:	1400001f 	b	28026c <GET32>
  2801f4:	d503201f 	nop

00000000002801f8 <delay_us>:
  2801f8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  2801fc:	910003fd 	mov	x29, sp
  280200:	f90013f5 	str	x21, [sp, #32]
  280204:	2a0003f5 	mov	w21, w0
  280208:	52860080 	mov	w0, #0x3004                	// #12292
  28020c:	a90153f3 	stp	x19, x20, [sp, #16]
  280210:	72a7e000 	movk	w0, #0x3f00, lsl #16
  280214:	52860093 	mov	w19, #0x3004                	// #12292
  280218:	94000015 	bl	28026c <GET32>
  28021c:	2a0003f4 	mov	w20, w0
  280220:	72a7e013 	movk	w19, #0x3f00, lsl #16
  280224:	d503201f 	nop
  280228:	2a1303e0 	mov	w0, w19
  28022c:	94000010 	bl	28026c <GET32>
  280230:	4b140000 	sub	w0, w0, w20
  280234:	6b15001f 	cmp	w0, w21
  280238:	54ffff83 	b.cc	280228 <delay_us+0x30>  // b.lo, b.ul, b.last
  28023c:	a94153f3 	ldp	x19, x20, [sp, #16]
  280240:	f94013f5 	ldr	x21, [sp, #32]
  280244:	a8c37bfd 	ldp	x29, x30, [sp], #48
  280248:	d65f03c0 	ret
  28024c:	d503201f 	nop

0000000000280250 <delay_ms>:
  280250:	52807d01 	mov	w1, #0x3e8                 	// #1000
  280254:	1b017c00 	mul	w0, w0, w1
  280258:	17ffffe8 	b	2801f8 <delay_us>

000000000028025c <PUT32>:
  28025c:	b9000001 	str	w1, [x0]
  280260:	d65f03c0 	ret

0000000000280264 <PUT8>:
  280264:	39000001 	strb	w1, [x0]
  280268:	d65f03c0 	ret

000000000028026c <GET32>:
  28026c:	b9400000 	ldr	w0, [x0]
  280270:	d65f03c0 	ret

0000000000280274 <GET8>:
  280274:	39400000 	ldrb	w0, [x0]
  280278:	d65f03c0 	ret

000000000028027c <GETPC>:
  28027c:	aa1e03e0 	mov	x0, x30
  280280:	d65f03c0 	ret

0000000000280284 <BRANCHTO>:
  280284:	2a0003fe 	mov	w30, w0
  280288:	d65f03c0 	ret

000000000028028c <DUMMY>:
  28028c:	d65f03c0 	ret

0000000000280290 <CYCLE_DELAY>:
  280290:	f1000400 	subs	x0, x0, #0x1
  280294:	54ffffe1 	b.ne	280290 <CYCLE_DELAY>  // b.any
  280298:	d65f03c0 	ret
  28029c:	00000000 	.inst	0x00000000 ; undefined

00000000002802a0 <uart_can_getc>:
  2802a0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  2802a4:	528a0a80 	mov	w0, #0x5054                	// #20564
  2802a8:	72a7e420 	movk	w0, #0x3f21, lsl #16
  2802ac:	910003fd 	mov	x29, sp
  2802b0:	97ffffef 	bl	28026c <GET32>
  2802b4:	12000000 	and	w0, w0, #0x1
  2802b8:	a8c17bfd 	ldp	x29, x30, [sp], #16
  2802bc:	d65f03c0 	ret

00000000002802c0 <uart_can_putc>:
  2802c0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  2802c4:	528a0a80 	mov	w0, #0x5054                	// #20564
  2802c8:	72a7e420 	movk	w0, #0x3f21, lsl #16
  2802cc:	910003fd 	mov	x29, sp
  2802d0:	97ffffe7 	bl	28026c <GET32>
  2802d4:	121b0000 	and	w0, w0, #0x20
  2802d8:	a8c17bfd 	ldp	x29, x30, [sp], #16
  2802dc:	d65f03c0 	ret

00000000002802e0 <uart_getc>:
  2802e0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  2802e4:	910003fd 	mov	x29, sp
  2802e8:	f9000bf3 	str	x19, [sp, #16]
  2802ec:	528a0a93 	mov	w19, #0x5054                	// #20564
  2802f0:	72a7e433 	movk	w19, #0x3f21, lsl #16
  2802f4:	d503201f 	nop
  2802f8:	2a1303e0 	mov	w0, w19
  2802fc:	97ffffdc 	bl	28026c <GET32>
  280300:	7200001f 	tst	w0, #0x1
  280304:	54ffffa0 	b.eq	2802f8 <uart_getc+0x18>  // b.none
  280308:	528a0800 	mov	w0, #0x5040                	// #20544
  28030c:	72a7e420 	movk	w0, #0x3f21, lsl #16
  280310:	97ffffd7 	bl	28026c <GET32>
  280314:	f9400bf3 	ldr	x19, [sp, #16]
  280318:	12001c00 	and	w0, w0, #0xff
  28031c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  280320:	d65f03c0 	ret
  280324:	d503201f 	nop

0000000000280328 <uart_putc>:
  280328:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  28032c:	910003fd 	mov	x29, sp
  280330:	a90153f3 	stp	x19, x20, [sp, #16]
  280334:	528a0a93 	mov	w19, #0x5054                	// #20564
  280338:	2a0003f4 	mov	w20, w0
  28033c:	72a7e433 	movk	w19, #0x3f21, lsl #16
  280340:	2a1303e0 	mov	w0, w19
  280344:	97ffffca 	bl	28026c <GET32>
  280348:	721b001f 	tst	w0, #0x20
  28034c:	54ffffa0 	b.eq	280340 <uart_putc+0x18>  // b.none
  280350:	2a1403e1 	mov	w1, w20
  280354:	528a0800 	mov	w0, #0x5040                	// #20544
  280358:	a94153f3 	ldp	x19, x20, [sp, #16]
  28035c:	72a7e420 	movk	w0, #0x3f21, lsl #16
  280360:	a8c27bfd 	ldp	x29, x30, [sp], #32
  280364:	17ffffbe 	b	28025c <PUT32>

0000000000280368 <uart_init>:
  280368:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  28036c:	52800021 	mov	w1, #0x1                   	// #1
  280370:	910003fd 	mov	x29, sp
  280374:	a90153f3 	stp	x19, x20, [sp, #16]
  280378:	2a0003f3 	mov	w19, w0
  28037c:	528a0080 	mov	w0, #0x5004                	// #20484
  280380:	528a0c14 	mov	w20, #0x5060                	// #20576
  280384:	72a7e420 	movk	w0, #0x3f21, lsl #16
  280388:	97ffffb5 	bl	28025c <PUT32>
  28038c:	72a7e434 	movk	w20, #0x3f21, lsl #16
  280390:	11000673 	add	w19, w19, #0x1
  280394:	9400002c 	bl	280444 <DSB>
  280398:	528a0880 	mov	w0, #0x5044                	// #20548
  28039c:	52800001 	mov	w1, #0x0                   	// #0
  2803a0:	72a7e420 	movk	w0, #0x3f21, lsl #16
  2803a4:	97ffffae 	bl	28025c <PUT32>
  2803a8:	2a1403e0 	mov	w0, w20
  2803ac:	52800001 	mov	w1, #0x0                   	// #0
  2803b0:	97ffffab 	bl	28025c <PUT32>
  2803b4:	531d7273 	lsl	w19, w19, #3
  2803b8:	528a0980 	mov	w0, #0x504c                	// #20556
  2803bc:	52800061 	mov	w1, #0x3                   	// #3
  2803c0:	72a7e420 	movk	w0, #0x3f21, lsl #16
  2803c4:	97ffffa6 	bl	28025c <PUT32>
  2803c8:	528a0a00 	mov	w0, #0x5050                	// #20560
  2803cc:	52800001 	mov	w1, #0x0                   	// #0
  2803d0:	72a7e420 	movk	w0, #0x3f21, lsl #16
  2803d4:	97ffffa2 	bl	28025c <PUT32>
  2803d8:	528a0900 	mov	w0, #0x5048                	// #20552
  2803dc:	528000c1 	mov	w1, #0x6                   	// #6
  2803e0:	72a7e420 	movk	w0, #0x3f21, lsl #16
  2803e4:	97ffff9e 	bl	28025c <PUT32>
  2803e8:	52965001 	mov	w1, #0xb280                	// #45696
  2803ec:	528a0d00 	mov	w0, #0x5068                	// #20584
  2803f0:	72a1dcc1 	movk	w1, #0xee6, lsl #16
  2803f4:	72a7e420 	movk	w0, #0x3f21, lsl #16
  2803f8:	1ad30821 	udiv	w1, w1, w19
  2803fc:	97ffff98 	bl	28025c <PUT32>
  280400:	52800041 	mov	w1, #0x2                   	// #2
  280404:	528001c0 	mov	w0, #0xe                   	// #14
  280408:	9400002a 	bl	2804b0 <gpio_set_function>
  28040c:	52800041 	mov	w1, #0x2                   	// #2
  280410:	528001e0 	mov	w0, #0xf                   	// #15
  280414:	94000027 	bl	2804b0 <gpio_set_function>
  280418:	52800001 	mov	w1, #0x0                   	// #0
  28041c:	528001c0 	mov	w0, #0xe                   	// #14
  280420:	940000a6 	bl	2806b8 <gpio_set_pullupdownoff>
  280424:	52800001 	mov	w1, #0x0                   	// #0
  280428:	528001e0 	mov	w0, #0xf                   	// #15
  28042c:	940000a3 	bl	2806b8 <gpio_set_pullupdownoff>
  280430:	2a1403e0 	mov	w0, w20
  280434:	52800061 	mov	w1, #0x3                   	// #3
  280438:	a94153f3 	ldp	x19, x20, [sp, #16]
  28043c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  280440:	17ffff87 	b	28025c <PUT32>

0000000000280444 <DSB>:
  280444:	d5033f9f 	dsb	sy
  280448:	d65f03c0 	ret

000000000028044c <DMB>:
  28044c:	d5033fbf 	dmb	sy
  280450:	d65f03c0 	ret

0000000000280454 <ISB>:
  280454:	d5033fdf 	isb
  280458:	d65f03c0 	ret
  28045c:	00000000 	.inst	0x00000000 ; undefined

0000000000280460 <gpio_init>:
  280460:	52800020 	mov	w0, #0x1                   	// #1
  280464:	d65f03c0 	ret

0000000000280468 <put_in_register>:
  280468:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  28046c:	910003fd 	mov	x29, sp
  280470:	a90153f3 	stp	x19, x20, [sp, #16]
  280474:	53057c33 	lsr	w19, w1, #5
  280478:	f90013f5 	str	x21, [sp, #32]
  28047c:	12001034 	and	w20, w1, #0x1f
  280480:	2a0203f5 	mov	w21, w2
  280484:	0b130813 	add	w19, w0, w19, lsl #2
  280488:	2a1303e0 	mov	w0, w19
  28048c:	97ffff78 	bl	28026c <GET32>
  280490:	1ad422b4 	lsl	w20, w21, w20
  280494:	f94013f5 	ldr	x21, [sp, #32]
  280498:	2a000281 	orr	w1, w20, w0
  28049c:	2a1303e0 	mov	w0, w19
  2804a0:	a94153f3 	ldp	x19, x20, [sp, #16]
  2804a4:	a8c37bfd 	ldp	x29, x30, [sp], #48
  2804a8:	17ffff6d 	b	28025c <PUT32>
  2804ac:	d503201f 	nop

00000000002804b0 <gpio_set_function>:
  2804b0:	7100d41f 	cmp	w0, #0x35
  2804b4:	7a479822 	ccmp	w1, #0x7, #0x2, ls  // ls = plast
  2804b8:	540003e8 	b.hi	280534 <gpio_set_function+0x84>  // b.pmore
  2804bc:	529999a2 	mov	w2, #0xcccd                	// #52429
  2804c0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  2804c4:	72b99982 	movk	w2, #0xcccc, lsl #16
  2804c8:	910003fd 	mov	x29, sp
  2804cc:	9ba27c02 	umull	x2, w0, w2
  2804d0:	a90153f3 	stp	x19, x20, [sp, #16]
  2804d4:	a9025bf5 	stp	x21, x22, [sp, #32]
  2804d8:	52a1f915 	mov	w21, #0xfc80000             	// #264765440
  2804dc:	2a0003f6 	mov	w22, w0
  2804e0:	2a0103f4 	mov	w20, w1
  2804e4:	d363fc53 	lsr	x19, x2, #35
  2804e8:	0b150275 	add	w21, w19, w21
  2804ec:	0b130a73 	add	w19, w19, w19, lsl #2
  2804f0:	531e76b5 	lsl	w21, w21, #2
  2804f4:	4b1306d3 	sub	w19, w22, w19, lsl #1
  2804f8:	2a1503e0 	mov	w0, w21
  2804fc:	97ffff5c 	bl	28026c <GET32>
  280500:	0b130673 	add	w19, w19, w19, lsl #1
  280504:	528000e2 	mov	w2, #0x7                   	// #7
  280508:	1ad32042 	lsl	w2, w2, w19
  28050c:	0a220002 	bic	w2, w0, w2
  280510:	1ad32281 	lsl	w1, w20, w19
  280514:	2a1503e0 	mov	w0, w21
  280518:	2a020021 	orr	w1, w1, w2
  28051c:	97ffff50 	bl	28025c <PUT32>
  280520:	52800020 	mov	w0, #0x1                   	// #1
  280524:	a94153f3 	ldp	x19, x20, [sp, #16]
  280528:	a9425bf5 	ldp	x21, x22, [sp, #32]
  28052c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  280530:	d65f03c0 	ret
  280534:	12800000 	mov	w0, #0xffffffff            	// #-1
  280538:	d65f03c0 	ret
  28053c:	d503201f 	nop

0000000000280540 <gpio_set_input>:
  280540:	52800001 	mov	w1, #0x0                   	// #0
  280544:	17ffffdb 	b	2804b0 <gpio_set_function>

0000000000280548 <gpio_set_output>:
  280548:	52800021 	mov	w1, #0x1                   	// #1
  28054c:	17ffffd9 	b	2804b0 <gpio_set_function>

0000000000280550 <gpio_read>:
  280550:	7100d41f 	cmp	w0, #0x35
  280554:	54000208 	b.hi	280594 <gpio_read+0x44>  // b.pmore
  280558:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  28055c:	910003fd 	mov	x29, sp
  280560:	f9000bf3 	str	x19, [sp, #16]
  280564:	2a0003f3 	mov	w19, w0
  280568:	528001a0 	mov	w0, #0xd                   	// #13
  28056c:	72a1f900 	movk	w0, #0xfc8, lsl #16
  280570:	0b531400 	add	w0, w0, w19, lsr #5
  280574:	12001273 	and	w19, w19, #0x1f
  280578:	531e7400 	lsl	w0, w0, #2
  28057c:	97ffff3c 	bl	28026c <GET32>
  280580:	1ad32400 	lsr	w0, w0, w19
  280584:	f9400bf3 	ldr	x19, [sp, #16]
  280588:	12000000 	and	w0, w0, #0x1
  28058c:	a8c27bfd 	ldp	x29, x30, [sp], #32
  280590:	d65f03c0 	ret
  280594:	12800000 	mov	w0, #0xffffffff            	// #-1
  280598:	d65f03c0 	ret
  28059c:	d503201f 	nop

00000000002805a0 <gpio_write>:
  2805a0:	7100d41f 	cmp	w0, #0x35
  2805a4:	540005c8 	b.hi	28065c <gpio_write+0xbc>  // b.pmore
  2805a8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
  2805ac:	529999a2 	mov	w2, #0xcccd                	// #52429
  2805b0:	72b99982 	movk	w2, #0xcccc, lsl #16
  2805b4:	910003fd 	mov	x29, sp
  2805b8:	a90153f3 	stp	x19, x20, [sp, #16]
  2805bc:	2a0003f4 	mov	w20, w0
  2805c0:	52a1f900 	mov	w0, #0xfc80000             	// #264765440
  2805c4:	f90013f5 	str	x21, [sp, #32]
  2805c8:	2a0103f5 	mov	w21, w1
  2805cc:	9ba27e82 	umull	x2, w20, w2
  2805d0:	d363fc53 	lsr	x19, x2, #35
  2805d4:	0b000260 	add	w0, w19, w0
  2805d8:	0b130a73 	add	w19, w19, w19, lsl #2
  2805dc:	531e7400 	lsl	w0, w0, #2
  2805e0:	97ffff23 	bl	28026c <GET32>
  2805e4:	4b130693 	sub	w19, w20, w19, lsl #1
  2805e8:	0b130673 	add	w19, w19, w19, lsl #1
  2805ec:	1ad32413 	lsr	w19, w0, w19
  2805f0:	12000a73 	and	w19, w19, #0x7
  2805f4:	7100067f 	cmp	w19, #0x1
  2805f8:	540002e1 	b.ne	280654 <gpio_write+0xb4>  // b.any
  2805fc:	710006bf 	cmp	w21, #0x1
  280600:	54000160 	b.eq	28062c <gpio_write+0x8c>  // b.none
  280604:	52800500 	mov	w0, #0x28                  	// #40
  280608:	2a1303e2 	mov	w2, w19
  28060c:	72a7e400 	movk	w0, #0x3f20, lsl #16
  280610:	2a1403e1 	mov	w1, w20
  280614:	97ffff95 	bl	280468 <put_in_register>
  280618:	2a1303e0 	mov	w0, w19
  28061c:	a94153f3 	ldp	x19, x20, [sp, #16]
  280620:	f94013f5 	ldr	x21, [sp, #32]
  280624:	a8c37bfd 	ldp	x29, x30, [sp], #48
  280628:	d65f03c0 	ret
  28062c:	52800380 	mov	w0, #0x1c                  	// #28
  280630:	2a1503e2 	mov	w2, w21
  280634:	2a1403e1 	mov	w1, w20
  280638:	72a7e400 	movk	w0, #0x3f20, lsl #16
  28063c:	97ffff8b 	bl	280468 <put_in_register>
  280640:	2a1503e0 	mov	w0, w21
  280644:	f94013f5 	ldr	x21, [sp, #32]
  280648:	a94153f3 	ldp	x19, x20, [sp, #16]
  28064c:	a8c37bfd 	ldp	x29, x30, [sp], #48
  280650:	d65f03c0 	ret
  280654:	12800000 	mov	w0, #0xffffffff            	// #-1
  280658:	17fffff1 	b	28061c <gpio_write+0x7c>
  28065c:	12800000 	mov	w0, #0xffffffff            	// #-1
  280660:	d65f03c0 	ret
  280664:	d503201f 	nop

0000000000280668 <gpio_set_on>:
  280668:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  28066c:	2a0003e1 	mov	w1, w0
  280670:	52800380 	mov	w0, #0x1c                  	// #28
  280674:	52800022 	mov	w2, #0x1                   	// #1
  280678:	910003fd 	mov	x29, sp
  28067c:	72a7e400 	movk	w0, #0x3f20, lsl #16
  280680:	97ffff7a 	bl	280468 <put_in_register>
  280684:	52800020 	mov	w0, #0x1                   	// #1
  280688:	a8c17bfd 	ldp	x29, x30, [sp], #16
  28068c:	d65f03c0 	ret

0000000000280690 <gpio_set_off>:
  280690:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  280694:	2a0003e1 	mov	w1, w0
  280698:	52800500 	mov	w0, #0x28                  	// #40
  28069c:	52800022 	mov	w2, #0x1                   	// #1
  2806a0:	910003fd 	mov	x29, sp
  2806a4:	72a7e400 	movk	w0, #0x3f20, lsl #16
  2806a8:	97ffff70 	bl	280468 <put_in_register>
  2806ac:	52800020 	mov	w0, #0x1                   	// #1
  2806b0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  2806b4:	d65f03c0 	ret

00000000002806b8 <gpio_set_pullupdownoff>:
  2806b8:	7100d41f 	cmp	w0, #0x35
  2806bc:	54000408 	b.hi	28073c <gpio_set_pullupdownoff+0x84>  // b.pmore
  2806c0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  2806c4:	910003fd 	mov	x29, sp
  2806c8:	a90153f3 	stp	x19, x20, [sp, #16]
  2806cc:	2a0003f3 	mov	w19, w0
  2806d0:	52801280 	mov	w0, #0x94                  	// #148
  2806d4:	52800034 	mov	w20, #0x1                   	// #1
  2806d8:	72a7e400 	movk	w0, #0x3f20, lsl #16
  2806dc:	97fffee0 	bl	28025c <PUT32>
  2806e0:	528015e0 	mov	w0, #0xaf                  	// #175
  2806e4:	97fffeeb 	bl	280290 <CYCLE_DELAY>
  2806e8:	528004c0 	mov	w0, #0x26                  	// #38
  2806ec:	12001261 	and	w1, w19, #0x1f
  2806f0:	72a1f900 	movk	w0, #0xfc8, lsl #16
  2806f4:	0b531413 	add	w19, w0, w19, lsr #5
  2806f8:	1ac12281 	lsl	w1, w20, w1
  2806fc:	531e7673 	lsl	w19, w19, #2
  280700:	2a1303e0 	mov	w0, w19
  280704:	97fffed6 	bl	28025c <PUT32>
  280708:	528015e0 	mov	w0, #0xaf                  	// #175
  28070c:	97fffee1 	bl	280290 <CYCLE_DELAY>
  280710:	52801280 	mov	w0, #0x94                  	// #148
  280714:	52800001 	mov	w1, #0x0                   	// #0
  280718:	72a7e400 	movk	w0, #0x3f20, lsl #16
  28071c:	97fffed0 	bl	28025c <PUT32>
  280720:	2a1303e0 	mov	w0, w19
  280724:	52800001 	mov	w1, #0x0                   	// #0
  280728:	97fffecd 	bl	28025c <PUT32>
  28072c:	2a1403e0 	mov	w0, w20
  280730:	a94153f3 	ldp	x19, x20, [sp, #16]
  280734:	a8c27bfd 	ldp	x29, x30, [sp], #32
  280738:	d65f03c0 	ret
  28073c:	12800000 	mov	w0, #0xffffffff            	// #-1
  280740:	d65f03c0 	ret
  280744:	d503201f 	nop

0000000000280748 <gpio_set_pullup>:
  280748:	52800041 	mov	w1, #0x2                   	// #2
  28074c:	17ffffdb 	b	2806b8 <gpio_set_pullupdownoff>

0000000000280750 <gpio_set_pulldown>:
  280750:	52800021 	mov	w1, #0x1                   	// #1
  280754:	17ffffd9 	b	2806b8 <gpio_set_pullupdownoff>

0000000000280758 <gpio_pud_off>:
  280758:	52800001 	mov	w1, #0x0                   	// #0
  28075c:	17ffffd7 	b	2806b8 <gpio_set_pullupdownoff>

0000000000280760 <gpio_event_rising_edge_sync>:
  280760:	7100d41f 	cmp	w0, #0x35
  280764:	54000168 	b.hi	280790 <gpio_event_rising_edge_sync+0x30>  // b.pmore
  280768:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  28076c:	2a0103e2 	mov	w2, w1
  280770:	2a0003e1 	mov	w1, w0
  280774:	52800980 	mov	w0, #0x4c                  	// #76
  280778:	910003fd 	mov	x29, sp
  28077c:	72a7e400 	movk	w0, #0x3f20, lsl #16
  280780:	97ffff3a 	bl	280468 <put_in_register>
  280784:	52800020 	mov	w0, #0x1                   	// #1
  280788:	a8c17bfd 	ldp	x29, x30, [sp], #16
  28078c:	d65f03c0 	ret
  280790:	12800000 	mov	w0, #0xffffffff            	// #-1
  280794:	d65f03c0 	ret

0000000000280798 <gpio_event_falling_edge_sync>:
  280798:	7100d41f 	cmp	w0, #0x35
  28079c:	54000168 	b.hi	2807c8 <gpio_event_falling_edge_sync+0x30>  // b.pmore
  2807a0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  2807a4:	2a0103e2 	mov	w2, w1
  2807a8:	2a0003e1 	mov	w1, w0
  2807ac:	52800b00 	mov	w0, #0x58                  	// #88
  2807b0:	910003fd 	mov	x29, sp
  2807b4:	72a7e400 	movk	w0, #0x3f20, lsl #16
  2807b8:	97ffff2c 	bl	280468 <put_in_register>
  2807bc:	52800020 	mov	w0, #0x1                   	// #1
  2807c0:	a8c17bfd 	ldp	x29, x30, [sp], #16
  2807c4:	d65f03c0 	ret
  2807c8:	12800000 	mov	w0, #0xffffffff            	// #-1
  2807cc:	d65f03c0 	ret

00000000002807d0 <gpio_event_rising_edge_async>:
  2807d0:	7100d41f 	cmp	w0, #0x35
  2807d4:	54000168 	b.hi	280800 <gpio_event_rising_edge_async+0x30>  // b.pmore
  2807d8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  2807dc:	2a0103e2 	mov	w2, w1
  2807e0:	2a0003e1 	mov	w1, w0
  2807e4:	52800f80 	mov	w0, #0x7c                  	// #124
  2807e8:	910003fd 	mov	x29, sp
  2807ec:	72a7e400 	movk	w0, #0x3f20, lsl #16
  2807f0:	97ffff1e 	bl	280468 <put_in_register>
  2807f4:	52800020 	mov	w0, #0x1                   	// #1
  2807f8:	a8c17bfd 	ldp	x29, x30, [sp], #16
  2807fc:	d65f03c0 	ret
  280800:	12800000 	mov	w0, #0xffffffff            	// #-1
  280804:	d65f03c0 	ret

0000000000280808 <gpio_event_falling_edge_async>:
  280808:	7100d41f 	cmp	w0, #0x35
  28080c:	54000168 	b.hi	280838 <gpio_event_falling_edge_async+0x30>  // b.pmore
  280810:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  280814:	2a0103e2 	mov	w2, w1
  280818:	2a0003e1 	mov	w1, w0
  28081c:	52801100 	mov	w0, #0x88                  	// #136
  280820:	910003fd 	mov	x29, sp
  280824:	72a7e400 	movk	w0, #0x3f20, lsl #16
  280828:	97ffff10 	bl	280468 <put_in_register>
  28082c:	52800020 	mov	w0, #0x1                   	// #1
  280830:	a8c17bfd 	ldp	x29, x30, [sp], #16
  280834:	d65f03c0 	ret
  280838:	12800000 	mov	w0, #0xffffffff            	// #-1
  28083c:	d65f03c0 	ret

0000000000280840 <gpio_event_highlevel>:
  280840:	7100d41f 	cmp	w0, #0x35
  280844:	54000168 	b.hi	280870 <gpio_event_highlevel+0x30>  // b.pmore
  280848:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  28084c:	2a0103e2 	mov	w2, w1
  280850:	2a0003e1 	mov	w1, w0
  280854:	52800c80 	mov	w0, #0x64                  	// #100
  280858:	910003fd 	mov	x29, sp
  28085c:	72a7e400 	movk	w0, #0x3f20, lsl #16
  280860:	97ffff02 	bl	280468 <put_in_register>
  280864:	52800020 	mov	w0, #0x1                   	// #1
  280868:	a8c17bfd 	ldp	x29, x30, [sp], #16
  28086c:	d65f03c0 	ret
  280870:	12800000 	mov	w0, #0xffffffff            	// #-1
  280874:	d65f03c0 	ret

0000000000280878 <gpio_event_lowlevel>:
  280878:	17ffffba 	b	280760 <gpio_event_rising_edge_sync>
  28087c:	d503201f 	nop

0000000000280880 <gpio_event_detected>:
  280880:	7100d41f 	cmp	w0, #0x35
  280884:	54000208 	b.hi	2808c4 <gpio_event_detected+0x44>  // b.pmore
  280888:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
  28088c:	910003fd 	mov	x29, sp
  280890:	f9000bf3 	str	x19, [sp, #16]
  280894:	2a0003f3 	mov	w19, w0
  280898:	52800200 	mov	w0, #0x10                  	// #16
  28089c:	72a1f900 	movk	w0, #0xfc8, lsl #16
  2808a0:	0b531400 	add	w0, w0, w19, lsr #5
  2808a4:	12001273 	and	w19, w19, #0x1f
  2808a8:	531e7400 	lsl	w0, w0, #2
  2808ac:	97fffe70 	bl	28026c <GET32>
  2808b0:	1ad32400 	lsr	w0, w0, w19
  2808b4:	f9400bf3 	ldr	x19, [sp, #16]
  2808b8:	12000000 	and	w0, w0, #0x1
  2808bc:	a8c27bfd 	ldp	x29, x30, [sp], #32
  2808c0:	d65f03c0 	ret
  2808c4:	12800000 	mov	w0, #0xffffffff            	// #-1
  2808c8:	d65f03c0 	ret
  2808cc:	d503201f 	nop

00000000002808d0 <gpio_event_clear>:
  2808d0:	7100d41f 	cmp	w0, #0x35
  2808d4:	54000168 	b.hi	280900 <gpio_event_clear+0x30>  // b.pmore
  2808d8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
  2808dc:	2a0003e1 	mov	w1, w0
  2808e0:	52800800 	mov	w0, #0x40                  	// #64
  2808e4:	52800022 	mov	w2, #0x1                   	// #1
  2808e8:	910003fd 	mov	x29, sp
  2808ec:	72a7e400 	movk	w0, #0x3f20, lsl #16
  2808f0:	97fffede 	bl	280468 <put_in_register>
  2808f4:	52800020 	mov	w0, #0x1                   	// #1
  2808f8:	a8c17bfd 	ldp	x29, x30, [sp], #16
  2808fc:	d65f03c0 	ret
  280900:	12800000 	mov	w0, #0xffffffff            	// #-1
  280904:	d65f03c0 	ret

Disassembly of section .comment:

0000000000000000 <.comment>:
   0:	3a434347 	ccmn	w26, w3, #0x7, mi  // mi = first
   4:	694c2820 	ldpsw	x0, x10, [x1, #96]
   8:	6f72616e 	umlsl2	v14.4s, v11.8h, v2.h[3]
   c:	43434720 	.inst	0x43434720 ; undefined
  10:	322e3720 	orr	w0, w25, #0xfffc0000
  14:	3130322d 	adds	w13, w17, #0xc0c
  18:	31312e37 	adds	w23, w17, #0xc4b
  1c:	2e372029 	usubl	v9.8h, v1.8b, v23.8b
  20:	20312e32 	.inst	0x20312e32 ; undefined
  24:	37313032 	tbnz	w18, #6, 2628 <_start-0x7d9d8>
  28:	31313031 	adds	w17, w1, #0xc4c
	...
