Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/User/Desktop/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug all --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Module_behav xil_defaultlib.Top_Module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC_Stall_Unit
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.PC_plus4adder
Compiling module xil_defaultlib.next_pc_mux
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.Immediate_propagation
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.BPU
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.ALU_Select
Compiling module xil_defaultlib.forwardA
Compiling module xil_defaultlib.forwardB
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IEx_IMem
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.IMem_IW
Compiling module xil_defaultlib.result_mux
Compiling module xil_defaultlib.Hazard_Unit
Compiling module xil_defaultlib.Top_Module
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Module_behav
