Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 25 19:32:51 2019
| Host         : DESKTOP-FKSGOEO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_sd_rw_timing_summary_routed.rpt -rpx top_sd_rw_timing_summary_routed.rpx -warn_on_violation
| Design       : top_sd_rw
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 274 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/x_counter_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/x_counter_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/x_counter_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/x_counter_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/x_counter_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/x_counter_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/x_counter_reg[9]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/y_counter_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/y_counter_reg[10]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/y_counter_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/y_counter_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/y_counter_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/y_counter_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/y_counter_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/y_counter_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/y_counter_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/y_counter_reg[8]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: u_data_gen/VGA_disp21/y_counter_reg[9]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: u_sd_ctrl_top/u_sd_init/div_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1606 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.270        0.000                      0                  341        0.094        0.000                      0                  341        7.000        0.000                       0                   263  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_wiz/inst/clk_in1               {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_1               {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_1               {10.000 20.000}    20.000          50.000          
  clkfbout_clk_wiz_1               {0.000 10.000}     20.000          50.000          
u_data_gen/clk_wiz01/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0               {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0               {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                    15.051        0.000                      0                  174        0.094        0.000                      0                  174        9.500        0.000                       0                   159  
  clk_out2_clk_wiz_1                    16.680        0.000                      0                   89        0.194        0.000                      0                   89        9.500        0.000                       0                    50  
  clkfbout_clk_wiz_1                                                                                                                                                                17.845        0.000                       0                     3  
u_data_gen/clk_wiz01/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                    34.501        0.000                      0                   53        0.188        0.000                      0                   53       19.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_1  clk_out1_clk_wiz_1        6.270        0.000                      0                   51        9.665        0.000                      0                   51  
clk_out1_clk_wiz_1  clk_out2_clk_wiz_1        7.131        0.000                      0                   17       10.005        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       15.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.051ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/sd_mosi_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.339ns (27.584%)  route 3.515ns (72.416%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.548     1.550    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X36Y22         FDCE                                         r  u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDCE (Prop_fdce_C_Q)         0.456     2.006 r  u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg[1]/Q
                         net (fo=14, routed)          1.964     3.970    u_sd_ctrl_top/u_sd_write/cmd_bit_cnt_reg__0[1]
    SLICE_X34Y14         LUT6 (Prop_lut6_I2_O)        0.124     4.094 r  u_sd_ctrl_top/u_sd_write/sd_mosi_i_23/O
                         net (fo=1, routed)           0.000     4.094    u_sd_ctrl_top/u_sd_write/sd_mosi_i_23_n_0
    SLICE_X34Y14         MUXF7 (Prop_muxf7_I1_O)      0.214     4.308 r  u_sd_ctrl_top/u_sd_write/sd_mosi_reg_i_17/O
                         net (fo=1, routed)           1.052     5.361    u_sd_ctrl_top/u_sd_write/sd_mosi_reg_i_17_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.297     5.658 f  u_sd_ctrl_top/u_sd_write/sd_mosi_i_9/O
                         net (fo=1, routed)           0.159     5.816    u_sd_ctrl_top/u_sd_write/sd_mosi_i_9_n_0
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124     5.940 f  u_sd_ctrl_top/u_sd_write/sd_mosi_i_2/O
                         net (fo=1, routed)           0.340     6.281    u_sd_ctrl_top/u_sd_write/sd_mosi_i_2_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.405 r  u_sd_ctrl_top/u_sd_write/sd_mosi_i_1__0/O
                         net (fo=1, routed)           0.000     6.405    u_sd_ctrl_top/u_sd_write/sd_mosi_i_1__0_n_0
    SLICE_X37Y23         FDPE                                         r  u_sd_ctrl_top/u_sd_write/sd_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.430    21.433    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X37Y23         FDPE                                         r  u_sd_ctrl_top/u_sd_write/sd_mosi_reg/C
                         clock pessimism              0.094    21.527    
                         clock uncertainty           -0.102    21.425    
    SLICE_X37Y23         FDPE (Setup_fdpe_C_D)        0.031    21.456    u_sd_ctrl_top/u_sd_write/sd_mosi_reg
  -------------------------------------------------------------------
                         required time                         21.456    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                 15.051    

Slack (MET) :             15.364ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.290ns (29.950%)  route 3.017ns (70.050%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 21.431 - 20.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.545     1.547    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X36Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     2.003 r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[0]/Q
                         net (fo=7, routed)           1.360     3.363    u_sd_ctrl_top/u_sd_write/data_cnt_reg_n_0_[0]
    SLICE_X36Y25         LUT3 (Prop_lut3_I1_O)        0.150     3.513 f  u_sd_ctrl_top/u_sd_write/data_cnt[7]_i_4/O
                         net (fo=3, routed)           0.688     4.202    u_sd_ctrl_top/u_sd_write/data_cnt[7]_i_4_n_0
    SLICE_X37Y24         LUT5 (Prop_lut5_I1_O)        0.358     4.560 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_5/O
                         net (fo=1, routed)           0.433     4.993    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_5_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.326     5.319 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.535     5.855    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1_n_0
    SLICE_X37Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.428    21.431    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X37Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]/C
                         clock pessimism              0.094    21.525    
                         clock uncertainty           -0.102    21.423    
    SLICE_X37Y25         FDCE (Setup_fdce_C_CE)      -0.205    21.218    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                 15.364    

Slack (MET) :             15.364ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 1.290ns (29.950%)  route 3.017ns (70.050%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 21.431 - 20.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.545     1.547    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X36Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     2.003 r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[0]/Q
                         net (fo=7, routed)           1.360     3.363    u_sd_ctrl_top/u_sd_write/data_cnt_reg_n_0_[0]
    SLICE_X36Y25         LUT3 (Prop_lut3_I1_O)        0.150     3.513 f  u_sd_ctrl_top/u_sd_write/data_cnt[7]_i_4/O
                         net (fo=3, routed)           0.688     4.202    u_sd_ctrl_top/u_sd_write/data_cnt[7]_i_4_n_0
    SLICE_X37Y24         LUT5 (Prop_lut5_I1_O)        0.358     4.560 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_5/O
                         net (fo=1, routed)           0.433     4.993    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_5_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.326     5.319 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.535     5.855    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1_n_0
    SLICE_X37Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.428    21.431    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X37Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[3]/C
                         clock pessimism              0.094    21.525    
                         clock uncertainty           -0.102    21.423    
    SLICE_X37Y25         FDCE (Setup_fdce_C_CE)      -0.205    21.218    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.218    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                 15.364    

Slack (MET) :             15.428ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.290ns (30.256%)  route 2.974ns (69.744%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 21.431 - 20.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.545     1.547    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X36Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     2.003 r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[0]/Q
                         net (fo=7, routed)           1.360     3.363    u_sd_ctrl_top/u_sd_write/data_cnt_reg_n_0_[0]
    SLICE_X36Y25         LUT3 (Prop_lut3_I1_O)        0.150     3.513 f  u_sd_ctrl_top/u_sd_write/data_cnt[7]_i_4/O
                         net (fo=3, routed)           0.688     4.202    u_sd_ctrl_top/u_sd_write/data_cnt[7]_i_4_n_0
    SLICE_X37Y24         LUT5 (Prop_lut5_I1_O)        0.358     4.560 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_5/O
                         net (fo=1, routed)           0.433     4.993    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_5_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.326     5.319 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.492     5.811    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1_n_0
    SLICE_X38Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.428    21.431    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X38Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[0]/C
                         clock pessimism              0.079    21.510    
                         clock uncertainty           -0.102    21.408    
    SLICE_X38Y24         FDCE (Setup_fdce_C_CE)      -0.169    21.239    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.239    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                 15.428    

Slack (MET) :             15.428ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/data_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 1.290ns (30.256%)  route 2.974ns (69.744%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 21.431 - 20.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.545     1.547    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X36Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.456     2.003 r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[0]/Q
                         net (fo=7, routed)           1.360     3.363    u_sd_ctrl_top/u_sd_write/data_cnt_reg_n_0_[0]
    SLICE_X36Y25         LUT3 (Prop_lut3_I1_O)        0.150     3.513 f  u_sd_ctrl_top/u_sd_write/data_cnt[7]_i_4/O
                         net (fo=3, routed)           0.688     4.202    u_sd_ctrl_top/u_sd_write/data_cnt[7]_i_4_n_0
    SLICE_X37Y24         LUT5 (Prop_lut5_I1_O)        0.358     4.560 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_5/O
                         net (fo=1, routed)           0.433     4.993    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_5_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I2_O)        0.326     5.319 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.492     5.811    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1_n_0
    SLICE_X38Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.428    21.431    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X38Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/C
                         clock pessimism              0.079    21.510    
                         clock uncertainty           -0.102    21.408    
    SLICE_X38Y24         FDCE (Setup_fdce_C_CE)      -0.169    21.239    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.239    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                 15.428    

Slack (MET) :             15.702ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/sd_mosi_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.828ns (19.562%)  route 3.405ns (80.438%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 21.441 - 20.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.558     1.560    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X32Y15         FDCE                                         r  u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDCE (Prop_fdce_C_Q)         0.456     2.016 r  u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[1]/Q
                         net (fo=15, routed)          1.634     3.650    u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg__0[1]
    SLICE_X37Y17         LUT6 (Prop_lut6_I2_O)        0.124     3.774 r  u_sd_ctrl_top/u_sd_read/sd_mosi_i_6__1/O
                         net (fo=1, routed)           0.956     4.730    u_sd_ctrl_top/u_sd_read/sd_mosi_i_6__1_n_0
    SLICE_X36Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.854 r  u_sd_ctrl_top/u_sd_read/sd_mosi_i_2__0/O
                         net (fo=1, routed)           0.816     5.669    u_sd_ctrl_top/u_sd_read/sd_mosi_i_2__0_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I0_O)        0.124     5.793 r  u_sd_ctrl_top/u_sd_read/sd_mosi_i_1__1/O
                         net (fo=1, routed)           0.000     5.793    u_sd_ctrl_top/u_sd_read/sd_mosi_i_1__1_n_0
    SLICE_X34Y15         FDPE                                         r  u_sd_ctrl_top/u_sd_read/sd_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.438    21.441    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X34Y15         FDPE                                         r  u_sd_ctrl_top/u_sd_read/sd_mosi_reg/C
                         clock pessimism              0.079    21.520    
                         clock uncertainty           -0.102    21.418    
    SLICE_X34Y15         FDPE (Setup_fdpe_C_D)        0.077    21.495    u_sd_ctrl_top/u_sd_read/sd_mosi_reg
  -------------------------------------------------------------------
                         required time                         21.495    
                         arrival time                          -5.793    
  -------------------------------------------------------------------
                         slack                                 15.702    

Slack (MET) :             15.963ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_data_t_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.131ns (30.278%)  route 2.604ns (69.722%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.545     1.547    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X38Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.478     2.025 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/Q
                         net (fo=22, routed)          0.821     2.847    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg_n_0_[1]
    SLICE_X37Y25         LUT2 (Prop_lut2_I1_O)        0.321     3.168 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_4/O
                         net (fo=3, routed)           0.839     4.007    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_4_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.332     4.339 r  u_sd_ctrl_top/u_sd_write/wr_data_t[14]_i_1/O
                         net (fo=15, routed)          0.944     5.283    u_sd_ctrl_top/u_sd_write/wr_data_t0
    SLICE_X38Y31         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_data_t_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.435    21.438    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X38Y31         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_data_t_reg[14]/C
                         clock pessimism              0.079    21.517    
                         clock uncertainty           -0.102    21.415    
    SLICE_X38Y31         FDCE (Setup_fdce_C_CE)      -0.169    21.246    u_sd_ctrl_top/u_sd_write/wr_data_t_reg[14]
  -------------------------------------------------------------------
                         required time                         21.246    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                 15.963    

Slack (MET) :             16.045ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_data_t_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 1.131ns (31.264%)  route 2.487ns (68.736%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.545     1.547    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X38Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.478     2.025 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/Q
                         net (fo=22, routed)          0.821     2.847    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg_n_0_[1]
    SLICE_X37Y25         LUT2 (Prop_lut2_I1_O)        0.321     3.168 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_4/O
                         net (fo=3, routed)           0.839     4.007    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_4_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.332     4.339 r  u_sd_ctrl_top/u_sd_write/wr_data_t[14]_i_1/O
                         net (fo=15, routed)          0.826     5.165    u_sd_ctrl_top/u_sd_write/wr_data_t0
    SLICE_X36Y31         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_data_t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.435    21.438    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X36Y31         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_data_t_reg[4]/C
                         clock pessimism              0.079    21.517    
                         clock uncertainty           -0.102    21.415    
    SLICE_X36Y31         FDCE (Setup_fdce_C_CE)      -0.205    21.210    u_sd_ctrl_top/u_sd_write/wr_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         21.210    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                 16.045    

Slack (MET) :             16.045ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_data_t_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 1.131ns (31.264%)  route 2.487ns (68.736%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.545     1.547    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X38Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.478     2.025 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/Q
                         net (fo=22, routed)          0.821     2.847    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg_n_0_[1]
    SLICE_X37Y25         LUT2 (Prop_lut2_I1_O)        0.321     3.168 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_4/O
                         net (fo=3, routed)           0.839     4.007    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_4_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.332     4.339 r  u_sd_ctrl_top/u_sd_write/wr_data_t[14]_i_1/O
                         net (fo=15, routed)          0.826     5.165    u_sd_ctrl_top/u_sd_write/wr_data_t0
    SLICE_X36Y31         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_data_t_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.435    21.438    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X36Y31         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_data_t_reg[5]/C
                         clock pessimism              0.079    21.517    
                         clock uncertainty           -0.102    21.415    
    SLICE_X36Y31         FDCE (Setup_fdce_C_CE)      -0.205    21.210    u_sd_ctrl_top/u_sd_write/wr_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                         21.210    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                 16.045    

Slack (MET) :             16.045ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_data_t_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 1.131ns (31.264%)  route 2.487ns (68.736%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 21.438 - 20.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.545     1.547    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X38Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDCE (Prop_fdce_C_Q)         0.478     2.025 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/Q
                         net (fo=22, routed)          0.821     2.847    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg_n_0_[1]
    SLICE_X37Y25         LUT2 (Prop_lut2_I1_O)        0.321     3.168 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_4/O
                         net (fo=3, routed)           0.839     4.007    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_4_n_0
    SLICE_X36Y27         LUT6 (Prop_lut6_I5_O)        0.332     4.339 r  u_sd_ctrl_top/u_sd_write/wr_data_t[14]_i_1/O
                         net (fo=15, routed)          0.826     5.165    u_sd_ctrl_top/u_sd_write/wr_data_t0
    SLICE_X36Y31         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_data_t_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.435    21.438    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X36Y31         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_data_t_reg[6]/C
                         clock pessimism              0.079    21.517    
                         clock uncertainty           -0.102    21.415    
    SLICE_X36Y31         FDCE (Setup_fdce_C_CE)      -0.205    21.210    u_sd_ctrl_top/u_sd_write/wr_data_t_reg[6]
  -------------------------------------------------------------------
                         required time                         21.210    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                 16.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_en_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_en_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.942%)  route 0.287ns (67.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.513 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.024    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558     0.560    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X36Y16         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_en_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  u_sd_ctrl_top/u_sd_read/rd_en_d0_reg/Q
                         net (fo=4, routed)           0.287     0.988    u_sd_ctrl_top/u_sd_read/rd_en_d0
    SLICE_X33Y13         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.827     0.829    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y13         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_en_d1_reg/C
                         clock pessimism             -0.005     0.824    
    SLICE_X33Y13         FDCE (Hold_fdce_C_D)         0.070     0.894    u_sd_ctrl_top/u_sd_read/rd_en_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/wr_en_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_en_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.513 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.024    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.552     0.554    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X35Y21         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_en_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  u_sd_ctrl_top/u_sd_write/wr_en_d0_reg/Q
                         net (fo=4, routed)           0.125     0.820    u_sd_ctrl_top/u_sd_write/wr_en_d0
    SLICE_X35Y23         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_en_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.816     0.818    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X35Y23         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_en_d1_reg/C
                         clock pessimism             -0.253     0.565    
    SLICE_X35Y23         FDCE (Hold_fdce_C_D)         0.075     0.640    u_sd_ctrl_top/u_sd_write/wr_en_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/detect_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/detect_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.513 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.024    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.549     0.551    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X34Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/detect_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164     0.715 r  u_sd_ctrl_top/u_sd_write/detect_data_reg[0]/Q
                         net (fo=2, routed)           0.093     0.808    u_sd_ctrl_top/u_sd_write/detect_data[0]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.045     0.853 r  u_sd_ctrl_top/u_sd_write/detect_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.853    u_sd_ctrl_top/u_sd_write/detect_data[1]_i_1_n_0
    SLICE_X35Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/detect_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.815     0.817    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X35Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/detect_data_reg[1]/C
                         clock pessimism             -0.253     0.564    
    SLICE_X35Y24         FDCE (Hold_fdce_C_D)         0.091     0.655    u_sd_ctrl_top/u_sd_write/detect_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.363%)  route 0.122ns (39.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.513 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.024    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.551     0.553    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X37Y26         FDCE                                         r  u_sd_ctrl_top/u_sd_write/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  u_sd_ctrl_top/u_sd_write/bit_cnt_reg[1]/Q
                         net (fo=12, routed)          0.122     0.816    u_sd_ctrl_top/u_sd_write/bit_cnt[1]
    SLICE_X36Y26         LUT6 (Prop_lut6_I0_O)        0.045     0.861 r  u_sd_ctrl_top/u_sd_write/bit_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     0.861    u_sd_ctrl_top/u_sd_write/bit_cnt[3]_i_2_n_0
    SLICE_X36Y26         FDCE                                         r  u_sd_ctrl_top/u_sd_write/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.817     0.819    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X36Y26         FDCE                                         r  u_sd_ctrl_top/u_sd_write/bit_cnt_reg[3]/C
                         clock pessimism             -0.253     0.566    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.092     0.658    u_sd_ctrl_top/u_sd_write/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/data_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/data_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.306%)  route 0.122ns (39.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.513 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.024    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.550     0.552    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X36Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[3]/Q
                         net (fo=6, routed)           0.122     0.815    u_sd_ctrl_top/u_sd_write/data_cnt_reg_n_0_[3]
    SLICE_X37Y24         LUT6 (Prop_lut6_I3_O)        0.045     0.860 r  u_sd_ctrl_top/u_sd_write/data_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     0.860    u_sd_ctrl_top/u_sd_write/data_cnt[7]
    SLICE_X37Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.816     0.818    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X37Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[7]/C
                         clock pessimism             -0.253     0.565    
    SLICE_X37Y24         FDCE (Hold_fdce_C_D)         0.092     0.657    u_sd_ctrl_top/u_sd_write/data_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/data_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/data_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.502%)  route 0.121ns (39.498%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.513 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.024    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.550     0.552    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X36Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[3]/Q
                         net (fo=6, routed)           0.121     0.814    u_sd_ctrl_top/u_sd_write/data_cnt_reg_n_0_[3]
    SLICE_X37Y24         LUT5 (Prop_lut5_I1_O)        0.045     0.859 r  u_sd_ctrl_top/u_sd_write/data_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.859    u_sd_ctrl_top/u_sd_write/data_cnt[6]
    SLICE_X37Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.816     0.818    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X37Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[6]/C
                         clock pessimism             -0.253     0.565    
    SLICE_X37Y24         FDCE (Hold_fdce_C_D)         0.091     0.656    u_sd_ctrl_top/u_sd_write/data_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_init/div_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_init/div_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.513 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.024    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.553     0.555    u_sd_ctrl_top/u_sd_init/CLK
    SLICE_X38Y22         FDCE                                         r  u_sd_ctrl_top/u_sd_init/div_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDCE (Prop_fdce_C_Q)         0.148     0.703 r  u_sd_ctrl_top/u_sd_init/div_cnt_reg[6]/Q
                         net (fo=4, routed)           0.086     0.788    u_sd_ctrl_top/u_sd_init/div_cnt[6]
    SLICE_X38Y22         LUT4 (Prop_lut4_I1_O)        0.098     0.886 r  u_sd_ctrl_top/u_sd_init/div_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.886    u_sd_ctrl_top/u_sd_init/div_cnt_0[7]
    SLICE_X38Y22         FDCE                                         r  u_sd_ctrl_top/u_sd_init/div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.819     0.821    u_sd_ctrl_top/u_sd_init/CLK
    SLICE_X38Y22         FDCE                                         r  u_sd_ctrl_top/u_sd_init/div_cnt_reg[7]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X38Y22         FDCE (Hold_fdce_C_D)         0.121     0.676    u_sd_ctrl_top/u_sd_init/div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/data_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/data_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.513 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.024    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.550     0.552    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X36Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.128     0.680 r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[4]/Q
                         net (fo=5, routed)           0.077     0.756    u_sd_ctrl_top/u_sd_write/data_cnt_reg_n_0_[4]
    SLICE_X36Y24         LUT6 (Prop_lut6_I4_O)        0.099     0.855 r  u_sd_ctrl_top/u_sd_write/data_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.855    u_sd_ctrl_top/u_sd_write/data_cnt[5]
    SLICE_X36Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.816     0.818    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X36Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/data_cnt_reg[5]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X36Y24         FDCE (Hold_fdce_C_D)         0.092     0.644    u_sd_ctrl_top/u_sd_write/data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/wr_en_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_busy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.513 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.024    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.550     0.552    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X35Y23         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_en_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.128     0.680 f  u_sd_ctrl_top/u_sd_write/wr_en_d1_reg/Q
                         net (fo=3, routed)           0.083     0.763    u_sd_ctrl_top/u_sd_write/wr_en_d1
    SLICE_X35Y23         LUT6 (Prop_lut6_I1_O)        0.099     0.862 r  u_sd_ctrl_top/u_sd_write/wr_busy_i_1/O
                         net (fo=1, routed)           0.000     0.862    u_sd_ctrl_top/u_sd_write/wr_busy_i_1_n_0
    SLICE_X35Y23         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.816     0.818    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X35Y23         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_busy_reg/C
                         clock pessimism             -0.266     0.552    
    SLICE_X35Y23         FDCE (Hold_fdce_C_D)         0.091     0.643    u_sd_ctrl_top/u_sd_write/wr_busy_reg
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_busy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.544%)  route 0.168ns (47.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.513 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.024    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.558     0.560    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X35Y13         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y13         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/Q
                         net (fo=11, routed)          0.168     0.869    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg_n_0_[0]
    SLICE_X34Y13         LUT6 (Prop_lut6_I3_O)        0.045     0.914 r  u_sd_ctrl_top/u_sd_read/rd_busy_i_1/O
                         net (fo=1, routed)           0.000     0.914    u_sd_ctrl_top/u_sd_read/rd_busy_i_1_n_0
    SLICE_X34Y13         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.826     0.828    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X34Y13         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_busy_reg/C
                         clock pessimism             -0.255     0.573    
    SLICE_X34Y13         FDCE (Hold_fdce_C_D)         0.120     0.693    u_sd_ctrl_top/u_sd_read/rd_busy_reg
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_clk_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X39Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y22     u_sd_ctrl_top/u_sd_init/div_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X38Y22     u_sd_ctrl_top/u_sd_init/div_cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_clk_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_clk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_clk_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X39Y21     u_sd_ctrl_top/u_sd_init/div_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y22     u_sd_ctrl_top/u_sd_init/div_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y22     u_sd_ctrl_top/u_sd_init/div_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y22     u_sd_ctrl_top/u_sd_init/div_cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X38Y22     u_sd_ctrl_top/u_sd_init/div_cnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       16.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.680ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@30.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        3.279ns  (logic 0.966ns (29.457%)  route 2.313ns (70.543%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 31.446 - 30.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 11.558 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.556    11.558    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.419    11.977 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/Q
                         net (fo=3, routed)           0.757    12.735    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg__0[8]
    SLICE_X13Y20         LUT6 (Prop_lut6_I3_O)        0.299    13.034 f  u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3/O
                         net (fo=1, routed)           0.263    13.297    u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.124    13.421 f  u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2/O
                         net (fo=4, routed)           1.293    14.714    u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.838 r  u_sd_ctrl_top/u_sd_read/rx_finish_en_i_1/O
                         net (fo=1, routed)           0.000    14.838    u_sd_ctrl_top/u_sd_read/rx_finish_en
    SLICE_X14Y16         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    31.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133    28.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    29.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.443    31.446    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y16         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                         clock pessimism              0.093    31.539    
                         clock uncertainty           -0.102    31.437    
    SLICE_X14Y16         FDCE (Setup_fdce_C_D)        0.081    31.518    u_sd_ctrl_top/u_sd_read/rx_finish_en_reg
  -------------------------------------------------------------------
                         required time                         31.518    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                 16.680    

Slack (MET) :             16.874ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@30.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        3.031ns  (logic 0.897ns (29.599%)  route 2.134ns (70.401%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 31.442 - 30.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 11.558 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.556    11.558    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDCE (Prop_fdce_C_Q)         0.478    12.036 f  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/Q
                         net (fo=6, routed)           0.889    12.926    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg__0[2]
    SLICE_X12Y20         LUT6 (Prop_lut6_I1_O)        0.295    13.221 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_3/O
                         net (fo=3, routed)           1.244    14.465    u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_3_n_0
    SLICE_X13Y20         LUT3 (Prop_lut3_I1_O)        0.124    14.589 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    14.589    u_sd_ctrl_top/u_sd_read/p_0_in__3[7]
    SLICE_X13Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    31.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133    28.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    29.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.439    31.442    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]/C
                         clock pessimism              0.094    31.536    
                         clock uncertainty           -0.102    31.434    
    SLICE_X13Y20         FDCE (Setup_fdce_C_D)        0.029    31.463    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         31.463    
                         arrival time                         -14.589    
  -------------------------------------------------------------------
                         slack                                 16.874    

Slack (MET) :             16.892ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@30.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        3.059ns  (logic 0.925ns (30.243%)  route 2.134ns (69.757%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 31.442 - 30.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 11.558 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.556    11.558    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDCE (Prop_fdce_C_Q)         0.478    12.036 f  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/Q
                         net (fo=6, routed)           0.889    12.926    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg__0[2]
    SLICE_X12Y20         LUT6 (Prop_lut6_I1_O)        0.295    13.221 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_3/O
                         net (fo=3, routed)           1.244    14.465    u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_3_n_0
    SLICE_X13Y20         LUT5 (Prop_lut5_I1_O)        0.152    14.617 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    14.617    u_sd_ctrl_top/u_sd_read/p_0_in__3[8]
    SLICE_X13Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    31.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133    28.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    29.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.439    31.442    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/C
                         clock pessimism              0.094    31.536    
                         clock uncertainty           -0.102    31.434    
    SLICE_X13Y20         FDCE (Setup_fdce_C_D)        0.075    31.509    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         31.509    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                 16.892    

Slack (MET) :             17.004ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@30.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        2.954ns  (logic 0.966ns (32.703%)  route 1.988ns (67.297%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 31.446 - 30.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 11.558 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.556    11.558    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.419    11.977 f  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/Q
                         net (fo=3, routed)           0.757    12.735    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg__0[8]
    SLICE_X13Y20         LUT6 (Prop_lut6_I3_O)        0.299    13.034 r  u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3/O
                         net (fo=1, routed)           0.263    13.297    u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.124    13.421 r  u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2/O
                         net (fo=4, routed)           0.968    14.388    u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2_n_0
    SLICE_X14Y16         LUT5 (Prop_lut5_I3_O)        0.124    14.512 r  u_sd_ctrl_top/u_sd_read/rx_flag_i_1/O
                         net (fo=1, routed)           0.000    14.512    u_sd_ctrl_top/u_sd_read/rx_flag_i_1_n_0
    SLICE_X14Y16         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    31.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133    28.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    29.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.443    31.446    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y16         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                         clock pessimism              0.093    31.539    
                         clock uncertainty           -0.102    31.437    
    SLICE_X14Y16         FDCE (Setup_fdce_C_D)        0.079    31.516    u_sd_ctrl_top/u_sd_read/rx_flag_reg
  -------------------------------------------------------------------
                         required time                         31.516    
                         arrival time                         -14.512    
  -------------------------------------------------------------------
                         slack                                 17.004    

Slack (MET) :             17.301ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@30.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        2.652ns  (logic 0.966ns (36.431%)  route 1.686ns (63.569%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 31.442 - 30.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 11.558 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.556    11.558    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDCE (Prop_fdce_C_Q)         0.419    11.977 f  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/Q
                         net (fo=3, routed)           0.757    12.735    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg__0[8]
    SLICE_X13Y20         LUT6 (Prop_lut6_I3_O)        0.299    13.034 r  u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3/O
                         net (fo=1, routed)           0.263    13.297    u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3_n_0
    SLICE_X13Y20         LUT4 (Prop_lut4_I3_O)        0.124    13.421 r  u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2/O
                         net (fo=4, routed)           0.665    14.086    u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2_n_0
    SLICE_X12Y20         LUT3 (Prop_lut3_I0_O)        0.124    14.210 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    14.210    u_sd_ctrl_top/u_sd_read/p_0_in__3[1]
    SLICE_X12Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    31.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133    28.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    29.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.439    31.442    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/C
                         clock pessimism              0.094    31.536    
                         clock uncertainty           -0.102    31.434    
    SLICE_X12Y20         FDCE (Setup_fdce_C_D)        0.077    31.511    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         31.511    
                         arrival time                         -14.210    
  -------------------------------------------------------------------
                         slack                                 17.301    

Slack (MET) :             17.352ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/res_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@30.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        2.550ns  (logic 0.704ns (27.612%)  route 1.846ns (72.388%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 31.443 - 30.000 ) 
    Source Clock Delay      (SCD):    1.562ns = ( 11.562 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.560    11.562    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X31Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDCE (Prop_fdce_C_Q)         0.456    12.018 f  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.881    12.900    u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg__0[4]
    SLICE_X31Y14         LUT6 (Prop_lut6_I4_O)        0.124    13.024 r  u_sd_ctrl_top/u_sd_read/res_flag_i_2__0/O
                         net (fo=2, routed)           0.964    13.988    u_sd_ctrl_top/u_sd_read/res_flag_i_2__0_n_0
    SLICE_X32Y14         LUT3 (Prop_lut3_I0_O)        0.124    14.112 r  u_sd_ctrl_top/u_sd_read/res_en_i_1__1/O
                         net (fo=1, routed)           0.000    14.112    u_sd_ctrl_top/u_sd_read/res_en_i_1__1_n_0
    SLICE_X32Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    31.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133    28.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    29.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.440    31.443    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X32Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_en_reg/C
                         clock pessimism              0.094    31.537    
                         clock uncertainty           -0.102    31.435    
    SLICE_X32Y14         FDCE (Setup_fdce_C_D)        0.029    31.464    u_sd_ctrl_top/u_sd_read/res_en_reg
  -------------------------------------------------------------------
                         required time                         31.464    
                         arrival time                         -14.112    
  -------------------------------------------------------------------
                         slack                                 17.352    

Slack (MET) :             17.361ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@30.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        2.303ns  (logic 0.642ns (27.876%)  route 1.661ns (72.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 31.442 - 30.000 ) 
    Source Clock Delay      (SCD):    1.564ns = ( 11.564 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.562    11.564    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y15         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.518    12.082 r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/Q
                         net (fo=5, routed)           0.883    12.965    u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg_n_0_[2]
    SLICE_X14Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.089 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1/O
                         net (fo=10, routed)          0.778    13.867    u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1_n_0
    SLICE_X13Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    31.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133    28.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    29.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.439    31.442    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[0]/C
                         clock pessimism              0.093    31.535    
                         clock uncertainty           -0.102    31.433    
    SLICE_X13Y20         FDCE (Setup_fdce_C_CE)      -0.205    31.228    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         31.228    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                 17.361    

Slack (MET) :             17.361ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@30.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        2.303ns  (logic 0.642ns (27.876%)  route 1.661ns (72.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 31.442 - 30.000 ) 
    Source Clock Delay      (SCD):    1.564ns = ( 11.564 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.562    11.564    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y15         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.518    12.082 r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/Q
                         net (fo=5, routed)           0.883    12.965    u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg_n_0_[2]
    SLICE_X14Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.089 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1/O
                         net (fo=10, routed)          0.778    13.867    u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1_n_0
    SLICE_X13Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    31.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133    28.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    29.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.439    31.442    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
                         clock pessimism              0.093    31.535    
                         clock uncertainty           -0.102    31.433    
    SLICE_X13Y20         FDCE (Setup_fdce_C_CE)      -0.205    31.228    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         31.228    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                 17.361    

Slack (MET) :             17.361ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@30.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        2.303ns  (logic 0.642ns (27.876%)  route 1.661ns (72.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 31.442 - 30.000 ) 
    Source Clock Delay      (SCD):    1.564ns = ( 11.564 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.562    11.564    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y15         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.518    12.082 r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/Q
                         net (fo=5, routed)           0.883    12.965    u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg_n_0_[2]
    SLICE_X14Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.089 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1/O
                         net (fo=10, routed)          0.778    13.867    u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1_n_0
    SLICE_X13Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    31.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133    28.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    29.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.439    31.442    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]/C
                         clock pessimism              0.093    31.535    
                         clock uncertainty           -0.102    31.433    
    SLICE_X13Y20         FDCE (Setup_fdce_C_CE)      -0.205    31.228    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         31.228    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                 17.361    

Slack (MET) :             17.361ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_1 rise@30.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        2.303ns  (logic 0.642ns (27.876%)  route 1.661ns (72.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 31.442 - 30.000 ) 
    Source Clock Delay      (SCD):    1.564ns = ( 11.564 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.562    11.564    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y15         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDCE (Prop_fdce_C_Q)         0.518    12.082 r  u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/Q
                         net (fo=5, routed)           0.883    12.965    u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg_n_0_[2]
    SLICE_X14Y15         LUT5 (Prop_lut5_I1_O)        0.124    13.089 r  u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1/O
                         net (fo=10, routed)          0.778    13.867    u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1_n_0
    SLICE_X13Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    31.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133    28.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587    29.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    30.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.439    31.442    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y20         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/C
                         clock pessimism              0.093    31.535    
                         clock uncertainty           -0.102    31.433    
    SLICE_X13Y20         FDCE (Setup_fdce_C_CE)      -0.205    31.228    u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         31.228    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                 17.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 10.830 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    10.561    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.141    10.702 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/Q
                         net (fo=2, routed)           0.143    10.844    u_sd_ctrl_top/u_sd_read/rx_data_t[10]
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.045    10.889 r  u_sd_ctrl_top/u_sd_read/rx_data_t[11]_i_1/O
                         net (fo=1, routed)           0.000    10.889    u_sd_ctrl_top/u_sd_read/p_0_in1_in[11]
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.828    10.830    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                         clock pessimism             -0.254    10.576    
    SLICE_X14Y17         FDCE (Hold_fdce_C_D)         0.120    10.696    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]
  -------------------------------------------------------------------
                         required time                        -10.696    
                         arrival time                          10.889    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    10.561    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.148    10.709 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/Q
                         net (fo=1, routed)           0.093    10.801    u_sd_ctrl_top/u_sd_read/rx_data_t[6]
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.099    10.900 r  u_sd_ctrl_top/u_sd_read/rx_data_t[7]_i_1/O
                         net (fo=1, routed)           0.000    10.900    u_sd_ctrl_top/u_sd_read/p_0_in1_in[7]
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.827    10.829    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
                         clock pessimism             -0.268    10.561    
    SLICE_X12Y18         FDCE (Hold_fdce_C_D)         0.121    10.682    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]
  -------------------------------------------------------------------
                         required time                        -10.682    
                         arrival time                          10.900    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/res_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.371ns  (logic 0.227ns (61.266%)  route 0.144ns (38.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 10.817 - 10.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 10.551 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.549    10.551    u_sd_ctrl_top/u_sd_write/bbstub_clk_out2
    SLICE_X35Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.128    10.679 f  u_sd_ctrl_top/u_sd_write/res_flag_reg/Q
                         net (fo=4, routed)           0.144    10.822    u_sd_ctrl_top/u_sd_write/res_flag
    SLICE_X34Y25         LUT6 (Prop_lut6_I1_O)        0.099    10.921 r  u_sd_ctrl_top/u_sd_write/res_bit_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000    10.921    u_sd_ctrl_top/u_sd_write/p_0_in__1[3]
    SLICE_X34Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.815    10.817    u_sd_ctrl_top/u_sd_write/bbstub_clk_out2
    SLICE_X34Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[3]/C
                         clock pessimism             -0.253    10.564    
    SLICE_X34Y25         FDCE (Hold_fdce_C_D)         0.121    10.685    u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.685    
                         arrival time                          10.921    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.495%)  route 0.143ns (43.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    10.561    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X31Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDCE (Prop_fdce_C_Q)         0.141    10.702 r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/Q
                         net (fo=4, routed)           0.143    10.845    u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg__0[4]
    SLICE_X31Y14         LUT6 (Prop_lut6_I4_O)        0.045    10.890 r  u_sd_ctrl_top/u_sd_read/res_bit_cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000    10.890    u_sd_ctrl_top/u_sd_read/p_0_in__4[3]
    SLICE_X31Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.827    10.829    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X31Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
                         clock pessimism             -0.268    10.561    
    SLICE_X31Y14         FDCE (Hold_fdce_C_D)         0.092    10.653    u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        -10.653    
                         arrival time                          10.890    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 10.830 - 10.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 10.562 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.560    10.562    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDCE (Prop_fdce_C_Q)         0.164    10.726 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/Q
                         net (fo=1, routed)           0.163    10.889    u_sd_ctrl_top/u_sd_read/rx_data_t[11]
    SLICE_X14Y17         LUT2 (Prop_lut2_I1_O)        0.043    10.932 r  u_sd_ctrl_top/u_sd_read/rx_data_t[12]_i_1/O
                         net (fo=1, routed)           0.000    10.932    u_sd_ctrl_top/u_sd_read/p_0_in1_in[12]
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.828    10.830    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                         clock pessimism             -0.268    10.562    
    SLICE_X14Y17         FDCE (Hold_fdce_C_D)         0.131    10.693    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]
  -------------------------------------------------------------------
                         required time                        -10.693    
                         arrival time                          10.932    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.815%)  route 0.166ns (47.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    10.561    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X31Y13         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDCE (Prop_fdce_C_Q)         0.141    10.702 r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/Q
                         net (fo=6, routed)           0.166    10.868    u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg__0[1]
    SLICE_X31Y14         LUT5 (Prop_lut5_I2_O)        0.045    10.913 r  u_sd_ctrl_top/u_sd_read/res_bit_cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000    10.913    u_sd_ctrl_top/u_sd_read/p_0_in__4[4]
    SLICE_X31Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.827    10.829    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X31Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
                         clock pessimism             -0.253    10.576    
    SLICE_X31Y14         FDCE (Hold_fdce_C_D)         0.091    10.667    u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.667    
                         arrival time                          10.913    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.665%)  route 0.167ns (47.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    10.561    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X31Y13         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDCE (Prop_fdce_C_Q)         0.141    10.702 r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/Q
                         net (fo=6, routed)           0.167    10.869    u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg__0[1]
    SLICE_X31Y14         LUT6 (Prop_lut6_I3_O)        0.045    10.914 r  u_sd_ctrl_top/u_sd_read/res_bit_cnt[5]_i_2__1/O
                         net (fo=1, routed)           0.000    10.914    u_sd_ctrl_top/u_sd_read/p_0_in__4[5]
    SLICE_X31Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.827    10.829    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X31Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
                         clock pessimism             -0.253    10.576    
    SLICE_X31Y14         FDCE (Hold_fdce_C_D)         0.092    10.668    u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.668    
                         arrival time                          10.914    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.461%)  route 0.214ns (53.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 10.817 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.550    10.552    u_sd_ctrl_top/u_sd_write/bbstub_clk_out2
    SLICE_X33Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDCE (Prop_fdce_C_Q)         0.141    10.693 r  u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[0]/Q
                         net (fo=7, routed)           0.214    10.907    u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg__0[0]
    SLICE_X34Y25         LUT5 (Prop_lut5_I3_O)        0.045    10.952 r  u_sd_ctrl_top/u_sd_write/res_bit_cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    10.952    u_sd_ctrl_top/u_sd_write/p_0_in__1[4]
    SLICE_X34Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.815    10.817    u_sd_ctrl_top/u_sd_write/bbstub_clk_out2
    SLICE_X34Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[4]/C
                         clock pessimism             -0.234    10.583    
    SLICE_X34Y25         FDCE (Hold_fdce_C_D)         0.120    10.703    u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.703    
                         arrival time                          10.952    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    10.561    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.164    10.725 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/Q
                         net (fo=2, routed)           0.175    10.900    u_sd_ctrl_top/u_sd_read/rx_data_t[1]
    SLICE_X12Y18         LUT2 (Prop_lut2_I1_O)        0.043    10.943 r  u_sd_ctrl_top/u_sd_read/rx_data_t[2]_i_1/O
                         net (fo=1, routed)           0.000    10.943    u_sd_ctrl_top/u_sd_read/p_0_in1_in[2]
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.827    10.829    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                         clock pessimism             -0.268    10.561    
    SLICE_X12Y18         FDCE (Hold_fdce_C_D)         0.131    10.692    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]
  -------------------------------------------------------------------
                         required time                        -10.692    
                         arrival time                          10.943    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.001%)  route 0.218ns (53.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns = ( 10.817 - 10.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 10.552 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.550    10.552    u_sd_ctrl_top/u_sd_write/bbstub_clk_out2
    SLICE_X33Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDCE (Prop_fdce_C_Q)         0.141    10.693 r  u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[0]/Q
                         net (fo=7, routed)           0.218    10.911    u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg__0[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I2_O)        0.045    10.956 r  u_sd_ctrl_top/u_sd_write/res_bit_cnt[5]_i_2__0/O
                         net (fo=1, routed)           0.000    10.956    u_sd_ctrl_top/u_sd_write/p_0_in__1[5]
    SLICE_X34Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.815    10.817    u_sd_ctrl_top/u_sd_write/bbstub_clk_out2
    SLICE_X34Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[5]/C
                         clock pessimism             -0.234    10.583    
    SLICE_X34Y25         FDCE (Hold_fdce_C_D)         0.121    10.704    u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        -10.704    
                         arrival time                          10.956    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0B }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0B  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
Min Period        n/a     FDCE/C               n/a            1.000         20.000      19.000     SLICE_X31Y13     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
Min Period        n/a     FDCE/C               n/a            1.000         20.000      19.000     SLICE_X31Y13     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
Min Period        n/a     FDCE/C               n/a            1.000         20.000      19.000     SLICE_X31Y13     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C               n/a            1.000         20.000      19.000     SLICE_X31Y14     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
Min Period        n/a     FDCE/C               n/a            1.000         20.000      19.000     SLICE_X31Y14     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
Min Period        n/a     FDCE/C               n/a            1.000         20.000      19.000     SLICE_X31Y14     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
Min Period        n/a     FDCE/C               n/a            1.000         20.000      19.000     SLICE_X32Y14     u_sd_ctrl_top/u_sd_read/res_en_reg/C
Min Period        n/a     FDCE/C               n/a            1.000         20.000      19.000     SLICE_X32Y14     u_sd_ctrl_top/u_sd_read/res_flag_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
Low Pulse Width   Slow    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X31Y13     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X31Y13     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X31Y13     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X31Y13     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X31Y13     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X31Y13     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X31Y14     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X31Y14     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X31Y14     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X31Y14     u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X13Y20     u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X12Y20     u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X12Y20     u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X12Y20     u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X12Y20     u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X12Y20     u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X13Y20     u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X13Y20     u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X13Y20     u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/C
High Pulse Width  Fast    FDCE/C               n/a            0.500         10.000      9.500      SLICE_X33Y25     u_sd_ctrl_top/u_sd_write/res_bit_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  u_data_gen/clk_wiz01/inst/clk_in1
  To Clock:  u_data_gen/clk_wiz01/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_data_gen/clk_wiz01/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_data_gen/clk_wiz01/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.501ns  (required time - arrival time)
  Source:                 u_data_gen/VGA_disp21/x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/VGA_disp21/vga_addr3_disp0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 0.890ns (17.900%)  route 4.082ns (82.100%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.539 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.577     1.577    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.565     1.567    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y12         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 f  u_data_gen/VGA_disp21/x_counter_reg[8]/Q
                         net (fo=4, routed)           1.003     3.088    u_data_gen/VGA_disp21/x_counter_reg_n_0_[8]
    SLICE_X12Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.212 r  u_data_gen/VGA_disp21/x_counter[10]_i_3/O
                         net (fo=3, routed)           1.088     4.300    u_data_gen/VGA_disp21/x_counter[10]_i_3_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.424 f  u_data_gen/VGA_disp21/x_counter[8]_i_2/O
                         net (fo=19, routed)          1.013     5.438    u_data_gen/VGA_disp21/y_counter
    SLICE_X11Y10         LUT4 (Prop_lut4_I0_O)        0.124     5.562 r  u_data_gen/VGA_disp21/x_counter[2]_i_1/O
                         net (fo=2, routed)           0.978     6.539    u_data_gen/VGA_disp21/x_counter[2]
    DSP48_X0Y5           DSP48E1                                      r  u_data_gen/VGA_disp21/vga_addr3_disp0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.460    41.460    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.536    41.539    u_data_gen/VGA_disp21/CLK
    DSP48_X0Y5           DSP48E1                                      r  u_data_gen/VGA_disp21/vga_addr3_disp0/CLK
                         clock pessimism              0.079    41.618    
                         clock uncertainty           -0.127    41.491    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    41.041    u_data_gen/VGA_disp21/vga_addr3_disp0
  -------------------------------------------------------------------
                         required time                         41.041    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                 34.501    

Slack (MET) :             34.678ns  (required time - arrival time)
  Source:                 u_data_gen/VGA_disp21/x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/VGA_disp21/vga_addr3_disp0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.890ns (18.561%)  route 3.905ns (81.439%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.539 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.577     1.577    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.565     1.567    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y12         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 f  u_data_gen/VGA_disp21/x_counter_reg[8]/Q
                         net (fo=4, routed)           1.003     3.088    u_data_gen/VGA_disp21/x_counter_reg_n_0_[8]
    SLICE_X12Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.212 r  u_data_gen/VGA_disp21/x_counter[10]_i_3/O
                         net (fo=3, routed)           1.088     4.300    u_data_gen/VGA_disp21/x_counter[10]_i_3_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.424 f  u_data_gen/VGA_disp21/x_counter[8]_i_2/O
                         net (fo=19, routed)          0.930     5.355    u_data_gen/VGA_disp21/y_counter
    SLICE_X11Y10         LUT5 (Prop_lut5_I0_O)        0.124     5.479 r  u_data_gen/VGA_disp21/x_counter[3]_i_1/O
                         net (fo=2, routed)           0.884     6.362    u_data_gen/VGA_disp21/x_counter[3]
    DSP48_X0Y5           DSP48E1                                      r  u_data_gen/VGA_disp21/vga_addr3_disp0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.460    41.460    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.536    41.539    u_data_gen/VGA_disp21/CLK
    DSP48_X0Y5           DSP48E1                                      r  u_data_gen/VGA_disp21/vga_addr3_disp0/CLK
                         clock pessimism              0.079    41.618    
                         clock uncertainty           -0.127    41.491    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.450    41.041    u_data_gen/VGA_disp21/vga_addr3_disp0
  -------------------------------------------------------------------
                         required time                         41.041    
                         arrival time                          -6.362    
  -------------------------------------------------------------------
                         slack                                 34.678    

Slack (MET) :             34.707ns  (required time - arrival time)
  Source:                 u_data_gen/VGA_disp21/x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/VGA_disp21/vga_addr3_disp0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.890ns (18.674%)  route 3.876ns (81.326%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.539 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.577     1.577    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.565     1.567    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y12         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 f  u_data_gen/VGA_disp21/x_counter_reg[8]/Q
                         net (fo=4, routed)           1.003     3.088    u_data_gen/VGA_disp21/x_counter_reg_n_0_[8]
    SLICE_X12Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.212 r  u_data_gen/VGA_disp21/x_counter[10]_i_3/O
                         net (fo=3, routed)           1.088     4.300    u_data_gen/VGA_disp21/x_counter[10]_i_3_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.424 f  u_data_gen/VGA_disp21/x_counter[8]_i_2/O
                         net (fo=19, routed)          1.233     5.657    u_data_gen/VGA_disp21/y_counter
    SLICE_X13Y12         LUT4 (Prop_lut4_I0_O)        0.124     5.781 r  u_data_gen/VGA_disp21/x_counter[6]_i_1/O
                         net (fo=2, routed)           0.552     6.333    u_data_gen/VGA_disp21/x_counter[6]
    DSP48_X0Y5           DSP48E1                                      r  u_data_gen/VGA_disp21/vga_addr3_disp0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.460    41.460    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.536    41.539    u_data_gen/VGA_disp21/CLK
    DSP48_X0Y5           DSP48E1                                      r  u_data_gen/VGA_disp21/vga_addr3_disp0/CLK
                         clock pessimism              0.079    41.618    
                         clock uncertainty           -0.127    41.491    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    41.041    u_data_gen/VGA_disp21/vga_addr3_disp0
  -------------------------------------------------------------------
                         required time                         41.041    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                 34.707    

Slack (MET) :             34.731ns  (required time - arrival time)
  Source:                 u_data_gen/VGA_disp21/x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/VGA_disp21/vga_addr3_disp0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.890ns (18.767%)  route 3.852ns (81.233%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.539 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.577     1.577    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.565     1.567    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y12         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 f  u_data_gen/VGA_disp21/x_counter_reg[8]/Q
                         net (fo=4, routed)           1.003     3.088    u_data_gen/VGA_disp21/x_counter_reg_n_0_[8]
    SLICE_X12Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.212 r  u_data_gen/VGA_disp21/x_counter[10]_i_3/O
                         net (fo=3, routed)           1.088     4.300    u_data_gen/VGA_disp21/x_counter[10]_i_3_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.424 f  u_data_gen/VGA_disp21/x_counter[8]_i_2/O
                         net (fo=19, routed)          1.048     5.472    u_data_gen/VGA_disp21/y_counter
    SLICE_X12Y12         LUT5 (Prop_lut5_I0_O)        0.124     5.596 r  u_data_gen/VGA_disp21/x_counter[7]_i_1/O
                         net (fo=2, routed)           0.714     6.310    u_data_gen/VGA_disp21/x_counter[7]
    DSP48_X0Y5           DSP48E1                                      r  u_data_gen/VGA_disp21/vga_addr3_disp0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.460    41.460    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.536    41.539    u_data_gen/VGA_disp21/CLK
    DSP48_X0Y5           DSP48E1                                      r  u_data_gen/VGA_disp21/vga_addr3_disp0/CLK
                         clock pessimism              0.079    41.618    
                         clock uncertainty           -0.127    41.491    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    41.041    u_data_gen/VGA_disp21/vga_addr3_disp0
  -------------------------------------------------------------------
                         required time                         41.041    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                 34.731    

Slack (MET) :             34.893ns  (required time - arrival time)
  Source:                 u_data_gen/VGA_disp21/x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/VGA_disp21/vga_addr3_disp0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.890ns (19.433%)  route 3.690ns (80.567%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.539 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.577     1.577    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.565     1.567    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y12         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 f  u_data_gen/VGA_disp21/x_counter_reg[8]/Q
                         net (fo=4, routed)           1.003     3.088    u_data_gen/VGA_disp21/x_counter_reg_n_0_[8]
    SLICE_X12Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.212 r  u_data_gen/VGA_disp21/x_counter[10]_i_3/O
                         net (fo=3, routed)           1.088     4.300    u_data_gen/VGA_disp21/x_counter[10]_i_3_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.424 f  u_data_gen/VGA_disp21/x_counter[8]_i_2/O
                         net (fo=19, routed)          1.031     5.455    u_data_gen/VGA_disp21/y_counter
    SLICE_X12Y12         LUT6 (Prop_lut6_I0_O)        0.124     5.579 r  u_data_gen/VGA_disp21/x_counter[8]_i_1/O
                         net (fo=2, routed)           0.568     6.147    u_data_gen/VGA_disp21/x_counter[8]
    DSP48_X0Y5           DSP48E1                                      r  u_data_gen/VGA_disp21/vga_addr3_disp0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.460    41.460    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.536    41.539    u_data_gen/VGA_disp21/CLK
    DSP48_X0Y5           DSP48E1                                      r  u_data_gen/VGA_disp21/vga_addr3_disp0/CLK
                         clock pessimism              0.079    41.618    
                         clock uncertainty           -0.127    41.491    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    41.041    u_data_gen/VGA_disp21/vga_addr3_disp0
  -------------------------------------------------------------------
                         required time                         41.041    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                 34.893    

Slack (MET) :             34.991ns  (required time - arrival time)
  Source:                 u_data_gen/VGA_disp21/x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/VGA_disp21/vga_addr3_disp0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.890ns (19.858%)  route 3.592ns (80.142%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.539 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.577     1.577    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.565     1.567    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y12         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 f  u_data_gen/VGA_disp21/x_counter_reg[8]/Q
                         net (fo=4, routed)           1.003     3.088    u_data_gen/VGA_disp21/x_counter_reg_n_0_[8]
    SLICE_X12Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.212 r  u_data_gen/VGA_disp21/x_counter[10]_i_3/O
                         net (fo=3, routed)           1.088     4.300    u_data_gen/VGA_disp21/x_counter[10]_i_3_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.424 f  u_data_gen/VGA_disp21/x_counter[8]_i_2/O
                         net (fo=19, routed)          1.110     5.535    u_data_gen/VGA_disp21/y_counter
    SLICE_X10Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.659 r  u_data_gen/VGA_disp21/x_counter[1]_i_1/O
                         net (fo=2, routed)           0.391     6.049    u_data_gen/VGA_disp21/x_counter[1]
    DSP48_X0Y5           DSP48E1                                      r  u_data_gen/VGA_disp21/vga_addr3_disp0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.460    41.460    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.536    41.539    u_data_gen/VGA_disp21/CLK
    DSP48_X0Y5           DSP48E1                                      r  u_data_gen/VGA_disp21/vga_addr3_disp0/CLK
                         clock pessimism              0.079    41.618    
                         clock uncertainty           -0.127    41.491    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    41.041    u_data_gen/VGA_disp21/vga_addr3_disp0
  -------------------------------------------------------------------
                         required time                         41.041    
                         arrival time                          -6.049    
  -------------------------------------------------------------------
                         slack                                 34.991    

Slack (MET) :             35.008ns  (required time - arrival time)
  Source:                 u_data_gen/VGA_disp21/x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/VGA_disp21/x_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 0.890ns (18.744%)  route 3.858ns (81.256%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.577     1.577    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.565     1.567    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y12         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 f  u_data_gen/VGA_disp21/x_counter_reg[8]/Q
                         net (fo=4, routed)           1.003     3.088    u_data_gen/VGA_disp21/x_counter_reg_n_0_[8]
    SLICE_X12Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.212 r  u_data_gen/VGA_disp21/x_counter[10]_i_3/O
                         net (fo=3, routed)           1.088     4.300    u_data_gen/VGA_disp21/x_counter[10]_i_3_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.424 f  u_data_gen/VGA_disp21/x_counter[8]_i_2/O
                         net (fo=19, routed)          1.110     5.535    u_data_gen/VGA_disp21/y_counter
    SLICE_X10Y10         LUT3 (Prop_lut3_I0_O)        0.124     5.659 r  u_data_gen/VGA_disp21/x_counter[1]_i_1/O
                         net (fo=2, routed)           0.657     6.315    u_data_gen/VGA_disp21/x_counter[1]
    SLICE_X11Y10         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.460    41.460    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.449    41.452    u_data_gen/VGA_disp21/CLK
    SLICE_X11Y10         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[1]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.127    41.404    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)       -0.081    41.323    u_data_gen/VGA_disp21/x_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         41.323    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                 35.008    

Slack (MET) :             35.031ns  (required time - arrival time)
  Source:                 u_data_gen/VGA_disp21/x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/VGA_disp21/vga_addr3_disp0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.890ns (20.037%)  route 3.552ns (79.963%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 41.539 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.577     1.577    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.565     1.567    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y12         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 f  u_data_gen/VGA_disp21/x_counter_reg[8]/Q
                         net (fo=4, routed)           1.003     3.088    u_data_gen/VGA_disp21/x_counter_reg_n_0_[8]
    SLICE_X12Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.212 r  u_data_gen/VGA_disp21/x_counter[10]_i_3/O
                         net (fo=3, routed)           1.088     4.300    u_data_gen/VGA_disp21/x_counter[10]_i_3_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.424 f  u_data_gen/VGA_disp21/x_counter[8]_i_2/O
                         net (fo=19, routed)          0.845     5.270    u_data_gen/VGA_disp21/y_counter
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.394 r  u_data_gen/VGA_disp21/x_counter[4]_i_1/O
                         net (fo=2, routed)           0.615     6.009    u_data_gen/VGA_disp21/x_counter[4]
    DSP48_X0Y5           DSP48E1                                      r  u_data_gen/VGA_disp21/vga_addr3_disp0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.460    41.460    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.536    41.539    u_data_gen/VGA_disp21/CLK
    DSP48_X0Y5           DSP48E1                                      r  u_data_gen/VGA_disp21/vga_addr3_disp0/CLK
                         clock pessimism              0.079    41.618    
                         clock uncertainty           -0.127    41.491    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    41.041    u_data_gen/VGA_disp21/vga_addr3_disp0
  -------------------------------------------------------------------
                         required time                         41.041    
                         arrival time                          -6.009    
  -------------------------------------------------------------------
                         slack                                 35.031    

Slack (MET) :             35.098ns  (required time - arrival time)
  Source:                 u_data_gen/VGA_disp21/x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/VGA_disp21/x_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.890ns (18.761%)  route 3.854ns (81.239%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.577     1.577    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.565     1.567    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y12         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 f  u_data_gen/VGA_disp21/x_counter_reg[8]/Q
                         net (fo=4, routed)           1.003     3.088    u_data_gen/VGA_disp21/x_counter_reg_n_0_[8]
    SLICE_X12Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.212 r  u_data_gen/VGA_disp21/x_counter[10]_i_3/O
                         net (fo=3, routed)           1.088     4.300    u_data_gen/VGA_disp21/x_counter[10]_i_3_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.424 f  u_data_gen/VGA_disp21/x_counter[8]_i_2/O
                         net (fo=19, routed)          1.233     5.657    u_data_gen/VGA_disp21/y_counter
    SLICE_X13Y12         LUT4 (Prop_lut4_I0_O)        0.124     5.781 r  u_data_gen/VGA_disp21/x_counter[6]_i_1/O
                         net (fo=2, routed)           0.530     6.311    u_data_gen/VGA_disp21/x_counter[6]
    SLICE_X12Y12         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.460    41.460    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.446    41.449    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y12         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[6]/C
                         clock pessimism              0.118    41.567    
                         clock uncertainty           -0.127    41.440    
    SLICE_X12Y12         FDRE (Setup_fdre_C_D)       -0.031    41.409    u_data_gen/VGA_disp21/x_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         41.409    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                 35.098    

Slack (MET) :             35.146ns  (required time - arrival time)
  Source:                 u_data_gen/VGA_disp21/x_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/VGA_disp21/x_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.890ns (19.225%)  route 3.739ns (80.775%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 41.452 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.577     1.577    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.565     1.567    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y12         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDRE (Prop_fdre_C_Q)         0.518     2.085 f  u_data_gen/VGA_disp21/x_counter_reg[8]/Q
                         net (fo=4, routed)           1.003     3.088    u_data_gen/VGA_disp21/x_counter_reg_n_0_[8]
    SLICE_X12Y10         LUT6 (Prop_lut6_I5_O)        0.124     3.212 r  u_data_gen/VGA_disp21/x_counter[10]_i_3/O
                         net (fo=3, routed)           1.088     4.300    u_data_gen/VGA_disp21/x_counter[10]_i_3_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.424 f  u_data_gen/VGA_disp21/x_counter[8]_i_2/O
                         net (fo=19, routed)          1.013     5.438    u_data_gen/VGA_disp21/y_counter
    SLICE_X11Y10         LUT4 (Prop_lut4_I0_O)        0.124     5.562 r  u_data_gen/VGA_disp21/x_counter[2]_i_1/O
                         net (fo=2, routed)           0.635     6.197    u_data_gen/VGA_disp21/x_counter[2]
    SLICE_X11Y10         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.460    41.460    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.003 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          1.449    41.452    u_data_gen/VGA_disp21/CLK
    SLICE_X11Y10         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[2]/C
                         clock pessimism              0.079    41.531    
                         clock uncertainty           -0.127    41.404    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)       -0.061    41.343    u_data_gen/VGA_disp21/x_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         41.343    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                 35.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.562     0.564    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X13Y14         FDRE                                         r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.053     0.745    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X13Y14         FDRE                                         r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.819     0.819    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.831     0.833    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X13Y14         FDRE                                         r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)        -0.007     0.557    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.557    
                         arrival time                           0.745    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.868%)  route 0.111ns (44.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.562     0.564    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X13Y14         FDRE                                         r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.111     0.816    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X13Y14         FDRE                                         r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.819     0.819    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.831     0.833    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X13Y14         FDRE                                         r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.046     0.610    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.562     0.564    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X12Y14         FDRE                                         r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.116     0.844    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X12Y14         FDRE                                         r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.819     0.819    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.831     0.833    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X12Y14         FDRE                                         r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X12Y14         FDRE (Hold_fdre_C_D)         0.059     0.623    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.562     0.564    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X12Y14         FDRE                                         r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.112     0.840    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X12Y14         FDRE                                         r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.819     0.819    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.831     0.833    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X12Y14         FDRE                                         r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X12Y14         FDRE (Hold_fdre_C_D)         0.052     0.616    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.562     0.564    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X13Y14         FDRE                                         r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.120     0.811    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X13Y14         FDRE                                         r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.819     0.819    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.831     0.833    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X13Y14         FDRE                                         r  u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.017     0.581    u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_data_gen/VGA_disp21/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/VGA_disp21/y_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.606%)  route 0.142ns (40.394%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.562     0.564    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y13         FDRE                                         r  u_data_gen/VGA_disp21/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_data_gen/VGA_disp21/y_counter_reg[2]/Q
                         net (fo=17, routed)          0.142     0.869    u_data_gen/VGA_disp21/y_counter_reg_n_0_[2]
    SLICE_X13Y13         LUT6 (Prop_lut6_I4_O)        0.045     0.914 r  u_data_gen/VGA_disp21/y_counter[10]_i_2/O
                         net (fo=1, routed)           0.000     0.914    u_data_gen/VGA_disp21/y_counter[10]_i_2_n_0
    SLICE_X13Y13         FDRE                                         r  u_data_gen/VGA_disp21/y_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.819     0.819    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.831     0.833    u_data_gen/VGA_disp21/CLK
    SLICE_X13Y13         FDRE                                         r  u_data_gen/VGA_disp21/y_counter_reg[10]/C
                         clock pessimism             -0.256     0.577    
    SLICE_X13Y13         FDRE (Hold_fdre_C_D)         0.092     0.669    u_data_gen/VGA_disp21/y_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_data_gen/VGA_disp21/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/VGA_disp21/y_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.605%)  route 0.174ns (45.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.562     0.564    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y13         FDRE                                         r  u_data_gen/VGA_disp21/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_data_gen/VGA_disp21/y_counter_reg[2]/Q
                         net (fo=17, routed)          0.174     0.901    u_data_gen/VGA_disp21/y_counter_reg_n_0_[2]
    SLICE_X14Y13         LUT6 (Prop_lut6_I3_O)        0.045     0.946 r  u_data_gen/VGA_disp21/y_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.946    u_data_gen/VGA_disp21/y_counter[5]_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  u_data_gen/VGA_disp21/y_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.819     0.819    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.831     0.833    u_data_gen/VGA_disp21/CLK
    SLICE_X14Y13         FDRE                                         r  u_data_gen/VGA_disp21/y_counter_reg[5]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.121     0.700    u_data_gen/VGA_disp21/y_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_data_gen/VGA_disp21/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/VGA_disp21/y_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.321%)  route 0.176ns (45.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.562     0.564    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y13         FDRE                                         r  u_data_gen/VGA_disp21/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_data_gen/VGA_disp21/y_counter_reg[2]/Q
                         net (fo=17, routed)          0.176     0.903    u_data_gen/VGA_disp21/y_counter_reg_n_0_[2]
    SLICE_X14Y13         LUT6 (Prop_lut6_I3_O)        0.045     0.948 r  u_data_gen/VGA_disp21/y_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.948    u_data_gen/VGA_disp21/y_counter[4]_i_1_n_0
    SLICE_X14Y13         FDRE                                         r  u_data_gen/VGA_disp21/y_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.819     0.819    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.831     0.833    u_data_gen/VGA_disp21/CLK
    SLICE_X14Y13         FDRE                                         r  u_data_gen/VGA_disp21/y_counter_reg[4]/C
                         clock pessimism             -0.254     0.579    
    SLICE_X14Y13         FDRE (Hold_fdre_C_D)         0.121     0.700    u_data_gen/VGA_disp21/y_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u_data_gen/VGA_disp21/x_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/VGA_disp21/x_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.511%)  route 0.154ns (42.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.564     0.566    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y10         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  u_data_gen/VGA_disp21/x_counter_reg[5]/Q
                         net (fo=9, routed)           0.154     0.884    u_data_gen/VGA_disp21/x_counter_reg_n_0_[5]
    SLICE_X13Y10         LUT6 (Prop_lut6_I2_O)        0.045     0.929 r  u_data_gen/VGA_disp21/x_counter[10]_i_2/O
                         net (fo=2, routed)           0.000     0.929    u_data_gen/VGA_disp21/x_counter[10]
    SLICE_X13Y10         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.819     0.819    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.834     0.836    u_data_gen/VGA_disp21/CLK
    SLICE_X13Y10         FDRE                                         r  u_data_gen/VGA_disp21/x_counter_reg[10]/C
                         clock pessimism             -0.257     0.579    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.091     0.670    u_data_gen/VGA_disp21/x_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_data_gen/VGA_disp21/y_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_data_gen/VGA_disp21/y_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.212ns (52.466%)  route 0.192ns (47.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551     0.551    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.562     0.564    u_data_gen/VGA_disp21/CLK
    SLICE_X12Y13         FDRE                                         r  u_data_gen/VGA_disp21/y_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDRE (Prop_fdre_C_Q)         0.164     0.728 f  u_data_gen/VGA_disp21/y_counter_reg[2]/Q
                         net (fo=17, routed)          0.192     0.920    u_data_gen/VGA_disp21/y_counter_reg_n_0_[2]
    SLICE_X15Y12         LUT5 (Prop_lut5_I1_O)        0.048     0.968 r  u_data_gen/VGA_disp21/y_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.968    u_data_gen/VGA_disp21/y_counter[0]_i_1_n_0
    SLICE_X15Y12         FDRE                                         r  u_data_gen/VGA_disp21/y_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.819     0.819    u_data_gen/clk_wiz01/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    u_data_gen/clk_wiz01/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_data_gen/clk_wiz01/inst/clkout1_buf/O
                         net (fo=45, routed)          0.832     0.834    u_data_gen/VGA_disp21/CLK
    SLICE_X15Y12         FDRE                                         r  u_data_gen/VGA_disp21/y_counter_reg[0]/C
                         clock pessimism             -0.254     0.580    
    SLICE_X15Y12         FDRE (Hold_fdre_C_D)         0.105     0.685    u_data_gen/VGA_disp21/y_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y1      u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y3      u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y4      u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y0      u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y1      u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y2      u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y3      u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         40.000      36.637     RAMB36_X0Y0      u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y9      u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y4      u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     u_data_gen/VGA_disp21/x_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y13     u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_43_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     u_data_gen/VGA_disp21/x_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     u_data_gen/VGA_disp21/x_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     u_data_gen/VGA_disp21/x_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     u_data_gen/VGA_disp21/x_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y13     u_data_gen/VGA_disp21/y_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y11     u_data_gen/VGA_disp21/y_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y13     u_data_gen/VGA_disp21/y_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y13     u_data_gen/VGA_disp21/y_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     u_data_gen/VGA_disp21/x_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     u_data_gen/VGA_disp21/x_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y13     u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_43_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y13     u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/u_data_gen/uut_ram1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_43_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y10     u_data_gen/VGA_disp21/x_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y10     u_data_gen/VGA_disp21/x_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     u_data_gen/VGA_disp21/x_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     u_data_gen/VGA_disp21/x_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     u_data_gen/VGA_disp21/x_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y10     u_data_gen/VGA_disp21/x_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    u_data_gen/clk_wiz01/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  u_data_gen/clk_wiz01/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        6.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.665ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        3.102ns  (logic 0.828ns (26.692%)  route 2.274ns (73.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 21.431 - 20.000 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 11.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.544    11.546    u_sd_ctrl_top/u_sd_write/bbstub_clk_out2
    SLICE_X35Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456    12.002 r  u_sd_ctrl_top/u_sd_write/res_en_reg/Q
                         net (fo=5, routed)           0.643    12.645    u_sd_ctrl_top/u_sd_write/res_en_reg_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.769 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8/O
                         net (fo=1, routed)           0.439    13.209    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.333 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3/O
                         net (fo=1, routed)           0.656    13.989    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.113 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.535    14.648    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1_n_0
    SLICE_X37Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.428    21.431    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X37Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]/C
                         clock pessimism             -0.085    21.346    
                         clock uncertainty           -0.222    21.124    
    SLICE_X37Y25         FDCE (Setup_fdce_C_CE)      -0.205    20.919    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         20.919    
                         arrival time                         -14.648    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        3.102ns  (logic 0.828ns (26.692%)  route 2.274ns (73.308%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 21.431 - 20.000 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 11.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.544    11.546    u_sd_ctrl_top/u_sd_write/bbstub_clk_out2
    SLICE_X35Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456    12.002 r  u_sd_ctrl_top/u_sd_write/res_en_reg/Q
                         net (fo=5, routed)           0.643    12.645    u_sd_ctrl_top/u_sd_write/res_en_reg_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.769 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8/O
                         net (fo=1, routed)           0.439    13.209    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.333 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3/O
                         net (fo=1, routed)           0.656    13.989    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.113 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.535    14.648    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1_n_0
    SLICE_X37Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.428    21.431    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X37Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[3]/C
                         clock pessimism             -0.085    21.346    
                         clock uncertainty           -0.222    21.124    
    SLICE_X37Y25         FDCE (Setup_fdce_C_CE)      -0.205    20.919    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         20.919    
                         arrival time                         -14.648    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        3.058ns  (logic 0.828ns (27.072%)  route 2.230ns (72.928%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 21.431 - 20.000 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 11.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.544    11.546    u_sd_ctrl_top/u_sd_write/bbstub_clk_out2
    SLICE_X35Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456    12.002 r  u_sd_ctrl_top/u_sd_write/res_en_reg/Q
                         net (fo=5, routed)           0.643    12.645    u_sd_ctrl_top/u_sd_write/res_en_reg_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.769 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8/O
                         net (fo=1, routed)           0.439    13.209    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.333 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3/O
                         net (fo=1, routed)           0.656    13.989    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.113 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.492    14.605    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1_n_0
    SLICE_X38Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.428    21.431    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X38Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[0]/C
                         clock pessimism             -0.085    21.346    
                         clock uncertainty           -0.222    21.124    
    SLICE_X38Y24         FDCE (Setup_fdce_C_CE)      -0.169    20.955    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         20.955    
                         arrival time                         -14.605    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        3.058ns  (logic 0.828ns (27.072%)  route 2.230ns (72.928%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 21.431 - 20.000 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 11.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.544    11.546    u_sd_ctrl_top/u_sd_write/bbstub_clk_out2
    SLICE_X35Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456    12.002 r  u_sd_ctrl_top/u_sd_write/res_en_reg/Q
                         net (fo=5, routed)           0.643    12.645    u_sd_ctrl_top/u_sd_write/res_en_reg_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.769 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8/O
                         net (fo=1, routed)           0.439    13.209    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_8_n_0
    SLICE_X36Y24         LUT6 (Prop_lut6_I2_O)        0.124    13.333 f  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3/O
                         net (fo=1, routed)           0.656    13.989    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_3_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124    14.113 r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.492    14.605    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1_n_0
    SLICE_X38Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.428    21.431    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X38Y24         FDCE                                         r  u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]/C
                         clock pessimism             -0.085    21.346    
                         clock uncertainty           -0.222    21.124    
    SLICE_X38Y24         FDCE (Setup_fdce_C_CE)      -0.169    20.955    u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         20.955    
                         arrival time                         -14.605    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        2.475ns  (logic 0.642ns (25.936%)  route 1.833ns (74.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 21.442 - 20.000 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 11.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.561    11.563    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y16         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.518    12.081 r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=3, routed)           1.454    13.536    u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.124    13.660 r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.379    14.039    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X35Y13         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.439    21.442    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X35Y13         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/C
                         clock pessimism             -0.085    21.357    
                         clock uncertainty           -0.222    21.135    
    SLICE_X35Y13         FDCE (Setup_fdce_C_CE)      -0.205    20.930    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         20.930    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        2.475ns  (logic 0.642ns (25.936%)  route 1.833ns (74.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 21.442 - 20.000 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 11.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.561    11.563    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y16         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.518    12.081 r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=3, routed)           1.454    13.536    u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.124    13.660 r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.379    14.039    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X35Y13         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.439    21.442    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X35Y13         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/C
                         clock pessimism             -0.085    21.357    
                         clock uncertainty           -0.222    21.135    
    SLICE_X35Y13         FDCE (Setup_fdce_C_CE)      -0.205    20.930    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         20.930    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        2.475ns  (logic 0.642ns (25.936%)  route 1.833ns (74.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 21.442 - 20.000 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 11.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.561    11.563    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y16         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.518    12.081 r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=3, routed)           1.454    13.536    u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.124    13.660 r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.379    14.039    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X35Y13         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.439    21.442    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X35Y13         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/C
                         clock pessimism             -0.085    21.357    
                         clock uncertainty           -0.222    21.135    
    SLICE_X35Y13         FDCE (Setup_fdce_C_CE)      -0.205    20.930    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         20.930    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        2.475ns  (logic 0.642ns (25.936%)  route 1.833ns (74.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 21.442 - 20.000 ) 
    Source Clock Delay      (SCD):    1.563ns = ( 11.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.561    11.563    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y16         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.518    12.081 r  u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=3, routed)           1.454    13.536    u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.124    13.660 r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.379    14.039    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X35Y13         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.439    21.442    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X35Y13         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/C
                         clock pessimism             -0.085    21.357    
                         clock uncertainty           -0.222    21.135    
    SLICE_X35Y13         FDCE (Setup_fdce_C_CE)      -0.205    20.930    u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         20.930    
                         arrival time                         -14.039    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        2.130ns  (logic 0.580ns (27.235%)  route 1.550ns (72.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 11.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.544    11.546    u_sd_ctrl_top/u_sd_write/bbstub_clk_out2
    SLICE_X35Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456    12.002 r  u_sd_ctrl_top/u_sd_write/res_en_reg/Q
                         net (fo=5, routed)           1.033    13.036    u_sd_ctrl_top/u_sd_write/res_en_reg_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.160 r  u_sd_ctrl_top/u_sd_write/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.516    13.676    u_sd_ctrl_top/u_sd_write/bit_cnt[3]_i_1_n_0
    SLICE_X36Y26         FDCE                                         r  u_sd_ctrl_top/u_sd_write/bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.430    21.433    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X36Y26         FDCE                                         r  u_sd_ctrl_top/u_sd_write/bit_cnt_reg[0]/C
                         clock pessimism             -0.085    21.348    
                         clock uncertainty           -0.222    21.126    
    SLICE_X36Y26         FDCE (Setup_fdce_C_CE)      -0.205    20.921    u_sd_ctrl_top/u_sd_write/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         20.921    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                  7.245    

Slack (MET) :             7.245ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_write/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_write/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        2.130ns  (logic 0.580ns (27.235%)  route 1.550ns (72.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 21.433 - 20.000 ) 
    Source Clock Delay      (SCD):    1.546ns = ( 11.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576    11.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.337     8.240 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.666     9.906    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.544    11.546    u_sd_ctrl_top/u_sd_write/bbstub_clk_out2
    SLICE_X35Y25         FDCE                                         r  u_sd_ctrl_top/u_sd_write/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.456    12.002 r  u_sd_ctrl_top/u_sd_write/res_en_reg/Q
                         net (fo=5, routed)           1.033    13.036    u_sd_ctrl_top/u_sd_write/res_en_reg_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.160 r  u_sd_ctrl_top/u_sd_write/bit_cnt[3]_i_1/O
                         net (fo=4, routed)           0.516    13.676    u_sd_ctrl_top/u_sd_write/bit_cnt[3]_i_1_n_0
    SLICE_X36Y26         FDCE                                         r  u_sd_ctrl_top/u_sd_write/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    21.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.912    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.430    21.433    u_sd_ctrl_top/u_sd_write/CLK
    SLICE_X36Y26         FDCE                                         r  u_sd_ctrl_top/u_sd_write/bit_cnt_reg[3]/C
                         clock pessimism             -0.085    21.348    
                         clock uncertainty           -0.222    21.126    
    SLICE_X36Y26         FDCE (Setup_fdce_C_CE)      -0.205    20.921    u_sd_ctrl_top/u_sd_write/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         20.921    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                  7.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.665ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    10.561    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.141    10.702 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/Q
                         net (fo=2, routed)           0.122    10.824    u_sd_ctrl_top/u_sd_read/rx_data_t[10]
    SLICE_X12Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828     0.830    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X12Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/C
                         clock pessimism              0.048     0.877    
                         clock uncertainty            0.222     1.100    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.059     1.159    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                          10.824    
  -------------------------------------------------------------------
                         slack                                  9.665    

Slack (MET) :             9.709ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.681%)  route 0.130ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    10.561    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.128    10.689 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/Q
                         net (fo=2, routed)           0.130    10.818    u_sd_ctrl_top/u_sd_read/rx_data_t[4]
    SLICE_X12Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828     0.830    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X12Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]/C
                         clock pessimism              0.048     0.877    
                         clock uncertainty            0.222     1.100    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.010     1.110    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                          10.818    
  -------------------------------------------------------------------
                         slack                                  9.709    

Slack (MET) :             9.709ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.255%)  route 0.138ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns = ( 10.562 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.560    10.562    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDCE (Prop_fdce_C_Q)         0.164    10.726 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/Q
                         net (fo=2, routed)           0.138    10.864    u_sd_ctrl_top/u_sd_read/rx_data_t[13]
    SLICE_X13Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828     0.830    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X13Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]/C
                         clock pessimism              0.048     0.877    
                         clock uncertainty            0.222     1.100    
    SLICE_X13Y17         FDCE (Hold_fdce_C_D)         0.055     1.155    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                          10.864    
  -------------------------------------------------------------------
                         slack                                  9.709    

Slack (MET) :             9.714ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.195%)  route 0.120ns (44.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns = ( 10.562 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.560    10.562    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDCE (Prop_fdce_C_Q)         0.148    10.710 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/Q
                         net (fo=2, routed)           0.120    10.830    u_sd_ctrl_top/u_sd_read/rx_data_t[14]
    SLICE_X13Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828     0.830    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X13Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]/C
                         clock pessimism              0.048     0.877    
                         clock uncertainty            0.222     1.100    
    SLICE_X13Y17         FDCE (Hold_fdce_C_D)         0.016     1.116    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                          10.830    
  -------------------------------------------------------------------
                         slack                                  9.714    

Slack (MET) :             9.730ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.811%)  route 0.158ns (55.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    10.561    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.128    10.689 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/Q
                         net (fo=2, routed)           0.158    10.846    u_sd_ctrl_top/u_sd_read/rx_data_t[9]
    SLICE_X13Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828     0.830    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X13Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]/C
                         clock pessimism              0.048     0.877    
                         clock uncertainty            0.222     1.100    
    SLICE_X13Y17         FDCE (Hold_fdce_C_D)         0.017     1.117    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                          10.846    
  -------------------------------------------------------------------
                         slack                                  9.730    

Slack (MET) :             9.733ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.148%)  route 0.219ns (60.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns = ( 10.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.561    10.563    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y16         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDCE (Prop_fdce_C_Q)         0.141    10.704 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/Q
                         net (fo=1, routed)           0.219    10.923    u_sd_ctrl_top/u_sd_read/rx_data_t[15]
    SLICE_X12Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828     0.830    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X12Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]/C
                         clock pessimism              0.048     0.877    
                         clock uncertainty            0.222     1.100    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.090     1.190    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                          10.923    
  -------------------------------------------------------------------
                         slack                                  9.733    

Slack (MET) :             9.745ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.503%)  route 0.181ns (52.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    10.561    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.164    10.725 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/Q
                         net (fo=2, routed)           0.181    10.906    u_sd_ctrl_top/u_sd_read/rx_data_t[1]
    SLICE_X12Y15         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.830     0.832    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X12Y15         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[1]/C
                         clock pessimism              0.048     0.879    
                         clock uncertainty            0.222     1.102    
    SLICE_X12Y15         FDCE (Hold_fdce_C_D)         0.059     1.161    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                          10.906    
  -------------------------------------------------------------------
                         slack                                  9.745    

Slack (MET) :             9.789ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.386%)  route 0.210ns (58.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    10.561    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.148    10.709 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/Q
                         net (fo=2, routed)           0.210    10.918    u_sd_ctrl_top/u_sd_read/rx_data_t[2]
    SLICE_X12Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828     0.830    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X12Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]/C
                         clock pessimism              0.048     0.877    
                         clock uncertainty            0.222     1.100    
    SLICE_X12Y17         FDCE (Hold_fdce_C_D)         0.030     1.130    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                          10.918    
  -------------------------------------------------------------------
                         slack                                  9.789    

Slack (MET) :             9.794ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.814%)  route 0.264ns (65.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns = ( 10.561 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.559    10.561    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDCE (Prop_fdce_C_Q)         0.141    10.702 r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/Q
                         net (fo=2, routed)           0.264    10.966    u_sd_ctrl_top/u_sd_read/rx_data_t[3]
    SLICE_X13Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.828     0.830    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X13Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[3]/C
                         clock pessimism              0.048     0.877    
                         clock uncertainty            0.222     1.100    
    SLICE_X13Y17         FDCE (Hold_fdce_C_D)         0.072     1.172    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                          10.966    
  -------------------------------------------------------------------
                         slack                                  9.794    

Slack (MET) :             9.827ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rd_val_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@10.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.864%)  route 0.186ns (53.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns = ( 10.563 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    10.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.063     9.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.489     9.976    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.561    10.563    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y16         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.164    10.727 r  u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=13, routed)          0.186    10.913    u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X12Y15         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818     0.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.561 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.027    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.830     0.832    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X12Y15         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_val_data_reg[1]/C
                         clock pessimism              0.048     0.879    
                         clock uncertainty            0.222     1.102    
    SLICE_X12Y15         FDCE (Hold_fdce_C_CE)       -0.016     1.086    u_sd_ctrl_top/u_sd_read/rd_val_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                          10.913    
  -------------------------------------------------------------------
                         slack                                  9.827    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        7.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.580ns (25.886%)  route 1.661ns (74.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.560     1.562    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.456     2.018 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.135     3.154    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.278 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.525     3.803    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X13Y16         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    11.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133     8.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     9.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.443    11.446    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y16         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
                         clock pessimism             -0.085    11.361    
                         clock uncertainty           -0.222    11.139    
    SLICE_X13Y16         FDCE (Setup_fdce_C_CE)      -0.205    10.934    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]
  -------------------------------------------------------------------
                         required time                         10.934    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  7.131    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.052%)  route 1.646ns (73.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.560     1.562    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.456     2.018 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.135     3.154    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.278 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.511     3.789    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X13Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    11.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133     8.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     9.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.440    11.443    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                         clock pessimism             -0.085    11.358    
                         clock uncertainty           -0.222    11.136    
    SLICE_X13Y18         FDCE (Setup_fdce_C_CE)      -0.205    10.931    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.052%)  route 1.646ns (73.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.560     1.562    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.456     2.018 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.135     3.154    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.278 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.511     3.789    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X13Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    11.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133     8.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     9.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.440    11.443    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
                         clock pessimism             -0.085    11.358    
                         clock uncertainty           -0.222    11.136    
    SLICE_X13Y18         FDCE (Setup_fdce_C_CE)      -0.205    10.931    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.052%)  route 1.646ns (73.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.560     1.562    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.456     2.018 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.135     3.154    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.278 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.511     3.789    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X13Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    11.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133     8.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     9.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.440    11.443    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
                         clock pessimism             -0.085    11.358    
                         clock uncertainty           -0.222    11.136    
    SLICE_X13Y18         FDCE (Setup_fdce_C_CE)      -0.205    10.931    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.052%)  route 1.646ns (73.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.560     1.562    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.456     2.018 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.135     3.154    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.278 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.511     3.789    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X13Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    11.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133     8.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     9.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.440    11.443    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X13Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                         clock pessimism             -0.085    11.358    
                         clock uncertainty           -0.222    11.136    
    SLICE_X13Y18         FDCE (Setup_fdce_C_CE)      -0.205    10.931    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.052%)  route 1.646ns (73.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.560     1.562    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.456     2.018 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.135     3.154    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.278 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.511     3.789    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    11.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133     8.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     9.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.440    11.443    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/C
                         clock pessimism             -0.085    11.358    
                         clock uncertainty           -0.222    11.136    
    SLICE_X12Y18         FDCE (Setup_fdce_C_CE)      -0.169    10.967    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.052%)  route 1.646ns (73.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.560     1.562    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.456     2.018 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.135     3.154    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.278 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.511     3.789    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    11.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133     8.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     9.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.440    11.443    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                         clock pessimism             -0.085    11.358    
                         clock uncertainty           -0.222    11.136    
    SLICE_X12Y18         FDCE (Setup_fdce_C_CE)      -0.169    10.967    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.052%)  route 1.646ns (73.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.560     1.562    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.456     2.018 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.135     3.154    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.278 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.511     3.789    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    11.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133     8.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     9.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.440    11.443    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/C
                         clock pessimism             -0.085    11.358    
                         clock uncertainty           -0.222    11.136    
    SLICE_X12Y18         FDCE (Setup_fdce_C_CE)      -0.169    10.967    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.052%)  route 1.646ns (73.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.560     1.562    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.456     2.018 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.135     3.154    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.278 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.511     3.789    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    11.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133     8.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     9.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.440    11.443    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                         clock pessimism             -0.085    11.358    
                         clock uncertainty           -0.222    11.136    
    SLICE_X12Y18         FDCE (Setup_fdce_C_CE)      -0.169    10.967    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.580ns (26.052%)  route 1.646ns (73.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.576     1.576    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.760 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.094    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         1.560     1.562    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.456     2.018 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           1.135     3.154    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.124     3.278 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.511     3.789    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.458    11.458    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -3.133     8.325 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           1.587     9.912    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          1.440    11.443    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
                         clock pessimism             -0.085    11.358    
                         clock uncertainty           -0.222    11.136    
    SLICE_X12Y18         FDCE (Setup_fdce_C_CE)      -0.169    10.967    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -3.789    
  -------------------------------------------------------------------
                         slack                                  7.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.005ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.914%)  route 0.480ns (72.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 10.831 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 20.561 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    20.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    19.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    19.976    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.559    20.561    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141    20.702 r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.480    21.182    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT5 (Prop_lut5_I1_O)        0.045    21.227 r  u_sd_ctrl_top/u_sd_read/rx_flag_i_1/O
                         net (fo=1, routed)           0.000    21.227    u_sd_ctrl_top/u_sd_read/rx_flag_i_1_n_0
    SLICE_X14Y16         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.829    10.831    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y16         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                         clock pessimism              0.048    10.878    
                         clock uncertainty            0.222    11.101    
    SLICE_X14Y16         FDCE (Hold_fdce_C_D)         0.121    11.222    u_sd_ctrl_top/u_sd_read/rx_flag_reg
  -------------------------------------------------------------------
                         required time                        -11.222    
                         arrival time                          21.227    
  -------------------------------------------------------------------
                         slack                                 10.005    

Slack (MET) :             10.244ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.243%)  route 0.581ns (75.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 10.830 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 20.561 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    20.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    19.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    19.976    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.559    20.561    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141    20.702 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.449    21.151    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.045    21.196 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.132    21.328    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.828    10.830    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
                         clock pessimism              0.048    10.877    
                         clock uncertainty            0.222    11.100    
    SLICE_X14Y17         FDCE (Hold_fdce_C_CE)       -0.016    11.084    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.084    
                         arrival time                          21.328    
  -------------------------------------------------------------------
                         slack                                 10.244    

Slack (MET) :             10.244ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.243%)  route 0.581ns (75.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 10.830 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 20.561 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    20.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    19.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    19.976    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.559    20.561    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141    20.702 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.449    21.151    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.045    21.196 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.132    21.328    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.828    10.830    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                         clock pessimism              0.048    10.877    
                         clock uncertainty            0.222    11.100    
    SLICE_X14Y17         FDCE (Hold_fdce_C_CE)       -0.016    11.084    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]
  -------------------------------------------------------------------
                         required time                        -11.084    
                         arrival time                          21.328    
  -------------------------------------------------------------------
                         slack                                 10.244    

Slack (MET) :             10.244ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.243%)  route 0.581ns (75.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 10.830 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 20.561 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    20.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    19.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    19.976    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.559    20.561    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141    20.702 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.449    21.151    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.045    21.196 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.132    21.328    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.828    10.830    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                         clock pessimism              0.048    10.877    
                         clock uncertainty            0.222    11.100    
    SLICE_X14Y17         FDCE (Hold_fdce_C_CE)       -0.016    11.084    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]
  -------------------------------------------------------------------
                         required time                        -11.084    
                         arrival time                          21.328    
  -------------------------------------------------------------------
                         slack                                 10.244    

Slack (MET) :             10.244ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.243%)  route 0.581ns (75.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 10.830 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 20.561 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    20.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    19.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    19.976    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.559    20.561    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141    20.702 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.449    21.151    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.045    21.196 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.132    21.328    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.828    10.830    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
                         clock pessimism              0.048    10.877    
                         clock uncertainty            0.222    11.100    
    SLICE_X14Y17         FDCE (Hold_fdce_C_CE)       -0.016    11.084    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]
  -------------------------------------------------------------------
                         required time                        -11.084    
                         arrival time                          21.328    
  -------------------------------------------------------------------
                         slack                                 10.244    

Slack (MET) :             10.244ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.243%)  route 0.581ns (75.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 10.830 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 20.561 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    20.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    19.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    19.976    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.559    20.561    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141    20.702 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.449    21.151    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.045    21.196 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.132    21.328    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.828    10.830    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X14Y17         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
                         clock pessimism              0.048    10.877    
                         clock uncertainty            0.222    11.100    
    SLICE_X14Y17         FDCE (Hold_fdce_C_CE)       -0.016    11.084    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]
  -------------------------------------------------------------------
                         required time                        -11.084    
                         arrival time                          21.328    
  -------------------------------------------------------------------
                         slack                                 10.244    

Slack (MET) :             10.298ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.674%)  route 0.634ns (77.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 20.561 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    20.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    19.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    19.976    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.559    20.561    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141    20.702 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.449    21.151    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.045    21.196 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.185    21.381    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.827    10.829    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/C
                         clock pessimism              0.048    10.876    
                         clock uncertainty            0.222    11.099    
    SLICE_X12Y18         FDCE (Hold_fdce_C_CE)       -0.016    11.083    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.083    
                         arrival time                          21.381    
  -------------------------------------------------------------------
                         slack                                 10.298    

Slack (MET) :             10.298ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.674%)  route 0.634ns (77.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 20.561 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    20.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    19.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    19.976    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.559    20.561    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141    20.702 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.449    21.151    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.045    21.196 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.185    21.381    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.827    10.829    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                         clock pessimism              0.048    10.876    
                         clock uncertainty            0.222    11.099    
    SLICE_X12Y18         FDCE (Hold_fdce_C_CE)       -0.016    11.083    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]
  -------------------------------------------------------------------
                         required time                        -11.083    
                         arrival time                          21.381    
  -------------------------------------------------------------------
                         slack                                 10.298    

Slack (MET) :             10.298ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.674%)  route 0.634ns (77.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 20.561 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    20.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    19.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    19.976    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.559    20.561    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141    20.702 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.449    21.151    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.045    21.196 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.185    21.381    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.827    10.829    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/C
                         clock pessimism              0.048    10.876    
                         clock uncertainty            0.222    11.099    
    SLICE_X12Y18         FDCE (Hold_fdce_C_CE)       -0.016    11.083    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                        -11.083    
                         arrival time                          21.381    
  -------------------------------------------------------------------
                         slack                                 10.298    

Slack (MET) :             10.298ns  (arrival time - required time)
  Source:                 u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@20.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.674%)  route 0.634ns (77.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 10.829 - 10.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 20.561 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.551    20.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    19.487 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    19.976    clk_wiz/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    20.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=157, routed)         0.559    20.561    u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X33Y14         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDCE (Prop_fdce_C_Q)         0.141    20.702 f  u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.449    21.151    u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X14Y16         LUT3 (Prop_lut3_I1_O)        0.045    21.196 r  u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.185    21.381    u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.818    10.818    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0B)
                                                     -1.378     9.439 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0B
                         net (fo=1, routed)           0.534     9.973    clk_wiz/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=49, routed)          0.827    10.829    u_sd_ctrl_top/u_sd_read/bbstub_clk_out2
    SLICE_X12Y18         FDCE                                         r  u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                         clock pessimism              0.048    10.876    
                         clock uncertainty            0.222    11.099    
    SLICE_X12Y18         FDCE (Hold_fdce_C_CE)       -0.016    11.083    u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]
  -------------------------------------------------------------------
                         required time                        -11.083    
                         arrival time                          21.381    
  -------------------------------------------------------------------
                         slack                                 10.298    





