

================================================================
== Vitis HLS Report for 'dataflow_in_loop_l_ni_1_Loop_l_store_C_tile_sj_proc_Pipeline_l_store_C_tile_sj'
================================================================
* Date:           Mon Nov  4 21:47:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.291 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_store_C_tile_sj  |        8|        8|         1|          1|          1|     8|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sj = alloca i32 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 4 'alloca' 'sj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v219, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%local_C_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_load"   --->   Operation 6 'read' 'local_C_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%local_C_0_1_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_1_load"   --->   Operation 7 'read' 'local_C_0_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%local_C_0_2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_2_load"   --->   Operation 8 'read' 'local_C_0_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%local_C_0_3_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_3_load"   --->   Operation 9 'read' 'local_C_0_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%local_C_0_4_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_4_load"   --->   Operation 10 'read' 'local_C_0_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%local_C_0_5_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_5_load"   --->   Operation 11 'read' 'local_C_0_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%local_C_0_6_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_6_load"   --->   Operation 12 'read' 'local_C_0_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%local_C_0_7_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %local_C_0_7_load"   --->   Operation 13 'read' 'local_C_0_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tmp"   --->   Operation 14 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln674 = store i4 0, i4 %sj" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 15 'store' 'store_ln674' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond47.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sj_1 = load i4 %sj" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 17 'load' 'sj_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.70ns)   --->   "%icmp_ln674 = icmp_eq  i4 %sj_1, i4 8" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 18 'icmp' 'icmp_ln674' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%add_ln674 = add i4 %sj_1, i4 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 19 'add' 'add_ln674' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln674 = br i1 %icmp_ln674, void %l_si.i, void %dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc.exit.exitStub" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 20 'br' 'br_ln674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i4 %sj_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 21 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i4 %sj_1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 22 'zext' 'zext_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln675 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:675]   --->   Operation 23 'specpipeline' 'specpipeline_ln675' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 25 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%empty = add i8 %tmp_read, i8 %zext_ln674" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 26 'add' 'empty' <Predicate = (!icmp_ln674)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln677 = zext i8 %empty" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:677]   --->   Operation 27 'zext' 'zext_ln677' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.58ns)   --->   "%v235 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8f32.f32.i3, i3 0, i32 %local_C_0_7_load_read, i3 1, i32 %local_C_0_6_load_read, i3 2, i32 %local_C_0_5_load_read, i3 3, i32 %local_C_0_4_load_read, i3 4, i32 %local_C_0_3_load_read, i3 5, i32 %local_C_0_2_load_read, i3 6, i32 %local_C_0_1_load_read, i3 7, i32 %local_C_0_load_read, i32 <undef>, i3 %trunc_ln674" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:677]   --->   Operation 28 'sparsemux' 'v235' <Predicate = (!icmp_ln674)> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln678 = bitcast i32 %v235" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:678]   --->   Operation 29 'bitcast' 'bitcast_ln678' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%v219_addr = getelementptr i32 %v219, i64 0, i64 %zext_ln677" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:678]   --->   Operation 30 'getelementptr' 'v219_addr' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.19ns)   --->   "%store_ln678 = store i32 %bitcast_ln678, i8 %v219_addr" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:678]   --->   Operation 31 'store' 'store_ln678' <Predicate = (!icmp_ln674)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln674 = store i4 %add_ln674, i4 %sj" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 32 'store' 'store_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln674 = br void %for.cond47.i" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674]   --->   Operation 33 'br' 'br_ln674' <Predicate = (!icmp_ln674)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln674)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.291ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln674', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674) of constant 0 on local variable 'sj', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674 [22]  (0.387 ns)
	'load' operation 4 bit ('sj', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674) on local variable 'sj', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674 [25]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln674', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:674) [26]  (0.708 ns)
	'store' operation 0 bit ('store_ln678', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:678) of variable 'bitcast_ln678', /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:678 on array 'v219' [40]  (1.196 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
