Analysis & Synthesis report for pcie
Wed Jun 19 16:59:30 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Jun 19 16:59:30 2019           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; pcie                                        ;
; Top-level Entity Name       ; pcie                                        ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC9D6F27C7     ;                    ;
; Top-level entity name                                                           ; pcie               ; pcie               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+------------------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name           ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+------------------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; altera_pcie_cv_hip_ast ; 18.1    ; N/A          ; N/A          ; |pcie           ; pcie.vhd        ;
+--------+------------------------+---------+--------------+--------------+-----------------+-----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jun 19 16:59:06 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pcie -c pcie
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file pcie.vhd
    Info (12022): Found design unit 1: pcie-rtl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie.vhd Line: 170
    Info (12023): Found entity 1: pcie File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file pcie.vhd
    Info (12022): Found design unit 1: pcie-rtl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie.vhd Line: 170
    Info (12023): Found entity 1: pcie File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pcie/altpcie_cv_hip_ast_hwtcl.v
    Info (12023): Found entity 1: altpcie_cv_hip_ast_hwtcl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/altpcie_cv_hip_ast_hwtcl.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file pcie/altpcie_rs_serdes.v
    Info (12023): Found entity 1: altpcie_rs_serdes File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/altpcie_rs_serdes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pcie/altpcie_rs_hip.v
    Info (12023): Found entity 1: altpcie_rs_hip File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/altpcie_rs_hip.v Line: 22
Info (12021): Found 4 design units, including 4 entities, in source file pcie/altpcie_av_hip_128bit_atom.v
    Info (12023): Found entity 1: altpcie_av_hip_128bit_atom File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/altpcie_av_hip_128bit_atom.v Line: 22
    Info (12023): Found entity 2: altpcie_tl_cfg_pipe File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/altpcie_av_hip_128bit_atom.v Line: 6149
    Info (12023): Found entity 3: altpcie_av_hd_dpcmn_bitsync File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/altpcie_av_hip_128bit_atom.v Line: 6200
    Info (12023): Found entity 4: altpcie_av_hd_dpcmn_bitsync2 File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/altpcie_av_hip_128bit_atom.v Line: 6241
Info (12021): Found 1 design units, including 1 entities, in source file pcie/altpcie_av_hip_ast_hwtcl.v
    Info (12023): Found entity 1: altpcie_av_hip_ast_hwtcl File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/altpcie_av_hip_ast_hwtcl.v Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file pcie/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (pcie) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/altera_xcvr_functions.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file pcie/sv_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_xcvr File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/sv_reconfig_bundle_to_xcvr.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file pcie/sv_reconfig_bundle_to_ip.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_ip File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/sv_reconfig_bundle_to_ip.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file pcie/sv_reconfig_bundle_merger.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_merger File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/sv_reconfig_bundle_merger.sv Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file pcie/av_xcvr_h.sv
    Info (12022): Found design unit 1: av_xcvr_h (SystemVerilog) (pcie) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_xcvr_h.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_xcvr_avmm_csr.sv
    Info (12023): Found entity 1: av_xcvr_avmm_csr File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_xcvr_avmm_csr.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_tx_pma_ch.sv
    Info (12023): Found entity 1: av_tx_pma_ch File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_tx_pma_ch.sv Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_tx_pma.sv
    Info (12023): Found entity 1: av_tx_pma File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_tx_pma.sv Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_rx_pma.sv
    Info (12023): Found entity 1: av_rx_pma File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_rx_pma.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_pma.sv
    Info (12023): Found entity 1: av_pma File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_pma.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_pcs_ch.sv
    Info (12023): Found entity 1: av_pcs_ch File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_pcs_ch.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_pcs.sv
    Info (12023): Found entity 1: av_pcs File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_pcs.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_xcvr_avmm.sv
    Info (12023): Found entity 1: av_xcvr_avmm File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_xcvr_avmm.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_xcvr_native.sv
    Info (12023): Found entity 1: av_xcvr_native File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_xcvr_native.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_xcvr_plls.sv
    Info (12023): Found entity 1: av_xcvr_plls File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_xcvr_plls.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_xcvr_data_adapter.sv
    Info (12023): Found entity 1: av_xcvr_data_adapter File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_xcvr_data_adapter.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_basic File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_reconfig_bundle_to_basic.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_xcvr File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_reconfig_bundle_to_xcvr.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_hssi_8g_rx_pcs_rbc.sv
    Info (12023): Found entity 1: av_hssi_8g_rx_pcs_rbc File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_hssi_8g_rx_pcs_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_hssi_8g_tx_pcs_rbc.sv
    Info (12023): Found entity 1: av_hssi_8g_tx_pcs_rbc File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_hssi_8g_tx_pcs_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_hssi_common_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_common_pcs_pma_interface_rbc File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_hssi_common_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_hssi_common_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_common_pld_pcs_interface_rbc File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_hssi_common_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_hssi_pipe_gen1_2_rbc.sv
    Info (12023): Found entity 1: av_hssi_pipe_gen1_2_rbc File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_hssi_pipe_gen1_2_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_hssi_rx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_rx_pcs_pma_interface_rbc File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_hssi_rx_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_hssi_rx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_rx_pld_pcs_interface_rbc File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_hssi_rx_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_hssi_tx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_tx_pcs_pma_interface_rbc File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_hssi_tx_pcs_pma_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_hssi_tx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_tx_pld_pcs_interface_rbc File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_hssi_tx_pld_pcs_interface_rbc.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pcie/alt_reset_ctrl_lego.sv
    Info (12023): Found entity 1: alt_reset_ctrl_lego File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/alt_reset_ctrl_lego.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file pcie/alt_reset_ctrl_tgx_cdrauto.sv
    Info (12023): Found entity 1: alt_reset_ctrl_tgx_cdrauto File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/alt_reset_ctrl_tgx_cdrauto.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file pcie/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 0 entities, in source file pcie/alt_xcvr_csr_common_h.sv
    Info (12022): Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (pcie) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/alt_xcvr_csr_common_h.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file pcie/alt_xcvr_csr_common.sv
    Info (12023): Found entity 1: alt_xcvr_csr_common File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/alt_xcvr_csr_common.sv Line: 23
Info (12021): Found 1 design units, including 0 entities, in source file pcie/alt_xcvr_csr_pcs8g_h.sv
    Info (12022): Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (pcie) File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/alt_xcvr_csr_pcs8g_h.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file pcie/alt_xcvr_csr_pcs8g.sv
    Info (12023): Found entity 1: alt_xcvr_csr_pcs8g File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/alt_xcvr_csr_pcs8g.sv Line: 23
Info (12021): Found 3 design units, including 3 entities, in source file pcie/alt_xcvr_csr_selector.sv
    Info (12023): Found entity 1: csr_mux File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/alt_xcvr_csr_selector.sv Line: 23
    Info (12023): Found entity 2: csr_indexed_write_mux File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/alt_xcvr_csr_selector.sv Line: 51
    Info (12023): Found entity 3: csr_indexed_read_only_reg File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/alt_xcvr_csr_selector.sv Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file pcie/alt_xcvr_mgmt2dec.sv
    Info (12023): Found entity 1: alt_xcvr_mgmt2dec File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/alt_xcvr_mgmt2dec.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file pcie/altera_wait_generate.v
    Info (12023): Found entity 1: altera_wait_generate File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/altera_wait_generate.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_xcvr_emsip_adapter.sv
    Info (12023): Found entity 1: av_xcvr_emsip_adapter File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_xcvr_emsip_adapter.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file pcie/av_xcvr_pipe_native_hip.sv
    Info (12023): Found entity 1: av_xcvr_pipe_native_hip File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie/av_xcvr_pipe_native_hip.sv Line: 34
Error (12181): Top-level entity "pcie" is ambiguous
    Error (12180): Instance could be entity "pcie" in file pcie.vhd compiled in library pcie File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie.vhd Line: 11
    Error (12180): Instance could be entity "pcie" in file pcie.vhd compiled in library work File: /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/pcie.vhd Line: 11
Info (12127): Elaborating entity "pcie" for the top level hierarchy
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/output_files/pcie.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning
    Error: Peak virtual memory: 1025 megabytes
    Error: Processing ended: Wed Jun 19 16:59:30 2019
    Error: Elapsed time: 00:00:24
    Error: Total CPU time (on all processors): 00:00:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/pcie/output_files/pcie.map.smsg.


