<?xml version="1.0"?>
<block name="top.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:8803533fe0a2066637703c4f898d2a5e16c7c6ff7d90409c0c94ebb387adf761" atom_netlist_id="SHA256:26ddceada877a43a77f3782c6dab2bd3cce5bb9760e11b91eec2243750af8ffe">
	<inputs>GPIO_PIN(0)_$inp GPIO_PIN(1)_$inp GPIO_PIN(2)_$inp GPIO_PIN(3)_$inp GPIO_PIN(4)_$inp GPIO_PIN(5)_$inp GPIO_PIN(6)_$inp GPIO_PIN(7)_$inp</inputs>
	<outputs>out:GPIO_PIN(0)_$out out:GPIO_PIN(1)_$out out:GPIO_PIN(2)_$out out:GPIO_PIN(3)_$out out:GPIO_PIN(4)_$out out:GPIO_PIN(5)_$out out:GPIO_PIN(6)_$out out:GPIO_PIN(7)_$out</outputs>
	<clocks>u_gclkbuff_reset_A u_AL4S3B_FPGA_IP.WB_CLK Sys_Clk0 $false</clocks>
	<block name="u_qlal4s3b_cell_macro" instance="PB-ASSP[0]" mode="default">
		<inputs>
			<port name="ASSP0_Device_ID_0">$true</port>
			<port name="ASSP0_Device_ID_1">$false</port>
			<port name="ASSP0_Device_ID_10">$true</port>
			<port name="ASSP0_Device_ID_11">$false</port>
			<port name="ASSP0_Device_ID_12">$true</port>
			<port name="ASSP0_Device_ID_13">$true</port>
			<port name="ASSP0_Device_ID_14">$false</port>
			<port name="ASSP0_Device_ID_15">$false</port>
			<port name="ASSP0_Device_ID_2">$true</port>
			<port name="ASSP0_Device_ID_3">$false</port>
			<port name="ASSP0_Device_ID_4">$false</port>
			<port name="ASSP0_Device_ID_5">$true</port>
			<port name="ASSP0_Device_ID_6">$true</port>
			<port name="ASSP0_Device_ID_7">$true</port>
			<port name="ASSP0_Device_ID_8">$true</port>
			<port name="ASSP0_Device_ID_9">$true</port>
			<port name="ASSP0_FB_Busy">$false</port>
			<port name="ASSP0_FB_Int_Clr_0">$false</port>
			<port name="ASSP0_FB_Int_Clr_1">$false</port>
			<port name="ASSP0_FB_Int_Clr_2">$false</port>
			<port name="ASSP0_FB_Int_Clr_3">$false</port>
			<port name="ASSP0_FB_Int_Clr_4">$false</port>
			<port name="ASSP0_FB_Int_Clr_5">$false</port>
			<port name="ASSP0_FB_Int_Clr_6">$false</port>
			<port name="ASSP0_FB_Int_Clr_7">$false</port>
			<port name="ASSP0_FB_PKfbData_0">$false</port>
			<port name="ASSP0_FB_PKfbData_1">$false</port>
			<port name="ASSP0_FB_PKfbData_10">$false</port>
			<port name="ASSP0_FB_PKfbData_11">$false</port>
			<port name="ASSP0_FB_PKfbData_12">$false</port>
			<port name="ASSP0_FB_PKfbData_13">$false</port>
			<port name="ASSP0_FB_PKfbData_14">$false</port>
			<port name="ASSP0_FB_PKfbData_15">$false</port>
			<port name="ASSP0_FB_PKfbData_16">$false</port>
			<port name="ASSP0_FB_PKfbData_17">$false</port>
			<port name="ASSP0_FB_PKfbData_18">$false</port>
			<port name="ASSP0_FB_PKfbData_19">$false</port>
			<port name="ASSP0_FB_PKfbData_2">$false</port>
			<port name="ASSP0_FB_PKfbData_20">$false</port>
			<port name="ASSP0_FB_PKfbData_21">$false</port>
			<port name="ASSP0_FB_PKfbData_22">$false</port>
			<port name="ASSP0_FB_PKfbData_23">$false</port>
			<port name="ASSP0_FB_PKfbData_24">$false</port>
			<port name="ASSP0_FB_PKfbData_25">$false</port>
			<port name="ASSP0_FB_PKfbData_26">$false</port>
			<port name="ASSP0_FB_PKfbData_27">$false</port>
			<port name="ASSP0_FB_PKfbData_28">$false</port>
			<port name="ASSP0_FB_PKfbData_29">$false</port>
			<port name="ASSP0_FB_PKfbData_3">$false</port>
			<port name="ASSP0_FB_PKfbData_30">$false</port>
			<port name="ASSP0_FB_PKfbData_31">$false</port>
			<port name="ASSP0_FB_PKfbData_4">$false</port>
			<port name="ASSP0_FB_PKfbData_5">$false</port>
			<port name="ASSP0_FB_PKfbData_6">$false</port>
			<port name="ASSP0_FB_PKfbData_7">$false</port>
			<port name="ASSP0_FB_PKfbData_8">$false</port>
			<port name="ASSP0_FB_PKfbData_9">$false</port>
			<port name="ASSP0_FB_PKfbEOF">$false</port>
			<port name="ASSP0_FB_PKfbPush_0">$false</port>
			<port name="ASSP0_FB_PKfbPush_1">$false</port>
			<port name="ASSP0_FB_PKfbPush_2">$false</port>
			<port name="ASSP0_FB_PKfbPush_3">$false</port>
			<port name="ASSP0_FB_PKfbSOF">$false</port>
			<port name="ASSP0_FB_msg_out_0">$false</port>
			<port name="ASSP0_FB_msg_out_1">$false</port>
			<port name="ASSP0_FB_msg_out_2">$false</port>
			<port name="ASSP0_FB_msg_out_3">$false</port>
			<port name="ASSP0_SDMA_Req_0">$false</port>
			<port name="ASSP0_SDMA_Req_1">$false</port>
			<port name="ASSP0_SDMA_Req_2">$false</port>
			<port name="ASSP0_SDMA_Req_3">$false</port>
			<port name="ASSP0_SDMA_Sreq_0">$false</port>
			<port name="ASSP0_SDMA_Sreq_1">$false</port>
			<port name="ASSP0_SDMA_Sreq_2">$false</port>
			<port name="ASSP0_SDMA_Sreq_3">$false</port>
			<port name="ASSP0_SPIm_PEnable">$false</port>
			<port name="ASSP0_SPIm_PWdata_0">$false</port>
			<port name="ASSP0_SPIm_PWdata_1">$false</port>
			<port name="ASSP0_SPIm_PWdata_10">$false</port>
			<port name="ASSP0_SPIm_PWdata_11">$false</port>
			<port name="ASSP0_SPIm_PWdata_12">$false</port>
			<port name="ASSP0_SPIm_PWdata_13">$false</port>
			<port name="ASSP0_SPIm_PWdata_14">$false</port>
			<port name="ASSP0_SPIm_PWdata_15">$false</port>
			<port name="ASSP0_SPIm_PWdata_16">$false</port>
			<port name="ASSP0_SPIm_PWdata_17">$false</port>
			<port name="ASSP0_SPIm_PWdata_18">$false</port>
			<port name="ASSP0_SPIm_PWdata_19">$false</port>
			<port name="ASSP0_SPIm_PWdata_2">$false</port>
			<port name="ASSP0_SPIm_PWdata_20">$false</port>
			<port name="ASSP0_SPIm_PWdata_21">$false</port>
			<port name="ASSP0_SPIm_PWdata_22">$false</port>
			<port name="ASSP0_SPIm_PWdata_23">$false</port>
			<port name="ASSP0_SPIm_PWdata_24">$false</port>
			<port name="ASSP0_SPIm_PWdata_25">$false</port>
			<port name="ASSP0_SPIm_PWdata_26">$false</port>
			<port name="ASSP0_SPIm_PWdata_27">$false</port>
			<port name="ASSP0_SPIm_PWdata_28">$false</port>
			<port name="ASSP0_SPIm_PWdata_29">$false</port>
			<port name="ASSP0_SPIm_PWdata_3">$false</port>
			<port name="ASSP0_SPIm_PWdata_30">$false</port>
			<port name="ASSP0_SPIm_PWdata_31">$false</port>
			<port name="ASSP0_SPIm_PWdata_4">$false</port>
			<port name="ASSP0_SPIm_PWdata_5">$false</port>
			<port name="ASSP0_SPIm_PWdata_6">$false</port>
			<port name="ASSP0_SPIm_PWdata_7">$false</port>
			<port name="ASSP0_SPIm_PWdata_8">$false</port>
			<port name="ASSP0_SPIm_PWdata_9">$false</port>
			<port name="ASSP0_SPIm_PWrite">$false</port>
			<port name="ASSP0_SPIm_Paddr_0">$false</port>
			<port name="ASSP0_SPIm_Paddr_1">$false</port>
			<port name="ASSP0_SPIm_Paddr_10">$false</port>
			<port name="ASSP0_SPIm_Paddr_11">$false</port>
			<port name="ASSP0_SPIm_Paddr_12">$false</port>
			<port name="ASSP0_SPIm_Paddr_13">$false</port>
			<port name="ASSP0_SPIm_Paddr_14">$false</port>
			<port name="ASSP0_SPIm_Paddr_15">$false</port>
			<port name="ASSP0_SPIm_Paddr_2">$false</port>
			<port name="ASSP0_SPIm_Paddr_3">$false</port>
			<port name="ASSP0_SPIm_Paddr_4">$false</port>
			<port name="ASSP0_SPIm_Paddr_5">$false</port>
			<port name="ASSP0_SPIm_Paddr_6">$false</port>
			<port name="ASSP0_SPIm_Paddr_7">$false</port>
			<port name="ASSP0_SPIm_Paddr_8">$false</port>
			<port name="ASSP0_SPIm_Paddr_9">$false</port>
			<port name="ASSP0_Sys_PKfb_Clk">$false</port>
			<port name="ASSP0_Sys_PSel">$false</port>
			<port name="ASSP0_WB_CLK">u_AL4S3B_FPGA_IP.WB_CLK</port>
			<port name="ASSP0_WBs_ACK">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB</port>
			<port name="ASSP0_WBs_RD_DAT_0">WBs_RD_DAT(0)</port>
			<port name="ASSP0_WBs_RD_DAT_1">WBs_RD_DAT(1)</port>
			<port name="ASSP0_WBs_RD_DAT_10">WBs_RD_DAT(10)</port>
			<port name="ASSP0_WBs_RD_DAT_11">WBs_RD_DAT(11)</port>
			<port name="ASSP0_WBs_RD_DAT_12">WBs_RD_DAT(12)</port>
			<port name="ASSP0_WBs_RD_DAT_13">WBs_RD_DAT(13)</port>
			<port name="ASSP0_WBs_RD_DAT_14">WBs_RD_DAT(14)</port>
			<port name="ASSP0_WBs_RD_DAT_15">WBs_RD_DAT(15)</port>
			<port name="ASSP0_WBs_RD_DAT_16">WBs_RD_DAT(16)</port>
			<port name="ASSP0_WBs_RD_DAT_17">WBs_RD_DAT(17)</port>
			<port name="ASSP0_WBs_RD_DAT_18">WBs_RD_DAT(18)</port>
			<port name="ASSP0_WBs_RD_DAT_19">WBs_RD_DAT(19)</port>
			<port name="ASSP0_WBs_RD_DAT_2">WBs_RD_DAT(2)</port>
			<port name="ASSP0_WBs_RD_DAT_20">WBs_RD_DAT(20)</port>
			<port name="ASSP0_WBs_RD_DAT_21">WBs_RD_DAT(21)</port>
			<port name="ASSP0_WBs_RD_DAT_22">WBs_RD_DAT(22)</port>
			<port name="ASSP0_WBs_RD_DAT_23">WBs_RD_DAT(23)</port>
			<port name="ASSP0_WBs_RD_DAT_24">WBs_RD_DAT(24)</port>
			<port name="ASSP0_WBs_RD_DAT_25">WBs_RD_DAT(25)</port>
			<port name="ASSP0_WBs_RD_DAT_26">WBs_RD_DAT(26)</port>
			<port name="ASSP0_WBs_RD_DAT_27">WBs_RD_DAT(27)</port>
			<port name="ASSP0_WBs_RD_DAT_28">WBs_RD_DAT(28)</port>
			<port name="ASSP0_WBs_RD_DAT_29">WBs_RD_DAT(29)</port>
			<port name="ASSP0_WBs_RD_DAT_3">WBs_RD_DAT(3)</port>
			<port name="ASSP0_WBs_RD_DAT_30">WBs_RD_DAT(30)</port>
			<port name="ASSP0_WBs_RD_DAT_31">WBs_RD_DAT(31)</port>
			<port name="ASSP0_WBs_RD_DAT_4">WBs_RD_DAT(4)</port>
			<port name="ASSP0_WBs_RD_DAT_5">WBs_RD_DAT(5)</port>
			<port name="ASSP0_WBs_RD_DAT_6">WBs_RD_DAT(6)</port>
			<port name="ASSP0_WBs_RD_DAT_7">WBs_RD_DAT(7)</port>
			<port name="ASSP0_WBs_RD_DAT_8">WBs_RD_DAT(8)</port>
			<port name="ASSP0_WBs_RD_DAT_9">WBs_RD_DAT(9)</port>
		</inputs>
		<outputs>
			<port name="ASSP0_FB_PKfbOverflow">open</port>
			<port name="ASSP0_FB_Start">open</port>
			<port name="ASSP0_SDMA_Active_0">open</port>
			<port name="ASSP0_SDMA_Active_1">open</port>
			<port name="ASSP0_SDMA_Active_2">open</port>
			<port name="ASSP0_SDMA_Active_3">open</port>
			<port name="ASSP0_SDMA_Done_0">open</port>
			<port name="ASSP0_SDMA_Done_1">open</port>
			<port name="ASSP0_SDMA_Done_2">open</port>
			<port name="ASSP0_SDMA_Done_3">open</port>
			<port name="ASSP0_SPIm_PReady">open</port>
			<port name="ASSP0_SPIm_PSlvErr">open</port>
			<port name="ASSP0_SPIm_Prdata_0">open</port>
			<port name="ASSP0_SPIm_Prdata_1">open</port>
			<port name="ASSP0_SPIm_Prdata_10">open</port>
			<port name="ASSP0_SPIm_Prdata_11">open</port>
			<port name="ASSP0_SPIm_Prdata_12">open</port>
			<port name="ASSP0_SPIm_Prdata_13">open</port>
			<port name="ASSP0_SPIm_Prdata_14">open</port>
			<port name="ASSP0_SPIm_Prdata_15">open</port>
			<port name="ASSP0_SPIm_Prdata_16">open</port>
			<port name="ASSP0_SPIm_Prdata_17">open</port>
			<port name="ASSP0_SPIm_Prdata_18">open</port>
			<port name="ASSP0_SPIm_Prdata_19">open</port>
			<port name="ASSP0_SPIm_Prdata_2">open</port>
			<port name="ASSP0_SPIm_Prdata_20">open</port>
			<port name="ASSP0_SPIm_Prdata_21">open</port>
			<port name="ASSP0_SPIm_Prdata_22">open</port>
			<port name="ASSP0_SPIm_Prdata_23">open</port>
			<port name="ASSP0_SPIm_Prdata_24">open</port>
			<port name="ASSP0_SPIm_Prdata_25">open</port>
			<port name="ASSP0_SPIm_Prdata_26">open</port>
			<port name="ASSP0_SPIm_Prdata_27">open</port>
			<port name="ASSP0_SPIm_Prdata_28">open</port>
			<port name="ASSP0_SPIm_Prdata_29">open</port>
			<port name="ASSP0_SPIm_Prdata_3">open</port>
			<port name="ASSP0_SPIm_Prdata_30">open</port>
			<port name="ASSP0_SPIm_Prdata_31">open</port>
			<port name="ASSP0_SPIm_Prdata_4">open</port>
			<port name="ASSP0_SPIm_Prdata_5">open</port>
			<port name="ASSP0_SPIm_Prdata_6">open</port>
			<port name="ASSP0_SPIm_Prdata_7">open</port>
			<port name="ASSP0_SPIm_Prdata_8">open</port>
			<port name="ASSP0_SPIm_Prdata_9">open</port>
			<port name="ASSP0_Sensor_Int_0">open</port>
			<port name="ASSP0_Sensor_Int_1">open</port>
			<port name="ASSP0_Sensor_Int_2">open</port>
			<port name="ASSP0_Sensor_Int_3">open</port>
			<port name="ASSP0_Sensor_Int_4">open</port>
			<port name="ASSP0_Sensor_Int_5">open</port>
			<port name="ASSP0_Sensor_Int_6">open</port>
			<port name="ASSP0_Sensor_Int_7">open</port>
			<port name="ASSP0_Sys_Clk0">ASSP[0].Sys_Clk0[0]-&gt;ASSP[0].Sys_Clk0_to_PB-ASSP.ASSP0_Sys_Clk0</port>
			<port name="ASSP0_Sys_Clk0_Rst">ASSP[0].Sys_Clk0_Rst[0]-&gt;ASSP[0].Sys_Clk0_Rst_to_PB-ASSP.ASSP0_Sys_Clk0_Rst</port>
			<port name="ASSP0_Sys_Clk1">open</port>
			<port name="ASSP0_Sys_Clk1_Rst">open</port>
			<port name="ASSP0_Sys_PKfb_Rst">open</port>
			<port name="ASSP0_Sys_Pclk">open</port>
			<port name="ASSP0_Sys_Pclk_Rst">open</port>
			<port name="ASSP0_TimeStamp_0">open</port>
			<port name="ASSP0_TimeStamp_1">open</port>
			<port name="ASSP0_TimeStamp_10">open</port>
			<port name="ASSP0_TimeStamp_11">open</port>
			<port name="ASSP0_TimeStamp_12">open</port>
			<port name="ASSP0_TimeStamp_13">open</port>
			<port name="ASSP0_TimeStamp_14">open</port>
			<port name="ASSP0_TimeStamp_15">open</port>
			<port name="ASSP0_TimeStamp_16">open</port>
			<port name="ASSP0_TimeStamp_17">open</port>
			<port name="ASSP0_TimeStamp_18">open</port>
			<port name="ASSP0_TimeStamp_19">open</port>
			<port name="ASSP0_TimeStamp_2">open</port>
			<port name="ASSP0_TimeStamp_20">open</port>
			<port name="ASSP0_TimeStamp_21">open</port>
			<port name="ASSP0_TimeStamp_22">open</port>
			<port name="ASSP0_TimeStamp_23">open</port>
			<port name="ASSP0_TimeStamp_3">open</port>
			<port name="ASSP0_TimeStamp_4">open</port>
			<port name="ASSP0_TimeStamp_5">open</port>
			<port name="ASSP0_TimeStamp_6">open</port>
			<port name="ASSP0_TimeStamp_7">open</port>
			<port name="ASSP0_TimeStamp_8">open</port>
			<port name="ASSP0_TimeStamp_9">open</port>
			<port name="ASSP0_WB_RST">ASSP[0].WB_RST[0]-&gt;ASSP[0].WB_RST_to_PB-ASSP.ASSP0_WB_RST</port>
			<port name="ASSP0_WBs_ADR_0">open</port>
			<port name="ASSP0_WBs_ADR_1">open</port>
			<port name="ASSP0_WBs_ADR_10">ASSP[0].WBs_ADR[10]-&gt;ASSP[0].WBs_ADR[10]_to_PB-ASSP.ASSP0_WBs_ADR_10</port>
			<port name="ASSP0_WBs_ADR_11">ASSP[0].WBs_ADR[11]-&gt;ASSP[0].WBs_ADR[11]_to_PB-ASSP.ASSP0_WBs_ADR_11</port>
			<port name="ASSP0_WBs_ADR_12">ASSP[0].WBs_ADR[12]-&gt;ASSP[0].WBs_ADR[12]_to_PB-ASSP.ASSP0_WBs_ADR_12</port>
			<port name="ASSP0_WBs_ADR_13">ASSP[0].WBs_ADR[13]-&gt;ASSP[0].WBs_ADR[13]_to_PB-ASSP.ASSP0_WBs_ADR_13</port>
			<port name="ASSP0_WBs_ADR_14">ASSP[0].WBs_ADR[14]-&gt;ASSP[0].WBs_ADR[14]_to_PB-ASSP.ASSP0_WBs_ADR_14</port>
			<port name="ASSP0_WBs_ADR_15">ASSP[0].WBs_ADR[15]-&gt;ASSP[0].WBs_ADR[15]_to_PB-ASSP.ASSP0_WBs_ADR_15</port>
			<port name="ASSP0_WBs_ADR_16">ASSP[0].WBs_ADR[16]-&gt;ASSP[0].WBs_ADR[16]_to_PB-ASSP.ASSP0_WBs_ADR_16</port>
			<port name="ASSP0_WBs_ADR_2">ASSP[0].WBs_ADR[2]-&gt;ASSP[0].WBs_ADR[2]_to_PB-ASSP.ASSP0_WBs_ADR_2</port>
			<port name="ASSP0_WBs_ADR_3">ASSP[0].WBs_ADR[3]-&gt;ASSP[0].WBs_ADR[3]_to_PB-ASSP.ASSP0_WBs_ADR_3</port>
			<port name="ASSP0_WBs_ADR_4">ASSP[0].WBs_ADR[4]-&gt;ASSP[0].WBs_ADR[4]_to_PB-ASSP.ASSP0_WBs_ADR_4</port>
			<port name="ASSP0_WBs_ADR_5">ASSP[0].WBs_ADR[5]-&gt;ASSP[0].WBs_ADR[5]_to_PB-ASSP.ASSP0_WBs_ADR_5</port>
			<port name="ASSP0_WBs_ADR_6">ASSP[0].WBs_ADR[6]-&gt;ASSP[0].WBs_ADR[6]_to_PB-ASSP.ASSP0_WBs_ADR_6</port>
			<port name="ASSP0_WBs_ADR_7">ASSP[0].WBs_ADR[7]-&gt;ASSP[0].WBs_ADR[7]_to_PB-ASSP.ASSP0_WBs_ADR_7</port>
			<port name="ASSP0_WBs_ADR_8">ASSP[0].WBs_ADR[8]-&gt;ASSP[0].WBs_ADR[8]_to_PB-ASSP.ASSP0_WBs_ADR_8</port>
			<port name="ASSP0_WBs_ADR_9">ASSP[0].WBs_ADR[9]-&gt;ASSP[0].WBs_ADR[9]_to_PB-ASSP.ASSP0_WBs_ADR_9</port>
			<port name="ASSP0_WBs_BYTE_STB_0">ASSP[0].WBs_BYTE_STB[0]-&gt;ASSP[0].WBs_BYTE_STB[0]_to_PB-ASSP.ASSP0_WBs_BYTE_STB_0</port>
			<port name="ASSP0_WBs_BYTE_STB_1">open</port>
			<port name="ASSP0_WBs_BYTE_STB_2">open</port>
			<port name="ASSP0_WBs_BYTE_STB_3">open</port>
			<port name="ASSP0_WBs_CYC">ASSP[0].WBs_CYC[0]-&gt;ASSP[0].WBs_CYC_to_PB-ASSP.ASSP0_WBs_CYC</port>
			<port name="ASSP0_WBs_RD">open</port>
			<port name="ASSP0_WBs_STB">ASSP[0].WBs_STB[0]-&gt;ASSP[0].WBs_STB_to_PB-ASSP.ASSP0_WBs_STB</port>
			<port name="ASSP0_WBs_WE">ASSP[0].WBs_WE[0]-&gt;ASSP[0].WBs_WE_to_PB-ASSP.ASSP0_WBs_WE</port>
			<port name="ASSP0_WBs_WR_DAT_0">ASSP[0].WBs_WR_DAT[0]-&gt;ASSP[0].WBs_WR_DAT[0]_to_PB-ASSP.ASSP0_WBs_WR_DAT_0</port>
			<port name="ASSP0_WBs_WR_DAT_1">ASSP[0].WBs_WR_DAT[1]-&gt;ASSP[0].WBs_WR_DAT[1]_to_PB-ASSP.ASSP0_WBs_WR_DAT_1</port>
			<port name="ASSP0_WBs_WR_DAT_10">ASSP[0].WBs_WR_DAT[10]-&gt;ASSP[0].WBs_WR_DAT[10]_to_PB-ASSP.ASSP0_WBs_WR_DAT_10</port>
			<port name="ASSP0_WBs_WR_DAT_11">ASSP[0].WBs_WR_DAT[11]-&gt;ASSP[0].WBs_WR_DAT[11]_to_PB-ASSP.ASSP0_WBs_WR_DAT_11</port>
			<port name="ASSP0_WBs_WR_DAT_12">ASSP[0].WBs_WR_DAT[12]-&gt;ASSP[0].WBs_WR_DAT[12]_to_PB-ASSP.ASSP0_WBs_WR_DAT_12</port>
			<port name="ASSP0_WBs_WR_DAT_13">ASSP[0].WBs_WR_DAT[13]-&gt;ASSP[0].WBs_WR_DAT[13]_to_PB-ASSP.ASSP0_WBs_WR_DAT_13</port>
			<port name="ASSP0_WBs_WR_DAT_14">ASSP[0].WBs_WR_DAT[14]-&gt;ASSP[0].WBs_WR_DAT[14]_to_PB-ASSP.ASSP0_WBs_WR_DAT_14</port>
			<port name="ASSP0_WBs_WR_DAT_15">ASSP[0].WBs_WR_DAT[15]-&gt;ASSP[0].WBs_WR_DAT[15]_to_PB-ASSP.ASSP0_WBs_WR_DAT_15</port>
			<port name="ASSP0_WBs_WR_DAT_16">ASSP[0].WBs_WR_DAT[16]-&gt;ASSP[0].WBs_WR_DAT[16]_to_PB-ASSP.ASSP0_WBs_WR_DAT_16</port>
			<port name="ASSP0_WBs_WR_DAT_17">ASSP[0].WBs_WR_DAT[17]-&gt;ASSP[0].WBs_WR_DAT[17]_to_PB-ASSP.ASSP0_WBs_WR_DAT_17</port>
			<port name="ASSP0_WBs_WR_DAT_18">ASSP[0].WBs_WR_DAT[18]-&gt;ASSP[0].WBs_WR_DAT[18]_to_PB-ASSP.ASSP0_WBs_WR_DAT_18</port>
			<port name="ASSP0_WBs_WR_DAT_19">ASSP[0].WBs_WR_DAT[19]-&gt;ASSP[0].WBs_WR_DAT[19]_to_PB-ASSP.ASSP0_WBs_WR_DAT_19</port>
			<port name="ASSP0_WBs_WR_DAT_2">ASSP[0].WBs_WR_DAT[2]-&gt;ASSP[0].WBs_WR_DAT[2]_to_PB-ASSP.ASSP0_WBs_WR_DAT_2</port>
			<port name="ASSP0_WBs_WR_DAT_20">ASSP[0].WBs_WR_DAT[20]-&gt;ASSP[0].WBs_WR_DAT[20]_to_PB-ASSP.ASSP0_WBs_WR_DAT_20</port>
			<port name="ASSP0_WBs_WR_DAT_21">ASSP[0].WBs_WR_DAT[21]-&gt;ASSP[0].WBs_WR_DAT[21]_to_PB-ASSP.ASSP0_WBs_WR_DAT_21</port>
			<port name="ASSP0_WBs_WR_DAT_22">ASSP[0].WBs_WR_DAT[22]-&gt;ASSP[0].WBs_WR_DAT[22]_to_PB-ASSP.ASSP0_WBs_WR_DAT_22</port>
			<port name="ASSP0_WBs_WR_DAT_23">ASSP[0].WBs_WR_DAT[23]-&gt;ASSP[0].WBs_WR_DAT[23]_to_PB-ASSP.ASSP0_WBs_WR_DAT_23</port>
			<port name="ASSP0_WBs_WR_DAT_24">ASSP[0].WBs_WR_DAT[24]-&gt;ASSP[0].WBs_WR_DAT[24]_to_PB-ASSP.ASSP0_WBs_WR_DAT_24</port>
			<port name="ASSP0_WBs_WR_DAT_25">ASSP[0].WBs_WR_DAT[25]-&gt;ASSP[0].WBs_WR_DAT[25]_to_PB-ASSP.ASSP0_WBs_WR_DAT_25</port>
			<port name="ASSP0_WBs_WR_DAT_26">ASSP[0].WBs_WR_DAT[26]-&gt;ASSP[0].WBs_WR_DAT[26]_to_PB-ASSP.ASSP0_WBs_WR_DAT_26</port>
			<port name="ASSP0_WBs_WR_DAT_27">ASSP[0].WBs_WR_DAT[27]-&gt;ASSP[0].WBs_WR_DAT[27]_to_PB-ASSP.ASSP0_WBs_WR_DAT_27</port>
			<port name="ASSP0_WBs_WR_DAT_28">ASSP[0].WBs_WR_DAT[28]-&gt;ASSP[0].WBs_WR_DAT[28]_to_PB-ASSP.ASSP0_WBs_WR_DAT_28</port>
			<port name="ASSP0_WBs_WR_DAT_29">ASSP[0].WBs_WR_DAT[29]-&gt;ASSP[0].WBs_WR_DAT[29]_to_PB-ASSP.ASSP0_WBs_WR_DAT_29</port>
			<port name="ASSP0_WBs_WR_DAT_3">ASSP[0].WBs_WR_DAT[3]-&gt;ASSP[0].WBs_WR_DAT[3]_to_PB-ASSP.ASSP0_WBs_WR_DAT_3</port>
			<port name="ASSP0_WBs_WR_DAT_30">ASSP[0].WBs_WR_DAT[30]-&gt;ASSP[0].WBs_WR_DAT[30]_to_PB-ASSP.ASSP0_WBs_WR_DAT_30</port>
			<port name="ASSP0_WBs_WR_DAT_31">ASSP[0].WBs_WR_DAT[31]-&gt;ASSP[0].WBs_WR_DAT[31]_to_PB-ASSP.ASSP0_WBs_WR_DAT_31</port>
			<port name="ASSP0_WBs_WR_DAT_4">ASSP[0].WBs_WR_DAT[4]-&gt;ASSP[0].WBs_WR_DAT[4]_to_PB-ASSP.ASSP0_WBs_WR_DAT_4</port>
			<port name="ASSP0_WBs_WR_DAT_5">ASSP[0].WBs_WR_DAT[5]-&gt;ASSP[0].WBs_WR_DAT[5]_to_PB-ASSP.ASSP0_WBs_WR_DAT_5</port>
			<port name="ASSP0_WBs_WR_DAT_6">ASSP[0].WBs_WR_DAT[6]-&gt;ASSP[0].WBs_WR_DAT[6]_to_PB-ASSP.ASSP0_WBs_WR_DAT_6</port>
			<port name="ASSP0_WBs_WR_DAT_7">ASSP[0].WBs_WR_DAT[7]-&gt;ASSP[0].WBs_WR_DAT[7]_to_PB-ASSP.ASSP0_WBs_WR_DAT_7</port>
			<port name="ASSP0_WBs_WR_DAT_8">ASSP[0].WBs_WR_DAT[8]-&gt;ASSP[0].WBs_WR_DAT[8]_to_PB-ASSP.ASSP0_WBs_WR_DAT_8</port>
			<port name="ASSP0_WBs_WR_DAT_9">ASSP[0].WBs_WR_DAT[9]-&gt;ASSP[0].WBs_WR_DAT[9]_to_PB-ASSP.ASSP0_WBs_WR_DAT_9</port>
		</outputs>
		<clocks />
		<block name="u_qlal4s3b_cell_macro" instance="ASSP[0]">
			<attributes>
				<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:280.34-386.63|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4"</attribute>
				<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
			</attributes>
			<parameters />
			<inputs>
				<port name="Device_ID">PB-ASSP.ASSP0_Device_ID_0[0]-&gt;PB-ASSP.ASSP0_Device_ID_0_to_ASSP[0].Device_ID[0] PB-ASSP.ASSP0_Device_ID_1[0]-&gt;PB-ASSP.ASSP0_Device_ID_1_to_ASSP[0].Device_ID[1] PB-ASSP.ASSP0_Device_ID_2[0]-&gt;PB-ASSP.ASSP0_Device_ID_2_to_ASSP[0].Device_ID[2] PB-ASSP.ASSP0_Device_ID_3[0]-&gt;PB-ASSP.ASSP0_Device_ID_3_to_ASSP[0].Device_ID[3] PB-ASSP.ASSP0_Device_ID_4[0]-&gt;PB-ASSP.ASSP0_Device_ID_4_to_ASSP[0].Device_ID[4] PB-ASSP.ASSP0_Device_ID_5[0]-&gt;PB-ASSP.ASSP0_Device_ID_5_to_ASSP[0].Device_ID[5] PB-ASSP.ASSP0_Device_ID_6[0]-&gt;PB-ASSP.ASSP0_Device_ID_6_to_ASSP[0].Device_ID[6] PB-ASSP.ASSP0_Device_ID_7[0]-&gt;PB-ASSP.ASSP0_Device_ID_7_to_ASSP[0].Device_ID[7] PB-ASSP.ASSP0_Device_ID_8[0]-&gt;PB-ASSP.ASSP0_Device_ID_8_to_ASSP[0].Device_ID[8] PB-ASSP.ASSP0_Device_ID_9[0]-&gt;PB-ASSP.ASSP0_Device_ID_9_to_ASSP[0].Device_ID[9] PB-ASSP.ASSP0_Device_ID_10[0]-&gt;PB-ASSP.ASSP0_Device_ID_10_to_ASSP[0].Device_ID[10] PB-ASSP.ASSP0_Device_ID_11[0]-&gt;PB-ASSP.ASSP0_Device_ID_11_to_ASSP[0].Device_ID[11] PB-ASSP.ASSP0_Device_ID_12[0]-&gt;PB-ASSP.ASSP0_Device_ID_12_to_ASSP[0].Device_ID[12] PB-ASSP.ASSP0_Device_ID_13[0]-&gt;PB-ASSP.ASSP0_Device_ID_13_to_ASSP[0].Device_ID[13] PB-ASSP.ASSP0_Device_ID_14[0]-&gt;PB-ASSP.ASSP0_Device_ID_14_to_ASSP[0].Device_ID[14] PB-ASSP.ASSP0_Device_ID_15[0]-&gt;PB-ASSP.ASSP0_Device_ID_15_to_ASSP[0].Device_ID[15]</port>
				<port name="FB_Busy">PB-ASSP.ASSP0_FB_Busy[0]-&gt;PB-ASSP.ASSP0_FB_Busy_to_ASSP[0].FB_Busy</port>
				<port name="FB_Int_Clr">PB-ASSP.ASSP0_FB_Int_Clr_0[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_0_to_ASSP[0].FB_Int_Clr[0] PB-ASSP.ASSP0_FB_Int_Clr_1[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_1_to_ASSP[0].FB_Int_Clr[1] PB-ASSP.ASSP0_FB_Int_Clr_2[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_2_to_ASSP[0].FB_Int_Clr[2] PB-ASSP.ASSP0_FB_Int_Clr_3[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_3_to_ASSP[0].FB_Int_Clr[3] PB-ASSP.ASSP0_FB_Int_Clr_4[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_4_to_ASSP[0].FB_Int_Clr[4] PB-ASSP.ASSP0_FB_Int_Clr_5[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_5_to_ASSP[0].FB_Int_Clr[5] PB-ASSP.ASSP0_FB_Int_Clr_6[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_6_to_ASSP[0].FB_Int_Clr[6] PB-ASSP.ASSP0_FB_Int_Clr_7[0]-&gt;PB-ASSP.ASSP0_FB_Int_Clr_7_to_ASSP[0].FB_Int_Clr[7]</port>
				<port name="FB_PKfbData">PB-ASSP.ASSP0_FB_PKfbData_0[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_0_to_ASSP[0].FB_PKfbData[0] PB-ASSP.ASSP0_FB_PKfbData_1[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_1_to_ASSP[0].FB_PKfbData[1] PB-ASSP.ASSP0_FB_PKfbData_2[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_2_to_ASSP[0].FB_PKfbData[2] PB-ASSP.ASSP0_FB_PKfbData_3[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_3_to_ASSP[0].FB_PKfbData[3] PB-ASSP.ASSP0_FB_PKfbData_4[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_4_to_ASSP[0].FB_PKfbData[4] PB-ASSP.ASSP0_FB_PKfbData_5[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_5_to_ASSP[0].FB_PKfbData[5] PB-ASSP.ASSP0_FB_PKfbData_6[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_6_to_ASSP[0].FB_PKfbData[6] PB-ASSP.ASSP0_FB_PKfbData_7[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_7_to_ASSP[0].FB_PKfbData[7] PB-ASSP.ASSP0_FB_PKfbData_8[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_8_to_ASSP[0].FB_PKfbData[8] PB-ASSP.ASSP0_FB_PKfbData_9[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_9_to_ASSP[0].FB_PKfbData[9] PB-ASSP.ASSP0_FB_PKfbData_10[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_10_to_ASSP[0].FB_PKfbData[10] PB-ASSP.ASSP0_FB_PKfbData_11[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_11_to_ASSP[0].FB_PKfbData[11] PB-ASSP.ASSP0_FB_PKfbData_12[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_12_to_ASSP[0].FB_PKfbData[12] PB-ASSP.ASSP0_FB_PKfbData_13[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_13_to_ASSP[0].FB_PKfbData[13] PB-ASSP.ASSP0_FB_PKfbData_14[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_14_to_ASSP[0].FB_PKfbData[14] PB-ASSP.ASSP0_FB_PKfbData_15[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_15_to_ASSP[0].FB_PKfbData[15] PB-ASSP.ASSP0_FB_PKfbData_16[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_16_to_ASSP[0].FB_PKfbData[16] PB-ASSP.ASSP0_FB_PKfbData_17[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_17_to_ASSP[0].FB_PKfbData[17] PB-ASSP.ASSP0_FB_PKfbData_18[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_18_to_ASSP[0].FB_PKfbData[18] PB-ASSP.ASSP0_FB_PKfbData_19[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_19_to_ASSP[0].FB_PKfbData[19] PB-ASSP.ASSP0_FB_PKfbData_20[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_20_to_ASSP[0].FB_PKfbData[20] PB-ASSP.ASSP0_FB_PKfbData_21[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_21_to_ASSP[0].FB_PKfbData[21] PB-ASSP.ASSP0_FB_PKfbData_22[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_22_to_ASSP[0].FB_PKfbData[22] PB-ASSP.ASSP0_FB_PKfbData_23[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_23_to_ASSP[0].FB_PKfbData[23] PB-ASSP.ASSP0_FB_PKfbData_24[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_24_to_ASSP[0].FB_PKfbData[24] PB-ASSP.ASSP0_FB_PKfbData_25[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_25_to_ASSP[0].FB_PKfbData[25] PB-ASSP.ASSP0_FB_PKfbData_26[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_26_to_ASSP[0].FB_PKfbData[26] PB-ASSP.ASSP0_FB_PKfbData_27[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_27_to_ASSP[0].FB_PKfbData[27] PB-ASSP.ASSP0_FB_PKfbData_28[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_28_to_ASSP[0].FB_PKfbData[28] PB-ASSP.ASSP0_FB_PKfbData_29[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_29_to_ASSP[0].FB_PKfbData[29] PB-ASSP.ASSP0_FB_PKfbData_30[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_30_to_ASSP[0].FB_PKfbData[30] PB-ASSP.ASSP0_FB_PKfbData_31[0]-&gt;PB-ASSP.ASSP0_FB_PKfbData_31_to_ASSP[0].FB_PKfbData[31]</port>
				<port name="FB_PKfbEOF">PB-ASSP.ASSP0_FB_PKfbEOF[0]-&gt;PB-ASSP.ASSP0_FB_PKfbEOF_to_ASSP[0].FB_PKfbEOF</port>
				<port name="FB_PKfbPush">PB-ASSP.ASSP0_FB_PKfbPush_0[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_0_to_ASSP[0].FB_PKfbPush[0] PB-ASSP.ASSP0_FB_PKfbPush_1[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_1_to_ASSP[0].FB_PKfbPush[1] PB-ASSP.ASSP0_FB_PKfbPush_2[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_2_to_ASSP[0].FB_PKfbPush[2] PB-ASSP.ASSP0_FB_PKfbPush_3[0]-&gt;PB-ASSP.ASSP0_FB_PKfbPush_3_to_ASSP[0].FB_PKfbPush[3]</port>
				<port name="FB_PKfbSOF">PB-ASSP.ASSP0_FB_PKfbSOF[0]-&gt;PB-ASSP.ASSP0_FB_PKfbSOF_to_ASSP[0].FB_PKfbSOF</port>
				<port name="FB_msg_out">PB-ASSP.ASSP0_FB_msg_out_0[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_0_to_ASSP[0].FB_msg_out[0] PB-ASSP.ASSP0_FB_msg_out_1[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_1_to_ASSP[0].FB_msg_out[1] PB-ASSP.ASSP0_FB_msg_out_2[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_2_to_ASSP[0].FB_msg_out[2] PB-ASSP.ASSP0_FB_msg_out_3[0]-&gt;PB-ASSP.ASSP0_FB_msg_out_3_to_ASSP[0].FB_msg_out[3]</port>
				<port name="SDMA_Req">PB-ASSP.ASSP0_SDMA_Req_0[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_0_to_ASSP[0].SDMA_Req[0] PB-ASSP.ASSP0_SDMA_Req_1[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_1_to_ASSP[0].SDMA_Req[1] PB-ASSP.ASSP0_SDMA_Req_2[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_2_to_ASSP[0].SDMA_Req[2] PB-ASSP.ASSP0_SDMA_Req_3[0]-&gt;PB-ASSP.ASSP0_SDMA_Req_3_to_ASSP[0].SDMA_Req[3]</port>
				<port name="SDMA_Sreq">PB-ASSP.ASSP0_SDMA_Sreq_0[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_0_to_ASSP[0].SDMA_Sreq[0] PB-ASSP.ASSP0_SDMA_Sreq_1[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_1_to_ASSP[0].SDMA_Sreq[1] PB-ASSP.ASSP0_SDMA_Sreq_2[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_2_to_ASSP[0].SDMA_Sreq[2] PB-ASSP.ASSP0_SDMA_Sreq_3[0]-&gt;PB-ASSP.ASSP0_SDMA_Sreq_3_to_ASSP[0].SDMA_Sreq[3]</port>
				<port name="SPIm_PEnable">PB-ASSP.ASSP0_SPIm_PEnable[0]-&gt;PB-ASSP.ASSP0_SPIm_PEnable_to_ASSP[0].SPIm_PEnable</port>
				<port name="SPIm_PWdata">PB-ASSP.ASSP0_SPIm_PWdata_0[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_0_to_ASSP[0].SPIm_PWdata[0] PB-ASSP.ASSP0_SPIm_PWdata_1[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_1_to_ASSP[0].SPIm_PWdata[1] PB-ASSP.ASSP0_SPIm_PWdata_2[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_2_to_ASSP[0].SPIm_PWdata[2] PB-ASSP.ASSP0_SPIm_PWdata_3[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_3_to_ASSP[0].SPIm_PWdata[3] PB-ASSP.ASSP0_SPIm_PWdata_4[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_4_to_ASSP[0].SPIm_PWdata[4] PB-ASSP.ASSP0_SPIm_PWdata_5[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_5_to_ASSP[0].SPIm_PWdata[5] PB-ASSP.ASSP0_SPIm_PWdata_6[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_6_to_ASSP[0].SPIm_PWdata[6] PB-ASSP.ASSP0_SPIm_PWdata_7[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_7_to_ASSP[0].SPIm_PWdata[7] PB-ASSP.ASSP0_SPIm_PWdata_8[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_8_to_ASSP[0].SPIm_PWdata[8] PB-ASSP.ASSP0_SPIm_PWdata_9[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_9_to_ASSP[0].SPIm_PWdata[9] PB-ASSP.ASSP0_SPIm_PWdata_10[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_10_to_ASSP[0].SPIm_PWdata[10] PB-ASSP.ASSP0_SPIm_PWdata_11[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_11_to_ASSP[0].SPIm_PWdata[11] PB-ASSP.ASSP0_SPIm_PWdata_12[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_12_to_ASSP[0].SPIm_PWdata[12] PB-ASSP.ASSP0_SPIm_PWdata_13[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_13_to_ASSP[0].SPIm_PWdata[13] PB-ASSP.ASSP0_SPIm_PWdata_14[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_14_to_ASSP[0].SPIm_PWdata[14] PB-ASSP.ASSP0_SPIm_PWdata_15[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_15_to_ASSP[0].SPIm_PWdata[15] PB-ASSP.ASSP0_SPIm_PWdata_16[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_16_to_ASSP[0].SPIm_PWdata[16] PB-ASSP.ASSP0_SPIm_PWdata_17[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_17_to_ASSP[0].SPIm_PWdata[17] PB-ASSP.ASSP0_SPIm_PWdata_18[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_18_to_ASSP[0].SPIm_PWdata[18] PB-ASSP.ASSP0_SPIm_PWdata_19[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_19_to_ASSP[0].SPIm_PWdata[19] PB-ASSP.ASSP0_SPIm_PWdata_20[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_20_to_ASSP[0].SPIm_PWdata[20] PB-ASSP.ASSP0_SPIm_PWdata_21[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_21_to_ASSP[0].SPIm_PWdata[21] PB-ASSP.ASSP0_SPIm_PWdata_22[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_22_to_ASSP[0].SPIm_PWdata[22] PB-ASSP.ASSP0_SPIm_PWdata_23[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_23_to_ASSP[0].SPIm_PWdata[23] PB-ASSP.ASSP0_SPIm_PWdata_24[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_24_to_ASSP[0].SPIm_PWdata[24] PB-ASSP.ASSP0_SPIm_PWdata_25[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_25_to_ASSP[0].SPIm_PWdata[25] PB-ASSP.ASSP0_SPIm_PWdata_26[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_26_to_ASSP[0].SPIm_PWdata[26] PB-ASSP.ASSP0_SPIm_PWdata_27[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_27_to_ASSP[0].SPIm_PWdata[27] PB-ASSP.ASSP0_SPIm_PWdata_28[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_28_to_ASSP[0].SPIm_PWdata[28] PB-ASSP.ASSP0_SPIm_PWdata_29[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_29_to_ASSP[0].SPIm_PWdata[29] PB-ASSP.ASSP0_SPIm_PWdata_30[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_30_to_ASSP[0].SPIm_PWdata[30] PB-ASSP.ASSP0_SPIm_PWdata_31[0]-&gt;PB-ASSP.ASSP0_SPIm_PWdata_31_to_ASSP[0].SPIm_PWdata[31]</port>
				<port name="SPIm_PWrite">PB-ASSP.ASSP0_SPIm_PWrite[0]-&gt;PB-ASSP.ASSP0_SPIm_PWrite_to_ASSP[0].SPIm_PWrite</port>
				<port name="SPIm_Paddr">PB-ASSP.ASSP0_SPIm_Paddr_0[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_0_to_ASSP[0].SPIm_Paddr[0] PB-ASSP.ASSP0_SPIm_Paddr_1[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_1_to_ASSP[0].SPIm_Paddr[1] PB-ASSP.ASSP0_SPIm_Paddr_2[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_2_to_ASSP[0].SPIm_Paddr[2] PB-ASSP.ASSP0_SPIm_Paddr_3[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_3_to_ASSP[0].SPIm_Paddr[3] PB-ASSP.ASSP0_SPIm_Paddr_4[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_4_to_ASSP[0].SPIm_Paddr[4] PB-ASSP.ASSP0_SPIm_Paddr_5[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_5_to_ASSP[0].SPIm_Paddr[5] PB-ASSP.ASSP0_SPIm_Paddr_6[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_6_to_ASSP[0].SPIm_Paddr[6] PB-ASSP.ASSP0_SPIm_Paddr_7[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_7_to_ASSP[0].SPIm_Paddr[7] PB-ASSP.ASSP0_SPIm_Paddr_8[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_8_to_ASSP[0].SPIm_Paddr[8] PB-ASSP.ASSP0_SPIm_Paddr_9[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_9_to_ASSP[0].SPIm_Paddr[9] PB-ASSP.ASSP0_SPIm_Paddr_10[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_10_to_ASSP[0].SPIm_Paddr[10] PB-ASSP.ASSP0_SPIm_Paddr_11[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_11_to_ASSP[0].SPIm_Paddr[11] PB-ASSP.ASSP0_SPIm_Paddr_12[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_12_to_ASSP[0].SPIm_Paddr[12] PB-ASSP.ASSP0_SPIm_Paddr_13[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_13_to_ASSP[0].SPIm_Paddr[13] PB-ASSP.ASSP0_SPIm_Paddr_14[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_14_to_ASSP[0].SPIm_Paddr[14] PB-ASSP.ASSP0_SPIm_Paddr_15[0]-&gt;PB-ASSP.ASSP0_SPIm_Paddr_15_to_ASSP[0].SPIm_Paddr[15]</port>
				<port name="Sys_PSel">PB-ASSP.ASSP0_Sys_PSel[0]-&gt;PB-ASSP.ASSP0_Sys_PSel_to_ASSP[0].Sys_PSel</port>
				<port name="WBs_ACK">PB-ASSP.ASSP0_WBs_ACK[0]-&gt;PB-ASSP.ASSP0_WBs_ACK_to_ASSP[0].WBs_ACK</port>
				<port name="WBs_RD_DAT">PB-ASSP.ASSP0_WBs_RD_DAT_0[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_0_to_ASSP[0].WBs_RD_DAT[0] PB-ASSP.ASSP0_WBs_RD_DAT_1[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_1_to_ASSP[0].WBs_RD_DAT[1] PB-ASSP.ASSP0_WBs_RD_DAT_2[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_2_to_ASSP[0].WBs_RD_DAT[2] PB-ASSP.ASSP0_WBs_RD_DAT_3[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_3_to_ASSP[0].WBs_RD_DAT[3] PB-ASSP.ASSP0_WBs_RD_DAT_4[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_4_to_ASSP[0].WBs_RD_DAT[4] PB-ASSP.ASSP0_WBs_RD_DAT_5[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_5_to_ASSP[0].WBs_RD_DAT[5] PB-ASSP.ASSP0_WBs_RD_DAT_6[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_6_to_ASSP[0].WBs_RD_DAT[6] PB-ASSP.ASSP0_WBs_RD_DAT_7[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_7_to_ASSP[0].WBs_RD_DAT[7] PB-ASSP.ASSP0_WBs_RD_DAT_8[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_8_to_ASSP[0].WBs_RD_DAT[8] PB-ASSP.ASSP0_WBs_RD_DAT_9[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_9_to_ASSP[0].WBs_RD_DAT[9] PB-ASSP.ASSP0_WBs_RD_DAT_10[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_10_to_ASSP[0].WBs_RD_DAT[10] PB-ASSP.ASSP0_WBs_RD_DAT_11[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_11_to_ASSP[0].WBs_RD_DAT[11] PB-ASSP.ASSP0_WBs_RD_DAT_12[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_12_to_ASSP[0].WBs_RD_DAT[12] PB-ASSP.ASSP0_WBs_RD_DAT_13[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_13_to_ASSP[0].WBs_RD_DAT[13] PB-ASSP.ASSP0_WBs_RD_DAT_14[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_14_to_ASSP[0].WBs_RD_DAT[14] PB-ASSP.ASSP0_WBs_RD_DAT_15[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_15_to_ASSP[0].WBs_RD_DAT[15] PB-ASSP.ASSP0_WBs_RD_DAT_16[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_16_to_ASSP[0].WBs_RD_DAT[16] PB-ASSP.ASSP0_WBs_RD_DAT_17[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_17_to_ASSP[0].WBs_RD_DAT[17] PB-ASSP.ASSP0_WBs_RD_DAT_18[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_18_to_ASSP[0].WBs_RD_DAT[18] PB-ASSP.ASSP0_WBs_RD_DAT_19[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_19_to_ASSP[0].WBs_RD_DAT[19] PB-ASSP.ASSP0_WBs_RD_DAT_20[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_20_to_ASSP[0].WBs_RD_DAT[20] PB-ASSP.ASSP0_WBs_RD_DAT_21[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_21_to_ASSP[0].WBs_RD_DAT[21] PB-ASSP.ASSP0_WBs_RD_DAT_22[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_22_to_ASSP[0].WBs_RD_DAT[22] PB-ASSP.ASSP0_WBs_RD_DAT_23[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_23_to_ASSP[0].WBs_RD_DAT[23] PB-ASSP.ASSP0_WBs_RD_DAT_24[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_24_to_ASSP[0].WBs_RD_DAT[24] PB-ASSP.ASSP0_WBs_RD_DAT_25[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_25_to_ASSP[0].WBs_RD_DAT[25] PB-ASSP.ASSP0_WBs_RD_DAT_26[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_26_to_ASSP[0].WBs_RD_DAT[26] PB-ASSP.ASSP0_WBs_RD_DAT_27[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_27_to_ASSP[0].WBs_RD_DAT[27] PB-ASSP.ASSP0_WBs_RD_DAT_28[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_28_to_ASSP[0].WBs_RD_DAT[28] PB-ASSP.ASSP0_WBs_RD_DAT_29[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_29_to_ASSP[0].WBs_RD_DAT[29] PB-ASSP.ASSP0_WBs_RD_DAT_30[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_30_to_ASSP[0].WBs_RD_DAT[30] PB-ASSP.ASSP0_WBs_RD_DAT_31[0]-&gt;PB-ASSP.ASSP0_WBs_RD_DAT_31_to_ASSP[0].WBs_RD_DAT[31]</port>
			</inputs>
			<outputs>
				<port name="FB_PKfbOverflow">open</port>
				<port name="FB_Start">open</port>
				<port name="SDMA_Active">open open open open</port>
				<port name="SDMA_Done">open open open open</port>
				<port name="SPIm_PReady">open</port>
				<port name="SPIm_PSlvErr">open</port>
				<port name="SPIm_Prdata">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="Sensor_Int">open open open open open open open open</port>
				<port name="Sys_Clk0">Sys_Clk0</port>
				<port name="Sys_Clk0_Rst">WB_RST_LUT2_I0.XAB</port>
				<port name="Sys_Clk1">open</port>
				<port name="Sys_Clk1_Rst">open</port>
				<port name="Sys_PKfb_Rst">open</port>
				<port name="Sys_Pclk">open</port>
				<port name="Sys_Pclk_Rst">open</port>
				<port name="TimeStamp">open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="WB_RST">WB_RST_LUT2_I0.XSL</port>
				<port name="WBs_ADR">open open u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 WBs_ADR(9) WBs_ADR(10) WBs_ADR(11) WBs_ADR(12) u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL</port>
				<port name="WBs_BYTE_STB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XAB open open open</port>
				<port name="WBs_CYC">u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XAB</port>
				<port name="WBs_RD">open</port>
				<port name="WBs_STB">u_AL4S3B_FPGA_IP.WBs_STB</port>
				<port name="WBs_WE">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XSL</port>
				<port name="WBs_WR_DAT">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS WBs_WR_DAT(8) WBs_WR_DAT(9) WBs_WR_DAT(10) WBs_WR_DAT(11) WBs_WR_DAT(12) WBs_WR_DAT(13) WBs_WR_DAT(14) WBs_WR_DAT(15) WBs_WR_DAT(16) WBs_WR_DAT(17) WBs_WR_DAT(18) WBs_WR_DAT(19) WBs_WR_DAT(20) WBs_WR_DAT(21) WBs_WR_DAT(22) WBs_WR_DAT(23) WBs_WR_DAT(24) WBs_WR_DAT(25) WBs_WR_DAT(26) WBs_WR_DAT(27) WBs_WR_DAT(28) WBs_WR_DAT(29) WBs_WR_DAT(30) WBs_WR_DAT(31)</port>
			</outputs>
			<clocks>
				<port name="Sys_PKfb_Clk">PB-ASSP.ASSP0_Sys_PKfb_Clk[0]-&gt;PB-ASSP.ASSP0_Sys_PKfb_Clk_to_ASSP[0].Sys_PKfb_Clk</port>
				<port name="WB_CLK">PB-ASSP.ASSP0_WB_CLK[0]-&gt;PB-ASSP.ASSP0_WB_CLK_to_ASSP[0].WB_CLK</port>
			</clocks>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RAM" instance="PB-RAM[1]" mode="default">
		<inputs>
			<port name="RAM0_A1_0_0">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="RAM0_A1_0_1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
			<port name="RAM0_A1_0_10">$false</port>
			<port name="RAM0_A1_0_2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB</port>
			<port name="RAM0_A1_0_3">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="RAM0_A1_0_4">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="RAM0_A1_0_5">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL</port>
			<port name="RAM0_A1_0_6">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2</port>
			<port name="RAM0_A1_0_7">WBs_ADR(9)</port>
			<port name="RAM0_A1_0_8">WBs_ADR(10)</port>
			<port name="RAM0_A1_0_9">WBs_ADR(11)</port>
			<port name="RAM0_A1_1_0">$false</port>
			<port name="RAM0_A1_1_1">$false</port>
			<port name="RAM0_A1_1_10">$false</port>
			<port name="RAM0_A1_1_2">$false</port>
			<port name="RAM0_A1_1_3">$false</port>
			<port name="RAM0_A1_1_4">$false</port>
			<port name="RAM0_A1_1_5">$false</port>
			<port name="RAM0_A1_1_6">$false</port>
			<port name="RAM0_A1_1_7">$false</port>
			<port name="RAM0_A1_1_8">$false</port>
			<port name="RAM0_A1_1_9">$false</port>
			<port name="RAM0_A2_0_0">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="RAM0_A2_0_1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
			<port name="RAM0_A2_0_10">$false</port>
			<port name="RAM0_A2_0_2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB</port>
			<port name="RAM0_A2_0_3">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="RAM0_A2_0_4">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="RAM0_A2_0_5">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL</port>
			<port name="RAM0_A2_0_6">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2</port>
			<port name="RAM0_A2_0_7">WBs_ADR(9)</port>
			<port name="RAM0_A2_0_8">WBs_ADR(10)</port>
			<port name="RAM0_A2_0_9">WBs_ADR(11)</port>
			<port name="RAM0_A2_1_0">$false</port>
			<port name="RAM0_A2_1_1">$false</port>
			<port name="RAM0_A2_1_10">$false</port>
			<port name="RAM0_A2_1_2">$false</port>
			<port name="RAM0_A2_1_3">$false</port>
			<port name="RAM0_A2_1_4">$false</port>
			<port name="RAM0_A2_1_5">$false</port>
			<port name="RAM0_A2_1_6">$false</port>
			<port name="RAM0_A2_1_7">$false</port>
			<port name="RAM0_A2_1_8">$false</port>
			<port name="RAM0_A2_1_9">$false</port>
			<port name="RAM0_ASYNC_FLUSH_0">$false</port>
			<port name="RAM0_ASYNC_FLUSH_1">$false</port>
			<port name="RAM0_CLK1EN_0">$true</port>
			<port name="RAM0_CLK1EN_1">$true</port>
			<port name="RAM0_CLK2EN_0">$true</port>
			<port name="RAM0_CLK2EN_1">$true</port>
			<port name="RAM0_CONCAT_EN_0">$true</port>
			<port name="RAM0_CONCAT_EN_1">$false</port>
			<port name="RAM0_CS1_0">$true</port>
			<port name="RAM0_CS1_1">$false</port>
			<port name="RAM0_CS2_0">$true</port>
			<port name="RAM0_CS2_1">$false</port>
			<port name="RAM0_DIR_0">$false</port>
			<port name="RAM0_DIR_1">$false</port>
			<port name="RAM0_DS">$false</port>
			<port name="RAM0_DS_RB1">$false</port>
			<port name="RAM0_FIFO_EN_0">$false</port>
			<port name="RAM0_FIFO_EN_1">$false</port>
			<port name="RAM0_LS">$false</port>
			<port name="RAM0_LS_RB1">$false</port>
			<port name="RAM0_P1_0">$false</port>
			<port name="RAM0_P1_1">$false</port>
			<port name="RAM0_P2_0">$false</port>
			<port name="RAM0_P2_1">$false</port>
			<port name="RAM0_PIPELINE_RD_0">$false</port>
			<port name="RAM0_PIPELINE_RD_1">$false</port>
			<port name="RAM0_RMA_0">$false</port>
			<port name="RAM0_RMA_1">$false</port>
			<port name="RAM0_RMA_2">$false</port>
			<port name="RAM0_RMA_3">$false</port>
			<port name="RAM0_RMB_0">$false</port>
			<port name="RAM0_RMB_1">$false</port>
			<port name="RAM0_RMB_2">$false</port>
			<port name="RAM0_RMB_3">$false</port>
			<port name="RAM0_RMEA">$false</port>
			<port name="RAM0_RMEB">$false</port>
			<port name="RAM0_SD">$false</port>
			<port name="RAM0_SD_RB1">$false</port>
			<port name="RAM0_SYNC_FIFO_0">$false</port>
			<port name="RAM0_SYNC_FIFO_1">$false</port>
			<port name="RAM0_TEST1A">$false</port>
			<port name="RAM0_TEST1B">$false</port>
			<port name="RAM0_WD_0_0">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_10">WBs_WR_DAT(9)</port>
			<port name="RAM0_WD_0_11">WBs_WR_DAT(10)</port>
			<port name="RAM0_WD_0_12">WBs_WR_DAT(11)</port>
			<port name="RAM0_WD_0_13">WBs_WR_DAT(12)</port>
			<port name="RAM0_WD_0_14">WBs_WR_DAT(13)</port>
			<port name="RAM0_WD_0_15">WBs_WR_DAT(14)</port>
			<port name="RAM0_WD_0_16">WBs_WR_DAT(15)</port>
			<port name="RAM0_WD_0_17">$false</port>
			<port name="RAM0_WD_0_2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_3">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_4">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_5">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_6">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_7">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_8">$false</port>
			<port name="RAM0_WD_0_9">WBs_WR_DAT(8)</port>
			<port name="RAM0_WD_1_0">$false</port>
			<port name="RAM0_WD_1_1">$false</port>
			<port name="RAM0_WD_1_10">$false</port>
			<port name="RAM0_WD_1_11">$false</port>
			<port name="RAM0_WD_1_12">$false</port>
			<port name="RAM0_WD_1_13">$false</port>
			<port name="RAM0_WD_1_14">$false</port>
			<port name="RAM0_WD_1_15">$false</port>
			<port name="RAM0_WD_1_16">$false</port>
			<port name="RAM0_WD_1_17">$false</port>
			<port name="RAM0_WD_1_2">$false</port>
			<port name="RAM0_WD_1_3">$false</port>
			<port name="RAM0_WD_1_4">$false</port>
			<port name="RAM0_WD_1_5">$false</port>
			<port name="RAM0_WD_1_6">$false</port>
			<port name="RAM0_WD_1_7">$false</port>
			<port name="RAM0_WD_1_8">$false</port>
			<port name="RAM0_WD_1_9">$false</port>
			<port name="RAM0_WEN1_0_0">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd</port>
			<port name="RAM0_WEN1_0_1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd</port>
			<port name="RAM0_WEN1_1_0">$false</port>
			<port name="RAM0_WEN1_1_1">$false</port>
			<port name="RAM0_WIDTH_SELECT1_0_0">$true</port>
			<port name="RAM0_WIDTH_SELECT1_0_1">$false</port>
			<port name="RAM0_WIDTH_SELECT1_1_0">$false</port>
			<port name="RAM0_WIDTH_SELECT1_1_1">$false</port>
			<port name="RAM0_WIDTH_SELECT2_0_0">$true</port>
			<port name="RAM0_WIDTH_SELECT2_0_1">$false</port>
			<port name="RAM0_WIDTH_SELECT2_1_0">$false</port>
			<port name="RAM0_WIDTH_SELECT2_1_1">$false</port>
		</inputs>
		<outputs>
			<port name="RAM0_Almost_Empty_0">open</port>
			<port name="RAM0_Almost_Empty_1">open</port>
			<port name="RAM0_Almost_Full_0">open</port>
			<port name="RAM0_Almost_Full_1">open</port>
			<port name="RAM0_POP_FLAG_0_0">open</port>
			<port name="RAM0_POP_FLAG_0_1">open</port>
			<port name="RAM0_POP_FLAG_0_2">open</port>
			<port name="RAM0_POP_FLAG_0_3">open</port>
			<port name="RAM0_POP_FLAG_1_0">open</port>
			<port name="RAM0_POP_FLAG_1_1">open</port>
			<port name="RAM0_POP_FLAG_1_2">open</port>
			<port name="RAM0_POP_FLAG_1_3">open</port>
			<port name="RAM0_PUSH_FLAG_0_0">open</port>
			<port name="RAM0_PUSH_FLAG_0_1">open</port>
			<port name="RAM0_PUSH_FLAG_0_2">open</port>
			<port name="RAM0_PUSH_FLAG_0_3">open</port>
			<port name="RAM0_PUSH_FLAG_1_0">open</port>
			<port name="RAM0_PUSH_FLAG_1_1">open</port>
			<port name="RAM0_PUSH_FLAG_1_2">open</port>
			<port name="RAM0_PUSH_FLAG_1_3">open</port>
			<port name="RAM0_RD_0_0">RAM[0].RD_0[0]-&gt;RAM[0].RD_0[0]_to_PB-RAM.RAM0_RD_0_0</port>
			<port name="RAM0_RD_0_1">RAM[0].RD_0[1]-&gt;RAM[0].RD_0[1]_to_PB-RAM.RAM0_RD_0_1</port>
			<port name="RAM0_RD_0_10">RAM[0].RD_0[10]-&gt;RAM[0].RD_0[10]_to_PB-RAM.RAM0_RD_0_10</port>
			<port name="RAM0_RD_0_11">RAM[0].RD_0[11]-&gt;RAM[0].RD_0[11]_to_PB-RAM.RAM0_RD_0_11</port>
			<port name="RAM0_RD_0_12">RAM[0].RD_0[12]-&gt;RAM[0].RD_0[12]_to_PB-RAM.RAM0_RD_0_12</port>
			<port name="RAM0_RD_0_13">RAM[0].RD_0[13]-&gt;RAM[0].RD_0[13]_to_PB-RAM.RAM0_RD_0_13</port>
			<port name="RAM0_RD_0_14">RAM[0].RD_0[14]-&gt;RAM[0].RD_0[14]_to_PB-RAM.RAM0_RD_0_14</port>
			<port name="RAM0_RD_0_15">RAM[0].RD_0[15]-&gt;RAM[0].RD_0[15]_to_PB-RAM.RAM0_RD_0_15</port>
			<port name="RAM0_RD_0_16">RAM[0].RD_0[16]-&gt;RAM[0].RD_0[16]_to_PB-RAM.RAM0_RD_0_16</port>
			<port name="RAM0_RD_0_17">open</port>
			<port name="RAM0_RD_0_2">RAM[0].RD_0[2]-&gt;RAM[0].RD_0[2]_to_PB-RAM.RAM0_RD_0_2</port>
			<port name="RAM0_RD_0_3">RAM[0].RD_0[3]-&gt;RAM[0].RD_0[3]_to_PB-RAM.RAM0_RD_0_3</port>
			<port name="RAM0_RD_0_4">RAM[0].RD_0[4]-&gt;RAM[0].RD_0[4]_to_PB-RAM.RAM0_RD_0_4</port>
			<port name="RAM0_RD_0_5">RAM[0].RD_0[5]-&gt;RAM[0].RD_0[5]_to_PB-RAM.RAM0_RD_0_5</port>
			<port name="RAM0_RD_0_6">RAM[0].RD_0[6]-&gt;RAM[0].RD_0[6]_to_PB-RAM.RAM0_RD_0_6</port>
			<port name="RAM0_RD_0_7">RAM[0].RD_0[7]-&gt;RAM[0].RD_0[7]_to_PB-RAM.RAM0_RD_0_7</port>
			<port name="RAM0_RD_0_8">open</port>
			<port name="RAM0_RD_0_9">RAM[0].RD_0[9]-&gt;RAM[0].RD_0[9]_to_PB-RAM.RAM0_RD_0_9</port>
			<port name="RAM0_RD_1_0">open</port>
			<port name="RAM0_RD_1_1">open</port>
			<port name="RAM0_RD_1_10">open</port>
			<port name="RAM0_RD_1_11">open</port>
			<port name="RAM0_RD_1_12">open</port>
			<port name="RAM0_RD_1_13">open</port>
			<port name="RAM0_RD_1_14">open</port>
			<port name="RAM0_RD_1_15">open</port>
			<port name="RAM0_RD_1_16">open</port>
			<port name="RAM0_RD_1_17">open</port>
			<port name="RAM0_RD_1_2">open</port>
			<port name="RAM0_RD_1_3">open</port>
			<port name="RAM0_RD_1_4">open</port>
			<port name="RAM0_RD_1_5">open</port>
			<port name="RAM0_RD_1_6">open</port>
			<port name="RAM0_RD_1_7">open</port>
			<port name="RAM0_RD_1_8">open</port>
			<port name="RAM0_RD_1_9">open</port>
		</outputs>
		<clocks>
			<port name="RAM0_CLK1_0">u_AL4S3B_FPGA_IP.WB_CLK</port>
			<port name="RAM0_CLK1_1">u_AL4S3B_FPGA_IP.WB_CLK</port>
			<port name="RAM0_CLK2_0">u_AL4S3B_FPGA_IP.WB_CLK</port>
			<port name="RAM0_CLK2_1">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RAM" instance="RAM[0]" mode="DUAL">
			<inputs>
				<port name="A1_0">PB-RAM.RAM0_A1_0_0[0]-&gt;PB-RAM.RAM0_A1_0_0_to_RAM[0].A1_0[0] PB-RAM.RAM0_A1_0_1[0]-&gt;PB-RAM.RAM0_A1_0_1_to_RAM[0].A1_0[1] PB-RAM.RAM0_A1_0_2[0]-&gt;PB-RAM.RAM0_A1_0_2_to_RAM[0].A1_0[2] PB-RAM.RAM0_A1_0_3[0]-&gt;PB-RAM.RAM0_A1_0_3_to_RAM[0].A1_0[3] PB-RAM.RAM0_A1_0_4[0]-&gt;PB-RAM.RAM0_A1_0_4_to_RAM[0].A1_0[4] PB-RAM.RAM0_A1_0_5[0]-&gt;PB-RAM.RAM0_A1_0_5_to_RAM[0].A1_0[5] PB-RAM.RAM0_A1_0_6[0]-&gt;PB-RAM.RAM0_A1_0_6_to_RAM[0].A1_0[6] PB-RAM.RAM0_A1_0_7[0]-&gt;PB-RAM.RAM0_A1_0_7_to_RAM[0].A1_0[7] PB-RAM.RAM0_A1_0_8[0]-&gt;PB-RAM.RAM0_A1_0_8_to_RAM[0].A1_0[8] PB-RAM.RAM0_A1_0_9[0]-&gt;PB-RAM.RAM0_A1_0_9_to_RAM[0].A1_0[9] PB-RAM.RAM0_A1_0_10[0]-&gt;PB-RAM.RAM0_A1_0_10_to_RAM[0].A1_0[10]</port>
				<port name="A1_1">PB-RAM.RAM0_A1_1_0[0]-&gt;PB-RAM.RAM0_A1_1_0_to_RAM[0].A1_1[0] PB-RAM.RAM0_A1_1_1[0]-&gt;PB-RAM.RAM0_A1_1_1_to_RAM[0].A1_1[1] PB-RAM.RAM0_A1_1_2[0]-&gt;PB-RAM.RAM0_A1_1_2_to_RAM[0].A1_1[2] PB-RAM.RAM0_A1_1_3[0]-&gt;PB-RAM.RAM0_A1_1_3_to_RAM[0].A1_1[3] PB-RAM.RAM0_A1_1_4[0]-&gt;PB-RAM.RAM0_A1_1_4_to_RAM[0].A1_1[4] PB-RAM.RAM0_A1_1_5[0]-&gt;PB-RAM.RAM0_A1_1_5_to_RAM[0].A1_1[5] PB-RAM.RAM0_A1_1_6[0]-&gt;PB-RAM.RAM0_A1_1_6_to_RAM[0].A1_1[6] PB-RAM.RAM0_A1_1_7[0]-&gt;PB-RAM.RAM0_A1_1_7_to_RAM[0].A1_1[7] PB-RAM.RAM0_A1_1_8[0]-&gt;PB-RAM.RAM0_A1_1_8_to_RAM[0].A1_1[8] PB-RAM.RAM0_A1_1_9[0]-&gt;PB-RAM.RAM0_A1_1_9_to_RAM[0].A1_1[9] PB-RAM.RAM0_A1_1_10[0]-&gt;PB-RAM.RAM0_A1_1_10_to_RAM[0].A1_1[10]</port>
				<port name="A2_0">PB-RAM.RAM0_A2_0_0[0]-&gt;PB-RAM.RAM0_A2_0_0_to_RAM[0].A2_0[0] PB-RAM.RAM0_A2_0_1[0]-&gt;PB-RAM.RAM0_A2_0_1_to_RAM[0].A2_0[1] PB-RAM.RAM0_A2_0_2[0]-&gt;PB-RAM.RAM0_A2_0_2_to_RAM[0].A2_0[2] PB-RAM.RAM0_A2_0_3[0]-&gt;PB-RAM.RAM0_A2_0_3_to_RAM[0].A2_0[3] PB-RAM.RAM0_A2_0_4[0]-&gt;PB-RAM.RAM0_A2_0_4_to_RAM[0].A2_0[4] PB-RAM.RAM0_A2_0_5[0]-&gt;PB-RAM.RAM0_A2_0_5_to_RAM[0].A2_0[5] PB-RAM.RAM0_A2_0_6[0]-&gt;PB-RAM.RAM0_A2_0_6_to_RAM[0].A2_0[6] PB-RAM.RAM0_A2_0_7[0]-&gt;PB-RAM.RAM0_A2_0_7_to_RAM[0].A2_0[7] PB-RAM.RAM0_A2_0_8[0]-&gt;PB-RAM.RAM0_A2_0_8_to_RAM[0].A2_0[8] PB-RAM.RAM0_A2_0_9[0]-&gt;PB-RAM.RAM0_A2_0_9_to_RAM[0].A2_0[9] PB-RAM.RAM0_A2_0_10[0]-&gt;PB-RAM.RAM0_A2_0_10_to_RAM[0].A2_0[10]</port>
				<port name="A2_1">PB-RAM.RAM0_A2_1_0[0]-&gt;PB-RAM.RAM0_A2_1_0_to_RAM[0].A2_1[0] PB-RAM.RAM0_A2_1_1[0]-&gt;PB-RAM.RAM0_A2_1_1_to_RAM[0].A2_1[1] PB-RAM.RAM0_A2_1_2[0]-&gt;PB-RAM.RAM0_A2_1_2_to_RAM[0].A2_1[2] PB-RAM.RAM0_A2_1_3[0]-&gt;PB-RAM.RAM0_A2_1_3_to_RAM[0].A2_1[3] PB-RAM.RAM0_A2_1_4[0]-&gt;PB-RAM.RAM0_A2_1_4_to_RAM[0].A2_1[4] PB-RAM.RAM0_A2_1_5[0]-&gt;PB-RAM.RAM0_A2_1_5_to_RAM[0].A2_1[5] PB-RAM.RAM0_A2_1_6[0]-&gt;PB-RAM.RAM0_A2_1_6_to_RAM[0].A2_1[6] PB-RAM.RAM0_A2_1_7[0]-&gt;PB-RAM.RAM0_A2_1_7_to_RAM[0].A2_1[7] PB-RAM.RAM0_A2_1_8[0]-&gt;PB-RAM.RAM0_A2_1_8_to_RAM[0].A2_1[8] PB-RAM.RAM0_A2_1_9[0]-&gt;PB-RAM.RAM0_A2_1_9_to_RAM[0].A2_1[9] PB-RAM.RAM0_A2_1_10[0]-&gt;PB-RAM.RAM0_A2_1_10_to_RAM[0].A2_1[10]</port>
				<port name="ASYNC_FLUSH_0">PB-RAM.RAM0_ASYNC_FLUSH_0[0]-&gt;PB-RAM.RAM0_ASYNC_FLUSH_0_to_RAM[0].ASYNC_FLUSH_0</port>
				<port name="ASYNC_FLUSH_1">PB-RAM.RAM0_ASYNC_FLUSH_1[0]-&gt;PB-RAM.RAM0_ASYNC_FLUSH_1_to_RAM[0].ASYNC_FLUSH_1</port>
				<port name="CLK1EN_0">PB-RAM.RAM0_CLK1EN_0[0]-&gt;PB-RAM.RAM0_CLK1EN_0_to_RAM[0].CLK1EN_0</port>
				<port name="CLK1EN_1">PB-RAM.RAM0_CLK1EN_1[0]-&gt;PB-RAM.RAM0_CLK1EN_1_to_RAM[0].CLK1EN_1</port>
				<port name="CLK2EN_0">PB-RAM.RAM0_CLK2EN_0[0]-&gt;PB-RAM.RAM0_CLK2EN_0_to_RAM[0].CLK2EN_0</port>
				<port name="CLK2EN_1">PB-RAM.RAM0_CLK2EN_1[0]-&gt;PB-RAM.RAM0_CLK2EN_1_to_RAM[0].CLK2EN_1</port>
				<port name="CONCAT_EN_0">PB-RAM.RAM0_CONCAT_EN_0[0]-&gt;PB-RAM.RAM0_CONCAT_EN_0_to_RAM[0].CONCAT_EN_0</port>
				<port name="CONCAT_EN_1">PB-RAM.RAM0_CONCAT_EN_1[0]-&gt;PB-RAM.RAM0_CONCAT_EN_1_to_RAM[0].CONCAT_EN_1</port>
				<port name="CS1_0">PB-RAM.RAM0_CS1_0[0]-&gt;PB-RAM.RAM0_CS1_0_to_RAM[0].CS1_0</port>
				<port name="CS1_1">PB-RAM.RAM0_CS1_1[0]-&gt;PB-RAM.RAM0_CS1_1_to_RAM[0].CS1_1</port>
				<port name="CS2_0">PB-RAM.RAM0_CS2_0[0]-&gt;PB-RAM.RAM0_CS2_0_to_RAM[0].CS2_0</port>
				<port name="CS2_1">PB-RAM.RAM0_CS2_1[0]-&gt;PB-RAM.RAM0_CS2_1_to_RAM[0].CS2_1</port>
				<port name="DIR_0">PB-RAM.RAM0_DIR_0[0]-&gt;PB-RAM.RAM0_DIR_0_to_RAM[0].DIR_0</port>
				<port name="DIR_1">PB-RAM.RAM0_DIR_1[0]-&gt;PB-RAM.RAM0_DIR_1_to_RAM[0].DIR_1</port>
				<port name="DS">PB-RAM.RAM0_DS[0]-&gt;PB-RAM.RAM0_DS_to_RAM[0].DS</port>
				<port name="DS_RB1">PB-RAM.RAM0_DS_RB1[0]-&gt;PB-RAM.RAM0_DS_RB1_to_RAM[0].DS_RB1</port>
				<port name="FIFO_EN_0">PB-RAM.RAM0_FIFO_EN_0[0]-&gt;PB-RAM.RAM0_FIFO_EN_0_to_RAM[0].FIFO_EN_0</port>
				<port name="FIFO_EN_1">PB-RAM.RAM0_FIFO_EN_1[0]-&gt;PB-RAM.RAM0_FIFO_EN_1_to_RAM[0].FIFO_EN_1</port>
				<port name="LS">PB-RAM.RAM0_LS[0]-&gt;PB-RAM.RAM0_LS_to_RAM[0].LS</port>
				<port name="LS_RB1">PB-RAM.RAM0_LS_RB1[0]-&gt;PB-RAM.RAM0_LS_RB1_to_RAM[0].LS_RB1</port>
				<port name="P1_0">PB-RAM.RAM0_P1_0[0]-&gt;PB-RAM.RAM0_P1_0_to_RAM[0].P1_0</port>
				<port name="P1_1">PB-RAM.RAM0_P1_1[0]-&gt;PB-RAM.RAM0_P1_1_to_RAM[0].P1_1</port>
				<port name="P2_0">PB-RAM.RAM0_P2_0[0]-&gt;PB-RAM.RAM0_P2_0_to_RAM[0].P2_0</port>
				<port name="P2_1">PB-RAM.RAM0_P2_1[0]-&gt;PB-RAM.RAM0_P2_1_to_RAM[0].P2_1</port>
				<port name="PIPELINE_RD_0">PB-RAM.RAM0_PIPELINE_RD_0[0]-&gt;PB-RAM.RAM0_PIPELINE_RD_0_to_RAM[0].PIPELINE_RD_0</port>
				<port name="PIPELINE_RD_1">PB-RAM.RAM0_PIPELINE_RD_1[0]-&gt;PB-RAM.RAM0_PIPELINE_RD_1_to_RAM[0].PIPELINE_RD_1</port>
				<port name="RMA">PB-RAM.RAM0_RMA_0[0]-&gt;PB-RAM.RAM0_RMA_0_to_RAM[0].RMA[0] PB-RAM.RAM0_RMA_1[0]-&gt;PB-RAM.RAM0_RMA_1_to_RAM[0].RMA[1] PB-RAM.RAM0_RMA_2[0]-&gt;PB-RAM.RAM0_RMA_2_to_RAM[0].RMA[2] PB-RAM.RAM0_RMA_3[0]-&gt;PB-RAM.RAM0_RMA_3_to_RAM[0].RMA[3]</port>
				<port name="RMB">PB-RAM.RAM0_RMB_0[0]-&gt;PB-RAM.RAM0_RMB_0_to_RAM[0].RMB[0] PB-RAM.RAM0_RMB_1[0]-&gt;PB-RAM.RAM0_RMB_1_to_RAM[0].RMB[1] PB-RAM.RAM0_RMB_2[0]-&gt;PB-RAM.RAM0_RMB_2_to_RAM[0].RMB[2] PB-RAM.RAM0_RMB_3[0]-&gt;PB-RAM.RAM0_RMB_3_to_RAM[0].RMB[3]</port>
				<port name="RMEA">PB-RAM.RAM0_RMEA[0]-&gt;PB-RAM.RAM0_RMEA_to_RAM[0].RMEA</port>
				<port name="RMEB">PB-RAM.RAM0_RMEB[0]-&gt;PB-RAM.RAM0_RMEB_to_RAM[0].RMEB</port>
				<port name="SD">PB-RAM.RAM0_SD[0]-&gt;PB-RAM.RAM0_SD_to_RAM[0].SD</port>
				<port name="SD_RB1">PB-RAM.RAM0_SD_RB1[0]-&gt;PB-RAM.RAM0_SD_RB1_to_RAM[0].SD_RB1</port>
				<port name="SYNC_FIFO_0">PB-RAM.RAM0_SYNC_FIFO_0[0]-&gt;PB-RAM.RAM0_SYNC_FIFO_0_to_RAM[0].SYNC_FIFO_0</port>
				<port name="SYNC_FIFO_1">PB-RAM.RAM0_SYNC_FIFO_1[0]-&gt;PB-RAM.RAM0_SYNC_FIFO_1_to_RAM[0].SYNC_FIFO_1</port>
				<port name="TEST1A">PB-RAM.RAM0_TEST1A[0]-&gt;PB-RAM.RAM0_TEST1A_to_RAM[0].TEST1A</port>
				<port name="TEST1B">PB-RAM.RAM0_TEST1B[0]-&gt;PB-RAM.RAM0_TEST1B_to_RAM[0].TEST1B</port>
				<port name="WD_0">PB-RAM.RAM0_WD_0_0[0]-&gt;PB-RAM.RAM0_WD_0_0_to_RAM[0].WD_0[0] PB-RAM.RAM0_WD_0_1[0]-&gt;PB-RAM.RAM0_WD_0_1_to_RAM[0].WD_0[1] PB-RAM.RAM0_WD_0_2[0]-&gt;PB-RAM.RAM0_WD_0_2_to_RAM[0].WD_0[2] PB-RAM.RAM0_WD_0_3[0]-&gt;PB-RAM.RAM0_WD_0_3_to_RAM[0].WD_0[3] PB-RAM.RAM0_WD_0_4[0]-&gt;PB-RAM.RAM0_WD_0_4_to_RAM[0].WD_0[4] PB-RAM.RAM0_WD_0_5[0]-&gt;PB-RAM.RAM0_WD_0_5_to_RAM[0].WD_0[5] PB-RAM.RAM0_WD_0_6[0]-&gt;PB-RAM.RAM0_WD_0_6_to_RAM[0].WD_0[6] PB-RAM.RAM0_WD_0_7[0]-&gt;PB-RAM.RAM0_WD_0_7_to_RAM[0].WD_0[7] PB-RAM.RAM0_WD_0_8[0]-&gt;PB-RAM.RAM0_WD_0_8_to_RAM[0].WD_0[8] PB-RAM.RAM0_WD_0_9[0]-&gt;PB-RAM.RAM0_WD_0_9_to_RAM[0].WD_0[9] PB-RAM.RAM0_WD_0_10[0]-&gt;PB-RAM.RAM0_WD_0_10_to_RAM[0].WD_0[10] PB-RAM.RAM0_WD_0_11[0]-&gt;PB-RAM.RAM0_WD_0_11_to_RAM[0].WD_0[11] PB-RAM.RAM0_WD_0_12[0]-&gt;PB-RAM.RAM0_WD_0_12_to_RAM[0].WD_0[12] PB-RAM.RAM0_WD_0_13[0]-&gt;PB-RAM.RAM0_WD_0_13_to_RAM[0].WD_0[13] PB-RAM.RAM0_WD_0_14[0]-&gt;PB-RAM.RAM0_WD_0_14_to_RAM[0].WD_0[14] PB-RAM.RAM0_WD_0_15[0]-&gt;PB-RAM.RAM0_WD_0_15_to_RAM[0].WD_0[15] PB-RAM.RAM0_WD_0_16[0]-&gt;PB-RAM.RAM0_WD_0_16_to_RAM[0].WD_0[16] PB-RAM.RAM0_WD_0_17[0]-&gt;PB-RAM.RAM0_WD_0_17_to_RAM[0].WD_0[17]</port>
				<port name="WD_1">PB-RAM.RAM0_WD_1_0[0]-&gt;PB-RAM.RAM0_WD_1_0_to_RAM[0].WD_1[0] PB-RAM.RAM0_WD_1_1[0]-&gt;PB-RAM.RAM0_WD_1_1_to_RAM[0].WD_1[1] PB-RAM.RAM0_WD_1_2[0]-&gt;PB-RAM.RAM0_WD_1_2_to_RAM[0].WD_1[2] PB-RAM.RAM0_WD_1_3[0]-&gt;PB-RAM.RAM0_WD_1_3_to_RAM[0].WD_1[3] PB-RAM.RAM0_WD_1_4[0]-&gt;PB-RAM.RAM0_WD_1_4_to_RAM[0].WD_1[4] PB-RAM.RAM0_WD_1_5[0]-&gt;PB-RAM.RAM0_WD_1_5_to_RAM[0].WD_1[5] PB-RAM.RAM0_WD_1_6[0]-&gt;PB-RAM.RAM0_WD_1_6_to_RAM[0].WD_1[6] PB-RAM.RAM0_WD_1_7[0]-&gt;PB-RAM.RAM0_WD_1_7_to_RAM[0].WD_1[7] PB-RAM.RAM0_WD_1_8[0]-&gt;PB-RAM.RAM0_WD_1_8_to_RAM[0].WD_1[8] PB-RAM.RAM0_WD_1_9[0]-&gt;PB-RAM.RAM0_WD_1_9_to_RAM[0].WD_1[9] PB-RAM.RAM0_WD_1_10[0]-&gt;PB-RAM.RAM0_WD_1_10_to_RAM[0].WD_1[10] PB-RAM.RAM0_WD_1_11[0]-&gt;PB-RAM.RAM0_WD_1_11_to_RAM[0].WD_1[11] PB-RAM.RAM0_WD_1_12[0]-&gt;PB-RAM.RAM0_WD_1_12_to_RAM[0].WD_1[12] PB-RAM.RAM0_WD_1_13[0]-&gt;PB-RAM.RAM0_WD_1_13_to_RAM[0].WD_1[13] PB-RAM.RAM0_WD_1_14[0]-&gt;PB-RAM.RAM0_WD_1_14_to_RAM[0].WD_1[14] PB-RAM.RAM0_WD_1_15[0]-&gt;PB-RAM.RAM0_WD_1_15_to_RAM[0].WD_1[15] PB-RAM.RAM0_WD_1_16[0]-&gt;PB-RAM.RAM0_WD_1_16_to_RAM[0].WD_1[16] PB-RAM.RAM0_WD_1_17[0]-&gt;PB-RAM.RAM0_WD_1_17_to_RAM[0].WD_1[17]</port>
				<port name="WEN1_0">PB-RAM.RAM0_WEN1_0_0[0]-&gt;PB-RAM.RAM0_WEN1_0_0_to_RAM[0].WEN1_0[0] PB-RAM.RAM0_WEN1_0_1[0]-&gt;PB-RAM.RAM0_WEN1_0_1_to_RAM[0].WEN1_0[1]</port>
				<port name="WEN1_1">PB-RAM.RAM0_WEN1_1_0[0]-&gt;PB-RAM.RAM0_WEN1_1_0_to_RAM[0].WEN1_1[0] PB-RAM.RAM0_WEN1_1_1[0]-&gt;PB-RAM.RAM0_WEN1_1_1_to_RAM[0].WEN1_1[1]</port>
				<port name="WIDTH_SELECT1_0">PB-RAM.RAM0_WIDTH_SELECT1_0_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_0_0_to_RAM[0].WIDTH_SELECT1_0[0] PB-RAM.RAM0_WIDTH_SELECT1_0_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_0_1_to_RAM[0].WIDTH_SELECT1_0[1]</port>
				<port name="WIDTH_SELECT1_1">PB-RAM.RAM0_WIDTH_SELECT1_1_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_1_0_to_RAM[0].WIDTH_SELECT1_1[0] PB-RAM.RAM0_WIDTH_SELECT1_1_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_1_1_to_RAM[0].WIDTH_SELECT1_1[1]</port>
				<port name="WIDTH_SELECT2_0">PB-RAM.RAM0_WIDTH_SELECT2_0_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_0_0_to_RAM[0].WIDTH_SELECT2_0[0] PB-RAM.RAM0_WIDTH_SELECT2_0_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_0_1_to_RAM[0].WIDTH_SELECT2_0[1]</port>
				<port name="WIDTH_SELECT2_1">PB-RAM.RAM0_WIDTH_SELECT2_1_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_1_0_to_RAM[0].WIDTH_SELECT2_1[0] PB-RAM.RAM0_WIDTH_SELECT2_1_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_1_1_to_RAM[0].WIDTH_SELECT2_1[1]</port>
			</inputs>
			<outputs>
				<port name="Almost_Empty_0">open</port>
				<port name="Almost_Empty_1">open</port>
				<port name="Almost_Full_0">open</port>
				<port name="Almost_Full_1">open</port>
				<port name="POP_FLAG_0">open open open open</port>
				<port name="POP_FLAG_1">open open open open</port>
				<port name="PUSH_FLAG_0">open open open open</port>
				<port name="PUSH_FLAG_1">open open open open</port>
				<port name="RD_0">RAM_DUAL[0].RD_0[0]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[1]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[2]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[3]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[4]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[5]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[6]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[7]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 open RAM_DUAL[0].RD_0[9]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[10]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[11]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[12]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[13]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[14]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[15]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[16]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 open</port>
				<port name="RD_1">open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="CLK1_0">PB-RAM.RAM0_CLK1_0[0]-&gt;PB-RAM.RAM0_CLK1_0_to_RAM[0].CLK1_0</port>
				<port name="CLK1_1">PB-RAM.RAM0_CLK1_1[0]-&gt;PB-RAM.RAM0_CLK1_1_to_RAM[0].CLK1_1</port>
				<port name="CLK2_0">PB-RAM.RAM0_CLK2_0[0]-&gt;PB-RAM.RAM0_CLK2_0_to_RAM[0].CLK2_0</port>
				<port name="CLK2_1">PB-RAM.RAM0_CLK2_1[0]-&gt;PB-RAM.RAM0_CLK2_1_to_RAM[0].CLK2_1</port>
			</clocks>
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RAM" instance="RAM_DUAL[0]" mode="CE1_FE0_PR0_WSA1_WSB1">
				<inputs>
					<port name="A1_0">RAM.A1_0[0]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[1]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[2]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[3]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[4]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[5]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[6]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[7]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[8]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[9]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[10]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0</port>
					<port name="A1_1">RAM.A1_1[0]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[1]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[2]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[3]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[4]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[5]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[6]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[7]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[8]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[9]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[10]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1</port>
					<port name="A2_0">RAM.A2_0[0]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[1]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[2]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[3]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[4]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[5]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[6]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[7]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[8]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[9]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[10]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0</port>
					<port name="A2_1">RAM.A2_1[0]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[1]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[2]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[3]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[4]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[5]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[6]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[7]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[8]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[9]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[10]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1</port>
					<port name="ASYNC_FLUSH_0">RAM.ASYNC_FLUSH_0[0]-&gt;RAM.ASYNC_FLUSH_0_to_RAM_DUAL.ASYNC_FLUSH_0</port>
					<port name="ASYNC_FLUSH_1">RAM.ASYNC_FLUSH_1[0]-&gt;RAM.ASYNC_FLUSH_1_to_RAM_DUAL.ASYNC_FLUSH_1</port>
					<port name="CLK1EN_0">RAM.CLK1EN_0[0]-&gt;RAM.CLK1EN_0_to_RAM_DUAL.CLK1EN_0</port>
					<port name="CLK1EN_1">RAM.CLK1EN_1[0]-&gt;RAM.CLK1EN_1_to_RAM_DUAL.CLK1EN_1</port>
					<port name="CLK2EN_0">RAM.CLK2EN_0[0]-&gt;RAM.CLK2EN_0_to_RAM_DUAL.CLK2EN_0</port>
					<port name="CLK2EN_1">RAM.CLK2EN_1[0]-&gt;RAM.CLK2EN_1_to_RAM_DUAL.CLK2EN_1</port>
					<port name="CONCAT_EN_0">RAM.CONCAT_EN_0[0]-&gt;RAM.CONCAT_EN_0_to_RAM_DUAL.CONCAT_EN_0</port>
					<port name="CONCAT_EN_1">RAM.CONCAT_EN_1[0]-&gt;RAM.CONCAT_EN_1_to_RAM_DUAL.CONCAT_EN_1</port>
					<port name="CS1_0">RAM.CS1_0[0]-&gt;RAM.CS1_0_to_RAM_DUAL.CS1_0</port>
					<port name="CS1_1">RAM.CS1_1[0]-&gt;RAM.CS1_1_to_RAM_DUAL.CS1_1</port>
					<port name="CS2_0">RAM.CS2_0[0]-&gt;RAM.CS2_0_to_RAM_DUAL.CS2_0</port>
					<port name="CS2_1">RAM.CS2_1[0]-&gt;RAM.CS2_1_to_RAM_DUAL.CS2_1</port>
					<port name="DIR_0">RAM.DIR_0[0]-&gt;RAM.DIR_0_to_RAM_DUAL.DIR_0</port>
					<port name="DIR_1">RAM.DIR_1[0]-&gt;RAM.DIR_1_to_RAM_DUAL.DIR_1</port>
					<port name="DS">RAM.DS[0]-&gt;RAM.DS_to_RAM_DUAL.DS</port>
					<port name="DS_RB1">RAM.DS_RB1[0]-&gt;RAM.DS_RB1_to_RAM_DUAL.DS_RB1</port>
					<port name="FIFO_EN_0">RAM.FIFO_EN_0[0]-&gt;RAM.FIFO_EN_0_to_RAM_DUAL.FIFO_EN_0</port>
					<port name="FIFO_EN_1">RAM.FIFO_EN_1[0]-&gt;RAM.FIFO_EN_1_to_RAM_DUAL.FIFO_EN_1</port>
					<port name="LS">RAM.LS[0]-&gt;RAM.LS_to_RAM_DUAL.LS</port>
					<port name="LS_RB1">RAM.LS_RB1[0]-&gt;RAM.LS_RB1_to_RAM_DUAL.LS_RB1</port>
					<port name="P1_0">RAM.P1_0[0]-&gt;RAM.P1_0_to_RAM_DUAL.P1_0</port>
					<port name="P1_1">RAM.P1_1[0]-&gt;RAM.P1_1_to_RAM_DUAL.P1_1</port>
					<port name="P2_0">RAM.P2_0[0]-&gt;RAM.P2_0_to_RAM_DUAL.P2_0</port>
					<port name="P2_1">RAM.P2_1[0]-&gt;RAM.P2_1_to_RAM_DUAL.P2_1</port>
					<port name="PIPELINE_RD_0">RAM.PIPELINE_RD_0[0]-&gt;RAM.PIPELINE_RD_0_to_RAM_DUAL.PIPELINE_RD_0</port>
					<port name="PIPELINE_RD_1">RAM.PIPELINE_RD_1[0]-&gt;RAM.PIPELINE_RD_1_to_RAM_DUAL.PIPELINE_RD_1</port>
					<port name="RMA">RAM.RMA[0]-&gt;RAM.RMA_to_RAM_DUAL.RMA RAM.RMA[1]-&gt;RAM.RMA_to_RAM_DUAL.RMA RAM.RMA[2]-&gt;RAM.RMA_to_RAM_DUAL.RMA RAM.RMA[3]-&gt;RAM.RMA_to_RAM_DUAL.RMA</port>
					<port name="RMB">RAM.RMB[0]-&gt;RAM.RMB_to_RAM_DUAL.RMB RAM.RMB[1]-&gt;RAM.RMB_to_RAM_DUAL.RMB RAM.RMB[2]-&gt;RAM.RMB_to_RAM_DUAL.RMB RAM.RMB[3]-&gt;RAM.RMB_to_RAM_DUAL.RMB</port>
					<port name="RMEA">RAM.RMEA[0]-&gt;RAM.RMEA_to_RAM_DUAL.RMEA</port>
					<port name="RMEB">RAM.RMEB[0]-&gt;RAM.RMEB_to_RAM_DUAL.RMEB</port>
					<port name="SD">RAM.SD[0]-&gt;RAM.SD_to_RAM_DUAL.SD</port>
					<port name="SD_RB1">RAM.SD_RB1[0]-&gt;RAM.SD_RB1_to_RAM_DUAL.SD_RB1</port>
					<port name="SYNC_FIFO_0">RAM.SYNC_FIFO_0[0]-&gt;RAM.SYNC_FIFO_0_to_RAM_DUAL.SYNC_FIFO_0</port>
					<port name="SYNC_FIFO_1">RAM.SYNC_FIFO_1[0]-&gt;RAM.SYNC_FIFO_1_to_RAM_DUAL.SYNC_FIFO_1</port>
					<port name="TEST1A">RAM.TEST1A[0]-&gt;RAM.TEST1A_to_RAM_DUAL.TEST1A</port>
					<port name="TEST1B">RAM.TEST1B[0]-&gt;RAM.TEST1B_to_RAM_DUAL.TEST1B</port>
					<port name="WD_0">RAM.WD_0[0]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[1]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[2]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[3]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[4]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[5]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[6]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[7]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[8]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[9]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[10]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[11]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[12]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[13]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[14]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[15]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[16]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[17]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0</port>
					<port name="WD_1">RAM.WD_1[0]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[1]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[2]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[3]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[4]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[5]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[6]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[7]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[8]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[9]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[10]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[11]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[12]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[13]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[14]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[15]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[16]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[17]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1</port>
					<port name="WEN1_0">RAM.WEN1_0[0]-&gt;RAM.WEN1_0_to_RAM_DUAL.WEN1_0 RAM.WEN1_0[1]-&gt;RAM.WEN1_0_to_RAM_DUAL.WEN1_0</port>
					<port name="WEN1_1">RAM.WEN1_1[0]-&gt;RAM.WEN1_1_to_RAM_DUAL.WEN1_1 RAM.WEN1_1[1]-&gt;RAM.WEN1_1_to_RAM_DUAL.WEN1_1</port>
					<port name="WIDTH_SELECT1_0">RAM.WIDTH_SELECT1_0[0]-&gt;RAM.WIDTH_SELECT1_0_to_RAM_DUAL.WIDTH_SELECT1_0 RAM.WIDTH_SELECT1_0[1]-&gt;RAM.WIDTH_SELECT1_0_to_RAM_DUAL.WIDTH_SELECT1_0</port>
					<port name="WIDTH_SELECT1_1">RAM.WIDTH_SELECT1_1[0]-&gt;RAM.WIDTH_SELECT1_1_to_RAM_DUAL.WIDTH_SELECT1_1 RAM.WIDTH_SELECT1_1[1]-&gt;RAM.WIDTH_SELECT1_1_to_RAM_DUAL.WIDTH_SELECT1_1</port>
					<port name="WIDTH_SELECT2_0">RAM.WIDTH_SELECT2_0[0]-&gt;RAM.WIDTH_SELECT2_0_to_RAM_DUAL.WIDTH_SELECT2_0 RAM.WIDTH_SELECT2_0[1]-&gt;RAM.WIDTH_SELECT2_0_to_RAM_DUAL.WIDTH_SELECT2_0</port>
					<port name="WIDTH_SELECT2_1">RAM.WIDTH_SELECT2_1[0]-&gt;RAM.WIDTH_SELECT2_1_to_RAM_DUAL.WIDTH_SELECT2_1 RAM.WIDTH_SELECT2_1[1]-&gt;RAM.WIDTH_SELECT2_1_to_RAM_DUAL.WIDTH_SELECT2_1</port>
				</inputs>
				<outputs>
					<port name="Almost_Empty_0">open</port>
					<port name="Almost_Empty_1">open</port>
					<port name="Almost_Full_0">open</port>
					<port name="Almost_Full_1">open</port>
					<port name="POP_FLAG_0">open open open open</port>
					<port name="POP_FLAG_1">open open open open</port>
					<port name="PUSH_FLAG_0">open open open open</port>
					<port name="PUSH_FLAG_1">open open open open</port>
					<port name="RD_0">RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b0[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b0_to_RAM_DUAL.RD_0[0] RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b1[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b1_to_RAM_DUAL.RD_0[1] RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b2[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b2_to_RAM_DUAL.RD_0[2] RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b3[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b3_to_RAM_DUAL.RD_0[3] RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b4[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b4_to_RAM_DUAL.RD_0[4] RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b5[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b5_to_RAM_DUAL.RD_0[5] RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b6[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b6_to_RAM_DUAL.RD_0[6] RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b7[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b7_to_RAM_DUAL.RD_0[7] open RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b9[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b9_to_RAM_DUAL.RD_0[9] RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b10[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b10_to_RAM_DUAL.RD_0[10] RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b11[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b11_to_RAM_DUAL.RD_0[11] RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b12[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b12_to_RAM_DUAL.RD_0[12] RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b13[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b13_to_RAM_DUAL.RD_0[13] RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b14[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b14_to_RAM_DUAL.RD_0[14] RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b15[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b15_to_RAM_DUAL.RD_0[15] RAM_CE1_FE0_PR0_WSA1_WSB1[0].RD_0_b16[0]-&gt;RAM_CE1_FE0_PR0_WSA1_WSB1.RD_0_b16_to_RAM_DUAL.RD_0[16] open</port>
					<port name="RD_1">open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks>
					<port name="CLK1_0">RAM.CLK1_0[0]-&gt;RAM.CLK1_0_to_RAM_DUAL.CLK1_0</port>
					<port name="CLK1_1">RAM.CLK1_1[0]-&gt;RAM.CLK1_1_to_RAM_DUAL.CLK1_1</port>
					<port name="CLK2_0">RAM.CLK2_0[0]-&gt;RAM.CLK2_0_to_RAM_DUAL.CLK2_0</port>
					<port name="CLK2_1">RAM.CLK2_1[0]-&gt;RAM.CLK2_1_to_RAM_DUAL.CLK2_1</port>
				</clocks>
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RAM" instance="RAM_CE1_FE0_PR0_WSA1_WSB1[0]">
					<attributes>
						<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:179.18-189.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x16_1024x16.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:671.4-740.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v:6130.16-6321.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="INIT">000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101</parameter>
					</parameters>
					<inputs>
						<port name="A1_0_b0">RAM_DUAL.A1_0[0]-&gt;RAM_DUAL.A1_0[0]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_0_b0</port>
						<port name="A1_0_b1">RAM_DUAL.A1_0[1]-&gt;RAM_DUAL.A1_0[1]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_0_b1</port>
						<port name="A1_0_b10">RAM_DUAL.A1_0[10]-&gt;RAM_DUAL.A1_0[10]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_0_b10</port>
						<port name="A1_0_b2">RAM_DUAL.A1_0[2]-&gt;RAM_DUAL.A1_0[2]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_0_b2</port>
						<port name="A1_0_b3">RAM_DUAL.A1_0[3]-&gt;RAM_DUAL.A1_0[3]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_0_b3</port>
						<port name="A1_0_b4">RAM_DUAL.A1_0[4]-&gt;RAM_DUAL.A1_0[4]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_0_b4</port>
						<port name="A1_0_b5">RAM_DUAL.A1_0[5]-&gt;RAM_DUAL.A1_0[5]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_0_b5</port>
						<port name="A1_0_b6">RAM_DUAL.A1_0[6]-&gt;RAM_DUAL.A1_0[6]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_0_b6</port>
						<port name="A1_0_b7">RAM_DUAL.A1_0[7]-&gt;RAM_DUAL.A1_0[7]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_0_b7</port>
						<port name="A1_0_b8">RAM_DUAL.A1_0[8]-&gt;RAM_DUAL.A1_0[8]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_0_b8</port>
						<port name="A1_0_b9">RAM_DUAL.A1_0[9]-&gt;RAM_DUAL.A1_0[9]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_0_b9</port>
						<port name="A1_1_b0">RAM_DUAL.A1_1[0]-&gt;RAM_DUAL.A1_1[0]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_1_b0</port>
						<port name="A1_1_b1">RAM_DUAL.A1_1[1]-&gt;RAM_DUAL.A1_1[1]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_1_b1</port>
						<port name="A1_1_b10">RAM_DUAL.A1_1[10]-&gt;RAM_DUAL.A1_1[10]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_1_b10</port>
						<port name="A1_1_b2">RAM_DUAL.A1_1[2]-&gt;RAM_DUAL.A1_1[2]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_1_b2</port>
						<port name="A1_1_b3">RAM_DUAL.A1_1[3]-&gt;RAM_DUAL.A1_1[3]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_1_b3</port>
						<port name="A1_1_b4">RAM_DUAL.A1_1[4]-&gt;RAM_DUAL.A1_1[4]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_1_b4</port>
						<port name="A1_1_b5">RAM_DUAL.A1_1[5]-&gt;RAM_DUAL.A1_1[5]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_1_b5</port>
						<port name="A1_1_b6">RAM_DUAL.A1_1[6]-&gt;RAM_DUAL.A1_1[6]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_1_b6</port>
						<port name="A1_1_b7">RAM_DUAL.A1_1[7]-&gt;RAM_DUAL.A1_1[7]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_1_b7</port>
						<port name="A1_1_b8">RAM_DUAL.A1_1[8]-&gt;RAM_DUAL.A1_1[8]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_1_b8</port>
						<port name="A1_1_b9">RAM_DUAL.A1_1[9]-&gt;RAM_DUAL.A1_1[9]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A1_1_b9</port>
						<port name="A2_0_b0">RAM_DUAL.A2_0[0]-&gt;RAM_DUAL.A2_0[0]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_0_b0</port>
						<port name="A2_0_b1">RAM_DUAL.A2_0[1]-&gt;RAM_DUAL.A2_0[1]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_0_b1</port>
						<port name="A2_0_b10">RAM_DUAL.A2_0[10]-&gt;RAM_DUAL.A2_0[10]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_0_b10</port>
						<port name="A2_0_b2">RAM_DUAL.A2_0[2]-&gt;RAM_DUAL.A2_0[2]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_0_b2</port>
						<port name="A2_0_b3">RAM_DUAL.A2_0[3]-&gt;RAM_DUAL.A2_0[3]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_0_b3</port>
						<port name="A2_0_b4">RAM_DUAL.A2_0[4]-&gt;RAM_DUAL.A2_0[4]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_0_b4</port>
						<port name="A2_0_b5">RAM_DUAL.A2_0[5]-&gt;RAM_DUAL.A2_0[5]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_0_b5</port>
						<port name="A2_0_b6">RAM_DUAL.A2_0[6]-&gt;RAM_DUAL.A2_0[6]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_0_b6</port>
						<port name="A2_0_b7">RAM_DUAL.A2_0[7]-&gt;RAM_DUAL.A2_0[7]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_0_b7</port>
						<port name="A2_0_b8">RAM_DUAL.A2_0[8]-&gt;RAM_DUAL.A2_0[8]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_0_b8</port>
						<port name="A2_0_b9">RAM_DUAL.A2_0[9]-&gt;RAM_DUAL.A2_0[9]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_0_b9</port>
						<port name="A2_1_b0">RAM_DUAL.A2_1[0]-&gt;RAM_DUAL.A2_1[0]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_1_b0</port>
						<port name="A2_1_b1">RAM_DUAL.A2_1[1]-&gt;RAM_DUAL.A2_1[1]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_1_b1</port>
						<port name="A2_1_b10">RAM_DUAL.A2_1[10]-&gt;RAM_DUAL.A2_1[10]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_1_b10</port>
						<port name="A2_1_b2">RAM_DUAL.A2_1[2]-&gt;RAM_DUAL.A2_1[2]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_1_b2</port>
						<port name="A2_1_b3">RAM_DUAL.A2_1[3]-&gt;RAM_DUAL.A2_1[3]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_1_b3</port>
						<port name="A2_1_b4">RAM_DUAL.A2_1[4]-&gt;RAM_DUAL.A2_1[4]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_1_b4</port>
						<port name="A2_1_b5">RAM_DUAL.A2_1[5]-&gt;RAM_DUAL.A2_1[5]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_1_b5</port>
						<port name="A2_1_b6">RAM_DUAL.A2_1[6]-&gt;RAM_DUAL.A2_1[6]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_1_b6</port>
						<port name="A2_1_b7">RAM_DUAL.A2_1[7]-&gt;RAM_DUAL.A2_1[7]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_1_b7</port>
						<port name="A2_1_b8">RAM_DUAL.A2_1[8]-&gt;RAM_DUAL.A2_1[8]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_1_b8</port>
						<port name="A2_1_b9">RAM_DUAL.A2_1[9]-&gt;RAM_DUAL.A2_1[9]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.A2_1_b9</port>
						<port name="ASYNC_FLUSH_0">RAM_DUAL.ASYNC_FLUSH_0[0]-&gt;RAM_DUAL.ASYNC_FLUSH_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.ASYNC_FLUSH_0</port>
						<port name="ASYNC_FLUSH_1">RAM_DUAL.ASYNC_FLUSH_1[0]-&gt;RAM_DUAL.ASYNC_FLUSH_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.ASYNC_FLUSH_1</port>
						<port name="CLK1EN_0">RAM_DUAL.CLK1EN_0[0]-&gt;RAM_DUAL.CLK1EN_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.CLK1EN_0</port>
						<port name="CLK1EN_1">RAM_DUAL.CLK1EN_1[0]-&gt;RAM_DUAL.CLK1EN_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.CLK1EN_1</port>
						<port name="CLK2EN_0">RAM_DUAL.CLK2EN_0[0]-&gt;RAM_DUAL.CLK2EN_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.CLK2EN_0</port>
						<port name="CLK2EN_1">RAM_DUAL.CLK2EN_1[0]-&gt;RAM_DUAL.CLK2EN_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.CLK2EN_1</port>
						<port name="CONCAT_EN_0">RAM_DUAL.CONCAT_EN_0[0]-&gt;RAM_DUAL.CONCAT_EN_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.CONCAT_EN_0</port>
						<port name="CONCAT_EN_1">RAM_DUAL.CONCAT_EN_1[0]-&gt;RAM_DUAL.CONCAT_EN_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.CONCAT_EN_1</port>
						<port name="CS1_0">RAM_DUAL.CS1_0[0]-&gt;RAM_DUAL.CS1_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.CS1_0</port>
						<port name="CS1_1">RAM_DUAL.CS1_1[0]-&gt;RAM_DUAL.CS1_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.CS1_1</port>
						<port name="CS2_0">RAM_DUAL.CS2_0[0]-&gt;RAM_DUAL.CS2_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.CS2_0</port>
						<port name="CS2_1">RAM_DUAL.CS2_1[0]-&gt;RAM_DUAL.CS2_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.CS2_1</port>
						<port name="DIR_0">RAM_DUAL.DIR_0[0]-&gt;RAM_DUAL.DIR_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.DIR_0</port>
						<port name="DIR_1">RAM_DUAL.DIR_1[0]-&gt;RAM_DUAL.DIR_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.DIR_1</port>
						<port name="DS">RAM_DUAL.DS[0]-&gt;RAM_DUAL.DS_to_RAM_CE1_FE0_PR0_WSA1_WSB1.DS</port>
						<port name="DS_RB1">RAM_DUAL.DS_RB1[0]-&gt;RAM_DUAL.DS_RB1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.DS_RB1</port>
						<port name="FIFO_EN_0">RAM_DUAL.FIFO_EN_0[0]-&gt;RAM_DUAL.FIFO_EN_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.FIFO_EN_0</port>
						<port name="FIFO_EN_1">RAM_DUAL.FIFO_EN_1[0]-&gt;RAM_DUAL.FIFO_EN_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.FIFO_EN_1</port>
						<port name="LS">RAM_DUAL.LS[0]-&gt;RAM_DUAL.LS_to_RAM_CE1_FE0_PR0_WSA1_WSB1.LS</port>
						<port name="LS_RB1">RAM_DUAL.LS_RB1[0]-&gt;RAM_DUAL.LS_RB1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.LS_RB1</port>
						<port name="P1_0">RAM_DUAL.P1_0[0]-&gt;RAM_DUAL.P1_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.P1_0</port>
						<port name="P1_1">RAM_DUAL.P1_1[0]-&gt;RAM_DUAL.P1_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.P1_1</port>
						<port name="P2_0">RAM_DUAL.P2_0[0]-&gt;RAM_DUAL.P2_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.P2_0</port>
						<port name="P2_1">RAM_DUAL.P2_1[0]-&gt;RAM_DUAL.P2_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.P2_1</port>
						<port name="PIPELINE_RD_0">RAM_DUAL.PIPELINE_RD_0[0]-&gt;RAM_DUAL.PIPELINE_RD_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.PIPELINE_RD_0</port>
						<port name="PIPELINE_RD_1">RAM_DUAL.PIPELINE_RD_1[0]-&gt;RAM_DUAL.PIPELINE_RD_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.PIPELINE_RD_1</port>
						<port name="RMA_b0">RAM_DUAL.RMA[0]-&gt;RAM_DUAL.RMA[0]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.RMA_b0</port>
						<port name="RMA_b1">RAM_DUAL.RMA[1]-&gt;RAM_DUAL.RMA[1]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.RMA_b1</port>
						<port name="RMA_b2">RAM_DUAL.RMA[2]-&gt;RAM_DUAL.RMA[2]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.RMA_b2</port>
						<port name="RMA_b3">RAM_DUAL.RMA[3]-&gt;RAM_DUAL.RMA[3]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.RMA_b3</port>
						<port name="RMB_b0">RAM_DUAL.RMB[0]-&gt;RAM_DUAL.RMB[0]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.RMB_b0</port>
						<port name="RMB_b1">RAM_DUAL.RMB[1]-&gt;RAM_DUAL.RMB[1]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.RMB_b1</port>
						<port name="RMB_b2">RAM_DUAL.RMB[2]-&gt;RAM_DUAL.RMB[2]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.RMB_b2</port>
						<port name="RMB_b3">RAM_DUAL.RMB[3]-&gt;RAM_DUAL.RMB[3]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.RMB_b3</port>
						<port name="RMEA">RAM_DUAL.RMEA[0]-&gt;RAM_DUAL.RMEA_to_RAM_CE1_FE0_PR0_WSA1_WSB1.RMEA</port>
						<port name="RMEB">RAM_DUAL.RMEB[0]-&gt;RAM_DUAL.RMEB_to_RAM_CE1_FE0_PR0_WSA1_WSB1.RMEB</port>
						<port name="SD">RAM_DUAL.SD[0]-&gt;RAM_DUAL.SD_to_RAM_CE1_FE0_PR0_WSA1_WSB1.SD</port>
						<port name="SD_RB1">RAM_DUAL.SD_RB1[0]-&gt;RAM_DUAL.SD_RB1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.SD_RB1</port>
						<port name="SYNC_FIFO_0">RAM_DUAL.SYNC_FIFO_0[0]-&gt;RAM_DUAL.SYNC_FIFO_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.SYNC_FIFO_0</port>
						<port name="SYNC_FIFO_1">RAM_DUAL.SYNC_FIFO_1[0]-&gt;RAM_DUAL.SYNC_FIFO_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.SYNC_FIFO_1</port>
						<port name="TEST1A">RAM_DUAL.TEST1A[0]-&gt;RAM_DUAL.TEST1A_to_RAM_CE1_FE0_PR0_WSA1_WSB1.TEST1A</port>
						<port name="TEST1B">RAM_DUAL.TEST1B[0]-&gt;RAM_DUAL.TEST1B_to_RAM_CE1_FE0_PR0_WSA1_WSB1.TEST1B</port>
						<port name="WD_0_b0">RAM_DUAL.WD_0[0]-&gt;RAM_DUAL.WD_0[0]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b0</port>
						<port name="WD_0_b1">RAM_DUAL.WD_0[1]-&gt;RAM_DUAL.WD_0[1]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b1</port>
						<port name="WD_0_b10">RAM_DUAL.WD_0[10]-&gt;RAM_DUAL.WD_0[10]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b10</port>
						<port name="WD_0_b11">RAM_DUAL.WD_0[11]-&gt;RAM_DUAL.WD_0[11]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b11</port>
						<port name="WD_0_b12">RAM_DUAL.WD_0[12]-&gt;RAM_DUAL.WD_0[12]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b12</port>
						<port name="WD_0_b13">RAM_DUAL.WD_0[13]-&gt;RAM_DUAL.WD_0[13]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b13</port>
						<port name="WD_0_b14">RAM_DUAL.WD_0[14]-&gt;RAM_DUAL.WD_0[14]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b14</port>
						<port name="WD_0_b15">RAM_DUAL.WD_0[15]-&gt;RAM_DUAL.WD_0[15]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b15</port>
						<port name="WD_0_b16">RAM_DUAL.WD_0[16]-&gt;RAM_DUAL.WD_0[16]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b16</port>
						<port name="WD_0_b17">RAM_DUAL.WD_0[17]-&gt;RAM_DUAL.WD_0[17]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b17</port>
						<port name="WD_0_b2">RAM_DUAL.WD_0[2]-&gt;RAM_DUAL.WD_0[2]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b2</port>
						<port name="WD_0_b3">RAM_DUAL.WD_0[3]-&gt;RAM_DUAL.WD_0[3]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b3</port>
						<port name="WD_0_b4">RAM_DUAL.WD_0[4]-&gt;RAM_DUAL.WD_0[4]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b4</port>
						<port name="WD_0_b5">RAM_DUAL.WD_0[5]-&gt;RAM_DUAL.WD_0[5]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b5</port>
						<port name="WD_0_b6">RAM_DUAL.WD_0[6]-&gt;RAM_DUAL.WD_0[6]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b6</port>
						<port name="WD_0_b7">RAM_DUAL.WD_0[7]-&gt;RAM_DUAL.WD_0[7]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b7</port>
						<port name="WD_0_b8">RAM_DUAL.WD_0[8]-&gt;RAM_DUAL.WD_0[8]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b8</port>
						<port name="WD_0_b9">RAM_DUAL.WD_0[9]-&gt;RAM_DUAL.WD_0[9]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_0_b9</port>
						<port name="WD_1_b0">RAM_DUAL.WD_1[0]-&gt;RAM_DUAL.WD_1[0]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b0</port>
						<port name="WD_1_b1">RAM_DUAL.WD_1[1]-&gt;RAM_DUAL.WD_1[1]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b1</port>
						<port name="WD_1_b10">RAM_DUAL.WD_1[10]-&gt;RAM_DUAL.WD_1[10]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b10</port>
						<port name="WD_1_b11">RAM_DUAL.WD_1[11]-&gt;RAM_DUAL.WD_1[11]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b11</port>
						<port name="WD_1_b12">RAM_DUAL.WD_1[12]-&gt;RAM_DUAL.WD_1[12]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b12</port>
						<port name="WD_1_b13">RAM_DUAL.WD_1[13]-&gt;RAM_DUAL.WD_1[13]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b13</port>
						<port name="WD_1_b14">RAM_DUAL.WD_1[14]-&gt;RAM_DUAL.WD_1[14]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b14</port>
						<port name="WD_1_b15">RAM_DUAL.WD_1[15]-&gt;RAM_DUAL.WD_1[15]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b15</port>
						<port name="WD_1_b16">RAM_DUAL.WD_1[16]-&gt;RAM_DUAL.WD_1[16]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b16</port>
						<port name="WD_1_b17">RAM_DUAL.WD_1[17]-&gt;RAM_DUAL.WD_1[17]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b17</port>
						<port name="WD_1_b2">RAM_DUAL.WD_1[2]-&gt;RAM_DUAL.WD_1[2]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b2</port>
						<port name="WD_1_b3">RAM_DUAL.WD_1[3]-&gt;RAM_DUAL.WD_1[3]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b3</port>
						<port name="WD_1_b4">RAM_DUAL.WD_1[4]-&gt;RAM_DUAL.WD_1[4]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b4</port>
						<port name="WD_1_b5">RAM_DUAL.WD_1[5]-&gt;RAM_DUAL.WD_1[5]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b5</port>
						<port name="WD_1_b6">RAM_DUAL.WD_1[6]-&gt;RAM_DUAL.WD_1[6]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b6</port>
						<port name="WD_1_b7">RAM_DUAL.WD_1[7]-&gt;RAM_DUAL.WD_1[7]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b7</port>
						<port name="WD_1_b8">RAM_DUAL.WD_1[8]-&gt;RAM_DUAL.WD_1[8]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b8</port>
						<port name="WD_1_b9">RAM_DUAL.WD_1[9]-&gt;RAM_DUAL.WD_1[9]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WD_1_b9</port>
						<port name="WEN1_0_b0">RAM_DUAL.WEN1_0[0]-&gt;RAM_DUAL.WEN1_0[0]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WEN1_0_b0</port>
						<port name="WEN1_0_b1">RAM_DUAL.WEN1_0[1]-&gt;RAM_DUAL.WEN1_0[1]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WEN1_0_b1</port>
						<port name="WEN1_1_b0">RAM_DUAL.WEN1_1[0]-&gt;RAM_DUAL.WEN1_1[0]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WEN1_1_b0</port>
						<port name="WEN1_1_b1">RAM_DUAL.WEN1_1[1]-&gt;RAM_DUAL.WEN1_1[1]_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WEN1_1_b1</port>
						<port name="WIDTH_SELECT1_0">RAM_DUAL.WIDTH_SELECT1_0[0]-&gt;RAM_DUAL.WIDTH_SELECT1_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WIDTH_SELECT1_0 RAM_DUAL.WIDTH_SELECT1_0[1]-&gt;RAM_DUAL.WIDTH_SELECT1_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WIDTH_SELECT1_0</port>
						<port name="WIDTH_SELECT1_1">RAM_DUAL.WIDTH_SELECT1_1[0]-&gt;RAM_DUAL.WIDTH_SELECT1_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WIDTH_SELECT1_1 RAM_DUAL.WIDTH_SELECT1_1[1]-&gt;RAM_DUAL.WIDTH_SELECT1_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WIDTH_SELECT1_1</port>
						<port name="WIDTH_SELECT2_0">RAM_DUAL.WIDTH_SELECT2_0[0]-&gt;RAM_DUAL.WIDTH_SELECT2_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WIDTH_SELECT2_0 RAM_DUAL.WIDTH_SELECT2_0[1]-&gt;RAM_DUAL.WIDTH_SELECT2_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WIDTH_SELECT2_0</port>
						<port name="WIDTH_SELECT2_1">RAM_DUAL.WIDTH_SELECT2_1[0]-&gt;RAM_DUAL.WIDTH_SELECT2_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WIDTH_SELECT2_1 RAM_DUAL.WIDTH_SELECT2_1[1]-&gt;RAM_DUAL.WIDTH_SELECT2_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.WIDTH_SELECT2_1</port>
					</inputs>
					<outputs>
						<port name="Almost_Empty_0">open</port>
						<port name="Almost_Empty_1">open</port>
						<port name="Almost_Full_0">open</port>
						<port name="Almost_Full_1">open</port>
						<port name="POP_FLAG_0_b0">open</port>
						<port name="POP_FLAG_0_b1">open</port>
						<port name="POP_FLAG_0_b2">open</port>
						<port name="POP_FLAG_0_b3">open</port>
						<port name="POP_FLAG_1_b0">open</port>
						<port name="POP_FLAG_1_b1">open</port>
						<port name="POP_FLAG_1_b2">open</port>
						<port name="POP_FLAG_1_b3">open</port>
						<port name="PUSH_FLAG_0_b0">open</port>
						<port name="PUSH_FLAG_0_b1">open</port>
						<port name="PUSH_FLAG_0_b2">open</port>
						<port name="PUSH_FLAG_0_b3">open</port>
						<port name="PUSH_FLAG_1_b0">open</port>
						<port name="PUSH_FLAG_1_b1">open</port>
						<port name="PUSH_FLAG_1_b2">open</port>
						<port name="PUSH_FLAG_1_b3">open</port>
						<port name="RD_0_b0">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(0)</port>
						<port name="RD_0_b1">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(1)</port>
						<port name="RD_0_b10">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(9)</port>
						<port name="RD_0_b11">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(10)</port>
						<port name="RD_0_b12">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(11)</port>
						<port name="RD_0_b13">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(12)</port>
						<port name="RD_0_b14">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(13)</port>
						<port name="RD_0_b15">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(14)</port>
						<port name="RD_0_b16">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(15)</port>
						<port name="RD_0_b17">open</port>
						<port name="RD_0_b2">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(2)</port>
						<port name="RD_0_b3">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(3)</port>
						<port name="RD_0_b4">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(4)</port>
						<port name="RD_0_b5">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(5)</port>
						<port name="RD_0_b6">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(6)</port>
						<port name="RD_0_b7">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(7)</port>
						<port name="RD_0_b8">open</port>
						<port name="RD_0_b9">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(8)</port>
						<port name="RD_1_b0">open</port>
						<port name="RD_1_b1">open</port>
						<port name="RD_1_b10">open</port>
						<port name="RD_1_b11">open</port>
						<port name="RD_1_b12">open</port>
						<port name="RD_1_b13">open</port>
						<port name="RD_1_b14">open</port>
						<port name="RD_1_b15">open</port>
						<port name="RD_1_b16">open</port>
						<port name="RD_1_b17">open</port>
						<port name="RD_1_b2">open</port>
						<port name="RD_1_b3">open</port>
						<port name="RD_1_b4">open</port>
						<port name="RD_1_b5">open</port>
						<port name="RD_1_b6">open</port>
						<port name="RD_1_b7">open</port>
						<port name="RD_1_b8">open</port>
						<port name="RD_1_b9">open</port>
					</outputs>
					<clocks>
						<port name="CLK1_0">RAM_DUAL.CLK1_0[0]-&gt;RAM_DUAL.CLK1_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.CLK1_0</port>
						<port name="CLK1_1">RAM_DUAL.CLK1_1[0]-&gt;RAM_DUAL.CLK1_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.CLK1_1</port>
						<port name="CLK2_0">RAM_DUAL.CLK2_0[0]-&gt;RAM_DUAL.CLK2_0_to_RAM_CE1_FE0_PR0_WSA1_WSB1.CLK2_0</port>
						<port name="CLK2_1">RAM_DUAL.CLK2_1[0]-&gt;RAM_DUAL.CLK2_1_to_RAM_CE1_FE0_PR0_WSA1_WSB1.CLK2_1</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RAM" instance="PB-RAM[2]" mode="default">
		<inputs>
			<port name="RAM0_A1_0_0">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="RAM0_A1_0_1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
			<port name="RAM0_A1_0_10">$false</port>
			<port name="RAM0_A1_0_2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB</port>
			<port name="RAM0_A1_0_3">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="RAM0_A1_0_4">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="RAM0_A1_0_5">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL</port>
			<port name="RAM0_A1_0_6">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2</port>
			<port name="RAM0_A1_0_7">WBs_ADR(9)</port>
			<port name="RAM0_A1_0_8">WBs_ADR(10)</port>
			<port name="RAM0_A1_0_9">$false</port>
			<port name="RAM0_A1_1_0">$false</port>
			<port name="RAM0_A1_1_1">$false</port>
			<port name="RAM0_A1_1_10">$false</port>
			<port name="RAM0_A1_1_2">$false</port>
			<port name="RAM0_A1_1_3">$false</port>
			<port name="RAM0_A1_1_4">$false</port>
			<port name="RAM0_A1_1_5">$false</port>
			<port name="RAM0_A1_1_6">$false</port>
			<port name="RAM0_A1_1_7">$false</port>
			<port name="RAM0_A1_1_8">$false</port>
			<port name="RAM0_A1_1_9">$false</port>
			<port name="RAM0_A2_0_0">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="RAM0_A2_0_1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
			<port name="RAM0_A2_0_10">$false</port>
			<port name="RAM0_A2_0_2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB</port>
			<port name="RAM0_A2_0_3">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="RAM0_A2_0_4">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="RAM0_A2_0_5">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL</port>
			<port name="RAM0_A2_0_6">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2</port>
			<port name="RAM0_A2_0_7">WBs_ADR(9)</port>
			<port name="RAM0_A2_0_8">WBs_ADR(10)</port>
			<port name="RAM0_A2_0_9">$false</port>
			<port name="RAM0_A2_1_0">$false</port>
			<port name="RAM0_A2_1_1">$false</port>
			<port name="RAM0_A2_1_10">$false</port>
			<port name="RAM0_A2_1_2">$false</port>
			<port name="RAM0_A2_1_3">$false</port>
			<port name="RAM0_A2_1_4">$false</port>
			<port name="RAM0_A2_1_5">$false</port>
			<port name="RAM0_A2_1_6">$false</port>
			<port name="RAM0_A2_1_7">$false</port>
			<port name="RAM0_A2_1_8">$false</port>
			<port name="RAM0_A2_1_9">$false</port>
			<port name="RAM0_ASYNC_FLUSH_0">$false</port>
			<port name="RAM0_ASYNC_FLUSH_1">$false</port>
			<port name="RAM0_CLK1EN_0">$true</port>
			<port name="RAM0_CLK1EN_1">$true</port>
			<port name="RAM0_CLK2EN_0">$true</port>
			<port name="RAM0_CLK2EN_1">$true</port>
			<port name="RAM0_CONCAT_EN_0">$true</port>
			<port name="RAM0_CONCAT_EN_1">$false</port>
			<port name="RAM0_CS1_0">$true</port>
			<port name="RAM0_CS1_1">$false</port>
			<port name="RAM0_CS2_0">$true</port>
			<port name="RAM0_CS2_1">$false</port>
			<port name="RAM0_DIR_0">$false</port>
			<port name="RAM0_DIR_1">$false</port>
			<port name="RAM0_DS">$false</port>
			<port name="RAM0_DS_RB1">$false</port>
			<port name="RAM0_FIFO_EN_0">$false</port>
			<port name="RAM0_FIFO_EN_1">$false</port>
			<port name="RAM0_LS">$false</port>
			<port name="RAM0_LS_RB1">$false</port>
			<port name="RAM0_P1_0">$false</port>
			<port name="RAM0_P1_1">$false</port>
			<port name="RAM0_P2_0">$false</port>
			<port name="RAM0_P2_1">$false</port>
			<port name="RAM0_PIPELINE_RD_0">$false</port>
			<port name="RAM0_PIPELINE_RD_1">$false</port>
			<port name="RAM0_RMA_0">$false</port>
			<port name="RAM0_RMA_1">$false</port>
			<port name="RAM0_RMA_2">$false</port>
			<port name="RAM0_RMA_3">$false</port>
			<port name="RAM0_RMB_0">$false</port>
			<port name="RAM0_RMB_1">$false</port>
			<port name="RAM0_RMB_2">$false</port>
			<port name="RAM0_RMB_3">$false</port>
			<port name="RAM0_RMEA">$false</port>
			<port name="RAM0_RMEB">$false</port>
			<port name="RAM0_SD">$false</port>
			<port name="RAM0_SD_RB1">$false</port>
			<port name="RAM0_SYNC_FIFO_0">$false</port>
			<port name="RAM0_SYNC_FIFO_1">$false</port>
			<port name="RAM0_TEST1A">$false</port>
			<port name="RAM0_TEST1B">$false</port>
			<port name="RAM0_WD_0_0">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_10">WBs_WR_DAT(9)</port>
			<port name="RAM0_WD_0_11">WBs_WR_DAT(10)</port>
			<port name="RAM0_WD_0_12">WBs_WR_DAT(11)</port>
			<port name="RAM0_WD_0_13">WBs_WR_DAT(12)</port>
			<port name="RAM0_WD_0_14">WBs_WR_DAT(13)</port>
			<port name="RAM0_WD_0_15">WBs_WR_DAT(14)</port>
			<port name="RAM0_WD_0_16">WBs_WR_DAT(15)</port>
			<port name="RAM0_WD_0_17">$false</port>
			<port name="RAM0_WD_0_2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_3">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_4">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_5">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_6">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_7">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_8">$false</port>
			<port name="RAM0_WD_0_9">WBs_WR_DAT(8)</port>
			<port name="RAM0_WD_1_0">WBs_WR_DAT(16)</port>
			<port name="RAM0_WD_1_1">WBs_WR_DAT(17)</port>
			<port name="RAM0_WD_1_10">WBs_WR_DAT(25)</port>
			<port name="RAM0_WD_1_11">WBs_WR_DAT(26)</port>
			<port name="RAM0_WD_1_12">WBs_WR_DAT(27)</port>
			<port name="RAM0_WD_1_13">WBs_WR_DAT(28)</port>
			<port name="RAM0_WD_1_14">WBs_WR_DAT(29)</port>
			<port name="RAM0_WD_1_15">WBs_WR_DAT(30)</port>
			<port name="RAM0_WD_1_16">WBs_WR_DAT(31)</port>
			<port name="RAM0_WD_1_17">$false</port>
			<port name="RAM0_WD_1_2">WBs_WR_DAT(18)</port>
			<port name="RAM0_WD_1_3">WBs_WR_DAT(19)</port>
			<port name="RAM0_WD_1_4">WBs_WR_DAT(20)</port>
			<port name="RAM0_WD_1_5">WBs_WR_DAT(21)</port>
			<port name="RAM0_WD_1_6">WBs_WR_DAT(22)</port>
			<port name="RAM0_WD_1_7">WBs_WR_DAT(23)</port>
			<port name="RAM0_WD_1_8">$false</port>
			<port name="RAM0_WD_1_9">WBs_WR_DAT(24)</port>
			<port name="RAM0_WEN1_0_0">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd</port>
			<port name="RAM0_WEN1_0_1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd</port>
			<port name="RAM0_WEN1_1_0">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd</port>
			<port name="RAM0_WEN1_1_1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd</port>
			<port name="RAM0_WIDTH_SELECT1_0_0">$false</port>
			<port name="RAM0_WIDTH_SELECT1_0_1">$true</port>
			<port name="RAM0_WIDTH_SELECT1_1_0">$false</port>
			<port name="RAM0_WIDTH_SELECT1_1_1">$false</port>
			<port name="RAM0_WIDTH_SELECT2_0_0">$false</port>
			<port name="RAM0_WIDTH_SELECT2_0_1">$true</port>
			<port name="RAM0_WIDTH_SELECT2_1_0">$false</port>
			<port name="RAM0_WIDTH_SELECT2_1_1">$false</port>
		</inputs>
		<outputs>
			<port name="RAM0_Almost_Empty_0">open</port>
			<port name="RAM0_Almost_Empty_1">open</port>
			<port name="RAM0_Almost_Full_0">open</port>
			<port name="RAM0_Almost_Full_1">open</port>
			<port name="RAM0_POP_FLAG_0_0">open</port>
			<port name="RAM0_POP_FLAG_0_1">open</port>
			<port name="RAM0_POP_FLAG_0_2">open</port>
			<port name="RAM0_POP_FLAG_0_3">open</port>
			<port name="RAM0_POP_FLAG_1_0">open</port>
			<port name="RAM0_POP_FLAG_1_1">open</port>
			<port name="RAM0_POP_FLAG_1_2">open</port>
			<port name="RAM0_POP_FLAG_1_3">open</port>
			<port name="RAM0_PUSH_FLAG_0_0">open</port>
			<port name="RAM0_PUSH_FLAG_0_1">open</port>
			<port name="RAM0_PUSH_FLAG_0_2">open</port>
			<port name="RAM0_PUSH_FLAG_0_3">open</port>
			<port name="RAM0_PUSH_FLAG_1_0">open</port>
			<port name="RAM0_PUSH_FLAG_1_1">open</port>
			<port name="RAM0_PUSH_FLAG_1_2">open</port>
			<port name="RAM0_PUSH_FLAG_1_3">open</port>
			<port name="RAM0_RD_0_0">RAM[0].RD_0[0]-&gt;RAM[0].RD_0[0]_to_PB-RAM.RAM0_RD_0_0</port>
			<port name="RAM0_RD_0_1">RAM[0].RD_0[1]-&gt;RAM[0].RD_0[1]_to_PB-RAM.RAM0_RD_0_1</port>
			<port name="RAM0_RD_0_10">RAM[0].RD_0[10]-&gt;RAM[0].RD_0[10]_to_PB-RAM.RAM0_RD_0_10</port>
			<port name="RAM0_RD_0_11">RAM[0].RD_0[11]-&gt;RAM[0].RD_0[11]_to_PB-RAM.RAM0_RD_0_11</port>
			<port name="RAM0_RD_0_12">RAM[0].RD_0[12]-&gt;RAM[0].RD_0[12]_to_PB-RAM.RAM0_RD_0_12</port>
			<port name="RAM0_RD_0_13">RAM[0].RD_0[13]-&gt;RAM[0].RD_0[13]_to_PB-RAM.RAM0_RD_0_13</port>
			<port name="RAM0_RD_0_14">RAM[0].RD_0[14]-&gt;RAM[0].RD_0[14]_to_PB-RAM.RAM0_RD_0_14</port>
			<port name="RAM0_RD_0_15">RAM[0].RD_0[15]-&gt;RAM[0].RD_0[15]_to_PB-RAM.RAM0_RD_0_15</port>
			<port name="RAM0_RD_0_16">RAM[0].RD_0[16]-&gt;RAM[0].RD_0[16]_to_PB-RAM.RAM0_RD_0_16</port>
			<port name="RAM0_RD_0_17">open</port>
			<port name="RAM0_RD_0_2">RAM[0].RD_0[2]-&gt;RAM[0].RD_0[2]_to_PB-RAM.RAM0_RD_0_2</port>
			<port name="RAM0_RD_0_3">RAM[0].RD_0[3]-&gt;RAM[0].RD_0[3]_to_PB-RAM.RAM0_RD_0_3</port>
			<port name="RAM0_RD_0_4">RAM[0].RD_0[4]-&gt;RAM[0].RD_0[4]_to_PB-RAM.RAM0_RD_0_4</port>
			<port name="RAM0_RD_0_5">RAM[0].RD_0[5]-&gt;RAM[0].RD_0[5]_to_PB-RAM.RAM0_RD_0_5</port>
			<port name="RAM0_RD_0_6">RAM[0].RD_0[6]-&gt;RAM[0].RD_0[6]_to_PB-RAM.RAM0_RD_0_6</port>
			<port name="RAM0_RD_0_7">RAM[0].RD_0[7]-&gt;RAM[0].RD_0[7]_to_PB-RAM.RAM0_RD_0_7</port>
			<port name="RAM0_RD_0_8">open</port>
			<port name="RAM0_RD_0_9">RAM[0].RD_0[9]-&gt;RAM[0].RD_0[9]_to_PB-RAM.RAM0_RD_0_9</port>
			<port name="RAM0_RD_1_0">RAM[0].RD_1[0]-&gt;RAM[0].RD_1[0]_to_PB-RAM.RAM0_RD_1_0</port>
			<port name="RAM0_RD_1_1">RAM[0].RD_1[1]-&gt;RAM[0].RD_1[1]_to_PB-RAM.RAM0_RD_1_1</port>
			<port name="RAM0_RD_1_10">RAM[0].RD_1[10]-&gt;RAM[0].RD_1[10]_to_PB-RAM.RAM0_RD_1_10</port>
			<port name="RAM0_RD_1_11">RAM[0].RD_1[11]-&gt;RAM[0].RD_1[11]_to_PB-RAM.RAM0_RD_1_11</port>
			<port name="RAM0_RD_1_12">RAM[0].RD_1[12]-&gt;RAM[0].RD_1[12]_to_PB-RAM.RAM0_RD_1_12</port>
			<port name="RAM0_RD_1_13">RAM[0].RD_1[13]-&gt;RAM[0].RD_1[13]_to_PB-RAM.RAM0_RD_1_13</port>
			<port name="RAM0_RD_1_14">RAM[0].RD_1[14]-&gt;RAM[0].RD_1[14]_to_PB-RAM.RAM0_RD_1_14</port>
			<port name="RAM0_RD_1_15">RAM[0].RD_1[15]-&gt;RAM[0].RD_1[15]_to_PB-RAM.RAM0_RD_1_15</port>
			<port name="RAM0_RD_1_16">RAM[0].RD_1[16]-&gt;RAM[0].RD_1[16]_to_PB-RAM.RAM0_RD_1_16</port>
			<port name="RAM0_RD_1_17">open</port>
			<port name="RAM0_RD_1_2">RAM[0].RD_1[2]-&gt;RAM[0].RD_1[2]_to_PB-RAM.RAM0_RD_1_2</port>
			<port name="RAM0_RD_1_3">RAM[0].RD_1[3]-&gt;RAM[0].RD_1[3]_to_PB-RAM.RAM0_RD_1_3</port>
			<port name="RAM0_RD_1_4">RAM[0].RD_1[4]-&gt;RAM[0].RD_1[4]_to_PB-RAM.RAM0_RD_1_4</port>
			<port name="RAM0_RD_1_5">RAM[0].RD_1[5]-&gt;RAM[0].RD_1[5]_to_PB-RAM.RAM0_RD_1_5</port>
			<port name="RAM0_RD_1_6">RAM[0].RD_1[6]-&gt;RAM[0].RD_1[6]_to_PB-RAM.RAM0_RD_1_6</port>
			<port name="RAM0_RD_1_7">RAM[0].RD_1[7]-&gt;RAM[0].RD_1[7]_to_PB-RAM.RAM0_RD_1_7</port>
			<port name="RAM0_RD_1_8">open</port>
			<port name="RAM0_RD_1_9">RAM[0].RD_1[9]-&gt;RAM[0].RD_1[9]_to_PB-RAM.RAM0_RD_1_9</port>
		</outputs>
		<clocks>
			<port name="RAM0_CLK1_0">u_AL4S3B_FPGA_IP.WB_CLK</port>
			<port name="RAM0_CLK1_1">u_AL4S3B_FPGA_IP.WB_CLK</port>
			<port name="RAM0_CLK2_0">u_AL4S3B_FPGA_IP.WB_CLK</port>
			<port name="RAM0_CLK2_1">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RAM" instance="RAM[0]" mode="DUAL">
			<inputs>
				<port name="A1_0">PB-RAM.RAM0_A1_0_0[0]-&gt;PB-RAM.RAM0_A1_0_0_to_RAM[0].A1_0[0] PB-RAM.RAM0_A1_0_1[0]-&gt;PB-RAM.RAM0_A1_0_1_to_RAM[0].A1_0[1] PB-RAM.RAM0_A1_0_2[0]-&gt;PB-RAM.RAM0_A1_0_2_to_RAM[0].A1_0[2] PB-RAM.RAM0_A1_0_3[0]-&gt;PB-RAM.RAM0_A1_0_3_to_RAM[0].A1_0[3] PB-RAM.RAM0_A1_0_4[0]-&gt;PB-RAM.RAM0_A1_0_4_to_RAM[0].A1_0[4] PB-RAM.RAM0_A1_0_5[0]-&gt;PB-RAM.RAM0_A1_0_5_to_RAM[0].A1_0[5] PB-RAM.RAM0_A1_0_6[0]-&gt;PB-RAM.RAM0_A1_0_6_to_RAM[0].A1_0[6] PB-RAM.RAM0_A1_0_7[0]-&gt;PB-RAM.RAM0_A1_0_7_to_RAM[0].A1_0[7] PB-RAM.RAM0_A1_0_8[0]-&gt;PB-RAM.RAM0_A1_0_8_to_RAM[0].A1_0[8] PB-RAM.RAM0_A1_0_9[0]-&gt;PB-RAM.RAM0_A1_0_9_to_RAM[0].A1_0[9] PB-RAM.RAM0_A1_0_10[0]-&gt;PB-RAM.RAM0_A1_0_10_to_RAM[0].A1_0[10]</port>
				<port name="A1_1">PB-RAM.RAM0_A1_1_0[0]-&gt;PB-RAM.RAM0_A1_1_0_to_RAM[0].A1_1[0] PB-RAM.RAM0_A1_1_1[0]-&gt;PB-RAM.RAM0_A1_1_1_to_RAM[0].A1_1[1] PB-RAM.RAM0_A1_1_2[0]-&gt;PB-RAM.RAM0_A1_1_2_to_RAM[0].A1_1[2] PB-RAM.RAM0_A1_1_3[0]-&gt;PB-RAM.RAM0_A1_1_3_to_RAM[0].A1_1[3] PB-RAM.RAM0_A1_1_4[0]-&gt;PB-RAM.RAM0_A1_1_4_to_RAM[0].A1_1[4] PB-RAM.RAM0_A1_1_5[0]-&gt;PB-RAM.RAM0_A1_1_5_to_RAM[0].A1_1[5] PB-RAM.RAM0_A1_1_6[0]-&gt;PB-RAM.RAM0_A1_1_6_to_RAM[0].A1_1[6] PB-RAM.RAM0_A1_1_7[0]-&gt;PB-RAM.RAM0_A1_1_7_to_RAM[0].A1_1[7] PB-RAM.RAM0_A1_1_8[0]-&gt;PB-RAM.RAM0_A1_1_8_to_RAM[0].A1_1[8] PB-RAM.RAM0_A1_1_9[0]-&gt;PB-RAM.RAM0_A1_1_9_to_RAM[0].A1_1[9] PB-RAM.RAM0_A1_1_10[0]-&gt;PB-RAM.RAM0_A1_1_10_to_RAM[0].A1_1[10]</port>
				<port name="A2_0">PB-RAM.RAM0_A2_0_0[0]-&gt;PB-RAM.RAM0_A2_0_0_to_RAM[0].A2_0[0] PB-RAM.RAM0_A2_0_1[0]-&gt;PB-RAM.RAM0_A2_0_1_to_RAM[0].A2_0[1] PB-RAM.RAM0_A2_0_2[0]-&gt;PB-RAM.RAM0_A2_0_2_to_RAM[0].A2_0[2] PB-RAM.RAM0_A2_0_3[0]-&gt;PB-RAM.RAM0_A2_0_3_to_RAM[0].A2_0[3] PB-RAM.RAM0_A2_0_4[0]-&gt;PB-RAM.RAM0_A2_0_4_to_RAM[0].A2_0[4] PB-RAM.RAM0_A2_0_5[0]-&gt;PB-RAM.RAM0_A2_0_5_to_RAM[0].A2_0[5] PB-RAM.RAM0_A2_0_6[0]-&gt;PB-RAM.RAM0_A2_0_6_to_RAM[0].A2_0[6] PB-RAM.RAM0_A2_0_7[0]-&gt;PB-RAM.RAM0_A2_0_7_to_RAM[0].A2_0[7] PB-RAM.RAM0_A2_0_8[0]-&gt;PB-RAM.RAM0_A2_0_8_to_RAM[0].A2_0[8] PB-RAM.RAM0_A2_0_9[0]-&gt;PB-RAM.RAM0_A2_0_9_to_RAM[0].A2_0[9] PB-RAM.RAM0_A2_0_10[0]-&gt;PB-RAM.RAM0_A2_0_10_to_RAM[0].A2_0[10]</port>
				<port name="A2_1">PB-RAM.RAM0_A2_1_0[0]-&gt;PB-RAM.RAM0_A2_1_0_to_RAM[0].A2_1[0] PB-RAM.RAM0_A2_1_1[0]-&gt;PB-RAM.RAM0_A2_1_1_to_RAM[0].A2_1[1] PB-RAM.RAM0_A2_1_2[0]-&gt;PB-RAM.RAM0_A2_1_2_to_RAM[0].A2_1[2] PB-RAM.RAM0_A2_1_3[0]-&gt;PB-RAM.RAM0_A2_1_3_to_RAM[0].A2_1[3] PB-RAM.RAM0_A2_1_4[0]-&gt;PB-RAM.RAM0_A2_1_4_to_RAM[0].A2_1[4] PB-RAM.RAM0_A2_1_5[0]-&gt;PB-RAM.RAM0_A2_1_5_to_RAM[0].A2_1[5] PB-RAM.RAM0_A2_1_6[0]-&gt;PB-RAM.RAM0_A2_1_6_to_RAM[0].A2_1[6] PB-RAM.RAM0_A2_1_7[0]-&gt;PB-RAM.RAM0_A2_1_7_to_RAM[0].A2_1[7] PB-RAM.RAM0_A2_1_8[0]-&gt;PB-RAM.RAM0_A2_1_8_to_RAM[0].A2_1[8] PB-RAM.RAM0_A2_1_9[0]-&gt;PB-RAM.RAM0_A2_1_9_to_RAM[0].A2_1[9] PB-RAM.RAM0_A2_1_10[0]-&gt;PB-RAM.RAM0_A2_1_10_to_RAM[0].A2_1[10]</port>
				<port name="ASYNC_FLUSH_0">PB-RAM.RAM0_ASYNC_FLUSH_0[0]-&gt;PB-RAM.RAM0_ASYNC_FLUSH_0_to_RAM[0].ASYNC_FLUSH_0</port>
				<port name="ASYNC_FLUSH_1">PB-RAM.RAM0_ASYNC_FLUSH_1[0]-&gt;PB-RAM.RAM0_ASYNC_FLUSH_1_to_RAM[0].ASYNC_FLUSH_1</port>
				<port name="CLK1EN_0">PB-RAM.RAM0_CLK1EN_0[0]-&gt;PB-RAM.RAM0_CLK1EN_0_to_RAM[0].CLK1EN_0</port>
				<port name="CLK1EN_1">PB-RAM.RAM0_CLK1EN_1[0]-&gt;PB-RAM.RAM0_CLK1EN_1_to_RAM[0].CLK1EN_1</port>
				<port name="CLK2EN_0">PB-RAM.RAM0_CLK2EN_0[0]-&gt;PB-RAM.RAM0_CLK2EN_0_to_RAM[0].CLK2EN_0</port>
				<port name="CLK2EN_1">PB-RAM.RAM0_CLK2EN_1[0]-&gt;PB-RAM.RAM0_CLK2EN_1_to_RAM[0].CLK2EN_1</port>
				<port name="CONCAT_EN_0">PB-RAM.RAM0_CONCAT_EN_0[0]-&gt;PB-RAM.RAM0_CONCAT_EN_0_to_RAM[0].CONCAT_EN_0</port>
				<port name="CONCAT_EN_1">PB-RAM.RAM0_CONCAT_EN_1[0]-&gt;PB-RAM.RAM0_CONCAT_EN_1_to_RAM[0].CONCAT_EN_1</port>
				<port name="CS1_0">PB-RAM.RAM0_CS1_0[0]-&gt;PB-RAM.RAM0_CS1_0_to_RAM[0].CS1_0</port>
				<port name="CS1_1">PB-RAM.RAM0_CS1_1[0]-&gt;PB-RAM.RAM0_CS1_1_to_RAM[0].CS1_1</port>
				<port name="CS2_0">PB-RAM.RAM0_CS2_0[0]-&gt;PB-RAM.RAM0_CS2_0_to_RAM[0].CS2_0</port>
				<port name="CS2_1">PB-RAM.RAM0_CS2_1[0]-&gt;PB-RAM.RAM0_CS2_1_to_RAM[0].CS2_1</port>
				<port name="DIR_0">PB-RAM.RAM0_DIR_0[0]-&gt;PB-RAM.RAM0_DIR_0_to_RAM[0].DIR_0</port>
				<port name="DIR_1">PB-RAM.RAM0_DIR_1[0]-&gt;PB-RAM.RAM0_DIR_1_to_RAM[0].DIR_1</port>
				<port name="DS">PB-RAM.RAM0_DS[0]-&gt;PB-RAM.RAM0_DS_to_RAM[0].DS</port>
				<port name="DS_RB1">PB-RAM.RAM0_DS_RB1[0]-&gt;PB-RAM.RAM0_DS_RB1_to_RAM[0].DS_RB1</port>
				<port name="FIFO_EN_0">PB-RAM.RAM0_FIFO_EN_0[0]-&gt;PB-RAM.RAM0_FIFO_EN_0_to_RAM[0].FIFO_EN_0</port>
				<port name="FIFO_EN_1">PB-RAM.RAM0_FIFO_EN_1[0]-&gt;PB-RAM.RAM0_FIFO_EN_1_to_RAM[0].FIFO_EN_1</port>
				<port name="LS">PB-RAM.RAM0_LS[0]-&gt;PB-RAM.RAM0_LS_to_RAM[0].LS</port>
				<port name="LS_RB1">PB-RAM.RAM0_LS_RB1[0]-&gt;PB-RAM.RAM0_LS_RB1_to_RAM[0].LS_RB1</port>
				<port name="P1_0">PB-RAM.RAM0_P1_0[0]-&gt;PB-RAM.RAM0_P1_0_to_RAM[0].P1_0</port>
				<port name="P1_1">PB-RAM.RAM0_P1_1[0]-&gt;PB-RAM.RAM0_P1_1_to_RAM[0].P1_1</port>
				<port name="P2_0">PB-RAM.RAM0_P2_0[0]-&gt;PB-RAM.RAM0_P2_0_to_RAM[0].P2_0</port>
				<port name="P2_1">PB-RAM.RAM0_P2_1[0]-&gt;PB-RAM.RAM0_P2_1_to_RAM[0].P2_1</port>
				<port name="PIPELINE_RD_0">PB-RAM.RAM0_PIPELINE_RD_0[0]-&gt;PB-RAM.RAM0_PIPELINE_RD_0_to_RAM[0].PIPELINE_RD_0</port>
				<port name="PIPELINE_RD_1">PB-RAM.RAM0_PIPELINE_RD_1[0]-&gt;PB-RAM.RAM0_PIPELINE_RD_1_to_RAM[0].PIPELINE_RD_1</port>
				<port name="RMA">PB-RAM.RAM0_RMA_0[0]-&gt;PB-RAM.RAM0_RMA_0_to_RAM[0].RMA[0] PB-RAM.RAM0_RMA_1[0]-&gt;PB-RAM.RAM0_RMA_1_to_RAM[0].RMA[1] PB-RAM.RAM0_RMA_2[0]-&gt;PB-RAM.RAM0_RMA_2_to_RAM[0].RMA[2] PB-RAM.RAM0_RMA_3[0]-&gt;PB-RAM.RAM0_RMA_3_to_RAM[0].RMA[3]</port>
				<port name="RMB">PB-RAM.RAM0_RMB_0[0]-&gt;PB-RAM.RAM0_RMB_0_to_RAM[0].RMB[0] PB-RAM.RAM0_RMB_1[0]-&gt;PB-RAM.RAM0_RMB_1_to_RAM[0].RMB[1] PB-RAM.RAM0_RMB_2[0]-&gt;PB-RAM.RAM0_RMB_2_to_RAM[0].RMB[2] PB-RAM.RAM0_RMB_3[0]-&gt;PB-RAM.RAM0_RMB_3_to_RAM[0].RMB[3]</port>
				<port name="RMEA">PB-RAM.RAM0_RMEA[0]-&gt;PB-RAM.RAM0_RMEA_to_RAM[0].RMEA</port>
				<port name="RMEB">PB-RAM.RAM0_RMEB[0]-&gt;PB-RAM.RAM0_RMEB_to_RAM[0].RMEB</port>
				<port name="SD">PB-RAM.RAM0_SD[0]-&gt;PB-RAM.RAM0_SD_to_RAM[0].SD</port>
				<port name="SD_RB1">PB-RAM.RAM0_SD_RB1[0]-&gt;PB-RAM.RAM0_SD_RB1_to_RAM[0].SD_RB1</port>
				<port name="SYNC_FIFO_0">PB-RAM.RAM0_SYNC_FIFO_0[0]-&gt;PB-RAM.RAM0_SYNC_FIFO_0_to_RAM[0].SYNC_FIFO_0</port>
				<port name="SYNC_FIFO_1">PB-RAM.RAM0_SYNC_FIFO_1[0]-&gt;PB-RAM.RAM0_SYNC_FIFO_1_to_RAM[0].SYNC_FIFO_1</port>
				<port name="TEST1A">PB-RAM.RAM0_TEST1A[0]-&gt;PB-RAM.RAM0_TEST1A_to_RAM[0].TEST1A</port>
				<port name="TEST1B">PB-RAM.RAM0_TEST1B[0]-&gt;PB-RAM.RAM0_TEST1B_to_RAM[0].TEST1B</port>
				<port name="WD_0">PB-RAM.RAM0_WD_0_0[0]-&gt;PB-RAM.RAM0_WD_0_0_to_RAM[0].WD_0[0] PB-RAM.RAM0_WD_0_1[0]-&gt;PB-RAM.RAM0_WD_0_1_to_RAM[0].WD_0[1] PB-RAM.RAM0_WD_0_2[0]-&gt;PB-RAM.RAM0_WD_0_2_to_RAM[0].WD_0[2] PB-RAM.RAM0_WD_0_3[0]-&gt;PB-RAM.RAM0_WD_0_3_to_RAM[0].WD_0[3] PB-RAM.RAM0_WD_0_4[0]-&gt;PB-RAM.RAM0_WD_0_4_to_RAM[0].WD_0[4] PB-RAM.RAM0_WD_0_5[0]-&gt;PB-RAM.RAM0_WD_0_5_to_RAM[0].WD_0[5] PB-RAM.RAM0_WD_0_6[0]-&gt;PB-RAM.RAM0_WD_0_6_to_RAM[0].WD_0[6] PB-RAM.RAM0_WD_0_7[0]-&gt;PB-RAM.RAM0_WD_0_7_to_RAM[0].WD_0[7] PB-RAM.RAM0_WD_0_8[0]-&gt;PB-RAM.RAM0_WD_0_8_to_RAM[0].WD_0[8] PB-RAM.RAM0_WD_0_9[0]-&gt;PB-RAM.RAM0_WD_0_9_to_RAM[0].WD_0[9] PB-RAM.RAM0_WD_0_10[0]-&gt;PB-RAM.RAM0_WD_0_10_to_RAM[0].WD_0[10] PB-RAM.RAM0_WD_0_11[0]-&gt;PB-RAM.RAM0_WD_0_11_to_RAM[0].WD_0[11] PB-RAM.RAM0_WD_0_12[0]-&gt;PB-RAM.RAM0_WD_0_12_to_RAM[0].WD_0[12] PB-RAM.RAM0_WD_0_13[0]-&gt;PB-RAM.RAM0_WD_0_13_to_RAM[0].WD_0[13] PB-RAM.RAM0_WD_0_14[0]-&gt;PB-RAM.RAM0_WD_0_14_to_RAM[0].WD_0[14] PB-RAM.RAM0_WD_0_15[0]-&gt;PB-RAM.RAM0_WD_0_15_to_RAM[0].WD_0[15] PB-RAM.RAM0_WD_0_16[0]-&gt;PB-RAM.RAM0_WD_0_16_to_RAM[0].WD_0[16] PB-RAM.RAM0_WD_0_17[0]-&gt;PB-RAM.RAM0_WD_0_17_to_RAM[0].WD_0[17]</port>
				<port name="WD_1">PB-RAM.RAM0_WD_1_0[0]-&gt;PB-RAM.RAM0_WD_1_0_to_RAM[0].WD_1[0] PB-RAM.RAM0_WD_1_1[0]-&gt;PB-RAM.RAM0_WD_1_1_to_RAM[0].WD_1[1] PB-RAM.RAM0_WD_1_2[0]-&gt;PB-RAM.RAM0_WD_1_2_to_RAM[0].WD_1[2] PB-RAM.RAM0_WD_1_3[0]-&gt;PB-RAM.RAM0_WD_1_3_to_RAM[0].WD_1[3] PB-RAM.RAM0_WD_1_4[0]-&gt;PB-RAM.RAM0_WD_1_4_to_RAM[0].WD_1[4] PB-RAM.RAM0_WD_1_5[0]-&gt;PB-RAM.RAM0_WD_1_5_to_RAM[0].WD_1[5] PB-RAM.RAM0_WD_1_6[0]-&gt;PB-RAM.RAM0_WD_1_6_to_RAM[0].WD_1[6] PB-RAM.RAM0_WD_1_7[0]-&gt;PB-RAM.RAM0_WD_1_7_to_RAM[0].WD_1[7] PB-RAM.RAM0_WD_1_8[0]-&gt;PB-RAM.RAM0_WD_1_8_to_RAM[0].WD_1[8] PB-RAM.RAM0_WD_1_9[0]-&gt;PB-RAM.RAM0_WD_1_9_to_RAM[0].WD_1[9] PB-RAM.RAM0_WD_1_10[0]-&gt;PB-RAM.RAM0_WD_1_10_to_RAM[0].WD_1[10] PB-RAM.RAM0_WD_1_11[0]-&gt;PB-RAM.RAM0_WD_1_11_to_RAM[0].WD_1[11] PB-RAM.RAM0_WD_1_12[0]-&gt;PB-RAM.RAM0_WD_1_12_to_RAM[0].WD_1[12] PB-RAM.RAM0_WD_1_13[0]-&gt;PB-RAM.RAM0_WD_1_13_to_RAM[0].WD_1[13] PB-RAM.RAM0_WD_1_14[0]-&gt;PB-RAM.RAM0_WD_1_14_to_RAM[0].WD_1[14] PB-RAM.RAM0_WD_1_15[0]-&gt;PB-RAM.RAM0_WD_1_15_to_RAM[0].WD_1[15] PB-RAM.RAM0_WD_1_16[0]-&gt;PB-RAM.RAM0_WD_1_16_to_RAM[0].WD_1[16] PB-RAM.RAM0_WD_1_17[0]-&gt;PB-RAM.RAM0_WD_1_17_to_RAM[0].WD_1[17]</port>
				<port name="WEN1_0">PB-RAM.RAM0_WEN1_0_0[0]-&gt;PB-RAM.RAM0_WEN1_0_0_to_RAM[0].WEN1_0[0] PB-RAM.RAM0_WEN1_0_1[0]-&gt;PB-RAM.RAM0_WEN1_0_1_to_RAM[0].WEN1_0[1]</port>
				<port name="WEN1_1">PB-RAM.RAM0_WEN1_1_0[0]-&gt;PB-RAM.RAM0_WEN1_1_0_to_RAM[0].WEN1_1[0] PB-RAM.RAM0_WEN1_1_1[0]-&gt;PB-RAM.RAM0_WEN1_1_1_to_RAM[0].WEN1_1[1]</port>
				<port name="WIDTH_SELECT1_0">PB-RAM.RAM0_WIDTH_SELECT1_0_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_0_0_to_RAM[0].WIDTH_SELECT1_0[0] PB-RAM.RAM0_WIDTH_SELECT1_0_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_0_1_to_RAM[0].WIDTH_SELECT1_0[1]</port>
				<port name="WIDTH_SELECT1_1">PB-RAM.RAM0_WIDTH_SELECT1_1_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_1_0_to_RAM[0].WIDTH_SELECT1_1[0] PB-RAM.RAM0_WIDTH_SELECT1_1_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_1_1_to_RAM[0].WIDTH_SELECT1_1[1]</port>
				<port name="WIDTH_SELECT2_0">PB-RAM.RAM0_WIDTH_SELECT2_0_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_0_0_to_RAM[0].WIDTH_SELECT2_0[0] PB-RAM.RAM0_WIDTH_SELECT2_0_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_0_1_to_RAM[0].WIDTH_SELECT2_0[1]</port>
				<port name="WIDTH_SELECT2_1">PB-RAM.RAM0_WIDTH_SELECT2_1_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_1_0_to_RAM[0].WIDTH_SELECT2_1[0] PB-RAM.RAM0_WIDTH_SELECT2_1_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_1_1_to_RAM[0].WIDTH_SELECT2_1[1]</port>
			</inputs>
			<outputs>
				<port name="Almost_Empty_0">open</port>
				<port name="Almost_Empty_1">open</port>
				<port name="Almost_Full_0">open</port>
				<port name="Almost_Full_1">open</port>
				<port name="POP_FLAG_0">open open open open</port>
				<port name="POP_FLAG_1">open open open open</port>
				<port name="PUSH_FLAG_0">open open open open</port>
				<port name="PUSH_FLAG_1">open open open open</port>
				<port name="RD_0">RAM_DUAL[0].RD_0[0]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[1]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[2]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[3]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[4]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[5]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[6]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[7]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 open RAM_DUAL[0].RD_0[9]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[10]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[11]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[12]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[13]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[14]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[15]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[16]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 open</port>
				<port name="RD_1">RAM_DUAL[0].RD_1[0]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 RAM_DUAL[0].RD_1[1]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 RAM_DUAL[0].RD_1[2]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 RAM_DUAL[0].RD_1[3]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 RAM_DUAL[0].RD_1[4]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 RAM_DUAL[0].RD_1[5]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 RAM_DUAL[0].RD_1[6]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 RAM_DUAL[0].RD_1[7]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 open RAM_DUAL[0].RD_1[9]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 RAM_DUAL[0].RD_1[10]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 RAM_DUAL[0].RD_1[11]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 RAM_DUAL[0].RD_1[12]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 RAM_DUAL[0].RD_1[13]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 RAM_DUAL[0].RD_1[14]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 RAM_DUAL[0].RD_1[15]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 RAM_DUAL[0].RD_1[16]-&gt;RAM_DUAL.RD_1_to_RAM.RD_1 open</port>
			</outputs>
			<clocks>
				<port name="CLK1_0">PB-RAM.RAM0_CLK1_0[0]-&gt;PB-RAM.RAM0_CLK1_0_to_RAM[0].CLK1_0</port>
				<port name="CLK1_1">PB-RAM.RAM0_CLK1_1[0]-&gt;PB-RAM.RAM0_CLK1_1_to_RAM[0].CLK1_1</port>
				<port name="CLK2_0">PB-RAM.RAM0_CLK2_0[0]-&gt;PB-RAM.RAM0_CLK2_0_to_RAM[0].CLK2_0</port>
				<port name="CLK2_1">PB-RAM.RAM0_CLK2_1[0]-&gt;PB-RAM.RAM0_CLK2_1_to_RAM[0].CLK2_1</port>
			</clocks>
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RAM" instance="RAM_DUAL[0]" mode="CE1_FE0_PR0_WSA2_WSB2">
				<inputs>
					<port name="A1_0">RAM.A1_0[0]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[1]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[2]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[3]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[4]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[5]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[6]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[7]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[8]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[9]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[10]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0</port>
					<port name="A1_1">RAM.A1_1[0]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[1]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[2]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[3]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[4]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[5]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[6]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[7]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[8]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[9]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[10]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1</port>
					<port name="A2_0">RAM.A2_0[0]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[1]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[2]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[3]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[4]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[5]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[6]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[7]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[8]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[9]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[10]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0</port>
					<port name="A2_1">RAM.A2_1[0]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[1]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[2]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[3]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[4]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[5]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[6]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[7]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[8]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[9]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[10]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1</port>
					<port name="ASYNC_FLUSH_0">RAM.ASYNC_FLUSH_0[0]-&gt;RAM.ASYNC_FLUSH_0_to_RAM_DUAL.ASYNC_FLUSH_0</port>
					<port name="ASYNC_FLUSH_1">RAM.ASYNC_FLUSH_1[0]-&gt;RAM.ASYNC_FLUSH_1_to_RAM_DUAL.ASYNC_FLUSH_1</port>
					<port name="CLK1EN_0">RAM.CLK1EN_0[0]-&gt;RAM.CLK1EN_0_to_RAM_DUAL.CLK1EN_0</port>
					<port name="CLK1EN_1">RAM.CLK1EN_1[0]-&gt;RAM.CLK1EN_1_to_RAM_DUAL.CLK1EN_1</port>
					<port name="CLK2EN_0">RAM.CLK2EN_0[0]-&gt;RAM.CLK2EN_0_to_RAM_DUAL.CLK2EN_0</port>
					<port name="CLK2EN_1">RAM.CLK2EN_1[0]-&gt;RAM.CLK2EN_1_to_RAM_DUAL.CLK2EN_1</port>
					<port name="CONCAT_EN_0">RAM.CONCAT_EN_0[0]-&gt;RAM.CONCAT_EN_0_to_RAM_DUAL.CONCAT_EN_0</port>
					<port name="CONCAT_EN_1">RAM.CONCAT_EN_1[0]-&gt;RAM.CONCAT_EN_1_to_RAM_DUAL.CONCAT_EN_1</port>
					<port name="CS1_0">RAM.CS1_0[0]-&gt;RAM.CS1_0_to_RAM_DUAL.CS1_0</port>
					<port name="CS1_1">RAM.CS1_1[0]-&gt;RAM.CS1_1_to_RAM_DUAL.CS1_1</port>
					<port name="CS2_0">RAM.CS2_0[0]-&gt;RAM.CS2_0_to_RAM_DUAL.CS2_0</port>
					<port name="CS2_1">RAM.CS2_1[0]-&gt;RAM.CS2_1_to_RAM_DUAL.CS2_1</port>
					<port name="DIR_0">RAM.DIR_0[0]-&gt;RAM.DIR_0_to_RAM_DUAL.DIR_0</port>
					<port name="DIR_1">RAM.DIR_1[0]-&gt;RAM.DIR_1_to_RAM_DUAL.DIR_1</port>
					<port name="DS">RAM.DS[0]-&gt;RAM.DS_to_RAM_DUAL.DS</port>
					<port name="DS_RB1">RAM.DS_RB1[0]-&gt;RAM.DS_RB1_to_RAM_DUAL.DS_RB1</port>
					<port name="FIFO_EN_0">RAM.FIFO_EN_0[0]-&gt;RAM.FIFO_EN_0_to_RAM_DUAL.FIFO_EN_0</port>
					<port name="FIFO_EN_1">RAM.FIFO_EN_1[0]-&gt;RAM.FIFO_EN_1_to_RAM_DUAL.FIFO_EN_1</port>
					<port name="LS">RAM.LS[0]-&gt;RAM.LS_to_RAM_DUAL.LS</port>
					<port name="LS_RB1">RAM.LS_RB1[0]-&gt;RAM.LS_RB1_to_RAM_DUAL.LS_RB1</port>
					<port name="P1_0">RAM.P1_0[0]-&gt;RAM.P1_0_to_RAM_DUAL.P1_0</port>
					<port name="P1_1">RAM.P1_1[0]-&gt;RAM.P1_1_to_RAM_DUAL.P1_1</port>
					<port name="P2_0">RAM.P2_0[0]-&gt;RAM.P2_0_to_RAM_DUAL.P2_0</port>
					<port name="P2_1">RAM.P2_1[0]-&gt;RAM.P2_1_to_RAM_DUAL.P2_1</port>
					<port name="PIPELINE_RD_0">RAM.PIPELINE_RD_0[0]-&gt;RAM.PIPELINE_RD_0_to_RAM_DUAL.PIPELINE_RD_0</port>
					<port name="PIPELINE_RD_1">RAM.PIPELINE_RD_1[0]-&gt;RAM.PIPELINE_RD_1_to_RAM_DUAL.PIPELINE_RD_1</port>
					<port name="RMA">RAM.RMA[0]-&gt;RAM.RMA_to_RAM_DUAL.RMA RAM.RMA[1]-&gt;RAM.RMA_to_RAM_DUAL.RMA RAM.RMA[2]-&gt;RAM.RMA_to_RAM_DUAL.RMA RAM.RMA[3]-&gt;RAM.RMA_to_RAM_DUAL.RMA</port>
					<port name="RMB">RAM.RMB[0]-&gt;RAM.RMB_to_RAM_DUAL.RMB RAM.RMB[1]-&gt;RAM.RMB_to_RAM_DUAL.RMB RAM.RMB[2]-&gt;RAM.RMB_to_RAM_DUAL.RMB RAM.RMB[3]-&gt;RAM.RMB_to_RAM_DUAL.RMB</port>
					<port name="RMEA">RAM.RMEA[0]-&gt;RAM.RMEA_to_RAM_DUAL.RMEA</port>
					<port name="RMEB">RAM.RMEB[0]-&gt;RAM.RMEB_to_RAM_DUAL.RMEB</port>
					<port name="SD">RAM.SD[0]-&gt;RAM.SD_to_RAM_DUAL.SD</port>
					<port name="SD_RB1">RAM.SD_RB1[0]-&gt;RAM.SD_RB1_to_RAM_DUAL.SD_RB1</port>
					<port name="SYNC_FIFO_0">RAM.SYNC_FIFO_0[0]-&gt;RAM.SYNC_FIFO_0_to_RAM_DUAL.SYNC_FIFO_0</port>
					<port name="SYNC_FIFO_1">RAM.SYNC_FIFO_1[0]-&gt;RAM.SYNC_FIFO_1_to_RAM_DUAL.SYNC_FIFO_1</port>
					<port name="TEST1A">RAM.TEST1A[0]-&gt;RAM.TEST1A_to_RAM_DUAL.TEST1A</port>
					<port name="TEST1B">RAM.TEST1B[0]-&gt;RAM.TEST1B_to_RAM_DUAL.TEST1B</port>
					<port name="WD_0">RAM.WD_0[0]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[1]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[2]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[3]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[4]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[5]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[6]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[7]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[8]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[9]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[10]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[11]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[12]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[13]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[14]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[15]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[16]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[17]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0</port>
					<port name="WD_1">RAM.WD_1[0]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[1]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[2]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[3]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[4]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[5]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[6]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[7]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[8]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[9]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[10]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[11]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[12]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[13]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[14]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[15]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[16]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[17]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1</port>
					<port name="WEN1_0">RAM.WEN1_0[0]-&gt;RAM.WEN1_0_to_RAM_DUAL.WEN1_0 RAM.WEN1_0[1]-&gt;RAM.WEN1_0_to_RAM_DUAL.WEN1_0</port>
					<port name="WEN1_1">RAM.WEN1_1[0]-&gt;RAM.WEN1_1_to_RAM_DUAL.WEN1_1 RAM.WEN1_1[1]-&gt;RAM.WEN1_1_to_RAM_DUAL.WEN1_1</port>
					<port name="WIDTH_SELECT1_0">RAM.WIDTH_SELECT1_0[0]-&gt;RAM.WIDTH_SELECT1_0_to_RAM_DUAL.WIDTH_SELECT1_0 RAM.WIDTH_SELECT1_0[1]-&gt;RAM.WIDTH_SELECT1_0_to_RAM_DUAL.WIDTH_SELECT1_0</port>
					<port name="WIDTH_SELECT1_1">RAM.WIDTH_SELECT1_1[0]-&gt;RAM.WIDTH_SELECT1_1_to_RAM_DUAL.WIDTH_SELECT1_1 RAM.WIDTH_SELECT1_1[1]-&gt;RAM.WIDTH_SELECT1_1_to_RAM_DUAL.WIDTH_SELECT1_1</port>
					<port name="WIDTH_SELECT2_0">RAM.WIDTH_SELECT2_0[0]-&gt;RAM.WIDTH_SELECT2_0_to_RAM_DUAL.WIDTH_SELECT2_0 RAM.WIDTH_SELECT2_0[1]-&gt;RAM.WIDTH_SELECT2_0_to_RAM_DUAL.WIDTH_SELECT2_0</port>
					<port name="WIDTH_SELECT2_1">RAM.WIDTH_SELECT2_1[0]-&gt;RAM.WIDTH_SELECT2_1_to_RAM_DUAL.WIDTH_SELECT2_1 RAM.WIDTH_SELECT2_1[1]-&gt;RAM.WIDTH_SELECT2_1_to_RAM_DUAL.WIDTH_SELECT2_1</port>
				</inputs>
				<outputs>
					<port name="Almost_Empty_0">open</port>
					<port name="Almost_Empty_1">open</port>
					<port name="Almost_Full_0">open</port>
					<port name="Almost_Full_1">open</port>
					<port name="POP_FLAG_0">open open open open</port>
					<port name="POP_FLAG_1">open open open open</port>
					<port name="PUSH_FLAG_0">open open open open</port>
					<port name="PUSH_FLAG_1">open open open open</port>
					<port name="RD_0">RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b0[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b0_to_RAM_DUAL.RD_0[0] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b1[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b1_to_RAM_DUAL.RD_0[1] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b2[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b2_to_RAM_DUAL.RD_0[2] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b3[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b3_to_RAM_DUAL.RD_0[3] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b4[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b4_to_RAM_DUAL.RD_0[4] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b5[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b5_to_RAM_DUAL.RD_0[5] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b6[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b6_to_RAM_DUAL.RD_0[6] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b7[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b7_to_RAM_DUAL.RD_0[7] open RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b9[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b9_to_RAM_DUAL.RD_0[9] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b10[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b10_to_RAM_DUAL.RD_0[10] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b11[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b11_to_RAM_DUAL.RD_0[11] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b12[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b12_to_RAM_DUAL.RD_0[12] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b13[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b13_to_RAM_DUAL.RD_0[13] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b14[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b14_to_RAM_DUAL.RD_0[14] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b15[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b15_to_RAM_DUAL.RD_0[15] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_0_b16[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_0_b16_to_RAM_DUAL.RD_0[16] open</port>
					<port name="RD_1">RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b0[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b0_to_RAM_DUAL.RD_1[0] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b1[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b1_to_RAM_DUAL.RD_1[1] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b2[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b2_to_RAM_DUAL.RD_1[2] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b3[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b3_to_RAM_DUAL.RD_1[3] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b4[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b4_to_RAM_DUAL.RD_1[4] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b5[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b5_to_RAM_DUAL.RD_1[5] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b6[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b6_to_RAM_DUAL.RD_1[6] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b7[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b7_to_RAM_DUAL.RD_1[7] open RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b9[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b9_to_RAM_DUAL.RD_1[9] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b10[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b10_to_RAM_DUAL.RD_1[10] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b11[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b11_to_RAM_DUAL.RD_1[11] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b12[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b12_to_RAM_DUAL.RD_1[12] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b13[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b13_to_RAM_DUAL.RD_1[13] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b14[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b14_to_RAM_DUAL.RD_1[14] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b15[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b15_to_RAM_DUAL.RD_1[15] RAM_CE1_FE0_PR0_WSA2_WSB2[0].RD_1_b16[0]-&gt;RAM_CE1_FE0_PR0_WSA2_WSB2.RD_1_b16_to_RAM_DUAL.RD_1[16] open</port>
				</outputs>
				<clocks>
					<port name="CLK1_0">RAM.CLK1_0[0]-&gt;RAM.CLK1_0_to_RAM_DUAL.CLK1_0</port>
					<port name="CLK1_1">RAM.CLK1_1[0]-&gt;RAM.CLK1_1_to_RAM_DUAL.CLK1_1</port>
					<port name="CLK2_0">RAM.CLK2_0[0]-&gt;RAM.CLK2_0_to_RAM_DUAL.CLK2_0</port>
					<port name="CLK2_1">RAM.CLK2_1[0]-&gt;RAM.CLK2_1_to_RAM_DUAL.CLK2_1</port>
				</clocks>
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RAM" instance="RAM_CE1_FE0_PR0_WSA2_WSB2[0]">
					<attributes>
						<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:208.16-218.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r512x32_512x32.v:23.1-32.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:747.4-816.26|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v:6910.16-7101.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="INIT">010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100</parameter>
					</parameters>
					<inputs>
						<port name="A1_0_b0">RAM_DUAL.A1_0[0]-&gt;RAM_DUAL.A1_0[0]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_0_b0</port>
						<port name="A1_0_b1">RAM_DUAL.A1_0[1]-&gt;RAM_DUAL.A1_0[1]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_0_b1</port>
						<port name="A1_0_b10">RAM_DUAL.A1_0[10]-&gt;RAM_DUAL.A1_0[10]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_0_b10</port>
						<port name="A1_0_b2">RAM_DUAL.A1_0[2]-&gt;RAM_DUAL.A1_0[2]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_0_b2</port>
						<port name="A1_0_b3">RAM_DUAL.A1_0[3]-&gt;RAM_DUAL.A1_0[3]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_0_b3</port>
						<port name="A1_0_b4">RAM_DUAL.A1_0[4]-&gt;RAM_DUAL.A1_0[4]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_0_b4</port>
						<port name="A1_0_b5">RAM_DUAL.A1_0[5]-&gt;RAM_DUAL.A1_0[5]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_0_b5</port>
						<port name="A1_0_b6">RAM_DUAL.A1_0[6]-&gt;RAM_DUAL.A1_0[6]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_0_b6</port>
						<port name="A1_0_b7">RAM_DUAL.A1_0[7]-&gt;RAM_DUAL.A1_0[7]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_0_b7</port>
						<port name="A1_0_b8">RAM_DUAL.A1_0[8]-&gt;RAM_DUAL.A1_0[8]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_0_b8</port>
						<port name="A1_0_b9">RAM_DUAL.A1_0[9]-&gt;RAM_DUAL.A1_0[9]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_0_b9</port>
						<port name="A1_1_b0">RAM_DUAL.A1_1[0]-&gt;RAM_DUAL.A1_1[0]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_1_b0</port>
						<port name="A1_1_b1">RAM_DUAL.A1_1[1]-&gt;RAM_DUAL.A1_1[1]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_1_b1</port>
						<port name="A1_1_b10">RAM_DUAL.A1_1[10]-&gt;RAM_DUAL.A1_1[10]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_1_b10</port>
						<port name="A1_1_b2">RAM_DUAL.A1_1[2]-&gt;RAM_DUAL.A1_1[2]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_1_b2</port>
						<port name="A1_1_b3">RAM_DUAL.A1_1[3]-&gt;RAM_DUAL.A1_1[3]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_1_b3</port>
						<port name="A1_1_b4">RAM_DUAL.A1_1[4]-&gt;RAM_DUAL.A1_1[4]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_1_b4</port>
						<port name="A1_1_b5">RAM_DUAL.A1_1[5]-&gt;RAM_DUAL.A1_1[5]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_1_b5</port>
						<port name="A1_1_b6">RAM_DUAL.A1_1[6]-&gt;RAM_DUAL.A1_1[6]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_1_b6</port>
						<port name="A1_1_b7">RAM_DUAL.A1_1[7]-&gt;RAM_DUAL.A1_1[7]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_1_b7</port>
						<port name="A1_1_b8">RAM_DUAL.A1_1[8]-&gt;RAM_DUAL.A1_1[8]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_1_b8</port>
						<port name="A1_1_b9">RAM_DUAL.A1_1[9]-&gt;RAM_DUAL.A1_1[9]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A1_1_b9</port>
						<port name="A2_0_b0">RAM_DUAL.A2_0[0]-&gt;RAM_DUAL.A2_0[0]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_0_b0</port>
						<port name="A2_0_b1">RAM_DUAL.A2_0[1]-&gt;RAM_DUAL.A2_0[1]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_0_b1</port>
						<port name="A2_0_b10">RAM_DUAL.A2_0[10]-&gt;RAM_DUAL.A2_0[10]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_0_b10</port>
						<port name="A2_0_b2">RAM_DUAL.A2_0[2]-&gt;RAM_DUAL.A2_0[2]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_0_b2</port>
						<port name="A2_0_b3">RAM_DUAL.A2_0[3]-&gt;RAM_DUAL.A2_0[3]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_0_b3</port>
						<port name="A2_0_b4">RAM_DUAL.A2_0[4]-&gt;RAM_DUAL.A2_0[4]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_0_b4</port>
						<port name="A2_0_b5">RAM_DUAL.A2_0[5]-&gt;RAM_DUAL.A2_0[5]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_0_b5</port>
						<port name="A2_0_b6">RAM_DUAL.A2_0[6]-&gt;RAM_DUAL.A2_0[6]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_0_b6</port>
						<port name="A2_0_b7">RAM_DUAL.A2_0[7]-&gt;RAM_DUAL.A2_0[7]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_0_b7</port>
						<port name="A2_0_b8">RAM_DUAL.A2_0[8]-&gt;RAM_DUAL.A2_0[8]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_0_b8</port>
						<port name="A2_0_b9">RAM_DUAL.A2_0[9]-&gt;RAM_DUAL.A2_0[9]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_0_b9</port>
						<port name="A2_1_b0">RAM_DUAL.A2_1[0]-&gt;RAM_DUAL.A2_1[0]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_1_b0</port>
						<port name="A2_1_b1">RAM_DUAL.A2_1[1]-&gt;RAM_DUAL.A2_1[1]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_1_b1</port>
						<port name="A2_1_b10">RAM_DUAL.A2_1[10]-&gt;RAM_DUAL.A2_1[10]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_1_b10</port>
						<port name="A2_1_b2">RAM_DUAL.A2_1[2]-&gt;RAM_DUAL.A2_1[2]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_1_b2</port>
						<port name="A2_1_b3">RAM_DUAL.A2_1[3]-&gt;RAM_DUAL.A2_1[3]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_1_b3</port>
						<port name="A2_1_b4">RAM_DUAL.A2_1[4]-&gt;RAM_DUAL.A2_1[4]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_1_b4</port>
						<port name="A2_1_b5">RAM_DUAL.A2_1[5]-&gt;RAM_DUAL.A2_1[5]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_1_b5</port>
						<port name="A2_1_b6">RAM_DUAL.A2_1[6]-&gt;RAM_DUAL.A2_1[6]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_1_b6</port>
						<port name="A2_1_b7">RAM_DUAL.A2_1[7]-&gt;RAM_DUAL.A2_1[7]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_1_b7</port>
						<port name="A2_1_b8">RAM_DUAL.A2_1[8]-&gt;RAM_DUAL.A2_1[8]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_1_b8</port>
						<port name="A2_1_b9">RAM_DUAL.A2_1[9]-&gt;RAM_DUAL.A2_1[9]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.A2_1_b9</port>
						<port name="ASYNC_FLUSH_0">RAM_DUAL.ASYNC_FLUSH_0[0]-&gt;RAM_DUAL.ASYNC_FLUSH_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.ASYNC_FLUSH_0</port>
						<port name="ASYNC_FLUSH_1">RAM_DUAL.ASYNC_FLUSH_1[0]-&gt;RAM_DUAL.ASYNC_FLUSH_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.ASYNC_FLUSH_1</port>
						<port name="CLK1EN_0">RAM_DUAL.CLK1EN_0[0]-&gt;RAM_DUAL.CLK1EN_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.CLK1EN_0</port>
						<port name="CLK1EN_1">RAM_DUAL.CLK1EN_1[0]-&gt;RAM_DUAL.CLK1EN_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.CLK1EN_1</port>
						<port name="CLK2EN_0">RAM_DUAL.CLK2EN_0[0]-&gt;RAM_DUAL.CLK2EN_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.CLK2EN_0</port>
						<port name="CLK2EN_1">RAM_DUAL.CLK2EN_1[0]-&gt;RAM_DUAL.CLK2EN_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.CLK2EN_1</port>
						<port name="CONCAT_EN_0">RAM_DUAL.CONCAT_EN_0[0]-&gt;RAM_DUAL.CONCAT_EN_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.CONCAT_EN_0</port>
						<port name="CONCAT_EN_1">RAM_DUAL.CONCAT_EN_1[0]-&gt;RAM_DUAL.CONCAT_EN_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.CONCAT_EN_1</port>
						<port name="CS1_0">RAM_DUAL.CS1_0[0]-&gt;RAM_DUAL.CS1_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.CS1_0</port>
						<port name="CS1_1">RAM_DUAL.CS1_1[0]-&gt;RAM_DUAL.CS1_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.CS1_1</port>
						<port name="CS2_0">RAM_DUAL.CS2_0[0]-&gt;RAM_DUAL.CS2_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.CS2_0</port>
						<port name="CS2_1">RAM_DUAL.CS2_1[0]-&gt;RAM_DUAL.CS2_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.CS2_1</port>
						<port name="DIR_0">RAM_DUAL.DIR_0[0]-&gt;RAM_DUAL.DIR_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.DIR_0</port>
						<port name="DIR_1">RAM_DUAL.DIR_1[0]-&gt;RAM_DUAL.DIR_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.DIR_1</port>
						<port name="DS">RAM_DUAL.DS[0]-&gt;RAM_DUAL.DS_to_RAM_CE1_FE0_PR0_WSA2_WSB2.DS</port>
						<port name="DS_RB1">RAM_DUAL.DS_RB1[0]-&gt;RAM_DUAL.DS_RB1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.DS_RB1</port>
						<port name="FIFO_EN_0">RAM_DUAL.FIFO_EN_0[0]-&gt;RAM_DUAL.FIFO_EN_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.FIFO_EN_0</port>
						<port name="FIFO_EN_1">RAM_DUAL.FIFO_EN_1[0]-&gt;RAM_DUAL.FIFO_EN_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.FIFO_EN_1</port>
						<port name="LS">RAM_DUAL.LS[0]-&gt;RAM_DUAL.LS_to_RAM_CE1_FE0_PR0_WSA2_WSB2.LS</port>
						<port name="LS_RB1">RAM_DUAL.LS_RB1[0]-&gt;RAM_DUAL.LS_RB1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.LS_RB1</port>
						<port name="P1_0">RAM_DUAL.P1_0[0]-&gt;RAM_DUAL.P1_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.P1_0</port>
						<port name="P1_1">RAM_DUAL.P1_1[0]-&gt;RAM_DUAL.P1_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.P1_1</port>
						<port name="P2_0">RAM_DUAL.P2_0[0]-&gt;RAM_DUAL.P2_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.P2_0</port>
						<port name="P2_1">RAM_DUAL.P2_1[0]-&gt;RAM_DUAL.P2_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.P2_1</port>
						<port name="PIPELINE_RD_0">RAM_DUAL.PIPELINE_RD_0[0]-&gt;RAM_DUAL.PIPELINE_RD_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.PIPELINE_RD_0</port>
						<port name="PIPELINE_RD_1">RAM_DUAL.PIPELINE_RD_1[0]-&gt;RAM_DUAL.PIPELINE_RD_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.PIPELINE_RD_1</port>
						<port name="RMA_b0">RAM_DUAL.RMA[0]-&gt;RAM_DUAL.RMA[0]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.RMA_b0</port>
						<port name="RMA_b1">RAM_DUAL.RMA[1]-&gt;RAM_DUAL.RMA[1]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.RMA_b1</port>
						<port name="RMA_b2">RAM_DUAL.RMA[2]-&gt;RAM_DUAL.RMA[2]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.RMA_b2</port>
						<port name="RMA_b3">RAM_DUAL.RMA[3]-&gt;RAM_DUAL.RMA[3]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.RMA_b3</port>
						<port name="RMB_b0">RAM_DUAL.RMB[0]-&gt;RAM_DUAL.RMB[0]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.RMB_b0</port>
						<port name="RMB_b1">RAM_DUAL.RMB[1]-&gt;RAM_DUAL.RMB[1]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.RMB_b1</port>
						<port name="RMB_b2">RAM_DUAL.RMB[2]-&gt;RAM_DUAL.RMB[2]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.RMB_b2</port>
						<port name="RMB_b3">RAM_DUAL.RMB[3]-&gt;RAM_DUAL.RMB[3]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.RMB_b3</port>
						<port name="RMEA">RAM_DUAL.RMEA[0]-&gt;RAM_DUAL.RMEA_to_RAM_CE1_FE0_PR0_WSA2_WSB2.RMEA</port>
						<port name="RMEB">RAM_DUAL.RMEB[0]-&gt;RAM_DUAL.RMEB_to_RAM_CE1_FE0_PR0_WSA2_WSB2.RMEB</port>
						<port name="SD">RAM_DUAL.SD[0]-&gt;RAM_DUAL.SD_to_RAM_CE1_FE0_PR0_WSA2_WSB2.SD</port>
						<port name="SD_RB1">RAM_DUAL.SD_RB1[0]-&gt;RAM_DUAL.SD_RB1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.SD_RB1</port>
						<port name="SYNC_FIFO_0">RAM_DUAL.SYNC_FIFO_0[0]-&gt;RAM_DUAL.SYNC_FIFO_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.SYNC_FIFO_0</port>
						<port name="SYNC_FIFO_1">RAM_DUAL.SYNC_FIFO_1[0]-&gt;RAM_DUAL.SYNC_FIFO_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.SYNC_FIFO_1</port>
						<port name="TEST1A">RAM_DUAL.TEST1A[0]-&gt;RAM_DUAL.TEST1A_to_RAM_CE1_FE0_PR0_WSA2_WSB2.TEST1A</port>
						<port name="TEST1B">RAM_DUAL.TEST1B[0]-&gt;RAM_DUAL.TEST1B_to_RAM_CE1_FE0_PR0_WSA2_WSB2.TEST1B</port>
						<port name="WD_0_b0">RAM_DUAL.WD_0[0]-&gt;RAM_DUAL.WD_0[0]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b0</port>
						<port name="WD_0_b1">RAM_DUAL.WD_0[1]-&gt;RAM_DUAL.WD_0[1]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b1</port>
						<port name="WD_0_b10">RAM_DUAL.WD_0[10]-&gt;RAM_DUAL.WD_0[10]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b10</port>
						<port name="WD_0_b11">RAM_DUAL.WD_0[11]-&gt;RAM_DUAL.WD_0[11]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b11</port>
						<port name="WD_0_b12">RAM_DUAL.WD_0[12]-&gt;RAM_DUAL.WD_0[12]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b12</port>
						<port name="WD_0_b13">RAM_DUAL.WD_0[13]-&gt;RAM_DUAL.WD_0[13]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b13</port>
						<port name="WD_0_b14">RAM_DUAL.WD_0[14]-&gt;RAM_DUAL.WD_0[14]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b14</port>
						<port name="WD_0_b15">RAM_DUAL.WD_0[15]-&gt;RAM_DUAL.WD_0[15]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b15</port>
						<port name="WD_0_b16">RAM_DUAL.WD_0[16]-&gt;RAM_DUAL.WD_0[16]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b16</port>
						<port name="WD_0_b17">RAM_DUAL.WD_0[17]-&gt;RAM_DUAL.WD_0[17]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b17</port>
						<port name="WD_0_b2">RAM_DUAL.WD_0[2]-&gt;RAM_DUAL.WD_0[2]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b2</port>
						<port name="WD_0_b3">RAM_DUAL.WD_0[3]-&gt;RAM_DUAL.WD_0[3]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b3</port>
						<port name="WD_0_b4">RAM_DUAL.WD_0[4]-&gt;RAM_DUAL.WD_0[4]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b4</port>
						<port name="WD_0_b5">RAM_DUAL.WD_0[5]-&gt;RAM_DUAL.WD_0[5]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b5</port>
						<port name="WD_0_b6">RAM_DUAL.WD_0[6]-&gt;RAM_DUAL.WD_0[6]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b6</port>
						<port name="WD_0_b7">RAM_DUAL.WD_0[7]-&gt;RAM_DUAL.WD_0[7]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b7</port>
						<port name="WD_0_b8">RAM_DUAL.WD_0[8]-&gt;RAM_DUAL.WD_0[8]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b8</port>
						<port name="WD_0_b9">RAM_DUAL.WD_0[9]-&gt;RAM_DUAL.WD_0[9]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_0_b9</port>
						<port name="WD_1_b0">RAM_DUAL.WD_1[0]-&gt;RAM_DUAL.WD_1[0]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b0</port>
						<port name="WD_1_b1">RAM_DUAL.WD_1[1]-&gt;RAM_DUAL.WD_1[1]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b1</port>
						<port name="WD_1_b10">RAM_DUAL.WD_1[10]-&gt;RAM_DUAL.WD_1[10]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b10</port>
						<port name="WD_1_b11">RAM_DUAL.WD_1[11]-&gt;RAM_DUAL.WD_1[11]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b11</port>
						<port name="WD_1_b12">RAM_DUAL.WD_1[12]-&gt;RAM_DUAL.WD_1[12]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b12</port>
						<port name="WD_1_b13">RAM_DUAL.WD_1[13]-&gt;RAM_DUAL.WD_1[13]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b13</port>
						<port name="WD_1_b14">RAM_DUAL.WD_1[14]-&gt;RAM_DUAL.WD_1[14]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b14</port>
						<port name="WD_1_b15">RAM_DUAL.WD_1[15]-&gt;RAM_DUAL.WD_1[15]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b15</port>
						<port name="WD_1_b16">RAM_DUAL.WD_1[16]-&gt;RAM_DUAL.WD_1[16]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b16</port>
						<port name="WD_1_b17">RAM_DUAL.WD_1[17]-&gt;RAM_DUAL.WD_1[17]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b17</port>
						<port name="WD_1_b2">RAM_DUAL.WD_1[2]-&gt;RAM_DUAL.WD_1[2]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b2</port>
						<port name="WD_1_b3">RAM_DUAL.WD_1[3]-&gt;RAM_DUAL.WD_1[3]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b3</port>
						<port name="WD_1_b4">RAM_DUAL.WD_1[4]-&gt;RAM_DUAL.WD_1[4]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b4</port>
						<port name="WD_1_b5">RAM_DUAL.WD_1[5]-&gt;RAM_DUAL.WD_1[5]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b5</port>
						<port name="WD_1_b6">RAM_DUAL.WD_1[6]-&gt;RAM_DUAL.WD_1[6]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b6</port>
						<port name="WD_1_b7">RAM_DUAL.WD_1[7]-&gt;RAM_DUAL.WD_1[7]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b7</port>
						<port name="WD_1_b8">RAM_DUAL.WD_1[8]-&gt;RAM_DUAL.WD_1[8]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b8</port>
						<port name="WD_1_b9">RAM_DUAL.WD_1[9]-&gt;RAM_DUAL.WD_1[9]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WD_1_b9</port>
						<port name="WEN1_0_b0">RAM_DUAL.WEN1_0[0]-&gt;RAM_DUAL.WEN1_0[0]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WEN1_0_b0</port>
						<port name="WEN1_0_b1">RAM_DUAL.WEN1_0[1]-&gt;RAM_DUAL.WEN1_0[1]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WEN1_0_b1</port>
						<port name="WEN1_1_b0">RAM_DUAL.WEN1_1[0]-&gt;RAM_DUAL.WEN1_1[0]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WEN1_1_b0</port>
						<port name="WEN1_1_b1">RAM_DUAL.WEN1_1[1]-&gt;RAM_DUAL.WEN1_1[1]_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WEN1_1_b1</port>
						<port name="WIDTH_SELECT1_0">RAM_DUAL.WIDTH_SELECT1_0[0]-&gt;RAM_DUAL.WIDTH_SELECT1_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WIDTH_SELECT1_0 RAM_DUAL.WIDTH_SELECT1_0[1]-&gt;RAM_DUAL.WIDTH_SELECT1_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WIDTH_SELECT1_0</port>
						<port name="WIDTH_SELECT1_1">RAM_DUAL.WIDTH_SELECT1_1[0]-&gt;RAM_DUAL.WIDTH_SELECT1_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WIDTH_SELECT1_1 RAM_DUAL.WIDTH_SELECT1_1[1]-&gt;RAM_DUAL.WIDTH_SELECT1_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WIDTH_SELECT1_1</port>
						<port name="WIDTH_SELECT2_0">RAM_DUAL.WIDTH_SELECT2_0[0]-&gt;RAM_DUAL.WIDTH_SELECT2_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WIDTH_SELECT2_0 RAM_DUAL.WIDTH_SELECT2_0[1]-&gt;RAM_DUAL.WIDTH_SELECT2_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WIDTH_SELECT2_0</port>
						<port name="WIDTH_SELECT2_1">RAM_DUAL.WIDTH_SELECT2_1[0]-&gt;RAM_DUAL.WIDTH_SELECT2_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WIDTH_SELECT2_1 RAM_DUAL.WIDTH_SELECT2_1[1]-&gt;RAM_DUAL.WIDTH_SELECT2_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.WIDTH_SELECT2_1</port>
					</inputs>
					<outputs>
						<port name="Almost_Empty_0">open</port>
						<port name="Almost_Empty_1">open</port>
						<port name="Almost_Full_0">open</port>
						<port name="Almost_Full_1">open</port>
						<port name="POP_FLAG_0_b0">open</port>
						<port name="POP_FLAG_0_b1">open</port>
						<port name="POP_FLAG_0_b2">open</port>
						<port name="POP_FLAG_0_b3">open</port>
						<port name="POP_FLAG_1_b0">open</port>
						<port name="POP_FLAG_1_b1">open</port>
						<port name="POP_FLAG_1_b2">open</port>
						<port name="POP_FLAG_1_b3">open</port>
						<port name="PUSH_FLAG_0_b0">open</port>
						<port name="PUSH_FLAG_0_b1">open</port>
						<port name="PUSH_FLAG_0_b2">open</port>
						<port name="PUSH_FLAG_0_b3">open</port>
						<port name="PUSH_FLAG_1_b0">open</port>
						<port name="PUSH_FLAG_1_b1">open</port>
						<port name="PUSH_FLAG_1_b2">open</port>
						<port name="PUSH_FLAG_1_b3">open</port>
						<port name="RD_0_b0">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(0)</port>
						<port name="RD_0_b1">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(1)</port>
						<port name="RD_0_b10">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(9)</port>
						<port name="RD_0_b11">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(10)</port>
						<port name="RD_0_b12">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(11)</port>
						<port name="RD_0_b13">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(12)</port>
						<port name="RD_0_b14">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(13)</port>
						<port name="RD_0_b15">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(14)</port>
						<port name="RD_0_b16">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(15)</port>
						<port name="RD_0_b17">open</port>
						<port name="RD_0_b2">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(2)</port>
						<port name="RD_0_b3">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(3)</port>
						<port name="RD_0_b4">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(4)</port>
						<port name="RD_0_b5">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(5)</port>
						<port name="RD_0_b6">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(6)</port>
						<port name="RD_0_b7">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(7)</port>
						<port name="RD_0_b8">open</port>
						<port name="RD_0_b9">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(8)</port>
						<port name="RD_1_b0">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(16)</port>
						<port name="RD_1_b1">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(17)</port>
						<port name="RD_1_b10">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(25)</port>
						<port name="RD_1_b11">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(26)</port>
						<port name="RD_1_b12">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(27)</port>
						<port name="RD_1_b13">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(28)</port>
						<port name="RD_1_b14">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(29)</port>
						<port name="RD_1_b15">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(30)</port>
						<port name="RD_1_b16">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(31)</port>
						<port name="RD_1_b17">open</port>
						<port name="RD_1_b2">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(18)</port>
						<port name="RD_1_b3">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(19)</port>
						<port name="RD_1_b4">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(20)</port>
						<port name="RD_1_b5">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(21)</port>
						<port name="RD_1_b6">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(22)</port>
						<port name="RD_1_b7">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(23)</port>
						<port name="RD_1_b8">open</port>
						<port name="RD_1_b9">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(24)</port>
					</outputs>
					<clocks>
						<port name="CLK1_0">RAM_DUAL.CLK1_0[0]-&gt;RAM_DUAL.CLK1_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.CLK1_0</port>
						<port name="CLK1_1">RAM_DUAL.CLK1_1[0]-&gt;RAM_DUAL.CLK1_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.CLK1_1</port>
						<port name="CLK2_0">RAM_DUAL.CLK2_0[0]-&gt;RAM_DUAL.CLK2_0_to_RAM_CE1_FE0_PR0_WSA2_WSB2.CLK2_0</port>
						<port name="CLK2_1">RAM_DUAL.CLK2_1[0]-&gt;RAM_DUAL.CLK2_1_to_RAM_CE1_FE0_PR0_WSA2_WSB2.CLK2_1</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RAM" instance="PB-RAM[3]" mode="default">
		<inputs>
			<port name="RAM0_A1_0_0">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="RAM0_A1_0_1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
			<port name="RAM0_A1_0_10">WBs_ADR(12)</port>
			<port name="RAM0_A1_0_2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB</port>
			<port name="RAM0_A1_0_3">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="RAM0_A1_0_4">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="RAM0_A1_0_5">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL</port>
			<port name="RAM0_A1_0_6">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2</port>
			<port name="RAM0_A1_0_7">WBs_ADR(9)</port>
			<port name="RAM0_A1_0_8">WBs_ADR(10)</port>
			<port name="RAM0_A1_0_9">WBs_ADR(11)</port>
			<port name="RAM0_A1_1_0">$false</port>
			<port name="RAM0_A1_1_1">$false</port>
			<port name="RAM0_A1_1_10">$false</port>
			<port name="RAM0_A1_1_2">$false</port>
			<port name="RAM0_A1_1_3">$false</port>
			<port name="RAM0_A1_1_4">$false</port>
			<port name="RAM0_A1_1_5">$false</port>
			<port name="RAM0_A1_1_6">$false</port>
			<port name="RAM0_A1_1_7">$false</port>
			<port name="RAM0_A1_1_8">$false</port>
			<port name="RAM0_A1_1_9">$false</port>
			<port name="RAM0_A2_0_0">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="RAM0_A2_0_1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
			<port name="RAM0_A2_0_10">WBs_ADR(12)</port>
			<port name="RAM0_A2_0_2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB</port>
			<port name="RAM0_A2_0_3">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="RAM0_A2_0_4">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="RAM0_A2_0_5">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL</port>
			<port name="RAM0_A2_0_6">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2</port>
			<port name="RAM0_A2_0_7">WBs_ADR(9)</port>
			<port name="RAM0_A2_0_8">WBs_ADR(10)</port>
			<port name="RAM0_A2_0_9">WBs_ADR(11)</port>
			<port name="RAM0_A2_1_0">$false</port>
			<port name="RAM0_A2_1_1">$false</port>
			<port name="RAM0_A2_1_10">$false</port>
			<port name="RAM0_A2_1_2">$false</port>
			<port name="RAM0_A2_1_3">$false</port>
			<port name="RAM0_A2_1_4">$false</port>
			<port name="RAM0_A2_1_5">$false</port>
			<port name="RAM0_A2_1_6">$false</port>
			<port name="RAM0_A2_1_7">$false</port>
			<port name="RAM0_A2_1_8">$false</port>
			<port name="RAM0_A2_1_9">$false</port>
			<port name="RAM0_ASYNC_FLUSH_0">$false</port>
			<port name="RAM0_ASYNC_FLUSH_1">$false</port>
			<port name="RAM0_CLK1EN_0">$true</port>
			<port name="RAM0_CLK1EN_1">$true</port>
			<port name="RAM0_CLK2EN_0">$true</port>
			<port name="RAM0_CLK2EN_1">$true</port>
			<port name="RAM0_CONCAT_EN_0">$true</port>
			<port name="RAM0_CONCAT_EN_1">$false</port>
			<port name="RAM0_CS1_0">$true</port>
			<port name="RAM0_CS1_1">$false</port>
			<port name="RAM0_CS2_0">$true</port>
			<port name="RAM0_CS2_1">$false</port>
			<port name="RAM0_DIR_0">$false</port>
			<port name="RAM0_DIR_1">$false</port>
			<port name="RAM0_DS">$false</port>
			<port name="RAM0_DS_RB1">$false</port>
			<port name="RAM0_FIFO_EN_0">$false</port>
			<port name="RAM0_FIFO_EN_1">$false</port>
			<port name="RAM0_LS">$false</port>
			<port name="RAM0_LS_RB1">$false</port>
			<port name="RAM0_P1_0">$false</port>
			<port name="RAM0_P1_1">$false</port>
			<port name="RAM0_P2_0">$false</port>
			<port name="RAM0_P2_1">$false</port>
			<port name="RAM0_PIPELINE_RD_0">$false</port>
			<port name="RAM0_PIPELINE_RD_1">$false</port>
			<port name="RAM0_RMA_0">$false</port>
			<port name="RAM0_RMA_1">$false</port>
			<port name="RAM0_RMA_2">$false</port>
			<port name="RAM0_RMA_3">$false</port>
			<port name="RAM0_RMB_0">$false</port>
			<port name="RAM0_RMB_1">$false</port>
			<port name="RAM0_RMB_2">$false</port>
			<port name="RAM0_RMB_3">$false</port>
			<port name="RAM0_RMEA">$false</port>
			<port name="RAM0_RMEB">$false</port>
			<port name="RAM0_SD">$false</port>
			<port name="RAM0_SD_RB1">$false</port>
			<port name="RAM0_SYNC_FIFO_0">$false</port>
			<port name="RAM0_SYNC_FIFO_1">$false</port>
			<port name="RAM0_TEST1A">$false</port>
			<port name="RAM0_TEST1B">$false</port>
			<port name="RAM0_WD_0_0">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_10">$false</port>
			<port name="RAM0_WD_0_11">$false</port>
			<port name="RAM0_WD_0_12">$false</port>
			<port name="RAM0_WD_0_13">$false</port>
			<port name="RAM0_WD_0_14">$false</port>
			<port name="RAM0_WD_0_15">$false</port>
			<port name="RAM0_WD_0_16">$false</port>
			<port name="RAM0_WD_0_17">$false</port>
			<port name="RAM0_WD_0_2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_3">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_4">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_5">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_6">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_7">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_8">$false</port>
			<port name="RAM0_WD_0_9">$false</port>
			<port name="RAM0_WD_1_0">$false</port>
			<port name="RAM0_WD_1_1">$false</port>
			<port name="RAM0_WD_1_10">$false</port>
			<port name="RAM0_WD_1_11">$false</port>
			<port name="RAM0_WD_1_12">$false</port>
			<port name="RAM0_WD_1_13">$false</port>
			<port name="RAM0_WD_1_14">$false</port>
			<port name="RAM0_WD_1_15">$false</port>
			<port name="RAM0_WD_1_16">$false</port>
			<port name="RAM0_WD_1_17">$false</port>
			<port name="RAM0_WD_1_2">$false</port>
			<port name="RAM0_WD_1_3">$false</port>
			<port name="RAM0_WD_1_4">$false</port>
			<port name="RAM0_WD_1_5">$false</port>
			<port name="RAM0_WD_1_6">$false</port>
			<port name="RAM0_WD_1_7">$false</port>
			<port name="RAM0_WD_1_8">$false</port>
			<port name="RAM0_WD_1_9">$false</port>
			<port name="RAM0_WEN1_0_0">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM4_Wr_Dcd</port>
			<port name="RAM0_WEN1_0_1">$false</port>
			<port name="RAM0_WEN1_1_0">$false</port>
			<port name="RAM0_WEN1_1_1">$false</port>
			<port name="RAM0_WIDTH_SELECT1_0_0">$false</port>
			<port name="RAM0_WIDTH_SELECT1_0_1">$false</port>
			<port name="RAM0_WIDTH_SELECT1_1_0">$false</port>
			<port name="RAM0_WIDTH_SELECT1_1_1">$false</port>
			<port name="RAM0_WIDTH_SELECT2_0_0">$false</port>
			<port name="RAM0_WIDTH_SELECT2_0_1">$false</port>
			<port name="RAM0_WIDTH_SELECT2_1_0">$false</port>
			<port name="RAM0_WIDTH_SELECT2_1_1">$false</port>
		</inputs>
		<outputs>
			<port name="RAM0_Almost_Empty_0">open</port>
			<port name="RAM0_Almost_Empty_1">open</port>
			<port name="RAM0_Almost_Full_0">open</port>
			<port name="RAM0_Almost_Full_1">open</port>
			<port name="RAM0_POP_FLAG_0_0">open</port>
			<port name="RAM0_POP_FLAG_0_1">open</port>
			<port name="RAM0_POP_FLAG_0_2">open</port>
			<port name="RAM0_POP_FLAG_0_3">open</port>
			<port name="RAM0_POP_FLAG_1_0">open</port>
			<port name="RAM0_POP_FLAG_1_1">open</port>
			<port name="RAM0_POP_FLAG_1_2">open</port>
			<port name="RAM0_POP_FLAG_1_3">open</port>
			<port name="RAM0_PUSH_FLAG_0_0">open</port>
			<port name="RAM0_PUSH_FLAG_0_1">open</port>
			<port name="RAM0_PUSH_FLAG_0_2">open</port>
			<port name="RAM0_PUSH_FLAG_0_3">open</port>
			<port name="RAM0_PUSH_FLAG_1_0">open</port>
			<port name="RAM0_PUSH_FLAG_1_1">open</port>
			<port name="RAM0_PUSH_FLAG_1_2">open</port>
			<port name="RAM0_PUSH_FLAG_1_3">open</port>
			<port name="RAM0_RD_0_0">RAM[0].RD_0[0]-&gt;RAM[0].RD_0[0]_to_PB-RAM.RAM0_RD_0_0</port>
			<port name="RAM0_RD_0_1">RAM[0].RD_0[1]-&gt;RAM[0].RD_0[1]_to_PB-RAM.RAM0_RD_0_1</port>
			<port name="RAM0_RD_0_10">open</port>
			<port name="RAM0_RD_0_11">open</port>
			<port name="RAM0_RD_0_12">open</port>
			<port name="RAM0_RD_0_13">open</port>
			<port name="RAM0_RD_0_14">open</port>
			<port name="RAM0_RD_0_15">open</port>
			<port name="RAM0_RD_0_16">open</port>
			<port name="RAM0_RD_0_17">open</port>
			<port name="RAM0_RD_0_2">RAM[0].RD_0[2]-&gt;RAM[0].RD_0[2]_to_PB-RAM.RAM0_RD_0_2</port>
			<port name="RAM0_RD_0_3">RAM[0].RD_0[3]-&gt;RAM[0].RD_0[3]_to_PB-RAM.RAM0_RD_0_3</port>
			<port name="RAM0_RD_0_4">RAM[0].RD_0[4]-&gt;RAM[0].RD_0[4]_to_PB-RAM.RAM0_RD_0_4</port>
			<port name="RAM0_RD_0_5">RAM[0].RD_0[5]-&gt;RAM[0].RD_0[5]_to_PB-RAM.RAM0_RD_0_5</port>
			<port name="RAM0_RD_0_6">RAM[0].RD_0[6]-&gt;RAM[0].RD_0[6]_to_PB-RAM.RAM0_RD_0_6</port>
			<port name="RAM0_RD_0_7">RAM[0].RD_0[7]-&gt;RAM[0].RD_0[7]_to_PB-RAM.RAM0_RD_0_7</port>
			<port name="RAM0_RD_0_8">open</port>
			<port name="RAM0_RD_0_9">open</port>
			<port name="RAM0_RD_1_0">open</port>
			<port name="RAM0_RD_1_1">open</port>
			<port name="RAM0_RD_1_10">open</port>
			<port name="RAM0_RD_1_11">open</port>
			<port name="RAM0_RD_1_12">open</port>
			<port name="RAM0_RD_1_13">open</port>
			<port name="RAM0_RD_1_14">open</port>
			<port name="RAM0_RD_1_15">open</port>
			<port name="RAM0_RD_1_16">open</port>
			<port name="RAM0_RD_1_17">open</port>
			<port name="RAM0_RD_1_2">open</port>
			<port name="RAM0_RD_1_3">open</port>
			<port name="RAM0_RD_1_4">open</port>
			<port name="RAM0_RD_1_5">open</port>
			<port name="RAM0_RD_1_6">open</port>
			<port name="RAM0_RD_1_7">open</port>
			<port name="RAM0_RD_1_8">open</port>
			<port name="RAM0_RD_1_9">open</port>
		</outputs>
		<clocks>
			<port name="RAM0_CLK1_0">u_AL4S3B_FPGA_IP.WB_CLK</port>
			<port name="RAM0_CLK1_1">u_AL4S3B_FPGA_IP.WB_CLK</port>
			<port name="RAM0_CLK2_0">u_AL4S3B_FPGA_IP.WB_CLK</port>
			<port name="RAM0_CLK2_1">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RAM" instance="RAM[0]" mode="DUAL">
			<inputs>
				<port name="A1_0">PB-RAM.RAM0_A1_0_0[0]-&gt;PB-RAM.RAM0_A1_0_0_to_RAM[0].A1_0[0] PB-RAM.RAM0_A1_0_1[0]-&gt;PB-RAM.RAM0_A1_0_1_to_RAM[0].A1_0[1] PB-RAM.RAM0_A1_0_2[0]-&gt;PB-RAM.RAM0_A1_0_2_to_RAM[0].A1_0[2] PB-RAM.RAM0_A1_0_3[0]-&gt;PB-RAM.RAM0_A1_0_3_to_RAM[0].A1_0[3] PB-RAM.RAM0_A1_0_4[0]-&gt;PB-RAM.RAM0_A1_0_4_to_RAM[0].A1_0[4] PB-RAM.RAM0_A1_0_5[0]-&gt;PB-RAM.RAM0_A1_0_5_to_RAM[0].A1_0[5] PB-RAM.RAM0_A1_0_6[0]-&gt;PB-RAM.RAM0_A1_0_6_to_RAM[0].A1_0[6] PB-RAM.RAM0_A1_0_7[0]-&gt;PB-RAM.RAM0_A1_0_7_to_RAM[0].A1_0[7] PB-RAM.RAM0_A1_0_8[0]-&gt;PB-RAM.RAM0_A1_0_8_to_RAM[0].A1_0[8] PB-RAM.RAM0_A1_0_9[0]-&gt;PB-RAM.RAM0_A1_0_9_to_RAM[0].A1_0[9] PB-RAM.RAM0_A1_0_10[0]-&gt;PB-RAM.RAM0_A1_0_10_to_RAM[0].A1_0[10]</port>
				<port name="A1_1">PB-RAM.RAM0_A1_1_0[0]-&gt;PB-RAM.RAM0_A1_1_0_to_RAM[0].A1_1[0] PB-RAM.RAM0_A1_1_1[0]-&gt;PB-RAM.RAM0_A1_1_1_to_RAM[0].A1_1[1] PB-RAM.RAM0_A1_1_2[0]-&gt;PB-RAM.RAM0_A1_1_2_to_RAM[0].A1_1[2] PB-RAM.RAM0_A1_1_3[0]-&gt;PB-RAM.RAM0_A1_1_3_to_RAM[0].A1_1[3] PB-RAM.RAM0_A1_1_4[0]-&gt;PB-RAM.RAM0_A1_1_4_to_RAM[0].A1_1[4] PB-RAM.RAM0_A1_1_5[0]-&gt;PB-RAM.RAM0_A1_1_5_to_RAM[0].A1_1[5] PB-RAM.RAM0_A1_1_6[0]-&gt;PB-RAM.RAM0_A1_1_6_to_RAM[0].A1_1[6] PB-RAM.RAM0_A1_1_7[0]-&gt;PB-RAM.RAM0_A1_1_7_to_RAM[0].A1_1[7] PB-RAM.RAM0_A1_1_8[0]-&gt;PB-RAM.RAM0_A1_1_8_to_RAM[0].A1_1[8] PB-RAM.RAM0_A1_1_9[0]-&gt;PB-RAM.RAM0_A1_1_9_to_RAM[0].A1_1[9] PB-RAM.RAM0_A1_1_10[0]-&gt;PB-RAM.RAM0_A1_1_10_to_RAM[0].A1_1[10]</port>
				<port name="A2_0">PB-RAM.RAM0_A2_0_0[0]-&gt;PB-RAM.RAM0_A2_0_0_to_RAM[0].A2_0[0] PB-RAM.RAM0_A2_0_1[0]-&gt;PB-RAM.RAM0_A2_0_1_to_RAM[0].A2_0[1] PB-RAM.RAM0_A2_0_2[0]-&gt;PB-RAM.RAM0_A2_0_2_to_RAM[0].A2_0[2] PB-RAM.RAM0_A2_0_3[0]-&gt;PB-RAM.RAM0_A2_0_3_to_RAM[0].A2_0[3] PB-RAM.RAM0_A2_0_4[0]-&gt;PB-RAM.RAM0_A2_0_4_to_RAM[0].A2_0[4] PB-RAM.RAM0_A2_0_5[0]-&gt;PB-RAM.RAM0_A2_0_5_to_RAM[0].A2_0[5] PB-RAM.RAM0_A2_0_6[0]-&gt;PB-RAM.RAM0_A2_0_6_to_RAM[0].A2_0[6] PB-RAM.RAM0_A2_0_7[0]-&gt;PB-RAM.RAM0_A2_0_7_to_RAM[0].A2_0[7] PB-RAM.RAM0_A2_0_8[0]-&gt;PB-RAM.RAM0_A2_0_8_to_RAM[0].A2_0[8] PB-RAM.RAM0_A2_0_9[0]-&gt;PB-RAM.RAM0_A2_0_9_to_RAM[0].A2_0[9] PB-RAM.RAM0_A2_0_10[0]-&gt;PB-RAM.RAM0_A2_0_10_to_RAM[0].A2_0[10]</port>
				<port name="A2_1">PB-RAM.RAM0_A2_1_0[0]-&gt;PB-RAM.RAM0_A2_1_0_to_RAM[0].A2_1[0] PB-RAM.RAM0_A2_1_1[0]-&gt;PB-RAM.RAM0_A2_1_1_to_RAM[0].A2_1[1] PB-RAM.RAM0_A2_1_2[0]-&gt;PB-RAM.RAM0_A2_1_2_to_RAM[0].A2_1[2] PB-RAM.RAM0_A2_1_3[0]-&gt;PB-RAM.RAM0_A2_1_3_to_RAM[0].A2_1[3] PB-RAM.RAM0_A2_1_4[0]-&gt;PB-RAM.RAM0_A2_1_4_to_RAM[0].A2_1[4] PB-RAM.RAM0_A2_1_5[0]-&gt;PB-RAM.RAM0_A2_1_5_to_RAM[0].A2_1[5] PB-RAM.RAM0_A2_1_6[0]-&gt;PB-RAM.RAM0_A2_1_6_to_RAM[0].A2_1[6] PB-RAM.RAM0_A2_1_7[0]-&gt;PB-RAM.RAM0_A2_1_7_to_RAM[0].A2_1[7] PB-RAM.RAM0_A2_1_8[0]-&gt;PB-RAM.RAM0_A2_1_8_to_RAM[0].A2_1[8] PB-RAM.RAM0_A2_1_9[0]-&gt;PB-RAM.RAM0_A2_1_9_to_RAM[0].A2_1[9] PB-RAM.RAM0_A2_1_10[0]-&gt;PB-RAM.RAM0_A2_1_10_to_RAM[0].A2_1[10]</port>
				<port name="ASYNC_FLUSH_0">PB-RAM.RAM0_ASYNC_FLUSH_0[0]-&gt;PB-RAM.RAM0_ASYNC_FLUSH_0_to_RAM[0].ASYNC_FLUSH_0</port>
				<port name="ASYNC_FLUSH_1">PB-RAM.RAM0_ASYNC_FLUSH_1[0]-&gt;PB-RAM.RAM0_ASYNC_FLUSH_1_to_RAM[0].ASYNC_FLUSH_1</port>
				<port name="CLK1EN_0">PB-RAM.RAM0_CLK1EN_0[0]-&gt;PB-RAM.RAM0_CLK1EN_0_to_RAM[0].CLK1EN_0</port>
				<port name="CLK1EN_1">PB-RAM.RAM0_CLK1EN_1[0]-&gt;PB-RAM.RAM0_CLK1EN_1_to_RAM[0].CLK1EN_1</port>
				<port name="CLK2EN_0">PB-RAM.RAM0_CLK2EN_0[0]-&gt;PB-RAM.RAM0_CLK2EN_0_to_RAM[0].CLK2EN_0</port>
				<port name="CLK2EN_1">PB-RAM.RAM0_CLK2EN_1[0]-&gt;PB-RAM.RAM0_CLK2EN_1_to_RAM[0].CLK2EN_1</port>
				<port name="CONCAT_EN_0">PB-RAM.RAM0_CONCAT_EN_0[0]-&gt;PB-RAM.RAM0_CONCAT_EN_0_to_RAM[0].CONCAT_EN_0</port>
				<port name="CONCAT_EN_1">PB-RAM.RAM0_CONCAT_EN_1[0]-&gt;PB-RAM.RAM0_CONCAT_EN_1_to_RAM[0].CONCAT_EN_1</port>
				<port name="CS1_0">PB-RAM.RAM0_CS1_0[0]-&gt;PB-RAM.RAM0_CS1_0_to_RAM[0].CS1_0</port>
				<port name="CS1_1">PB-RAM.RAM0_CS1_1[0]-&gt;PB-RAM.RAM0_CS1_1_to_RAM[0].CS1_1</port>
				<port name="CS2_0">PB-RAM.RAM0_CS2_0[0]-&gt;PB-RAM.RAM0_CS2_0_to_RAM[0].CS2_0</port>
				<port name="CS2_1">PB-RAM.RAM0_CS2_1[0]-&gt;PB-RAM.RAM0_CS2_1_to_RAM[0].CS2_1</port>
				<port name="DIR_0">PB-RAM.RAM0_DIR_0[0]-&gt;PB-RAM.RAM0_DIR_0_to_RAM[0].DIR_0</port>
				<port name="DIR_1">PB-RAM.RAM0_DIR_1[0]-&gt;PB-RAM.RAM0_DIR_1_to_RAM[0].DIR_1</port>
				<port name="DS">PB-RAM.RAM0_DS[0]-&gt;PB-RAM.RAM0_DS_to_RAM[0].DS</port>
				<port name="DS_RB1">PB-RAM.RAM0_DS_RB1[0]-&gt;PB-RAM.RAM0_DS_RB1_to_RAM[0].DS_RB1</port>
				<port name="FIFO_EN_0">PB-RAM.RAM0_FIFO_EN_0[0]-&gt;PB-RAM.RAM0_FIFO_EN_0_to_RAM[0].FIFO_EN_0</port>
				<port name="FIFO_EN_1">PB-RAM.RAM0_FIFO_EN_1[0]-&gt;PB-RAM.RAM0_FIFO_EN_1_to_RAM[0].FIFO_EN_1</port>
				<port name="LS">PB-RAM.RAM0_LS[0]-&gt;PB-RAM.RAM0_LS_to_RAM[0].LS</port>
				<port name="LS_RB1">PB-RAM.RAM0_LS_RB1[0]-&gt;PB-RAM.RAM0_LS_RB1_to_RAM[0].LS_RB1</port>
				<port name="P1_0">PB-RAM.RAM0_P1_0[0]-&gt;PB-RAM.RAM0_P1_0_to_RAM[0].P1_0</port>
				<port name="P1_1">PB-RAM.RAM0_P1_1[0]-&gt;PB-RAM.RAM0_P1_1_to_RAM[0].P1_1</port>
				<port name="P2_0">PB-RAM.RAM0_P2_0[0]-&gt;PB-RAM.RAM0_P2_0_to_RAM[0].P2_0</port>
				<port name="P2_1">PB-RAM.RAM0_P2_1[0]-&gt;PB-RAM.RAM0_P2_1_to_RAM[0].P2_1</port>
				<port name="PIPELINE_RD_0">PB-RAM.RAM0_PIPELINE_RD_0[0]-&gt;PB-RAM.RAM0_PIPELINE_RD_0_to_RAM[0].PIPELINE_RD_0</port>
				<port name="PIPELINE_RD_1">PB-RAM.RAM0_PIPELINE_RD_1[0]-&gt;PB-RAM.RAM0_PIPELINE_RD_1_to_RAM[0].PIPELINE_RD_1</port>
				<port name="RMA">PB-RAM.RAM0_RMA_0[0]-&gt;PB-RAM.RAM0_RMA_0_to_RAM[0].RMA[0] PB-RAM.RAM0_RMA_1[0]-&gt;PB-RAM.RAM0_RMA_1_to_RAM[0].RMA[1] PB-RAM.RAM0_RMA_2[0]-&gt;PB-RAM.RAM0_RMA_2_to_RAM[0].RMA[2] PB-RAM.RAM0_RMA_3[0]-&gt;PB-RAM.RAM0_RMA_3_to_RAM[0].RMA[3]</port>
				<port name="RMB">PB-RAM.RAM0_RMB_0[0]-&gt;PB-RAM.RAM0_RMB_0_to_RAM[0].RMB[0] PB-RAM.RAM0_RMB_1[0]-&gt;PB-RAM.RAM0_RMB_1_to_RAM[0].RMB[1] PB-RAM.RAM0_RMB_2[0]-&gt;PB-RAM.RAM0_RMB_2_to_RAM[0].RMB[2] PB-RAM.RAM0_RMB_3[0]-&gt;PB-RAM.RAM0_RMB_3_to_RAM[0].RMB[3]</port>
				<port name="RMEA">PB-RAM.RAM0_RMEA[0]-&gt;PB-RAM.RAM0_RMEA_to_RAM[0].RMEA</port>
				<port name="RMEB">PB-RAM.RAM0_RMEB[0]-&gt;PB-RAM.RAM0_RMEB_to_RAM[0].RMEB</port>
				<port name="SD">PB-RAM.RAM0_SD[0]-&gt;PB-RAM.RAM0_SD_to_RAM[0].SD</port>
				<port name="SD_RB1">PB-RAM.RAM0_SD_RB1[0]-&gt;PB-RAM.RAM0_SD_RB1_to_RAM[0].SD_RB1</port>
				<port name="SYNC_FIFO_0">PB-RAM.RAM0_SYNC_FIFO_0[0]-&gt;PB-RAM.RAM0_SYNC_FIFO_0_to_RAM[0].SYNC_FIFO_0</port>
				<port name="SYNC_FIFO_1">PB-RAM.RAM0_SYNC_FIFO_1[0]-&gt;PB-RAM.RAM0_SYNC_FIFO_1_to_RAM[0].SYNC_FIFO_1</port>
				<port name="TEST1A">PB-RAM.RAM0_TEST1A[0]-&gt;PB-RAM.RAM0_TEST1A_to_RAM[0].TEST1A</port>
				<port name="TEST1B">PB-RAM.RAM0_TEST1B[0]-&gt;PB-RAM.RAM0_TEST1B_to_RAM[0].TEST1B</port>
				<port name="WD_0">PB-RAM.RAM0_WD_0_0[0]-&gt;PB-RAM.RAM0_WD_0_0_to_RAM[0].WD_0[0] PB-RAM.RAM0_WD_0_1[0]-&gt;PB-RAM.RAM0_WD_0_1_to_RAM[0].WD_0[1] PB-RAM.RAM0_WD_0_2[0]-&gt;PB-RAM.RAM0_WD_0_2_to_RAM[0].WD_0[2] PB-RAM.RAM0_WD_0_3[0]-&gt;PB-RAM.RAM0_WD_0_3_to_RAM[0].WD_0[3] PB-RAM.RAM0_WD_0_4[0]-&gt;PB-RAM.RAM0_WD_0_4_to_RAM[0].WD_0[4] PB-RAM.RAM0_WD_0_5[0]-&gt;PB-RAM.RAM0_WD_0_5_to_RAM[0].WD_0[5] PB-RAM.RAM0_WD_0_6[0]-&gt;PB-RAM.RAM0_WD_0_6_to_RAM[0].WD_0[6] PB-RAM.RAM0_WD_0_7[0]-&gt;PB-RAM.RAM0_WD_0_7_to_RAM[0].WD_0[7] PB-RAM.RAM0_WD_0_8[0]-&gt;PB-RAM.RAM0_WD_0_8_to_RAM[0].WD_0[8] PB-RAM.RAM0_WD_0_9[0]-&gt;PB-RAM.RAM0_WD_0_9_to_RAM[0].WD_0[9] PB-RAM.RAM0_WD_0_10[0]-&gt;PB-RAM.RAM0_WD_0_10_to_RAM[0].WD_0[10] PB-RAM.RAM0_WD_0_11[0]-&gt;PB-RAM.RAM0_WD_0_11_to_RAM[0].WD_0[11] PB-RAM.RAM0_WD_0_12[0]-&gt;PB-RAM.RAM0_WD_0_12_to_RAM[0].WD_0[12] PB-RAM.RAM0_WD_0_13[0]-&gt;PB-RAM.RAM0_WD_0_13_to_RAM[0].WD_0[13] PB-RAM.RAM0_WD_0_14[0]-&gt;PB-RAM.RAM0_WD_0_14_to_RAM[0].WD_0[14] PB-RAM.RAM0_WD_0_15[0]-&gt;PB-RAM.RAM0_WD_0_15_to_RAM[0].WD_0[15] PB-RAM.RAM0_WD_0_16[0]-&gt;PB-RAM.RAM0_WD_0_16_to_RAM[0].WD_0[16] PB-RAM.RAM0_WD_0_17[0]-&gt;PB-RAM.RAM0_WD_0_17_to_RAM[0].WD_0[17]</port>
				<port name="WD_1">PB-RAM.RAM0_WD_1_0[0]-&gt;PB-RAM.RAM0_WD_1_0_to_RAM[0].WD_1[0] PB-RAM.RAM0_WD_1_1[0]-&gt;PB-RAM.RAM0_WD_1_1_to_RAM[0].WD_1[1] PB-RAM.RAM0_WD_1_2[0]-&gt;PB-RAM.RAM0_WD_1_2_to_RAM[0].WD_1[2] PB-RAM.RAM0_WD_1_3[0]-&gt;PB-RAM.RAM0_WD_1_3_to_RAM[0].WD_1[3] PB-RAM.RAM0_WD_1_4[0]-&gt;PB-RAM.RAM0_WD_1_4_to_RAM[0].WD_1[4] PB-RAM.RAM0_WD_1_5[0]-&gt;PB-RAM.RAM0_WD_1_5_to_RAM[0].WD_1[5] PB-RAM.RAM0_WD_1_6[0]-&gt;PB-RAM.RAM0_WD_1_6_to_RAM[0].WD_1[6] PB-RAM.RAM0_WD_1_7[0]-&gt;PB-RAM.RAM0_WD_1_7_to_RAM[0].WD_1[7] PB-RAM.RAM0_WD_1_8[0]-&gt;PB-RAM.RAM0_WD_1_8_to_RAM[0].WD_1[8] PB-RAM.RAM0_WD_1_9[0]-&gt;PB-RAM.RAM0_WD_1_9_to_RAM[0].WD_1[9] PB-RAM.RAM0_WD_1_10[0]-&gt;PB-RAM.RAM0_WD_1_10_to_RAM[0].WD_1[10] PB-RAM.RAM0_WD_1_11[0]-&gt;PB-RAM.RAM0_WD_1_11_to_RAM[0].WD_1[11] PB-RAM.RAM0_WD_1_12[0]-&gt;PB-RAM.RAM0_WD_1_12_to_RAM[0].WD_1[12] PB-RAM.RAM0_WD_1_13[0]-&gt;PB-RAM.RAM0_WD_1_13_to_RAM[0].WD_1[13] PB-RAM.RAM0_WD_1_14[0]-&gt;PB-RAM.RAM0_WD_1_14_to_RAM[0].WD_1[14] PB-RAM.RAM0_WD_1_15[0]-&gt;PB-RAM.RAM0_WD_1_15_to_RAM[0].WD_1[15] PB-RAM.RAM0_WD_1_16[0]-&gt;PB-RAM.RAM0_WD_1_16_to_RAM[0].WD_1[16] PB-RAM.RAM0_WD_1_17[0]-&gt;PB-RAM.RAM0_WD_1_17_to_RAM[0].WD_1[17]</port>
				<port name="WEN1_0">PB-RAM.RAM0_WEN1_0_0[0]-&gt;PB-RAM.RAM0_WEN1_0_0_to_RAM[0].WEN1_0[0] PB-RAM.RAM0_WEN1_0_1[0]-&gt;PB-RAM.RAM0_WEN1_0_1_to_RAM[0].WEN1_0[1]</port>
				<port name="WEN1_1">PB-RAM.RAM0_WEN1_1_0[0]-&gt;PB-RAM.RAM0_WEN1_1_0_to_RAM[0].WEN1_1[0] PB-RAM.RAM0_WEN1_1_1[0]-&gt;PB-RAM.RAM0_WEN1_1_1_to_RAM[0].WEN1_1[1]</port>
				<port name="WIDTH_SELECT1_0">PB-RAM.RAM0_WIDTH_SELECT1_0_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_0_0_to_RAM[0].WIDTH_SELECT1_0[0] PB-RAM.RAM0_WIDTH_SELECT1_0_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_0_1_to_RAM[0].WIDTH_SELECT1_0[1]</port>
				<port name="WIDTH_SELECT1_1">PB-RAM.RAM0_WIDTH_SELECT1_1_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_1_0_to_RAM[0].WIDTH_SELECT1_1[0] PB-RAM.RAM0_WIDTH_SELECT1_1_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_1_1_to_RAM[0].WIDTH_SELECT1_1[1]</port>
				<port name="WIDTH_SELECT2_0">PB-RAM.RAM0_WIDTH_SELECT2_0_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_0_0_to_RAM[0].WIDTH_SELECT2_0[0] PB-RAM.RAM0_WIDTH_SELECT2_0_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_0_1_to_RAM[0].WIDTH_SELECT2_0[1]</port>
				<port name="WIDTH_SELECT2_1">PB-RAM.RAM0_WIDTH_SELECT2_1_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_1_0_to_RAM[0].WIDTH_SELECT2_1[0] PB-RAM.RAM0_WIDTH_SELECT2_1_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_1_1_to_RAM[0].WIDTH_SELECT2_1[1]</port>
			</inputs>
			<outputs>
				<port name="Almost_Empty_0">open</port>
				<port name="Almost_Empty_1">open</port>
				<port name="Almost_Full_0">open</port>
				<port name="Almost_Full_1">open</port>
				<port name="POP_FLAG_0">open open open open</port>
				<port name="POP_FLAG_1">open open open open</port>
				<port name="PUSH_FLAG_0">open open open open</port>
				<port name="PUSH_FLAG_1">open open open open</port>
				<port name="RD_0">RAM_DUAL[0].RD_0[0]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[1]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[2]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[3]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[4]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[5]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[6]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 RAM_DUAL[0].RD_0[7]-&gt;RAM_DUAL.RD_0_to_RAM.RD_0 open open open open open open open open open open</port>
				<port name="RD_1">open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="CLK1_0">PB-RAM.RAM0_CLK1_0[0]-&gt;PB-RAM.RAM0_CLK1_0_to_RAM[0].CLK1_0</port>
				<port name="CLK1_1">PB-RAM.RAM0_CLK1_1[0]-&gt;PB-RAM.RAM0_CLK1_1_to_RAM[0].CLK1_1</port>
				<port name="CLK2_0">PB-RAM.RAM0_CLK2_0[0]-&gt;PB-RAM.RAM0_CLK2_0_to_RAM[0].CLK2_0</port>
				<port name="CLK2_1">PB-RAM.RAM0_CLK2_1[0]-&gt;PB-RAM.RAM0_CLK2_1_to_RAM[0].CLK2_1</port>
			</clocks>
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RAM" instance="RAM_DUAL[0]" mode="CE1_FE0_PR0_WSA0_WSB0">
				<inputs>
					<port name="A1_0">RAM.A1_0[0]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[1]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[2]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[3]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[4]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[5]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[6]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[7]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[8]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[9]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0 RAM.A1_0[10]-&gt;RAM.A1_0_to_RAM_DUAL.A1_0</port>
					<port name="A1_1">RAM.A1_1[0]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[1]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[2]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[3]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[4]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[5]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[6]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[7]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[8]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[9]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1 RAM.A1_1[10]-&gt;RAM.A1_1_to_RAM_DUAL.A1_1</port>
					<port name="A2_0">RAM.A2_0[0]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[1]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[2]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[3]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[4]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[5]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[6]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[7]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[8]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[9]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0 RAM.A2_0[10]-&gt;RAM.A2_0_to_RAM_DUAL.A2_0</port>
					<port name="A2_1">RAM.A2_1[0]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[1]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[2]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[3]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[4]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[5]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[6]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[7]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[8]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[9]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1 RAM.A2_1[10]-&gt;RAM.A2_1_to_RAM_DUAL.A2_1</port>
					<port name="ASYNC_FLUSH_0">RAM.ASYNC_FLUSH_0[0]-&gt;RAM.ASYNC_FLUSH_0_to_RAM_DUAL.ASYNC_FLUSH_0</port>
					<port name="ASYNC_FLUSH_1">RAM.ASYNC_FLUSH_1[0]-&gt;RAM.ASYNC_FLUSH_1_to_RAM_DUAL.ASYNC_FLUSH_1</port>
					<port name="CLK1EN_0">RAM.CLK1EN_0[0]-&gt;RAM.CLK1EN_0_to_RAM_DUAL.CLK1EN_0</port>
					<port name="CLK1EN_1">RAM.CLK1EN_1[0]-&gt;RAM.CLK1EN_1_to_RAM_DUAL.CLK1EN_1</port>
					<port name="CLK2EN_0">RAM.CLK2EN_0[0]-&gt;RAM.CLK2EN_0_to_RAM_DUAL.CLK2EN_0</port>
					<port name="CLK2EN_1">RAM.CLK2EN_1[0]-&gt;RAM.CLK2EN_1_to_RAM_DUAL.CLK2EN_1</port>
					<port name="CONCAT_EN_0">RAM.CONCAT_EN_0[0]-&gt;RAM.CONCAT_EN_0_to_RAM_DUAL.CONCAT_EN_0</port>
					<port name="CONCAT_EN_1">RAM.CONCAT_EN_1[0]-&gt;RAM.CONCAT_EN_1_to_RAM_DUAL.CONCAT_EN_1</port>
					<port name="CS1_0">RAM.CS1_0[0]-&gt;RAM.CS1_0_to_RAM_DUAL.CS1_0</port>
					<port name="CS1_1">RAM.CS1_1[0]-&gt;RAM.CS1_1_to_RAM_DUAL.CS1_1</port>
					<port name="CS2_0">RAM.CS2_0[0]-&gt;RAM.CS2_0_to_RAM_DUAL.CS2_0</port>
					<port name="CS2_1">RAM.CS2_1[0]-&gt;RAM.CS2_1_to_RAM_DUAL.CS2_1</port>
					<port name="DIR_0">RAM.DIR_0[0]-&gt;RAM.DIR_0_to_RAM_DUAL.DIR_0</port>
					<port name="DIR_1">RAM.DIR_1[0]-&gt;RAM.DIR_1_to_RAM_DUAL.DIR_1</port>
					<port name="DS">RAM.DS[0]-&gt;RAM.DS_to_RAM_DUAL.DS</port>
					<port name="DS_RB1">RAM.DS_RB1[0]-&gt;RAM.DS_RB1_to_RAM_DUAL.DS_RB1</port>
					<port name="FIFO_EN_0">RAM.FIFO_EN_0[0]-&gt;RAM.FIFO_EN_0_to_RAM_DUAL.FIFO_EN_0</port>
					<port name="FIFO_EN_1">RAM.FIFO_EN_1[0]-&gt;RAM.FIFO_EN_1_to_RAM_DUAL.FIFO_EN_1</port>
					<port name="LS">RAM.LS[0]-&gt;RAM.LS_to_RAM_DUAL.LS</port>
					<port name="LS_RB1">RAM.LS_RB1[0]-&gt;RAM.LS_RB1_to_RAM_DUAL.LS_RB1</port>
					<port name="P1_0">RAM.P1_0[0]-&gt;RAM.P1_0_to_RAM_DUAL.P1_0</port>
					<port name="P1_1">RAM.P1_1[0]-&gt;RAM.P1_1_to_RAM_DUAL.P1_1</port>
					<port name="P2_0">RAM.P2_0[0]-&gt;RAM.P2_0_to_RAM_DUAL.P2_0</port>
					<port name="P2_1">RAM.P2_1[0]-&gt;RAM.P2_1_to_RAM_DUAL.P2_1</port>
					<port name="PIPELINE_RD_0">RAM.PIPELINE_RD_0[0]-&gt;RAM.PIPELINE_RD_0_to_RAM_DUAL.PIPELINE_RD_0</port>
					<port name="PIPELINE_RD_1">RAM.PIPELINE_RD_1[0]-&gt;RAM.PIPELINE_RD_1_to_RAM_DUAL.PIPELINE_RD_1</port>
					<port name="RMA">RAM.RMA[0]-&gt;RAM.RMA_to_RAM_DUAL.RMA RAM.RMA[1]-&gt;RAM.RMA_to_RAM_DUAL.RMA RAM.RMA[2]-&gt;RAM.RMA_to_RAM_DUAL.RMA RAM.RMA[3]-&gt;RAM.RMA_to_RAM_DUAL.RMA</port>
					<port name="RMB">RAM.RMB[0]-&gt;RAM.RMB_to_RAM_DUAL.RMB RAM.RMB[1]-&gt;RAM.RMB_to_RAM_DUAL.RMB RAM.RMB[2]-&gt;RAM.RMB_to_RAM_DUAL.RMB RAM.RMB[3]-&gt;RAM.RMB_to_RAM_DUAL.RMB</port>
					<port name="RMEA">RAM.RMEA[0]-&gt;RAM.RMEA_to_RAM_DUAL.RMEA</port>
					<port name="RMEB">RAM.RMEB[0]-&gt;RAM.RMEB_to_RAM_DUAL.RMEB</port>
					<port name="SD">RAM.SD[0]-&gt;RAM.SD_to_RAM_DUAL.SD</port>
					<port name="SD_RB1">RAM.SD_RB1[0]-&gt;RAM.SD_RB1_to_RAM_DUAL.SD_RB1</port>
					<port name="SYNC_FIFO_0">RAM.SYNC_FIFO_0[0]-&gt;RAM.SYNC_FIFO_0_to_RAM_DUAL.SYNC_FIFO_0</port>
					<port name="SYNC_FIFO_1">RAM.SYNC_FIFO_1[0]-&gt;RAM.SYNC_FIFO_1_to_RAM_DUAL.SYNC_FIFO_1</port>
					<port name="TEST1A">RAM.TEST1A[0]-&gt;RAM.TEST1A_to_RAM_DUAL.TEST1A</port>
					<port name="TEST1B">RAM.TEST1B[0]-&gt;RAM.TEST1B_to_RAM_DUAL.TEST1B</port>
					<port name="WD_0">RAM.WD_0[0]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[1]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[2]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[3]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[4]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[5]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[6]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[7]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[8]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[9]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[10]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[11]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[12]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[13]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[14]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[15]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[16]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0 RAM.WD_0[17]-&gt;RAM.WD_0_to_RAM_DUAL.WD_0</port>
					<port name="WD_1">RAM.WD_1[0]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[1]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[2]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[3]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[4]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[5]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[6]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[7]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[8]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[9]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[10]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[11]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[12]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[13]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[14]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[15]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[16]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1 RAM.WD_1[17]-&gt;RAM.WD_1_to_RAM_DUAL.WD_1</port>
					<port name="WEN1_0">RAM.WEN1_0[0]-&gt;RAM.WEN1_0_to_RAM_DUAL.WEN1_0 RAM.WEN1_0[1]-&gt;RAM.WEN1_0_to_RAM_DUAL.WEN1_0</port>
					<port name="WEN1_1">RAM.WEN1_1[0]-&gt;RAM.WEN1_1_to_RAM_DUAL.WEN1_1 RAM.WEN1_1[1]-&gt;RAM.WEN1_1_to_RAM_DUAL.WEN1_1</port>
					<port name="WIDTH_SELECT1_0">RAM.WIDTH_SELECT1_0[0]-&gt;RAM.WIDTH_SELECT1_0_to_RAM_DUAL.WIDTH_SELECT1_0 RAM.WIDTH_SELECT1_0[1]-&gt;RAM.WIDTH_SELECT1_0_to_RAM_DUAL.WIDTH_SELECT1_0</port>
					<port name="WIDTH_SELECT1_1">RAM.WIDTH_SELECT1_1[0]-&gt;RAM.WIDTH_SELECT1_1_to_RAM_DUAL.WIDTH_SELECT1_1 RAM.WIDTH_SELECT1_1[1]-&gt;RAM.WIDTH_SELECT1_1_to_RAM_DUAL.WIDTH_SELECT1_1</port>
					<port name="WIDTH_SELECT2_0">RAM.WIDTH_SELECT2_0[0]-&gt;RAM.WIDTH_SELECT2_0_to_RAM_DUAL.WIDTH_SELECT2_0 RAM.WIDTH_SELECT2_0[1]-&gt;RAM.WIDTH_SELECT2_0_to_RAM_DUAL.WIDTH_SELECT2_0</port>
					<port name="WIDTH_SELECT2_1">RAM.WIDTH_SELECT2_1[0]-&gt;RAM.WIDTH_SELECT2_1_to_RAM_DUAL.WIDTH_SELECT2_1 RAM.WIDTH_SELECT2_1[1]-&gt;RAM.WIDTH_SELECT2_1_to_RAM_DUAL.WIDTH_SELECT2_1</port>
				</inputs>
				<outputs>
					<port name="Almost_Empty_0">open</port>
					<port name="Almost_Empty_1">open</port>
					<port name="Almost_Full_0">open</port>
					<port name="Almost_Full_1">open</port>
					<port name="POP_FLAG_0">open open open open</port>
					<port name="POP_FLAG_1">open open open open</port>
					<port name="PUSH_FLAG_0">open open open open</port>
					<port name="PUSH_FLAG_1">open open open open</port>
					<port name="RD_0">RAM_CE1_FE0_PR0_WSA0_WSB0[0].RD_0_b0[0]-&gt;RAM_CE1_FE0_PR0_WSA0_WSB0.RD_0_b0_to_RAM_DUAL.RD_0[0] RAM_CE1_FE0_PR0_WSA0_WSB0[0].RD_0_b1[0]-&gt;RAM_CE1_FE0_PR0_WSA0_WSB0.RD_0_b1_to_RAM_DUAL.RD_0[1] RAM_CE1_FE0_PR0_WSA0_WSB0[0].RD_0_b2[0]-&gt;RAM_CE1_FE0_PR0_WSA0_WSB0.RD_0_b2_to_RAM_DUAL.RD_0[2] RAM_CE1_FE0_PR0_WSA0_WSB0[0].RD_0_b3[0]-&gt;RAM_CE1_FE0_PR0_WSA0_WSB0.RD_0_b3_to_RAM_DUAL.RD_0[3] RAM_CE1_FE0_PR0_WSA0_WSB0[0].RD_0_b4[0]-&gt;RAM_CE1_FE0_PR0_WSA0_WSB0.RD_0_b4_to_RAM_DUAL.RD_0[4] RAM_CE1_FE0_PR0_WSA0_WSB0[0].RD_0_b5[0]-&gt;RAM_CE1_FE0_PR0_WSA0_WSB0.RD_0_b5_to_RAM_DUAL.RD_0[5] RAM_CE1_FE0_PR0_WSA0_WSB0[0].RD_0_b6[0]-&gt;RAM_CE1_FE0_PR0_WSA0_WSB0.RD_0_b6_to_RAM_DUAL.RD_0[6] RAM_CE1_FE0_PR0_WSA0_WSB0[0].RD_0_b7[0]-&gt;RAM_CE1_FE0_PR0_WSA0_WSB0.RD_0_b7_to_RAM_DUAL.RD_0[7] open open open open open open open open open open</port>
					<port name="RD_1">open open open open open open open open open open open open open open open open open open</port>
				</outputs>
				<clocks>
					<port name="CLK1_0">RAM.CLK1_0[0]-&gt;RAM.CLK1_0_to_RAM_DUAL.CLK1_0</port>
					<port name="CLK1_1">RAM.CLK1_1[0]-&gt;RAM.CLK1_1_to_RAM_DUAL.CLK1_1</port>
					<port name="CLK2_0">RAM.CLK2_0[0]-&gt;RAM.CLK2_0_to_RAM_DUAL.CLK2_0</port>
					<port name="CLK2_1">RAM.CLK2_1[0]-&gt;RAM.CLK2_1_to_RAM_DUAL.CLK2_1</port>
				</clocks>
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RAM" instance="RAM_CE1_FE0_PR0_WSA0_WSB0[0]">
					<attributes>
						<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:222.16-232.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r2048x8_2048x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:671.4-740.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v:5350.16-5541.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="INIT">000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111</parameter>
					</parameters>
					<inputs>
						<port name="A1_0_b0">RAM_DUAL.A1_0[0]-&gt;RAM_DUAL.A1_0[0]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_0_b0</port>
						<port name="A1_0_b1">RAM_DUAL.A1_0[1]-&gt;RAM_DUAL.A1_0[1]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_0_b1</port>
						<port name="A1_0_b10">RAM_DUAL.A1_0[10]-&gt;RAM_DUAL.A1_0[10]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_0_b10</port>
						<port name="A1_0_b2">RAM_DUAL.A1_0[2]-&gt;RAM_DUAL.A1_0[2]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_0_b2</port>
						<port name="A1_0_b3">RAM_DUAL.A1_0[3]-&gt;RAM_DUAL.A1_0[3]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_0_b3</port>
						<port name="A1_0_b4">RAM_DUAL.A1_0[4]-&gt;RAM_DUAL.A1_0[4]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_0_b4</port>
						<port name="A1_0_b5">RAM_DUAL.A1_0[5]-&gt;RAM_DUAL.A1_0[5]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_0_b5</port>
						<port name="A1_0_b6">RAM_DUAL.A1_0[6]-&gt;RAM_DUAL.A1_0[6]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_0_b6</port>
						<port name="A1_0_b7">RAM_DUAL.A1_0[7]-&gt;RAM_DUAL.A1_0[7]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_0_b7</port>
						<port name="A1_0_b8">RAM_DUAL.A1_0[8]-&gt;RAM_DUAL.A1_0[8]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_0_b8</port>
						<port name="A1_0_b9">RAM_DUAL.A1_0[9]-&gt;RAM_DUAL.A1_0[9]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_0_b9</port>
						<port name="A1_1_b0">RAM_DUAL.A1_1[0]-&gt;RAM_DUAL.A1_1[0]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_1_b0</port>
						<port name="A1_1_b1">RAM_DUAL.A1_1[1]-&gt;RAM_DUAL.A1_1[1]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_1_b1</port>
						<port name="A1_1_b10">RAM_DUAL.A1_1[10]-&gt;RAM_DUAL.A1_1[10]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_1_b10</port>
						<port name="A1_1_b2">RAM_DUAL.A1_1[2]-&gt;RAM_DUAL.A1_1[2]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_1_b2</port>
						<port name="A1_1_b3">RAM_DUAL.A1_1[3]-&gt;RAM_DUAL.A1_1[3]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_1_b3</port>
						<port name="A1_1_b4">RAM_DUAL.A1_1[4]-&gt;RAM_DUAL.A1_1[4]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_1_b4</port>
						<port name="A1_1_b5">RAM_DUAL.A1_1[5]-&gt;RAM_DUAL.A1_1[5]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_1_b5</port>
						<port name="A1_1_b6">RAM_DUAL.A1_1[6]-&gt;RAM_DUAL.A1_1[6]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_1_b6</port>
						<port name="A1_1_b7">RAM_DUAL.A1_1[7]-&gt;RAM_DUAL.A1_1[7]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_1_b7</port>
						<port name="A1_1_b8">RAM_DUAL.A1_1[8]-&gt;RAM_DUAL.A1_1[8]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_1_b8</port>
						<port name="A1_1_b9">RAM_DUAL.A1_1[9]-&gt;RAM_DUAL.A1_1[9]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A1_1_b9</port>
						<port name="A2_0_b0">RAM_DUAL.A2_0[0]-&gt;RAM_DUAL.A2_0[0]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_0_b0</port>
						<port name="A2_0_b1">RAM_DUAL.A2_0[1]-&gt;RAM_DUAL.A2_0[1]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_0_b1</port>
						<port name="A2_0_b10">RAM_DUAL.A2_0[10]-&gt;RAM_DUAL.A2_0[10]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_0_b10</port>
						<port name="A2_0_b2">RAM_DUAL.A2_0[2]-&gt;RAM_DUAL.A2_0[2]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_0_b2</port>
						<port name="A2_0_b3">RAM_DUAL.A2_0[3]-&gt;RAM_DUAL.A2_0[3]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_0_b3</port>
						<port name="A2_0_b4">RAM_DUAL.A2_0[4]-&gt;RAM_DUAL.A2_0[4]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_0_b4</port>
						<port name="A2_0_b5">RAM_DUAL.A2_0[5]-&gt;RAM_DUAL.A2_0[5]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_0_b5</port>
						<port name="A2_0_b6">RAM_DUAL.A2_0[6]-&gt;RAM_DUAL.A2_0[6]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_0_b6</port>
						<port name="A2_0_b7">RAM_DUAL.A2_0[7]-&gt;RAM_DUAL.A2_0[7]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_0_b7</port>
						<port name="A2_0_b8">RAM_DUAL.A2_0[8]-&gt;RAM_DUAL.A2_0[8]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_0_b8</port>
						<port name="A2_0_b9">RAM_DUAL.A2_0[9]-&gt;RAM_DUAL.A2_0[9]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_0_b9</port>
						<port name="A2_1_b0">RAM_DUAL.A2_1[0]-&gt;RAM_DUAL.A2_1[0]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_1_b0</port>
						<port name="A2_1_b1">RAM_DUAL.A2_1[1]-&gt;RAM_DUAL.A2_1[1]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_1_b1</port>
						<port name="A2_1_b10">RAM_DUAL.A2_1[10]-&gt;RAM_DUAL.A2_1[10]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_1_b10</port>
						<port name="A2_1_b2">RAM_DUAL.A2_1[2]-&gt;RAM_DUAL.A2_1[2]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_1_b2</port>
						<port name="A2_1_b3">RAM_DUAL.A2_1[3]-&gt;RAM_DUAL.A2_1[3]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_1_b3</port>
						<port name="A2_1_b4">RAM_DUAL.A2_1[4]-&gt;RAM_DUAL.A2_1[4]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_1_b4</port>
						<port name="A2_1_b5">RAM_DUAL.A2_1[5]-&gt;RAM_DUAL.A2_1[5]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_1_b5</port>
						<port name="A2_1_b6">RAM_DUAL.A2_1[6]-&gt;RAM_DUAL.A2_1[6]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_1_b6</port>
						<port name="A2_1_b7">RAM_DUAL.A2_1[7]-&gt;RAM_DUAL.A2_1[7]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_1_b7</port>
						<port name="A2_1_b8">RAM_DUAL.A2_1[8]-&gt;RAM_DUAL.A2_1[8]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_1_b8</port>
						<port name="A2_1_b9">RAM_DUAL.A2_1[9]-&gt;RAM_DUAL.A2_1[9]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.A2_1_b9</port>
						<port name="ASYNC_FLUSH_0">RAM_DUAL.ASYNC_FLUSH_0[0]-&gt;RAM_DUAL.ASYNC_FLUSH_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.ASYNC_FLUSH_0</port>
						<port name="ASYNC_FLUSH_1">RAM_DUAL.ASYNC_FLUSH_1[0]-&gt;RAM_DUAL.ASYNC_FLUSH_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.ASYNC_FLUSH_1</port>
						<port name="CLK1EN_0">RAM_DUAL.CLK1EN_0[0]-&gt;RAM_DUAL.CLK1EN_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.CLK1EN_0</port>
						<port name="CLK1EN_1">RAM_DUAL.CLK1EN_1[0]-&gt;RAM_DUAL.CLK1EN_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.CLK1EN_1</port>
						<port name="CLK2EN_0">RAM_DUAL.CLK2EN_0[0]-&gt;RAM_DUAL.CLK2EN_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.CLK2EN_0</port>
						<port name="CLK2EN_1">RAM_DUAL.CLK2EN_1[0]-&gt;RAM_DUAL.CLK2EN_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.CLK2EN_1</port>
						<port name="CONCAT_EN_0">RAM_DUAL.CONCAT_EN_0[0]-&gt;RAM_DUAL.CONCAT_EN_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.CONCAT_EN_0</port>
						<port name="CONCAT_EN_1">RAM_DUAL.CONCAT_EN_1[0]-&gt;RAM_DUAL.CONCAT_EN_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.CONCAT_EN_1</port>
						<port name="CS1_0">RAM_DUAL.CS1_0[0]-&gt;RAM_DUAL.CS1_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.CS1_0</port>
						<port name="CS1_1">RAM_DUAL.CS1_1[0]-&gt;RAM_DUAL.CS1_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.CS1_1</port>
						<port name="CS2_0">RAM_DUAL.CS2_0[0]-&gt;RAM_DUAL.CS2_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.CS2_0</port>
						<port name="CS2_1">RAM_DUAL.CS2_1[0]-&gt;RAM_DUAL.CS2_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.CS2_1</port>
						<port name="DIR_0">RAM_DUAL.DIR_0[0]-&gt;RAM_DUAL.DIR_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.DIR_0</port>
						<port name="DIR_1">RAM_DUAL.DIR_1[0]-&gt;RAM_DUAL.DIR_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.DIR_1</port>
						<port name="DS">RAM_DUAL.DS[0]-&gt;RAM_DUAL.DS_to_RAM_CE1_FE0_PR0_WSA0_WSB0.DS</port>
						<port name="DS_RB1">RAM_DUAL.DS_RB1[0]-&gt;RAM_DUAL.DS_RB1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.DS_RB1</port>
						<port name="FIFO_EN_0">RAM_DUAL.FIFO_EN_0[0]-&gt;RAM_DUAL.FIFO_EN_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.FIFO_EN_0</port>
						<port name="FIFO_EN_1">RAM_DUAL.FIFO_EN_1[0]-&gt;RAM_DUAL.FIFO_EN_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.FIFO_EN_1</port>
						<port name="LS">RAM_DUAL.LS[0]-&gt;RAM_DUAL.LS_to_RAM_CE1_FE0_PR0_WSA0_WSB0.LS</port>
						<port name="LS_RB1">RAM_DUAL.LS_RB1[0]-&gt;RAM_DUAL.LS_RB1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.LS_RB1</port>
						<port name="P1_0">RAM_DUAL.P1_0[0]-&gt;RAM_DUAL.P1_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.P1_0</port>
						<port name="P1_1">RAM_DUAL.P1_1[0]-&gt;RAM_DUAL.P1_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.P1_1</port>
						<port name="P2_0">RAM_DUAL.P2_0[0]-&gt;RAM_DUAL.P2_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.P2_0</port>
						<port name="P2_1">RAM_DUAL.P2_1[0]-&gt;RAM_DUAL.P2_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.P2_1</port>
						<port name="PIPELINE_RD_0">RAM_DUAL.PIPELINE_RD_0[0]-&gt;RAM_DUAL.PIPELINE_RD_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.PIPELINE_RD_0</port>
						<port name="PIPELINE_RD_1">RAM_DUAL.PIPELINE_RD_1[0]-&gt;RAM_DUAL.PIPELINE_RD_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.PIPELINE_RD_1</port>
						<port name="RMA_b0">RAM_DUAL.RMA[0]-&gt;RAM_DUAL.RMA[0]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.RMA_b0</port>
						<port name="RMA_b1">RAM_DUAL.RMA[1]-&gt;RAM_DUAL.RMA[1]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.RMA_b1</port>
						<port name="RMA_b2">RAM_DUAL.RMA[2]-&gt;RAM_DUAL.RMA[2]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.RMA_b2</port>
						<port name="RMA_b3">RAM_DUAL.RMA[3]-&gt;RAM_DUAL.RMA[3]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.RMA_b3</port>
						<port name="RMB_b0">RAM_DUAL.RMB[0]-&gt;RAM_DUAL.RMB[0]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.RMB_b0</port>
						<port name="RMB_b1">RAM_DUAL.RMB[1]-&gt;RAM_DUAL.RMB[1]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.RMB_b1</port>
						<port name="RMB_b2">RAM_DUAL.RMB[2]-&gt;RAM_DUAL.RMB[2]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.RMB_b2</port>
						<port name="RMB_b3">RAM_DUAL.RMB[3]-&gt;RAM_DUAL.RMB[3]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.RMB_b3</port>
						<port name="RMEA">RAM_DUAL.RMEA[0]-&gt;RAM_DUAL.RMEA_to_RAM_CE1_FE0_PR0_WSA0_WSB0.RMEA</port>
						<port name="RMEB">RAM_DUAL.RMEB[0]-&gt;RAM_DUAL.RMEB_to_RAM_CE1_FE0_PR0_WSA0_WSB0.RMEB</port>
						<port name="SD">RAM_DUAL.SD[0]-&gt;RAM_DUAL.SD_to_RAM_CE1_FE0_PR0_WSA0_WSB0.SD</port>
						<port name="SD_RB1">RAM_DUAL.SD_RB1[0]-&gt;RAM_DUAL.SD_RB1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.SD_RB1</port>
						<port name="SYNC_FIFO_0">RAM_DUAL.SYNC_FIFO_0[0]-&gt;RAM_DUAL.SYNC_FIFO_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.SYNC_FIFO_0</port>
						<port name="SYNC_FIFO_1">RAM_DUAL.SYNC_FIFO_1[0]-&gt;RAM_DUAL.SYNC_FIFO_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.SYNC_FIFO_1</port>
						<port name="TEST1A">RAM_DUAL.TEST1A[0]-&gt;RAM_DUAL.TEST1A_to_RAM_CE1_FE0_PR0_WSA0_WSB0.TEST1A</port>
						<port name="TEST1B">RAM_DUAL.TEST1B[0]-&gt;RAM_DUAL.TEST1B_to_RAM_CE1_FE0_PR0_WSA0_WSB0.TEST1B</port>
						<port name="WD_0_b0">RAM_DUAL.WD_0[0]-&gt;RAM_DUAL.WD_0[0]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b0</port>
						<port name="WD_0_b1">RAM_DUAL.WD_0[1]-&gt;RAM_DUAL.WD_0[1]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b1</port>
						<port name="WD_0_b10">RAM_DUAL.WD_0[10]-&gt;RAM_DUAL.WD_0[10]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b10</port>
						<port name="WD_0_b11">RAM_DUAL.WD_0[11]-&gt;RAM_DUAL.WD_0[11]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b11</port>
						<port name="WD_0_b12">RAM_DUAL.WD_0[12]-&gt;RAM_DUAL.WD_0[12]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b12</port>
						<port name="WD_0_b13">RAM_DUAL.WD_0[13]-&gt;RAM_DUAL.WD_0[13]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b13</port>
						<port name="WD_0_b14">RAM_DUAL.WD_0[14]-&gt;RAM_DUAL.WD_0[14]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b14</port>
						<port name="WD_0_b15">RAM_DUAL.WD_0[15]-&gt;RAM_DUAL.WD_0[15]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b15</port>
						<port name="WD_0_b16">RAM_DUAL.WD_0[16]-&gt;RAM_DUAL.WD_0[16]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b16</port>
						<port name="WD_0_b17">RAM_DUAL.WD_0[17]-&gt;RAM_DUAL.WD_0[17]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b17</port>
						<port name="WD_0_b2">RAM_DUAL.WD_0[2]-&gt;RAM_DUAL.WD_0[2]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b2</port>
						<port name="WD_0_b3">RAM_DUAL.WD_0[3]-&gt;RAM_DUAL.WD_0[3]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b3</port>
						<port name="WD_0_b4">RAM_DUAL.WD_0[4]-&gt;RAM_DUAL.WD_0[4]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b4</port>
						<port name="WD_0_b5">RAM_DUAL.WD_0[5]-&gt;RAM_DUAL.WD_0[5]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b5</port>
						<port name="WD_0_b6">RAM_DUAL.WD_0[6]-&gt;RAM_DUAL.WD_0[6]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b6</port>
						<port name="WD_0_b7">RAM_DUAL.WD_0[7]-&gt;RAM_DUAL.WD_0[7]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b7</port>
						<port name="WD_0_b8">RAM_DUAL.WD_0[8]-&gt;RAM_DUAL.WD_0[8]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b8</port>
						<port name="WD_0_b9">RAM_DUAL.WD_0[9]-&gt;RAM_DUAL.WD_0[9]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_0_b9</port>
						<port name="WD_1_b0">RAM_DUAL.WD_1[0]-&gt;RAM_DUAL.WD_1[0]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b0</port>
						<port name="WD_1_b1">RAM_DUAL.WD_1[1]-&gt;RAM_DUAL.WD_1[1]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b1</port>
						<port name="WD_1_b10">RAM_DUAL.WD_1[10]-&gt;RAM_DUAL.WD_1[10]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b10</port>
						<port name="WD_1_b11">RAM_DUAL.WD_1[11]-&gt;RAM_DUAL.WD_1[11]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b11</port>
						<port name="WD_1_b12">RAM_DUAL.WD_1[12]-&gt;RAM_DUAL.WD_1[12]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b12</port>
						<port name="WD_1_b13">RAM_DUAL.WD_1[13]-&gt;RAM_DUAL.WD_1[13]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b13</port>
						<port name="WD_1_b14">RAM_DUAL.WD_1[14]-&gt;RAM_DUAL.WD_1[14]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b14</port>
						<port name="WD_1_b15">RAM_DUAL.WD_1[15]-&gt;RAM_DUAL.WD_1[15]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b15</port>
						<port name="WD_1_b16">RAM_DUAL.WD_1[16]-&gt;RAM_DUAL.WD_1[16]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b16</port>
						<port name="WD_1_b17">RAM_DUAL.WD_1[17]-&gt;RAM_DUAL.WD_1[17]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b17</port>
						<port name="WD_1_b2">RAM_DUAL.WD_1[2]-&gt;RAM_DUAL.WD_1[2]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b2</port>
						<port name="WD_1_b3">RAM_DUAL.WD_1[3]-&gt;RAM_DUAL.WD_1[3]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b3</port>
						<port name="WD_1_b4">RAM_DUAL.WD_1[4]-&gt;RAM_DUAL.WD_1[4]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b4</port>
						<port name="WD_1_b5">RAM_DUAL.WD_1[5]-&gt;RAM_DUAL.WD_1[5]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b5</port>
						<port name="WD_1_b6">RAM_DUAL.WD_1[6]-&gt;RAM_DUAL.WD_1[6]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b6</port>
						<port name="WD_1_b7">RAM_DUAL.WD_1[7]-&gt;RAM_DUAL.WD_1[7]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b7</port>
						<port name="WD_1_b8">RAM_DUAL.WD_1[8]-&gt;RAM_DUAL.WD_1[8]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b8</port>
						<port name="WD_1_b9">RAM_DUAL.WD_1[9]-&gt;RAM_DUAL.WD_1[9]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WD_1_b9</port>
						<port name="WEN1_0_b0">RAM_DUAL.WEN1_0[0]-&gt;RAM_DUAL.WEN1_0[0]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WEN1_0_b0</port>
						<port name="WEN1_0_b1">RAM_DUAL.WEN1_0[1]-&gt;RAM_DUAL.WEN1_0[1]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WEN1_0_b1</port>
						<port name="WEN1_1_b0">RAM_DUAL.WEN1_1[0]-&gt;RAM_DUAL.WEN1_1[0]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WEN1_1_b0</port>
						<port name="WEN1_1_b1">RAM_DUAL.WEN1_1[1]-&gt;RAM_DUAL.WEN1_1[1]_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WEN1_1_b1</port>
						<port name="WIDTH_SELECT1_0">RAM_DUAL.WIDTH_SELECT1_0[0]-&gt;RAM_DUAL.WIDTH_SELECT1_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WIDTH_SELECT1_0 RAM_DUAL.WIDTH_SELECT1_0[1]-&gt;RAM_DUAL.WIDTH_SELECT1_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WIDTH_SELECT1_0</port>
						<port name="WIDTH_SELECT1_1">RAM_DUAL.WIDTH_SELECT1_1[0]-&gt;RAM_DUAL.WIDTH_SELECT1_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WIDTH_SELECT1_1 RAM_DUAL.WIDTH_SELECT1_1[1]-&gt;RAM_DUAL.WIDTH_SELECT1_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WIDTH_SELECT1_1</port>
						<port name="WIDTH_SELECT2_0">RAM_DUAL.WIDTH_SELECT2_0[0]-&gt;RAM_DUAL.WIDTH_SELECT2_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WIDTH_SELECT2_0 RAM_DUAL.WIDTH_SELECT2_0[1]-&gt;RAM_DUAL.WIDTH_SELECT2_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WIDTH_SELECT2_0</port>
						<port name="WIDTH_SELECT2_1">RAM_DUAL.WIDTH_SELECT2_1[0]-&gt;RAM_DUAL.WIDTH_SELECT2_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WIDTH_SELECT2_1 RAM_DUAL.WIDTH_SELECT2_1[1]-&gt;RAM_DUAL.WIDTH_SELECT2_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.WIDTH_SELECT2_1</port>
					</inputs>
					<outputs>
						<port name="Almost_Empty_0">open</port>
						<port name="Almost_Empty_1">open</port>
						<port name="Almost_Full_0">open</port>
						<port name="Almost_Full_1">open</port>
						<port name="POP_FLAG_0_b0">open</port>
						<port name="POP_FLAG_0_b1">open</port>
						<port name="POP_FLAG_0_b2">open</port>
						<port name="POP_FLAG_0_b3">open</port>
						<port name="POP_FLAG_1_b0">open</port>
						<port name="POP_FLAG_1_b1">open</port>
						<port name="POP_FLAG_1_b2">open</port>
						<port name="POP_FLAG_1_b3">open</port>
						<port name="PUSH_FLAG_0_b0">open</port>
						<port name="PUSH_FLAG_0_b1">open</port>
						<port name="PUSH_FLAG_0_b2">open</port>
						<port name="PUSH_FLAG_0_b3">open</port>
						<port name="PUSH_FLAG_1_b0">open</port>
						<port name="PUSH_FLAG_1_b1">open</port>
						<port name="PUSH_FLAG_1_b2">open</port>
						<port name="PUSH_FLAG_1_b3">open</port>
						<port name="RD_0_b0">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(0)</port>
						<port name="RD_0_b1">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(1)</port>
						<port name="RD_0_b10">open</port>
						<port name="RD_0_b11">open</port>
						<port name="RD_0_b12">open</port>
						<port name="RD_0_b13">open</port>
						<port name="RD_0_b14">open</port>
						<port name="RD_0_b15">open</port>
						<port name="RD_0_b16">open</port>
						<port name="RD_0_b17">open</port>
						<port name="RD_0_b2">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(2)</port>
						<port name="RD_0_b3">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(3)</port>
						<port name="RD_0_b4">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(4)</port>
						<port name="RD_0_b5">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(5)</port>
						<port name="RD_0_b6">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(6)</port>
						<port name="RD_0_b7">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(7)</port>
						<port name="RD_0_b8">open</port>
						<port name="RD_0_b9">open</port>
						<port name="RD_1_b0">open</port>
						<port name="RD_1_b1">open</port>
						<port name="RD_1_b10">open</port>
						<port name="RD_1_b11">open</port>
						<port name="RD_1_b12">open</port>
						<port name="RD_1_b13">open</port>
						<port name="RD_1_b14">open</port>
						<port name="RD_1_b15">open</port>
						<port name="RD_1_b16">open</port>
						<port name="RD_1_b17">open</port>
						<port name="RD_1_b2">open</port>
						<port name="RD_1_b3">open</port>
						<port name="RD_1_b4">open</port>
						<port name="RD_1_b5">open</port>
						<port name="RD_1_b6">open</port>
						<port name="RD_1_b7">open</port>
						<port name="RD_1_b8">open</port>
						<port name="RD_1_b9">open</port>
					</outputs>
					<clocks>
						<port name="CLK1_0">RAM_DUAL.CLK1_0[0]-&gt;RAM_DUAL.CLK1_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.CLK1_0</port>
						<port name="CLK1_1">RAM_DUAL.CLK1_1[0]-&gt;RAM_DUAL.CLK1_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.CLK1_1</port>
						<port name="CLK2_0">RAM_DUAL.CLK2_0[0]-&gt;RAM_DUAL.CLK2_0_to_RAM_CE1_FE0_PR0_WSA0_WSB0.CLK2_0</port>
						<port name="CLK2_1">RAM_DUAL.CLK2_1[0]-&gt;RAM_DUAL.CLK2_1_to_RAM_CE1_FE0_PR0_WSA0_WSB0.CLK2_1</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RAM_0" instance="PB-RAM[4]" mode="default">
		<inputs>
			<port name="RAM0_A1_0_0">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="RAM0_A1_0_1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
			<port name="RAM0_A1_0_10">$false</port>
			<port name="RAM0_A1_0_2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB</port>
			<port name="RAM0_A1_0_3">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="RAM0_A1_0_4">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="RAM0_A1_0_5">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL</port>
			<port name="RAM0_A1_0_6">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2</port>
			<port name="RAM0_A1_0_7">WBs_ADR(9)</port>
			<port name="RAM0_A1_0_8">WBs_ADR(10)</port>
			<port name="RAM0_A1_0_9">$false</port>
			<port name="RAM0_A1_1_0">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="RAM0_A1_1_1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
			<port name="RAM0_A1_1_10">$false</port>
			<port name="RAM0_A1_1_2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB</port>
			<port name="RAM0_A1_1_3">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="RAM0_A1_1_4">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="RAM0_A1_1_5">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL</port>
			<port name="RAM0_A1_1_6">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2</port>
			<port name="RAM0_A1_1_7">WBs_ADR(9)</port>
			<port name="RAM0_A1_1_8">WBs_ADR(10)</port>
			<port name="RAM0_A1_1_9">WBs_ADR(11)</port>
			<port name="RAM0_A2_0_0">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="RAM0_A2_0_1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
			<port name="RAM0_A2_0_10">$false</port>
			<port name="RAM0_A2_0_2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB</port>
			<port name="RAM0_A2_0_3">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="RAM0_A2_0_4">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="RAM0_A2_0_5">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL</port>
			<port name="RAM0_A2_0_6">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2</port>
			<port name="RAM0_A2_0_7">WBs_ADR(9)</port>
			<port name="RAM0_A2_0_8">WBs_ADR(10)</port>
			<port name="RAM0_A2_0_9">$false</port>
			<port name="RAM0_A2_1_0">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="RAM0_A2_1_1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
			<port name="RAM0_A2_1_10">$false</port>
			<port name="RAM0_A2_1_2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB</port>
			<port name="RAM0_A2_1_3">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="RAM0_A2_1_4">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="RAM0_A2_1_5">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL</port>
			<port name="RAM0_A2_1_6">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2</port>
			<port name="RAM0_A2_1_7">WBs_ADR(9)</port>
			<port name="RAM0_A2_1_8">WBs_ADR(10)</port>
			<port name="RAM0_A2_1_9">WBs_ADR(11)</port>
			<port name="RAM0_ASYNC_FLUSH_0">$false</port>
			<port name="RAM0_ASYNC_FLUSH_1">$false</port>
			<port name="RAM0_CLK1EN_0">$true</port>
			<port name="RAM0_CLK1EN_1">$true</port>
			<port name="RAM0_CLK2EN_0">$true</port>
			<port name="RAM0_CLK2EN_1">$true</port>
			<port name="RAM0_CONCAT_EN_0">$false</port>
			<port name="RAM0_CONCAT_EN_1">$false</port>
			<port name="RAM0_CS1_0">$true</port>
			<port name="RAM0_CS1_1">$true</port>
			<port name="RAM0_CS2_0">$true</port>
			<port name="RAM0_CS2_1">$true</port>
			<port name="RAM0_DIR_0">$false</port>
			<port name="RAM0_DIR_1">$false</port>
			<port name="RAM0_DS">$false</port>
			<port name="RAM0_DS_RB1">$false</port>
			<port name="RAM0_FIFO_EN_0">$false</port>
			<port name="RAM0_FIFO_EN_1">$false</port>
			<port name="RAM0_LS">$false</port>
			<port name="RAM0_LS_RB1">$false</port>
			<port name="RAM0_P1_0">$false</port>
			<port name="RAM0_P1_1">$false</port>
			<port name="RAM0_P2_0">$false</port>
			<port name="RAM0_P2_1">$false</port>
			<port name="RAM0_PIPELINE_RD_0">$false</port>
			<port name="RAM0_PIPELINE_RD_1">$false</port>
			<port name="RAM0_RMA_0">$false</port>
			<port name="RAM0_RMA_1">$false</port>
			<port name="RAM0_RMA_2">$false</port>
			<port name="RAM0_RMA_3">$false</port>
			<port name="RAM0_RMB_0">$false</port>
			<port name="RAM0_RMB_1">$false</port>
			<port name="RAM0_RMB_2">$false</port>
			<port name="RAM0_RMB_3">$false</port>
			<port name="RAM0_RMEA">$false</port>
			<port name="RAM0_RMEB">$false</port>
			<port name="RAM0_SD">$false</port>
			<port name="RAM0_SD_RB1">$false</port>
			<port name="RAM0_SYNC_FIFO_0">$false</port>
			<port name="RAM0_SYNC_FIFO_1">$false</port>
			<port name="RAM0_TEST1A">$false</port>
			<port name="RAM0_TEST1B">$false</port>
			<port name="RAM0_WD_0_0">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_10">WBs_WR_DAT(9)</port>
			<port name="RAM0_WD_0_11">WBs_WR_DAT(10)</port>
			<port name="RAM0_WD_0_12">WBs_WR_DAT(11)</port>
			<port name="RAM0_WD_0_13">WBs_WR_DAT(12)</port>
			<port name="RAM0_WD_0_14">WBs_WR_DAT(13)</port>
			<port name="RAM0_WD_0_15">WBs_WR_DAT(14)</port>
			<port name="RAM0_WD_0_16">WBs_WR_DAT(15)</port>
			<port name="RAM0_WD_0_17">$false</port>
			<port name="RAM0_WD_0_2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_3">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_4">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_5">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_6">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_7">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_0_8">$false</port>
			<port name="RAM0_WD_0_9">WBs_WR_DAT(8)</port>
			<port name="RAM0_WD_1_0">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_1_1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_1_10">$false</port>
			<port name="RAM0_WD_1_11">$false</port>
			<port name="RAM0_WD_1_12">$false</port>
			<port name="RAM0_WD_1_13">$false</port>
			<port name="RAM0_WD_1_14">$false</port>
			<port name="RAM0_WD_1_15">$false</port>
			<port name="RAM0_WD_1_16">$false</port>
			<port name="RAM0_WD_1_17">$false</port>
			<port name="RAM0_WD_1_2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_1_3">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_1_4">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_1_5">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_1_6">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_1_7">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS</port>
			<port name="RAM0_WD_1_8">$false</port>
			<port name="RAM0_WD_1_9">$false</port>
			<port name="RAM0_WEN1_0_0">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd</port>
			<port name="RAM0_WEN1_0_1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd</port>
			<port name="RAM0_WEN1_1_0">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM2_Wr_Dcd</port>
			<port name="RAM0_WEN1_1_1">$false</port>
			<port name="RAM0_WIDTH_SELECT1_0_0">$true</port>
			<port name="RAM0_WIDTH_SELECT1_0_1">$false</port>
			<port name="RAM0_WIDTH_SELECT1_1_0">$false</port>
			<port name="RAM0_WIDTH_SELECT1_1_1">$false</port>
			<port name="RAM0_WIDTH_SELECT2_0_0">$true</port>
			<port name="RAM0_WIDTH_SELECT2_0_1">$false</port>
			<port name="RAM0_WIDTH_SELECT2_1_0">$false</port>
			<port name="RAM0_WIDTH_SELECT2_1_1">$false</port>
		</inputs>
		<outputs>
			<port name="RAM0_Almost_Empty_0">open</port>
			<port name="RAM0_Almost_Empty_1">open</port>
			<port name="RAM0_Almost_Full_0">open</port>
			<port name="RAM0_Almost_Full_1">open</port>
			<port name="RAM0_POP_FLAG_0_0">open</port>
			<port name="RAM0_POP_FLAG_0_1">open</port>
			<port name="RAM0_POP_FLAG_0_2">open</port>
			<port name="RAM0_POP_FLAG_0_3">open</port>
			<port name="RAM0_POP_FLAG_1_0">open</port>
			<port name="RAM0_POP_FLAG_1_1">open</port>
			<port name="RAM0_POP_FLAG_1_2">open</port>
			<port name="RAM0_POP_FLAG_1_3">open</port>
			<port name="RAM0_PUSH_FLAG_0_0">open</port>
			<port name="RAM0_PUSH_FLAG_0_1">open</port>
			<port name="RAM0_PUSH_FLAG_0_2">open</port>
			<port name="RAM0_PUSH_FLAG_0_3">open</port>
			<port name="RAM0_PUSH_FLAG_1_0">open</port>
			<port name="RAM0_PUSH_FLAG_1_1">open</port>
			<port name="RAM0_PUSH_FLAG_1_2">open</port>
			<port name="RAM0_PUSH_FLAG_1_3">open</port>
			<port name="RAM0_RD_0_0">RAM[0].RD_0[0]-&gt;RAM[0].RD_0[0]_to_PB-RAM.RAM0_RD_0_0</port>
			<port name="RAM0_RD_0_1">RAM[0].RD_0[1]-&gt;RAM[0].RD_0[1]_to_PB-RAM.RAM0_RD_0_1</port>
			<port name="RAM0_RD_0_10">RAM[0].RD_0[10]-&gt;RAM[0].RD_0[10]_to_PB-RAM.RAM0_RD_0_10</port>
			<port name="RAM0_RD_0_11">RAM[0].RD_0[11]-&gt;RAM[0].RD_0[11]_to_PB-RAM.RAM0_RD_0_11</port>
			<port name="RAM0_RD_0_12">RAM[0].RD_0[12]-&gt;RAM[0].RD_0[12]_to_PB-RAM.RAM0_RD_0_12</port>
			<port name="RAM0_RD_0_13">RAM[0].RD_0[13]-&gt;RAM[0].RD_0[13]_to_PB-RAM.RAM0_RD_0_13</port>
			<port name="RAM0_RD_0_14">RAM[0].RD_0[14]-&gt;RAM[0].RD_0[14]_to_PB-RAM.RAM0_RD_0_14</port>
			<port name="RAM0_RD_0_15">RAM[0].RD_0[15]-&gt;RAM[0].RD_0[15]_to_PB-RAM.RAM0_RD_0_15</port>
			<port name="RAM0_RD_0_16">RAM[0].RD_0[16]-&gt;RAM[0].RD_0[16]_to_PB-RAM.RAM0_RD_0_16</port>
			<port name="RAM0_RD_0_17">open</port>
			<port name="RAM0_RD_0_2">RAM[0].RD_0[2]-&gt;RAM[0].RD_0[2]_to_PB-RAM.RAM0_RD_0_2</port>
			<port name="RAM0_RD_0_3">RAM[0].RD_0[3]-&gt;RAM[0].RD_0[3]_to_PB-RAM.RAM0_RD_0_3</port>
			<port name="RAM0_RD_0_4">RAM[0].RD_0[4]-&gt;RAM[0].RD_0[4]_to_PB-RAM.RAM0_RD_0_4</port>
			<port name="RAM0_RD_0_5">RAM[0].RD_0[5]-&gt;RAM[0].RD_0[5]_to_PB-RAM.RAM0_RD_0_5</port>
			<port name="RAM0_RD_0_6">RAM[0].RD_0[6]-&gt;RAM[0].RD_0[6]_to_PB-RAM.RAM0_RD_0_6</port>
			<port name="RAM0_RD_0_7">RAM[0].RD_0[7]-&gt;RAM[0].RD_0[7]_to_PB-RAM.RAM0_RD_0_7</port>
			<port name="RAM0_RD_0_8">open</port>
			<port name="RAM0_RD_0_9">RAM[0].RD_0[9]-&gt;RAM[0].RD_0[9]_to_PB-RAM.RAM0_RD_0_9</port>
			<port name="RAM0_RD_1_0">RAM[0].RD_1[0]-&gt;RAM[0].RD_1[0]_to_PB-RAM.RAM0_RD_1_0</port>
			<port name="RAM0_RD_1_1">RAM[0].RD_1[1]-&gt;RAM[0].RD_1[1]_to_PB-RAM.RAM0_RD_1_1</port>
			<port name="RAM0_RD_1_10">open</port>
			<port name="RAM0_RD_1_11">open</port>
			<port name="RAM0_RD_1_12">open</port>
			<port name="RAM0_RD_1_13">open</port>
			<port name="RAM0_RD_1_14">open</port>
			<port name="RAM0_RD_1_15">open</port>
			<port name="RAM0_RD_1_16">open</port>
			<port name="RAM0_RD_1_17">open</port>
			<port name="RAM0_RD_1_2">RAM[0].RD_1[2]-&gt;RAM[0].RD_1[2]_to_PB-RAM.RAM0_RD_1_2</port>
			<port name="RAM0_RD_1_3">RAM[0].RD_1[3]-&gt;RAM[0].RD_1[3]_to_PB-RAM.RAM0_RD_1_3</port>
			<port name="RAM0_RD_1_4">RAM[0].RD_1[4]-&gt;RAM[0].RD_1[4]_to_PB-RAM.RAM0_RD_1_4</port>
			<port name="RAM0_RD_1_5">RAM[0].RD_1[5]-&gt;RAM[0].RD_1[5]_to_PB-RAM.RAM0_RD_1_5</port>
			<port name="RAM0_RD_1_6">RAM[0].RD_1[6]-&gt;RAM[0].RD_1[6]_to_PB-RAM.RAM0_RD_1_6</port>
			<port name="RAM0_RD_1_7">RAM[0].RD_1[7]-&gt;RAM[0].RD_1[7]_to_PB-RAM.RAM0_RD_1_7</port>
			<port name="RAM0_RD_1_8">open</port>
			<port name="RAM0_RD_1_9">open</port>
		</outputs>
		<clocks>
			<port name="RAM0_CLK1_0">u_AL4S3B_FPGA_IP.WB_CLK</port>
			<port name="RAM0_CLK1_1">u_AL4S3B_FPGA_IP.WB_CLK</port>
			<port name="RAM0_CLK2_0">u_AL4S3B_FPGA_IP.WB_CLK</port>
			<port name="RAM0_CLK2_1">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RAM_0" instance="RAM[0]" mode="SING">
			<inputs>
				<port name="A1_0">PB-RAM.RAM0_A1_0_0[0]-&gt;PB-RAM.RAM0_A1_0_0_to_RAM[0].A1_0[0] PB-RAM.RAM0_A1_0_1[0]-&gt;PB-RAM.RAM0_A1_0_1_to_RAM[0].A1_0[1] PB-RAM.RAM0_A1_0_2[0]-&gt;PB-RAM.RAM0_A1_0_2_to_RAM[0].A1_0[2] PB-RAM.RAM0_A1_0_3[0]-&gt;PB-RAM.RAM0_A1_0_3_to_RAM[0].A1_0[3] PB-RAM.RAM0_A1_0_4[0]-&gt;PB-RAM.RAM0_A1_0_4_to_RAM[0].A1_0[4] PB-RAM.RAM0_A1_0_5[0]-&gt;PB-RAM.RAM0_A1_0_5_to_RAM[0].A1_0[5] PB-RAM.RAM0_A1_0_6[0]-&gt;PB-RAM.RAM0_A1_0_6_to_RAM[0].A1_0[6] PB-RAM.RAM0_A1_0_7[0]-&gt;PB-RAM.RAM0_A1_0_7_to_RAM[0].A1_0[7] PB-RAM.RAM0_A1_0_8[0]-&gt;PB-RAM.RAM0_A1_0_8_to_RAM[0].A1_0[8] PB-RAM.RAM0_A1_0_9[0]-&gt;PB-RAM.RAM0_A1_0_9_to_RAM[0].A1_0[9] PB-RAM.RAM0_A1_0_10[0]-&gt;PB-RAM.RAM0_A1_0_10_to_RAM[0].A1_0[10]</port>
				<port name="A1_1">PB-RAM.RAM0_A1_1_0[0]-&gt;PB-RAM.RAM0_A1_1_0_to_RAM[0].A1_1[0] PB-RAM.RAM0_A1_1_1[0]-&gt;PB-RAM.RAM0_A1_1_1_to_RAM[0].A1_1[1] PB-RAM.RAM0_A1_1_2[0]-&gt;PB-RAM.RAM0_A1_1_2_to_RAM[0].A1_1[2] PB-RAM.RAM0_A1_1_3[0]-&gt;PB-RAM.RAM0_A1_1_3_to_RAM[0].A1_1[3] PB-RAM.RAM0_A1_1_4[0]-&gt;PB-RAM.RAM0_A1_1_4_to_RAM[0].A1_1[4] PB-RAM.RAM0_A1_1_5[0]-&gt;PB-RAM.RAM0_A1_1_5_to_RAM[0].A1_1[5] PB-RAM.RAM0_A1_1_6[0]-&gt;PB-RAM.RAM0_A1_1_6_to_RAM[0].A1_1[6] PB-RAM.RAM0_A1_1_7[0]-&gt;PB-RAM.RAM0_A1_1_7_to_RAM[0].A1_1[7] PB-RAM.RAM0_A1_1_8[0]-&gt;PB-RAM.RAM0_A1_1_8_to_RAM[0].A1_1[8] PB-RAM.RAM0_A1_1_9[0]-&gt;PB-RAM.RAM0_A1_1_9_to_RAM[0].A1_1[9] PB-RAM.RAM0_A1_1_10[0]-&gt;PB-RAM.RAM0_A1_1_10_to_RAM[0].A1_1[10]</port>
				<port name="A2_0">PB-RAM.RAM0_A2_0_0[0]-&gt;PB-RAM.RAM0_A2_0_0_to_RAM[0].A2_0[0] PB-RAM.RAM0_A2_0_1[0]-&gt;PB-RAM.RAM0_A2_0_1_to_RAM[0].A2_0[1] PB-RAM.RAM0_A2_0_2[0]-&gt;PB-RAM.RAM0_A2_0_2_to_RAM[0].A2_0[2] PB-RAM.RAM0_A2_0_3[0]-&gt;PB-RAM.RAM0_A2_0_3_to_RAM[0].A2_0[3] PB-RAM.RAM0_A2_0_4[0]-&gt;PB-RAM.RAM0_A2_0_4_to_RAM[0].A2_0[4] PB-RAM.RAM0_A2_0_5[0]-&gt;PB-RAM.RAM0_A2_0_5_to_RAM[0].A2_0[5] PB-RAM.RAM0_A2_0_6[0]-&gt;PB-RAM.RAM0_A2_0_6_to_RAM[0].A2_0[6] PB-RAM.RAM0_A2_0_7[0]-&gt;PB-RAM.RAM0_A2_0_7_to_RAM[0].A2_0[7] PB-RAM.RAM0_A2_0_8[0]-&gt;PB-RAM.RAM0_A2_0_8_to_RAM[0].A2_0[8] PB-RAM.RAM0_A2_0_9[0]-&gt;PB-RAM.RAM0_A2_0_9_to_RAM[0].A2_0[9] PB-RAM.RAM0_A2_0_10[0]-&gt;PB-RAM.RAM0_A2_0_10_to_RAM[0].A2_0[10]</port>
				<port name="A2_1">PB-RAM.RAM0_A2_1_0[0]-&gt;PB-RAM.RAM0_A2_1_0_to_RAM[0].A2_1[0] PB-RAM.RAM0_A2_1_1[0]-&gt;PB-RAM.RAM0_A2_1_1_to_RAM[0].A2_1[1] PB-RAM.RAM0_A2_1_2[0]-&gt;PB-RAM.RAM0_A2_1_2_to_RAM[0].A2_1[2] PB-RAM.RAM0_A2_1_3[0]-&gt;PB-RAM.RAM0_A2_1_3_to_RAM[0].A2_1[3] PB-RAM.RAM0_A2_1_4[0]-&gt;PB-RAM.RAM0_A2_1_4_to_RAM[0].A2_1[4] PB-RAM.RAM0_A2_1_5[0]-&gt;PB-RAM.RAM0_A2_1_5_to_RAM[0].A2_1[5] PB-RAM.RAM0_A2_1_6[0]-&gt;PB-RAM.RAM0_A2_1_6_to_RAM[0].A2_1[6] PB-RAM.RAM0_A2_1_7[0]-&gt;PB-RAM.RAM0_A2_1_7_to_RAM[0].A2_1[7] PB-RAM.RAM0_A2_1_8[0]-&gt;PB-RAM.RAM0_A2_1_8_to_RAM[0].A2_1[8] PB-RAM.RAM0_A2_1_9[0]-&gt;PB-RAM.RAM0_A2_1_9_to_RAM[0].A2_1[9] PB-RAM.RAM0_A2_1_10[0]-&gt;PB-RAM.RAM0_A2_1_10_to_RAM[0].A2_1[10]</port>
				<port name="ASYNC_FLUSH_0">PB-RAM.RAM0_ASYNC_FLUSH_0[0]-&gt;PB-RAM.RAM0_ASYNC_FLUSH_0_to_RAM[0].ASYNC_FLUSH_0</port>
				<port name="ASYNC_FLUSH_1">PB-RAM.RAM0_ASYNC_FLUSH_1[0]-&gt;PB-RAM.RAM0_ASYNC_FLUSH_1_to_RAM[0].ASYNC_FLUSH_1</port>
				<port name="CLK1EN_0">PB-RAM.RAM0_CLK1EN_0[0]-&gt;PB-RAM.RAM0_CLK1EN_0_to_RAM[0].CLK1EN_0</port>
				<port name="CLK1EN_1">PB-RAM.RAM0_CLK1EN_1[0]-&gt;PB-RAM.RAM0_CLK1EN_1_to_RAM[0].CLK1EN_1</port>
				<port name="CLK2EN_0">PB-RAM.RAM0_CLK2EN_0[0]-&gt;PB-RAM.RAM0_CLK2EN_0_to_RAM[0].CLK2EN_0</port>
				<port name="CLK2EN_1">PB-RAM.RAM0_CLK2EN_1[0]-&gt;PB-RAM.RAM0_CLK2EN_1_to_RAM[0].CLK2EN_1</port>
				<port name="CONCAT_EN_0">PB-RAM.RAM0_CONCAT_EN_0[0]-&gt;PB-RAM.RAM0_CONCAT_EN_0_to_RAM[0].CONCAT_EN_0</port>
				<port name="CONCAT_EN_1">PB-RAM.RAM0_CONCAT_EN_1[0]-&gt;PB-RAM.RAM0_CONCAT_EN_1_to_RAM[0].CONCAT_EN_1</port>
				<port name="CS1_0">PB-RAM.RAM0_CS1_0[0]-&gt;PB-RAM.RAM0_CS1_0_to_RAM[0].CS1_0</port>
				<port name="CS1_1">PB-RAM.RAM0_CS1_1[0]-&gt;PB-RAM.RAM0_CS1_1_to_RAM[0].CS1_1</port>
				<port name="CS2_0">PB-RAM.RAM0_CS2_0[0]-&gt;PB-RAM.RAM0_CS2_0_to_RAM[0].CS2_0</port>
				<port name="CS2_1">PB-RAM.RAM0_CS2_1[0]-&gt;PB-RAM.RAM0_CS2_1_to_RAM[0].CS2_1</port>
				<port name="DIR_0">PB-RAM.RAM0_DIR_0[0]-&gt;PB-RAM.RAM0_DIR_0_to_RAM[0].DIR_0</port>
				<port name="DIR_1">PB-RAM.RAM0_DIR_1[0]-&gt;PB-RAM.RAM0_DIR_1_to_RAM[0].DIR_1</port>
				<port name="DS">PB-RAM.RAM0_DS[0]-&gt;PB-RAM.RAM0_DS_to_RAM[0].DS</port>
				<port name="DS_RB1">PB-RAM.RAM0_DS_RB1[0]-&gt;PB-RAM.RAM0_DS_RB1_to_RAM[0].DS_RB1</port>
				<port name="FIFO_EN_0">PB-RAM.RAM0_FIFO_EN_0[0]-&gt;PB-RAM.RAM0_FIFO_EN_0_to_RAM[0].FIFO_EN_0</port>
				<port name="FIFO_EN_1">PB-RAM.RAM0_FIFO_EN_1[0]-&gt;PB-RAM.RAM0_FIFO_EN_1_to_RAM[0].FIFO_EN_1</port>
				<port name="LS">PB-RAM.RAM0_LS[0]-&gt;PB-RAM.RAM0_LS_to_RAM[0].LS</port>
				<port name="LS_RB1">PB-RAM.RAM0_LS_RB1[0]-&gt;PB-RAM.RAM0_LS_RB1_to_RAM[0].LS_RB1</port>
				<port name="P1_0">PB-RAM.RAM0_P1_0[0]-&gt;PB-RAM.RAM0_P1_0_to_RAM[0].P1_0</port>
				<port name="P1_1">PB-RAM.RAM0_P1_1[0]-&gt;PB-RAM.RAM0_P1_1_to_RAM[0].P1_1</port>
				<port name="P2_0">PB-RAM.RAM0_P2_0[0]-&gt;PB-RAM.RAM0_P2_0_to_RAM[0].P2_0</port>
				<port name="P2_1">PB-RAM.RAM0_P2_1[0]-&gt;PB-RAM.RAM0_P2_1_to_RAM[0].P2_1</port>
				<port name="PIPELINE_RD_0">PB-RAM.RAM0_PIPELINE_RD_0[0]-&gt;PB-RAM.RAM0_PIPELINE_RD_0_to_RAM[0].PIPELINE_RD_0</port>
				<port name="PIPELINE_RD_1">PB-RAM.RAM0_PIPELINE_RD_1[0]-&gt;PB-RAM.RAM0_PIPELINE_RD_1_to_RAM[0].PIPELINE_RD_1</port>
				<port name="RMA">PB-RAM.RAM0_RMA_0[0]-&gt;PB-RAM.RAM0_RMA_0_to_RAM[0].RMA[0] PB-RAM.RAM0_RMA_1[0]-&gt;PB-RAM.RAM0_RMA_1_to_RAM[0].RMA[1] PB-RAM.RAM0_RMA_2[0]-&gt;PB-RAM.RAM0_RMA_2_to_RAM[0].RMA[2] PB-RAM.RAM0_RMA_3[0]-&gt;PB-RAM.RAM0_RMA_3_to_RAM[0].RMA[3]</port>
				<port name="RMB">PB-RAM.RAM0_RMB_0[0]-&gt;PB-RAM.RAM0_RMB_0_to_RAM[0].RMB[0] PB-RAM.RAM0_RMB_1[0]-&gt;PB-RAM.RAM0_RMB_1_to_RAM[0].RMB[1] PB-RAM.RAM0_RMB_2[0]-&gt;PB-RAM.RAM0_RMB_2_to_RAM[0].RMB[2] PB-RAM.RAM0_RMB_3[0]-&gt;PB-RAM.RAM0_RMB_3_to_RAM[0].RMB[3]</port>
				<port name="RMEA">PB-RAM.RAM0_RMEA[0]-&gt;PB-RAM.RAM0_RMEA_to_RAM[0].RMEA</port>
				<port name="RMEB">PB-RAM.RAM0_RMEB[0]-&gt;PB-RAM.RAM0_RMEB_to_RAM[0].RMEB</port>
				<port name="SD">PB-RAM.RAM0_SD[0]-&gt;PB-RAM.RAM0_SD_to_RAM[0].SD</port>
				<port name="SD_RB1">PB-RAM.RAM0_SD_RB1[0]-&gt;PB-RAM.RAM0_SD_RB1_to_RAM[0].SD_RB1</port>
				<port name="SYNC_FIFO_0">PB-RAM.RAM0_SYNC_FIFO_0[0]-&gt;PB-RAM.RAM0_SYNC_FIFO_0_to_RAM[0].SYNC_FIFO_0</port>
				<port name="SYNC_FIFO_1">PB-RAM.RAM0_SYNC_FIFO_1[0]-&gt;PB-RAM.RAM0_SYNC_FIFO_1_to_RAM[0].SYNC_FIFO_1</port>
				<port name="TEST1A">PB-RAM.RAM0_TEST1A[0]-&gt;PB-RAM.RAM0_TEST1A_to_RAM[0].TEST1A</port>
				<port name="TEST1B">PB-RAM.RAM0_TEST1B[0]-&gt;PB-RAM.RAM0_TEST1B_to_RAM[0].TEST1B</port>
				<port name="WD_0">PB-RAM.RAM0_WD_0_0[0]-&gt;PB-RAM.RAM0_WD_0_0_to_RAM[0].WD_0[0] PB-RAM.RAM0_WD_0_1[0]-&gt;PB-RAM.RAM0_WD_0_1_to_RAM[0].WD_0[1] PB-RAM.RAM0_WD_0_2[0]-&gt;PB-RAM.RAM0_WD_0_2_to_RAM[0].WD_0[2] PB-RAM.RAM0_WD_0_3[0]-&gt;PB-RAM.RAM0_WD_0_3_to_RAM[0].WD_0[3] PB-RAM.RAM0_WD_0_4[0]-&gt;PB-RAM.RAM0_WD_0_4_to_RAM[0].WD_0[4] PB-RAM.RAM0_WD_0_5[0]-&gt;PB-RAM.RAM0_WD_0_5_to_RAM[0].WD_0[5] PB-RAM.RAM0_WD_0_6[0]-&gt;PB-RAM.RAM0_WD_0_6_to_RAM[0].WD_0[6] PB-RAM.RAM0_WD_0_7[0]-&gt;PB-RAM.RAM0_WD_0_7_to_RAM[0].WD_0[7] PB-RAM.RAM0_WD_0_8[0]-&gt;PB-RAM.RAM0_WD_0_8_to_RAM[0].WD_0[8] PB-RAM.RAM0_WD_0_9[0]-&gt;PB-RAM.RAM0_WD_0_9_to_RAM[0].WD_0[9] PB-RAM.RAM0_WD_0_10[0]-&gt;PB-RAM.RAM0_WD_0_10_to_RAM[0].WD_0[10] PB-RAM.RAM0_WD_0_11[0]-&gt;PB-RAM.RAM0_WD_0_11_to_RAM[0].WD_0[11] PB-RAM.RAM0_WD_0_12[0]-&gt;PB-RAM.RAM0_WD_0_12_to_RAM[0].WD_0[12] PB-RAM.RAM0_WD_0_13[0]-&gt;PB-RAM.RAM0_WD_0_13_to_RAM[0].WD_0[13] PB-RAM.RAM0_WD_0_14[0]-&gt;PB-RAM.RAM0_WD_0_14_to_RAM[0].WD_0[14] PB-RAM.RAM0_WD_0_15[0]-&gt;PB-RAM.RAM0_WD_0_15_to_RAM[0].WD_0[15] PB-RAM.RAM0_WD_0_16[0]-&gt;PB-RAM.RAM0_WD_0_16_to_RAM[0].WD_0[16] PB-RAM.RAM0_WD_0_17[0]-&gt;PB-RAM.RAM0_WD_0_17_to_RAM[0].WD_0[17]</port>
				<port name="WD_1">PB-RAM.RAM0_WD_1_0[0]-&gt;PB-RAM.RAM0_WD_1_0_to_RAM[0].WD_1[0] PB-RAM.RAM0_WD_1_1[0]-&gt;PB-RAM.RAM0_WD_1_1_to_RAM[0].WD_1[1] PB-RAM.RAM0_WD_1_2[0]-&gt;PB-RAM.RAM0_WD_1_2_to_RAM[0].WD_1[2] PB-RAM.RAM0_WD_1_3[0]-&gt;PB-RAM.RAM0_WD_1_3_to_RAM[0].WD_1[3] PB-RAM.RAM0_WD_1_4[0]-&gt;PB-RAM.RAM0_WD_1_4_to_RAM[0].WD_1[4] PB-RAM.RAM0_WD_1_5[0]-&gt;PB-RAM.RAM0_WD_1_5_to_RAM[0].WD_1[5] PB-RAM.RAM0_WD_1_6[0]-&gt;PB-RAM.RAM0_WD_1_6_to_RAM[0].WD_1[6] PB-RAM.RAM0_WD_1_7[0]-&gt;PB-RAM.RAM0_WD_1_7_to_RAM[0].WD_1[7] PB-RAM.RAM0_WD_1_8[0]-&gt;PB-RAM.RAM0_WD_1_8_to_RAM[0].WD_1[8] PB-RAM.RAM0_WD_1_9[0]-&gt;PB-RAM.RAM0_WD_1_9_to_RAM[0].WD_1[9] PB-RAM.RAM0_WD_1_10[0]-&gt;PB-RAM.RAM0_WD_1_10_to_RAM[0].WD_1[10] PB-RAM.RAM0_WD_1_11[0]-&gt;PB-RAM.RAM0_WD_1_11_to_RAM[0].WD_1[11] PB-RAM.RAM0_WD_1_12[0]-&gt;PB-RAM.RAM0_WD_1_12_to_RAM[0].WD_1[12] PB-RAM.RAM0_WD_1_13[0]-&gt;PB-RAM.RAM0_WD_1_13_to_RAM[0].WD_1[13] PB-RAM.RAM0_WD_1_14[0]-&gt;PB-RAM.RAM0_WD_1_14_to_RAM[0].WD_1[14] PB-RAM.RAM0_WD_1_15[0]-&gt;PB-RAM.RAM0_WD_1_15_to_RAM[0].WD_1[15] PB-RAM.RAM0_WD_1_16[0]-&gt;PB-RAM.RAM0_WD_1_16_to_RAM[0].WD_1[16] PB-RAM.RAM0_WD_1_17[0]-&gt;PB-RAM.RAM0_WD_1_17_to_RAM[0].WD_1[17]</port>
				<port name="WEN1_0">PB-RAM.RAM0_WEN1_0_0[0]-&gt;PB-RAM.RAM0_WEN1_0_0_to_RAM[0].WEN1_0[0] PB-RAM.RAM0_WEN1_0_1[0]-&gt;PB-RAM.RAM0_WEN1_0_1_to_RAM[0].WEN1_0[1]</port>
				<port name="WEN1_1">PB-RAM.RAM0_WEN1_1_0[0]-&gt;PB-RAM.RAM0_WEN1_1_0_to_RAM[0].WEN1_1[0] PB-RAM.RAM0_WEN1_1_1[0]-&gt;PB-RAM.RAM0_WEN1_1_1_to_RAM[0].WEN1_1[1]</port>
				<port name="WIDTH_SELECT1_0">PB-RAM.RAM0_WIDTH_SELECT1_0_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_0_0_to_RAM[0].WIDTH_SELECT1_0[0] PB-RAM.RAM0_WIDTH_SELECT1_0_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_0_1_to_RAM[0].WIDTH_SELECT1_0[1]</port>
				<port name="WIDTH_SELECT1_1">PB-RAM.RAM0_WIDTH_SELECT1_1_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_1_0_to_RAM[0].WIDTH_SELECT1_1[0] PB-RAM.RAM0_WIDTH_SELECT1_1_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT1_1_1_to_RAM[0].WIDTH_SELECT1_1[1]</port>
				<port name="WIDTH_SELECT2_0">PB-RAM.RAM0_WIDTH_SELECT2_0_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_0_0_to_RAM[0].WIDTH_SELECT2_0[0] PB-RAM.RAM0_WIDTH_SELECT2_0_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_0_1_to_RAM[0].WIDTH_SELECT2_0[1]</port>
				<port name="WIDTH_SELECT2_1">PB-RAM.RAM0_WIDTH_SELECT2_1_0[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_1_0_to_RAM[0].WIDTH_SELECT2_1[0] PB-RAM.RAM0_WIDTH_SELECT2_1_1[0]-&gt;PB-RAM.RAM0_WIDTH_SELECT2_1_1_to_RAM[0].WIDTH_SELECT2_1[1]</port>
			</inputs>
			<outputs>
				<port name="Almost_Empty_0">open</port>
				<port name="Almost_Empty_1">open</port>
				<port name="Almost_Full_0">open</port>
				<port name="Almost_Full_1">open</port>
				<port name="POP_FLAG_0">open open open open</port>
				<port name="POP_FLAG_1">open open open open</port>
				<port name="PUSH_FLAG_0">open open open open</port>
				<port name="PUSH_FLAG_1">open open open open</port>
				<port name="RD_0">RAM_0[0].RD[0]-&gt;RAM_0.RD_to_RAM.RD_0 RAM_0[0].RD[1]-&gt;RAM_0.RD_to_RAM.RD_0 RAM_0[0].RD[2]-&gt;RAM_0.RD_to_RAM.RD_0 RAM_0[0].RD[3]-&gt;RAM_0.RD_to_RAM.RD_0 RAM_0[0].RD[4]-&gt;RAM_0.RD_to_RAM.RD_0 RAM_0[0].RD[5]-&gt;RAM_0.RD_to_RAM.RD_0 RAM_0[0].RD[6]-&gt;RAM_0.RD_to_RAM.RD_0 RAM_0[0].RD[7]-&gt;RAM_0.RD_to_RAM.RD_0 open RAM_0[0].RD[9]-&gt;RAM_0.RD_to_RAM.RD_0 RAM_0[0].RD[10]-&gt;RAM_0.RD_to_RAM.RD_0 RAM_0[0].RD[11]-&gt;RAM_0.RD_to_RAM.RD_0 RAM_0[0].RD[12]-&gt;RAM_0.RD_to_RAM.RD_0 RAM_0[0].RD[13]-&gt;RAM_0.RD_to_RAM.RD_0 RAM_0[0].RD[14]-&gt;RAM_0.RD_to_RAM.RD_0 RAM_0[0].RD[15]-&gt;RAM_0.RD_to_RAM.RD_0 RAM_0[0].RD[16]-&gt;RAM_0.RD_to_RAM.RD_0 open</port>
				<port name="RD_1">RAM_1[0].RD[0]-&gt;RAM_1.RD_to_RAM.RD_1 RAM_1[0].RD[1]-&gt;RAM_1.RD_to_RAM.RD_1 RAM_1[0].RD[2]-&gt;RAM_1.RD_to_RAM.RD_1 RAM_1[0].RD[3]-&gt;RAM_1.RD_to_RAM.RD_1 RAM_1[0].RD[4]-&gt;RAM_1.RD_to_RAM.RD_1 RAM_1[0].RD[5]-&gt;RAM_1.RD_to_RAM.RD_1 RAM_1[0].RD[6]-&gt;RAM_1.RD_to_RAM.RD_1 RAM_1[0].RD[7]-&gt;RAM_1.RD_to_RAM.RD_1 open open open open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="CLK1_0">PB-RAM.RAM0_CLK1_0[0]-&gt;PB-RAM.RAM0_CLK1_0_to_RAM[0].CLK1_0</port>
				<port name="CLK1_1">PB-RAM.RAM0_CLK1_1[0]-&gt;PB-RAM.RAM0_CLK1_1_to_RAM[0].CLK1_1</port>
				<port name="CLK2_0">PB-RAM.RAM0_CLK2_0[0]-&gt;PB-RAM.RAM0_CLK2_0_to_RAM[0].CLK2_0</port>
				<port name="CLK2_1">PB-RAM.RAM0_CLK2_1[0]-&gt;PB-RAM.RAM0_CLK2_1_to_RAM[0].CLK2_1</port>
			</clocks>
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RAM_0" instance="RAM_0[0]" mode="CE0_FE0_PR0_WSA1_WSB1">
				<inputs>
					<port name="A1">RAM.A1_0[0]-&gt;RAM.A1_0_to_RAM_0.A1 RAM.A1_0[1]-&gt;RAM.A1_0_to_RAM_0.A1 RAM.A1_0[2]-&gt;RAM.A1_0_to_RAM_0.A1 RAM.A1_0[3]-&gt;RAM.A1_0_to_RAM_0.A1 RAM.A1_0[4]-&gt;RAM.A1_0_to_RAM_0.A1 RAM.A1_0[5]-&gt;RAM.A1_0_to_RAM_0.A1 RAM.A1_0[6]-&gt;RAM.A1_0_to_RAM_0.A1 RAM.A1_0[7]-&gt;RAM.A1_0_to_RAM_0.A1 RAM.A1_0[8]-&gt;RAM.A1_0_to_RAM_0.A1 RAM.A1_0[9]-&gt;RAM.A1_0_to_RAM_0.A1 RAM.A1_0[10]-&gt;RAM.A1_0_to_RAM_0.A1</port>
					<port name="A2">RAM.A2_0[0]-&gt;RAM.A2_0_to_RAM_0.A2 RAM.A2_0[1]-&gt;RAM.A2_0_to_RAM_0.A2 RAM.A2_0[2]-&gt;RAM.A2_0_to_RAM_0.A2 RAM.A2_0[3]-&gt;RAM.A2_0_to_RAM_0.A2 RAM.A2_0[4]-&gt;RAM.A2_0_to_RAM_0.A2 RAM.A2_0[5]-&gt;RAM.A2_0_to_RAM_0.A2 RAM.A2_0[6]-&gt;RAM.A2_0_to_RAM_0.A2 RAM.A2_0[7]-&gt;RAM.A2_0_to_RAM_0.A2 RAM.A2_0[8]-&gt;RAM.A2_0_to_RAM_0.A2 RAM.A2_0[9]-&gt;RAM.A2_0_to_RAM_0.A2 RAM.A2_0[10]-&gt;RAM.A2_0_to_RAM_0.A2</port>
					<port name="ASYNC_FLUSH">RAM.ASYNC_FLUSH_0[0]-&gt;RAM.ASYNC_FLUSH_0_to_RAM_0.ASYNC_FLUSH</port>
					<port name="CLK1EN">RAM.CLK1EN_0[0]-&gt;RAM.CLK1EN_0_to_RAM_0.CLK1EN</port>
					<port name="CLK2EN">RAM.CLK2EN_0[0]-&gt;RAM.CLK2EN_0_to_RAM_0.CLK2EN</port>
					<port name="CONCAT_EN">RAM.CONCAT_EN_0[0]-&gt;RAM.CONCAT_EN_0_to_RAM_0.CONCAT_EN</port>
					<port name="CS1">RAM.CS1_0[0]-&gt;RAM.CS1_0_to_RAM_0.CS1</port>
					<port name="CS2">RAM.CS2_0[0]-&gt;RAM.CS2_0_to_RAM_0.CS2</port>
					<port name="DIR">RAM.DIR_0[0]-&gt;RAM.DIR_0_to_RAM_0.DIR</port>
					<port name="DS">RAM.DS[0]-&gt;RAM.DS_to_RAM_0.DS</port>
					<port name="DS_RB1">RAM.DS_RB1[0]-&gt;RAM.DS_RB1_to_RAM_0.DS_RB1</port>
					<port name="FIFO_EN">RAM.FIFO_EN_0[0]-&gt;RAM.FIFO_EN_0_to_RAM_0.FIFO_EN</port>
					<port name="LS">RAM.LS[0]-&gt;RAM.LS_to_RAM_0.LS</port>
					<port name="LS_RB1">RAM.LS_RB1[0]-&gt;RAM.LS_RB1_to_RAM_0.LS_RB1</port>
					<port name="P1">RAM.P1_0[0]-&gt;RAM.P1_0_to_RAM_0.P1</port>
					<port name="P2">RAM.P2_0[0]-&gt;RAM.P2_0_to_RAM_0.P2</port>
					<port name="PIPELINE_RD">RAM.PIPELINE_RD_0[0]-&gt;RAM.PIPELINE_RD_0_to_RAM_0.PIPELINE_RD</port>
					<port name="RMA">RAM.RMA[0]-&gt;RAM.RMA_to_RAM_0.RMA RAM.RMA[1]-&gt;RAM.RMA_to_RAM_0.RMA RAM.RMA[2]-&gt;RAM.RMA_to_RAM_0.RMA RAM.RMA[3]-&gt;RAM.RMA_to_RAM_0.RMA</port>
					<port name="RMB">RAM.RMB[0]-&gt;RAM.RMB_to_RAM_0.RMB RAM.RMB[1]-&gt;RAM.RMB_to_RAM_0.RMB RAM.RMB[2]-&gt;RAM.RMB_to_RAM_0.RMB RAM.RMB[3]-&gt;RAM.RMB_to_RAM_0.RMB</port>
					<port name="RMEA">RAM.RMEA[0]-&gt;RAM.RMEA_to_RAM_0.RMEA</port>
					<port name="RMEB">RAM.RMEB[0]-&gt;RAM.RMEB_to_RAM_0.RMEB</port>
					<port name="SD">RAM.SD[0]-&gt;RAM.SD_to_RAM_0.SD</port>
					<port name="SD_RB1">RAM.SD_RB1[0]-&gt;RAM.SD_RB1_to_RAM_0.SD_RB1</port>
					<port name="SYNC_FIFO">RAM.SYNC_FIFO_0[0]-&gt;RAM.SYNC_FIFO_0_to_RAM_0.SYNC_FIFO</port>
					<port name="TEST1A">RAM.TEST1A[0]-&gt;RAM.TEST1A_to_RAM_0.TEST1A</port>
					<port name="TEST1B">RAM.TEST1B[0]-&gt;RAM.TEST1B_to_RAM_0.TEST1B</port>
					<port name="WD">RAM.WD_0[0]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[1]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[2]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[3]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[4]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[5]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[6]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[7]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[8]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[9]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[10]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[11]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[12]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[13]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[14]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[15]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[16]-&gt;RAM.WD_0_to_RAM_0.WD RAM.WD_0[17]-&gt;RAM.WD_0_to_RAM_0.WD</port>
					<port name="WEN1">RAM.WEN1_0[0]-&gt;RAM.WEN1_0_to_RAM_0.WEN1 RAM.WEN1_0[1]-&gt;RAM.WEN1_0_to_RAM_0.WEN1</port>
					<port name="WIDTH_SELECT1">RAM.WIDTH_SELECT1_0[0]-&gt;RAM.WIDTH_SELECT1_0_to_RAM_0.WIDTH_SELECT1 RAM.WIDTH_SELECT1_0[1]-&gt;RAM.WIDTH_SELECT1_0_to_RAM_0.WIDTH_SELECT1</port>
					<port name="WIDTH_SELECT2">RAM.WIDTH_SELECT2_0[0]-&gt;RAM.WIDTH_SELECT2_0_to_RAM_0.WIDTH_SELECT2 RAM.WIDTH_SELECT2_0[1]-&gt;RAM.WIDTH_SELECT2_0_to_RAM_0.WIDTH_SELECT2</port>
				</inputs>
				<outputs>
					<port name="Almost_Empty">open</port>
					<port name="Almost_Full">open</port>
					<port name="POP_FLAG">open open open open</port>
					<port name="PUSH_FLAG">open open open open</port>
					<port name="RD">RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b0[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b0_to_RAM_0.RD[0] RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b1[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b1_to_RAM_0.RD[1] RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b2[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b2_to_RAM_0.RD[2] RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b3[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b3_to_RAM_0.RD[3] RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b4[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b4_to_RAM_0.RD[4] RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b5[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b5_to_RAM_0.RD[5] RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b6[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b6_to_RAM_0.RD[6] RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b7[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b7_to_RAM_0.RD[7] open RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b9[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b9_to_RAM_0.RD[9] RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b10[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b10_to_RAM_0.RD[10] RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b11[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b11_to_RAM_0.RD[11] RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b12[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b12_to_RAM_0.RD[12] RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b13[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b13_to_RAM_0.RD[13] RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b14[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b14_to_RAM_0.RD[14] RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b15[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b15_to_RAM_0.RD[15] RAM_0_CE0_FE0_PR0_WSA1_WSB1[0].RD_b16[0]-&gt;RAM_0_CE0_FE0_PR0_WSA1_WSB1.RD_b16_to_RAM_0.RD[16] open</port>
				</outputs>
				<clocks>
					<port name="CLK1">RAM.CLK1_0[0]-&gt;RAM.CLK1_0_to_RAM_0.CLK1</port>
					<port name="CLK2">RAM.CLK2_0[0]-&gt;RAM.CLK2_0_to_RAM_0.CLK2</port>
				</clocks>
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RAM_0" instance="RAM_0_CE0_FE0_PR0_WSA1_WSB1[0]">
					<attributes>
						<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:165.16-175.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r512x16_512x16.v:23.1-32.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:468.6-537.19|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v:434.18-539.10"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="INIT">000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111</parameter>
					</parameters>
					<inputs>
						<port name="A1_b0">RAM_0.A1[0]-&gt;RAM_0.A1[0]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A1_b0</port>
						<port name="A1_b1">RAM_0.A1[1]-&gt;RAM_0.A1[1]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A1_b1</port>
						<port name="A1_b10">RAM_0.A1[10]-&gt;RAM_0.A1[10]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A1_b10</port>
						<port name="A1_b2">RAM_0.A1[2]-&gt;RAM_0.A1[2]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A1_b2</port>
						<port name="A1_b3">RAM_0.A1[3]-&gt;RAM_0.A1[3]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A1_b3</port>
						<port name="A1_b4">RAM_0.A1[4]-&gt;RAM_0.A1[4]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A1_b4</port>
						<port name="A1_b5">RAM_0.A1[5]-&gt;RAM_0.A1[5]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A1_b5</port>
						<port name="A1_b6">RAM_0.A1[6]-&gt;RAM_0.A1[6]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A1_b6</port>
						<port name="A1_b7">RAM_0.A1[7]-&gt;RAM_0.A1[7]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A1_b7</port>
						<port name="A1_b8">RAM_0.A1[8]-&gt;RAM_0.A1[8]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A1_b8</port>
						<port name="A1_b9">RAM_0.A1[9]-&gt;RAM_0.A1[9]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A1_b9</port>
						<port name="A2_b0">RAM_0.A2[0]-&gt;RAM_0.A2[0]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A2_b0</port>
						<port name="A2_b1">RAM_0.A2[1]-&gt;RAM_0.A2[1]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A2_b1</port>
						<port name="A2_b10">RAM_0.A2[10]-&gt;RAM_0.A2[10]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A2_b10</port>
						<port name="A2_b2">RAM_0.A2[2]-&gt;RAM_0.A2[2]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A2_b2</port>
						<port name="A2_b3">RAM_0.A2[3]-&gt;RAM_0.A2[3]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A2_b3</port>
						<port name="A2_b4">RAM_0.A2[4]-&gt;RAM_0.A2[4]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A2_b4</port>
						<port name="A2_b5">RAM_0.A2[5]-&gt;RAM_0.A2[5]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A2_b5</port>
						<port name="A2_b6">RAM_0.A2[6]-&gt;RAM_0.A2[6]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A2_b6</port>
						<port name="A2_b7">RAM_0.A2[7]-&gt;RAM_0.A2[7]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A2_b7</port>
						<port name="A2_b8">RAM_0.A2[8]-&gt;RAM_0.A2[8]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A2_b8</port>
						<port name="A2_b9">RAM_0.A2[9]-&gt;RAM_0.A2[9]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.A2_b9</port>
						<port name="ASYNC_FLUSH">RAM_0.ASYNC_FLUSH[0]-&gt;RAM_0.ASYNC_FLUSH_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.ASYNC_FLUSH</port>
						<port name="CLK1EN">RAM_0.CLK1EN[0]-&gt;RAM_0.CLK1EN_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.CLK1EN</port>
						<port name="CLK2EN">RAM_0.CLK2EN[0]-&gt;RAM_0.CLK2EN_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.CLK2EN</port>
						<port name="CONCAT_EN">RAM_0.CONCAT_EN[0]-&gt;RAM_0.CONCAT_EN_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.CONCAT_EN</port>
						<port name="CS1">RAM_0.CS1[0]-&gt;RAM_0.CS1_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.CS1</port>
						<port name="CS2">RAM_0.CS2[0]-&gt;RAM_0.CS2_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.CS2</port>
						<port name="DIR">RAM_0.DIR[0]-&gt;RAM_0.DIR_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.DIR</port>
						<port name="DS">RAM_0.DS[0]-&gt;RAM_0.DS_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.DS</port>
						<port name="DS_RB1">RAM_0.DS_RB1[0]-&gt;RAM_0.DS_RB1_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.DS_RB1</port>
						<port name="FIFO_EN">RAM_0.FIFO_EN[0]-&gt;RAM_0.FIFO_EN_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.FIFO_EN</port>
						<port name="LS">RAM_0.LS[0]-&gt;RAM_0.LS_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.LS</port>
						<port name="LS_RB1">RAM_0.LS_RB1[0]-&gt;RAM_0.LS_RB1_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.LS_RB1</port>
						<port name="P1">RAM_0.P1[0]-&gt;RAM_0.P1_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.P1</port>
						<port name="P2">RAM_0.P2[0]-&gt;RAM_0.P2_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.P2</port>
						<port name="PIPELINE_RD">RAM_0.PIPELINE_RD[0]-&gt;RAM_0.PIPELINE_RD_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.PIPELINE_RD</port>
						<port name="RMA_b0">RAM_0.RMA[0]-&gt;RAM_0.RMA[0]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.RMA_b0</port>
						<port name="RMA_b1">RAM_0.RMA[1]-&gt;RAM_0.RMA[1]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.RMA_b1</port>
						<port name="RMA_b2">RAM_0.RMA[2]-&gt;RAM_0.RMA[2]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.RMA_b2</port>
						<port name="RMA_b3">RAM_0.RMA[3]-&gt;RAM_0.RMA[3]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.RMA_b3</port>
						<port name="RMB_b0">RAM_0.RMB[0]-&gt;RAM_0.RMB[0]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.RMB_b0</port>
						<port name="RMB_b1">RAM_0.RMB[1]-&gt;RAM_0.RMB[1]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.RMB_b1</port>
						<port name="RMB_b2">RAM_0.RMB[2]-&gt;RAM_0.RMB[2]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.RMB_b2</port>
						<port name="RMB_b3">RAM_0.RMB[3]-&gt;RAM_0.RMB[3]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.RMB_b3</port>
						<port name="RMEA">RAM_0.RMEA[0]-&gt;RAM_0.RMEA_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.RMEA</port>
						<port name="RMEB">RAM_0.RMEB[0]-&gt;RAM_0.RMEB_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.RMEB</port>
						<port name="SD">RAM_0.SD[0]-&gt;RAM_0.SD_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.SD</port>
						<port name="SD_RB1">RAM_0.SD_RB1[0]-&gt;RAM_0.SD_RB1_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.SD_RB1</port>
						<port name="SYNC_FIFO">RAM_0.SYNC_FIFO[0]-&gt;RAM_0.SYNC_FIFO_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.SYNC_FIFO</port>
						<port name="TEST1A">RAM_0.TEST1A[0]-&gt;RAM_0.TEST1A_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.TEST1A</port>
						<port name="TEST1B">RAM_0.TEST1B[0]-&gt;RAM_0.TEST1B_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.TEST1B</port>
						<port name="WD_b0">RAM_0.WD[0]-&gt;RAM_0.WD[0]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b0</port>
						<port name="WD_b1">RAM_0.WD[1]-&gt;RAM_0.WD[1]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b1</port>
						<port name="WD_b10">RAM_0.WD[10]-&gt;RAM_0.WD[10]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b10</port>
						<port name="WD_b11">RAM_0.WD[11]-&gt;RAM_0.WD[11]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b11</port>
						<port name="WD_b12">RAM_0.WD[12]-&gt;RAM_0.WD[12]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b12</port>
						<port name="WD_b13">RAM_0.WD[13]-&gt;RAM_0.WD[13]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b13</port>
						<port name="WD_b14">RAM_0.WD[14]-&gt;RAM_0.WD[14]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b14</port>
						<port name="WD_b15">RAM_0.WD[15]-&gt;RAM_0.WD[15]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b15</port>
						<port name="WD_b16">RAM_0.WD[16]-&gt;RAM_0.WD[16]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b16</port>
						<port name="WD_b17">RAM_0.WD[17]-&gt;RAM_0.WD[17]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b17</port>
						<port name="WD_b2">RAM_0.WD[2]-&gt;RAM_0.WD[2]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b2</port>
						<port name="WD_b3">RAM_0.WD[3]-&gt;RAM_0.WD[3]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b3</port>
						<port name="WD_b4">RAM_0.WD[4]-&gt;RAM_0.WD[4]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b4</port>
						<port name="WD_b5">RAM_0.WD[5]-&gt;RAM_0.WD[5]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b5</port>
						<port name="WD_b6">RAM_0.WD[6]-&gt;RAM_0.WD[6]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b6</port>
						<port name="WD_b7">RAM_0.WD[7]-&gt;RAM_0.WD[7]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b7</port>
						<port name="WD_b8">RAM_0.WD[8]-&gt;RAM_0.WD[8]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b8</port>
						<port name="WD_b9">RAM_0.WD[9]-&gt;RAM_0.WD[9]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WD_b9</port>
						<port name="WEN1_b0">RAM_0.WEN1[0]-&gt;RAM_0.WEN1[0]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WEN1_b0</port>
						<port name="WEN1_b1">RAM_0.WEN1[1]-&gt;RAM_0.WEN1[1]_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WEN1_b1</port>
						<port name="WIDTH_SELECT1">RAM_0.WIDTH_SELECT1[0]-&gt;RAM_0.WIDTH_SELECT1_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WIDTH_SELECT1 RAM_0.WIDTH_SELECT1[1]-&gt;RAM_0.WIDTH_SELECT1_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WIDTH_SELECT1</port>
						<port name="WIDTH_SELECT2">RAM_0.WIDTH_SELECT2[0]-&gt;RAM_0.WIDTH_SELECT2_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WIDTH_SELECT2 RAM_0.WIDTH_SELECT2[1]-&gt;RAM_0.WIDTH_SELECT2_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.WIDTH_SELECT2</port>
					</inputs>
					<outputs>
						<port name="Almost_Empty">open</port>
						<port name="Almost_Full">open</port>
						<port name="POP_FLAG_b0">open</port>
						<port name="POP_FLAG_b1">open</port>
						<port name="POP_FLAG_b2">open</port>
						<port name="POP_FLAG_b3">open</port>
						<port name="PUSH_FLAG_b0">open</port>
						<port name="PUSH_FLAG_b1">open</port>
						<port name="PUSH_FLAG_b2">open</port>
						<port name="PUSH_FLAG_b3">open</port>
						<port name="RD_b0">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(0)</port>
						<port name="RD_b1">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(1)</port>
						<port name="RD_b10">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(9)</port>
						<port name="RD_b11">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(10)</port>
						<port name="RD_b12">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(11)</port>
						<port name="RD_b13">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(12)</port>
						<port name="RD_b14">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(13)</port>
						<port name="RD_b15">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(14)</port>
						<port name="RD_b16">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(15)</port>
						<port name="RD_b17">open</port>
						<port name="RD_b2">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(2)</port>
						<port name="RD_b3">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(3)</port>
						<port name="RD_b4">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(4)</port>
						<port name="RD_b5">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(5)</port>
						<port name="RD_b6">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(6)</port>
						<port name="RD_b7">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(7)</port>
						<port name="RD_b8">open</port>
						<port name="RD_b9">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(8)</port>
					</outputs>
					<clocks>
						<port name="CLK1">RAM_0.CLK1[0]-&gt;RAM_0.CLK1_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.CLK1</port>
						<port name="CLK2">RAM_0.CLK2[0]-&gt;RAM_0.CLK2_to_RAM_0_CE0_FE0_PR0_WSA1_WSB1.CLK2</port>
					</clocks>
				</block>
			</block>
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RAM_0" instance="RAM_1[0]" mode="CE0_FE0_PR0_WSA0_WSB0">
				<inputs>
					<port name="A1">RAM.A1_1[0]-&gt;RAM.A1_1_to_RAM_1.A1 RAM.A1_1[1]-&gt;RAM.A1_1_to_RAM_1.A1 RAM.A1_1[2]-&gt;RAM.A1_1_to_RAM_1.A1 RAM.A1_1[3]-&gt;RAM.A1_1_to_RAM_1.A1 RAM.A1_1[4]-&gt;RAM.A1_1_to_RAM_1.A1 RAM.A1_1[5]-&gt;RAM.A1_1_to_RAM_1.A1 RAM.A1_1[6]-&gt;RAM.A1_1_to_RAM_1.A1 RAM.A1_1[7]-&gt;RAM.A1_1_to_RAM_1.A1 RAM.A1_1[8]-&gt;RAM.A1_1_to_RAM_1.A1 RAM.A1_1[9]-&gt;RAM.A1_1_to_RAM_1.A1 RAM.A1_1[10]-&gt;RAM.A1_1_to_RAM_1.A1</port>
					<port name="A2">RAM.A2_1[0]-&gt;RAM.A2_1_to_RAM_1.A2 RAM.A2_1[1]-&gt;RAM.A2_1_to_RAM_1.A2 RAM.A2_1[2]-&gt;RAM.A2_1_to_RAM_1.A2 RAM.A2_1[3]-&gt;RAM.A2_1_to_RAM_1.A2 RAM.A2_1[4]-&gt;RAM.A2_1_to_RAM_1.A2 RAM.A2_1[5]-&gt;RAM.A2_1_to_RAM_1.A2 RAM.A2_1[6]-&gt;RAM.A2_1_to_RAM_1.A2 RAM.A2_1[7]-&gt;RAM.A2_1_to_RAM_1.A2 RAM.A2_1[8]-&gt;RAM.A2_1_to_RAM_1.A2 RAM.A2_1[9]-&gt;RAM.A2_1_to_RAM_1.A2 RAM.A2_1[10]-&gt;RAM.A2_1_to_RAM_1.A2</port>
					<port name="ASYNC_FLUSH">RAM.ASYNC_FLUSH_1[0]-&gt;RAM.ASYNC_FLUSH_1_to_RAM_1.ASYNC_FLUSH</port>
					<port name="CLK1EN">RAM.CLK1EN_1[0]-&gt;RAM.CLK1EN_1_to_RAM_1.CLK1EN</port>
					<port name="CLK2EN">RAM.CLK2EN_1[0]-&gt;RAM.CLK2EN_1_to_RAM_1.CLK2EN</port>
					<port name="CONCAT_EN">RAM.CONCAT_EN_1[0]-&gt;RAM.CONCAT_EN_1_to_RAM_1.CONCAT_EN</port>
					<port name="CS1">RAM.CS1_1[0]-&gt;RAM.CS1_1_to_RAM_1.CS1</port>
					<port name="CS2">RAM.CS2_1[0]-&gt;RAM.CS2_1_to_RAM_1.CS2</port>
					<port name="DIR">RAM.DIR_1[0]-&gt;RAM.DIR_1_to_RAM_1.DIR</port>
					<port name="DS">RAM.DS[0]-&gt;RAM.DS_to_RAM_1.DS</port>
					<port name="DS_RB1">RAM.DS_RB1[0]-&gt;RAM.DS_RB1_to_RAM_1.DS_RB1</port>
					<port name="FIFO_EN">RAM.FIFO_EN_1[0]-&gt;RAM.FIFO_EN_1_to_RAM_1.FIFO_EN</port>
					<port name="LS">RAM.LS[0]-&gt;RAM.LS_to_RAM_1.LS</port>
					<port name="LS_RB1">RAM.LS_RB1[0]-&gt;RAM.LS_RB1_to_RAM_1.LS_RB1</port>
					<port name="P1">RAM.P1_1[0]-&gt;RAM.P1_1_to_RAM_1.P1</port>
					<port name="P2">RAM.P2_1[0]-&gt;RAM.P2_1_to_RAM_1.P2</port>
					<port name="PIPELINE_RD">RAM.PIPELINE_RD_1[0]-&gt;RAM.PIPELINE_RD_1_to_RAM_1.PIPELINE_RD</port>
					<port name="RMA">RAM.RMA[0]-&gt;RAM.RMA_to_RAM_1.RMA RAM.RMA[1]-&gt;RAM.RMA_to_RAM_1.RMA RAM.RMA[2]-&gt;RAM.RMA_to_RAM_1.RMA RAM.RMA[3]-&gt;RAM.RMA_to_RAM_1.RMA</port>
					<port name="RMB">RAM.RMB[0]-&gt;RAM.RMB_to_RAM_1.RMB RAM.RMB[1]-&gt;RAM.RMB_to_RAM_1.RMB RAM.RMB[2]-&gt;RAM.RMB_to_RAM_1.RMB RAM.RMB[3]-&gt;RAM.RMB_to_RAM_1.RMB</port>
					<port name="RMEA">RAM.RMEA[0]-&gt;RAM.RMEA_to_RAM_1.RMEA</port>
					<port name="RMEB">RAM.RMEB[0]-&gt;RAM.RMEB_to_RAM_1.RMEB</port>
					<port name="SD">RAM.SD[0]-&gt;RAM.SD_to_RAM_1.SD</port>
					<port name="SD_RB1">RAM.SD_RB1[0]-&gt;RAM.SD_RB1_to_RAM_1.SD_RB1</port>
					<port name="SYNC_FIFO">RAM.SYNC_FIFO_1[0]-&gt;RAM.SYNC_FIFO_1_to_RAM_1.SYNC_FIFO</port>
					<port name="TEST1A">RAM.TEST1A[0]-&gt;RAM.TEST1A_to_RAM_1.TEST1A</port>
					<port name="TEST1B">RAM.TEST1B[0]-&gt;RAM.TEST1B_to_RAM_1.TEST1B</port>
					<port name="WD">RAM.WD_1[0]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[1]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[2]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[3]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[4]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[5]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[6]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[7]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[8]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[9]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[10]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[11]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[12]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[13]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[14]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[15]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[16]-&gt;RAM.WD_1_to_RAM_1.WD RAM.WD_1[17]-&gt;RAM.WD_1_to_RAM_1.WD</port>
					<port name="WEN1">RAM.WEN1_1[0]-&gt;RAM.WEN1_1_to_RAM_1.WEN1 RAM.WEN1_1[1]-&gt;RAM.WEN1_1_to_RAM_1.WEN1</port>
					<port name="WIDTH_SELECT1">RAM.WIDTH_SELECT1_1[0]-&gt;RAM.WIDTH_SELECT1_1_to_RAM_1.WIDTH_SELECT1 RAM.WIDTH_SELECT1_1[1]-&gt;RAM.WIDTH_SELECT1_1_to_RAM_1.WIDTH_SELECT1</port>
					<port name="WIDTH_SELECT2">RAM.WIDTH_SELECT2_1[0]-&gt;RAM.WIDTH_SELECT2_1_to_RAM_1.WIDTH_SELECT2 RAM.WIDTH_SELECT2_1[1]-&gt;RAM.WIDTH_SELECT2_1_to_RAM_1.WIDTH_SELECT2</port>
				</inputs>
				<outputs>
					<port name="Almost_Empty">open</port>
					<port name="Almost_Full">open</port>
					<port name="POP_FLAG">open open open open</port>
					<port name="PUSH_FLAG">open open open open</port>
					<port name="RD">RAM_1_CE0_FE0_PR0_WSA0_WSB0[0].RD_b0[0]-&gt;RAM_1_CE0_FE0_PR0_WSA0_WSB0.RD_b0_to_RAM_1.RD[0] RAM_1_CE0_FE0_PR0_WSA0_WSB0[0].RD_b1[0]-&gt;RAM_1_CE0_FE0_PR0_WSA0_WSB0.RD_b1_to_RAM_1.RD[1] RAM_1_CE0_FE0_PR0_WSA0_WSB0[0].RD_b2[0]-&gt;RAM_1_CE0_FE0_PR0_WSA0_WSB0.RD_b2_to_RAM_1.RD[2] RAM_1_CE0_FE0_PR0_WSA0_WSB0[0].RD_b3[0]-&gt;RAM_1_CE0_FE0_PR0_WSA0_WSB0.RD_b3_to_RAM_1.RD[3] RAM_1_CE0_FE0_PR0_WSA0_WSB0[0].RD_b4[0]-&gt;RAM_1_CE0_FE0_PR0_WSA0_WSB0.RD_b4_to_RAM_1.RD[4] RAM_1_CE0_FE0_PR0_WSA0_WSB0[0].RD_b5[0]-&gt;RAM_1_CE0_FE0_PR0_WSA0_WSB0.RD_b5_to_RAM_1.RD[5] RAM_1_CE0_FE0_PR0_WSA0_WSB0[0].RD_b6[0]-&gt;RAM_1_CE0_FE0_PR0_WSA0_WSB0.RD_b6_to_RAM_1.RD[6] RAM_1_CE0_FE0_PR0_WSA0_WSB0[0].RD_b7[0]-&gt;RAM_1_CE0_FE0_PR0_WSA0_WSB0.RD_b7_to_RAM_1.RD[7] open open open open open open open open open open</port>
				</outputs>
				<clocks>
					<port name="CLK1">RAM.CLK1_1[0]-&gt;RAM.CLK1_1_to_RAM_1.CLK1</port>
					<port name="CLK2">RAM.CLK2_1[0]-&gt;RAM.CLK2_1_to_RAM_1.CLK2</port>
				</clocks>
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RAM_0" instance="RAM_1_CE0_FE0_PR0_WSA0_WSB0[0]">
					<attributes>
						<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:194.16-204.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x8_1024x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:468.6-537.19|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v:107.18-212.10"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="INIT">000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101</parameter>
					</parameters>
					<inputs>
						<port name="A1_b0">RAM_1.A1[0]-&gt;RAM_1.A1[0]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A1_b0</port>
						<port name="A1_b1">RAM_1.A1[1]-&gt;RAM_1.A1[1]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A1_b1</port>
						<port name="A1_b10">RAM_1.A1[10]-&gt;RAM_1.A1[10]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A1_b10</port>
						<port name="A1_b2">RAM_1.A1[2]-&gt;RAM_1.A1[2]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A1_b2</port>
						<port name="A1_b3">RAM_1.A1[3]-&gt;RAM_1.A1[3]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A1_b3</port>
						<port name="A1_b4">RAM_1.A1[4]-&gt;RAM_1.A1[4]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A1_b4</port>
						<port name="A1_b5">RAM_1.A1[5]-&gt;RAM_1.A1[5]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A1_b5</port>
						<port name="A1_b6">RAM_1.A1[6]-&gt;RAM_1.A1[6]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A1_b6</port>
						<port name="A1_b7">RAM_1.A1[7]-&gt;RAM_1.A1[7]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A1_b7</port>
						<port name="A1_b8">RAM_1.A1[8]-&gt;RAM_1.A1[8]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A1_b8</port>
						<port name="A1_b9">RAM_1.A1[9]-&gt;RAM_1.A1[9]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A1_b9</port>
						<port name="A2_b0">RAM_1.A2[0]-&gt;RAM_1.A2[0]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A2_b0</port>
						<port name="A2_b1">RAM_1.A2[1]-&gt;RAM_1.A2[1]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A2_b1</port>
						<port name="A2_b10">RAM_1.A2[10]-&gt;RAM_1.A2[10]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A2_b10</port>
						<port name="A2_b2">RAM_1.A2[2]-&gt;RAM_1.A2[2]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A2_b2</port>
						<port name="A2_b3">RAM_1.A2[3]-&gt;RAM_1.A2[3]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A2_b3</port>
						<port name="A2_b4">RAM_1.A2[4]-&gt;RAM_1.A2[4]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A2_b4</port>
						<port name="A2_b5">RAM_1.A2[5]-&gt;RAM_1.A2[5]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A2_b5</port>
						<port name="A2_b6">RAM_1.A2[6]-&gt;RAM_1.A2[6]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A2_b6</port>
						<port name="A2_b7">RAM_1.A2[7]-&gt;RAM_1.A2[7]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A2_b7</port>
						<port name="A2_b8">RAM_1.A2[8]-&gt;RAM_1.A2[8]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A2_b8</port>
						<port name="A2_b9">RAM_1.A2[9]-&gt;RAM_1.A2[9]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.A2_b9</port>
						<port name="ASYNC_FLUSH">RAM_1.ASYNC_FLUSH[0]-&gt;RAM_1.ASYNC_FLUSH_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.ASYNC_FLUSH</port>
						<port name="CLK1EN">RAM_1.CLK1EN[0]-&gt;RAM_1.CLK1EN_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.CLK1EN</port>
						<port name="CLK2EN">RAM_1.CLK2EN[0]-&gt;RAM_1.CLK2EN_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.CLK2EN</port>
						<port name="CONCAT_EN">RAM_1.CONCAT_EN[0]-&gt;RAM_1.CONCAT_EN_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.CONCAT_EN</port>
						<port name="CS1">RAM_1.CS1[0]-&gt;RAM_1.CS1_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.CS1</port>
						<port name="CS2">RAM_1.CS2[0]-&gt;RAM_1.CS2_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.CS2</port>
						<port name="DIR">RAM_1.DIR[0]-&gt;RAM_1.DIR_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.DIR</port>
						<port name="DS">RAM_1.DS[0]-&gt;RAM_1.DS_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.DS</port>
						<port name="DS_RB1">RAM_1.DS_RB1[0]-&gt;RAM_1.DS_RB1_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.DS_RB1</port>
						<port name="FIFO_EN">RAM_1.FIFO_EN[0]-&gt;RAM_1.FIFO_EN_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.FIFO_EN</port>
						<port name="LS">RAM_1.LS[0]-&gt;RAM_1.LS_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.LS</port>
						<port name="LS_RB1">RAM_1.LS_RB1[0]-&gt;RAM_1.LS_RB1_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.LS_RB1</port>
						<port name="P1">RAM_1.P1[0]-&gt;RAM_1.P1_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.P1</port>
						<port name="P2">RAM_1.P2[0]-&gt;RAM_1.P2_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.P2</port>
						<port name="PIPELINE_RD">RAM_1.PIPELINE_RD[0]-&gt;RAM_1.PIPELINE_RD_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.PIPELINE_RD</port>
						<port name="RMA_b0">RAM_1.RMA[0]-&gt;RAM_1.RMA[0]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.RMA_b0</port>
						<port name="RMA_b1">RAM_1.RMA[1]-&gt;RAM_1.RMA[1]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.RMA_b1</port>
						<port name="RMA_b2">RAM_1.RMA[2]-&gt;RAM_1.RMA[2]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.RMA_b2</port>
						<port name="RMA_b3">RAM_1.RMA[3]-&gt;RAM_1.RMA[3]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.RMA_b3</port>
						<port name="RMB_b0">RAM_1.RMB[0]-&gt;RAM_1.RMB[0]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.RMB_b0</port>
						<port name="RMB_b1">RAM_1.RMB[1]-&gt;RAM_1.RMB[1]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.RMB_b1</port>
						<port name="RMB_b2">RAM_1.RMB[2]-&gt;RAM_1.RMB[2]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.RMB_b2</port>
						<port name="RMB_b3">RAM_1.RMB[3]-&gt;RAM_1.RMB[3]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.RMB_b3</port>
						<port name="RMEA">RAM_1.RMEA[0]-&gt;RAM_1.RMEA_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.RMEA</port>
						<port name="RMEB">RAM_1.RMEB[0]-&gt;RAM_1.RMEB_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.RMEB</port>
						<port name="SD">RAM_1.SD[0]-&gt;RAM_1.SD_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.SD</port>
						<port name="SD_RB1">RAM_1.SD_RB1[0]-&gt;RAM_1.SD_RB1_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.SD_RB1</port>
						<port name="SYNC_FIFO">RAM_1.SYNC_FIFO[0]-&gt;RAM_1.SYNC_FIFO_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.SYNC_FIFO</port>
						<port name="TEST1A">RAM_1.TEST1A[0]-&gt;RAM_1.TEST1A_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.TEST1A</port>
						<port name="TEST1B">RAM_1.TEST1B[0]-&gt;RAM_1.TEST1B_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.TEST1B</port>
						<port name="WD_b0">RAM_1.WD[0]-&gt;RAM_1.WD[0]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b0</port>
						<port name="WD_b1">RAM_1.WD[1]-&gt;RAM_1.WD[1]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b1</port>
						<port name="WD_b10">RAM_1.WD[10]-&gt;RAM_1.WD[10]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b10</port>
						<port name="WD_b11">RAM_1.WD[11]-&gt;RAM_1.WD[11]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b11</port>
						<port name="WD_b12">RAM_1.WD[12]-&gt;RAM_1.WD[12]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b12</port>
						<port name="WD_b13">RAM_1.WD[13]-&gt;RAM_1.WD[13]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b13</port>
						<port name="WD_b14">RAM_1.WD[14]-&gt;RAM_1.WD[14]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b14</port>
						<port name="WD_b15">RAM_1.WD[15]-&gt;RAM_1.WD[15]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b15</port>
						<port name="WD_b16">RAM_1.WD[16]-&gt;RAM_1.WD[16]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b16</port>
						<port name="WD_b17">RAM_1.WD[17]-&gt;RAM_1.WD[17]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b17</port>
						<port name="WD_b2">RAM_1.WD[2]-&gt;RAM_1.WD[2]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b2</port>
						<port name="WD_b3">RAM_1.WD[3]-&gt;RAM_1.WD[3]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b3</port>
						<port name="WD_b4">RAM_1.WD[4]-&gt;RAM_1.WD[4]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b4</port>
						<port name="WD_b5">RAM_1.WD[5]-&gt;RAM_1.WD[5]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b5</port>
						<port name="WD_b6">RAM_1.WD[6]-&gt;RAM_1.WD[6]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b6</port>
						<port name="WD_b7">RAM_1.WD[7]-&gt;RAM_1.WD[7]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b7</port>
						<port name="WD_b8">RAM_1.WD[8]-&gt;RAM_1.WD[8]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b8</port>
						<port name="WD_b9">RAM_1.WD[9]-&gt;RAM_1.WD[9]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WD_b9</port>
						<port name="WEN1_b0">RAM_1.WEN1[0]-&gt;RAM_1.WEN1[0]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WEN1_b0</port>
						<port name="WEN1_b1">RAM_1.WEN1[1]-&gt;RAM_1.WEN1[1]_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WEN1_b1</port>
						<port name="WIDTH_SELECT1">RAM_1.WIDTH_SELECT1[0]-&gt;RAM_1.WIDTH_SELECT1_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WIDTH_SELECT1 RAM_1.WIDTH_SELECT1[1]-&gt;RAM_1.WIDTH_SELECT1_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WIDTH_SELECT1</port>
						<port name="WIDTH_SELECT2">RAM_1.WIDTH_SELECT2[0]-&gt;RAM_1.WIDTH_SELECT2_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WIDTH_SELECT2 RAM_1.WIDTH_SELECT2[1]-&gt;RAM_1.WIDTH_SELECT2_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.WIDTH_SELECT2</port>
					</inputs>
					<outputs>
						<port name="Almost_Empty">open</port>
						<port name="Almost_Full">open</port>
						<port name="POP_FLAG_b0">open</port>
						<port name="POP_FLAG_b1">open</port>
						<port name="POP_FLAG_b2">open</port>
						<port name="POP_FLAG_b3">open</port>
						<port name="PUSH_FLAG_b0">open</port>
						<port name="PUSH_FLAG_b1">open</port>
						<port name="PUSH_FLAG_b2">open</port>
						<port name="PUSH_FLAG_b3">open</port>
						<port name="RD_b0">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(0)</port>
						<port name="RD_b1">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(1)</port>
						<port name="RD_b10">open</port>
						<port name="RD_b11">open</port>
						<port name="RD_b12">open</port>
						<port name="RD_b13">open</port>
						<port name="RD_b14">open</port>
						<port name="RD_b15">open</port>
						<port name="RD_b16">open</port>
						<port name="RD_b17">open</port>
						<port name="RD_b2">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(2)</port>
						<port name="RD_b3">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(3)</port>
						<port name="RD_b4">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(4)</port>
						<port name="RD_b5">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(5)</port>
						<port name="RD_b6">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(6)</port>
						<port name="RD_b7">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(7)</port>
						<port name="RD_b8">open</port>
						<port name="RD_b9">open</port>
					</outputs>
					<clocks>
						<port name="CLK1">RAM_1.CLK1[0]-&gt;RAM_1.CLK1_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.CLK1</port>
						<port name="CLK2">RAM_1.CLK2[0]-&gt;RAM_1.CLK2_to_RAM_1_CE0_FE0_PR0_WSA0_WSB0.CLK2</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_bipad_I0" instance="PB-BIDIR[5]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TAB</port>
			<port name="BIDIR0_INEN">$true</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">BIDIR[0].IZ[0]-&gt;BIDIR[0].IZ_to_PB-BIDIR.BIDIR0_IZ</port>
		</outputs>
		<clocks />
		<block name="u_AL4S3B_FPGA_IP.u_bipad_I0" instance="BIDIR[0]" mode="INOUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">INOUT[0].IZ[0]-&gt;BIDIR-IZ</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="u_AL4S3B_FPGA_IP.u_bipad_I0" instance="INOUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;INOUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;INOUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;INOUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">bidir[0].I_DAT[0]-&gt;INOUT-IZ</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="u_AL4S3B_FPGA_IP.u_bipad_I0" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:283.7-283.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="DS">0</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="ESEL">1</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">INOUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">inpad[0].inpad[0]-&gt;bidir-I_PAD_$inp</port>
						<port name="O_DAT">INOUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">INOUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.TAB</port>
						<port name="O_PAD_$out">GPIO_PIN(0)_$out</port>
					</outputs>
					<clocks />
				</block>
				<block name="GPIO_PIN(0)_$inp" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">GPIO_PIN(0)_$inp</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:GPIO_PIN(0)_$out" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_bipad_I1" instance="PB-BIDIR[6]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TAB</port>
			<port name="BIDIR0_INEN">$true</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">BIDIR[0].IZ[0]-&gt;BIDIR[0].IZ_to_PB-BIDIR.BIDIR0_IZ</port>
		</outputs>
		<clocks />
		<block name="u_AL4S3B_FPGA_IP.u_bipad_I1" instance="BIDIR[0]" mode="INOUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">INOUT[0].IZ[0]-&gt;BIDIR-IZ</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="u_AL4S3B_FPGA_IP.u_bipad_I1" instance="INOUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;INOUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;INOUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;INOUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">bidir[0].I_DAT[0]-&gt;INOUT-IZ</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="u_AL4S3B_FPGA_IP.u_bipad_I1" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:284.7-284.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="DS">0</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="ESEL">1</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">INOUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">inpad[0].inpad[0]-&gt;bidir-I_PAD_$inp</port>
						<port name="O_DAT">INOUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">INOUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.TAB</port>
						<port name="O_PAD_$out">GPIO_PIN(1)_$out</port>
					</outputs>
					<clocks />
				</block>
				<block name="GPIO_PIN(1)_$inp" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">GPIO_PIN(1)_$inp</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:GPIO_PIN(1)_$out" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_bipad_I2" instance="PB-BIDIR[7]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TAB</port>
			<port name="BIDIR0_INEN">$true</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">BIDIR[0].IZ[0]-&gt;BIDIR[0].IZ_to_PB-BIDIR.BIDIR0_IZ</port>
		</outputs>
		<clocks />
		<block name="u_AL4S3B_FPGA_IP.u_bipad_I2" instance="BIDIR[0]" mode="INOUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">INOUT[0].IZ[0]-&gt;BIDIR-IZ</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="u_AL4S3B_FPGA_IP.u_bipad_I2" instance="INOUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;INOUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;INOUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;INOUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">bidir[0].I_DAT[0]-&gt;INOUT-IZ</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="u_AL4S3B_FPGA_IP.u_bipad_I2" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:285.7-285.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="DS">0</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="ESEL">1</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">INOUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">inpad[0].inpad[0]-&gt;bidir-I_PAD_$inp</port>
						<port name="O_DAT">INOUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">INOUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.TAB</port>
						<port name="O_PAD_$out">GPIO_PIN(2)_$out</port>
					</outputs>
					<clocks />
				</block>
				<block name="GPIO_PIN(2)_$inp" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">GPIO_PIN(2)_$inp</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:GPIO_PIN(2)_$out" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_bipad_I3" instance="PB-BIDIR[8]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TAB</port>
			<port name="BIDIR0_INEN">$true</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">BIDIR[0].IZ[0]-&gt;BIDIR[0].IZ_to_PB-BIDIR.BIDIR0_IZ</port>
		</outputs>
		<clocks />
		<block name="u_AL4S3B_FPGA_IP.u_bipad_I3" instance="BIDIR[0]" mode="INOUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">INOUT[0].IZ[0]-&gt;BIDIR-IZ</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="u_AL4S3B_FPGA_IP.u_bipad_I3" instance="INOUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;INOUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;INOUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;INOUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">bidir[0].I_DAT[0]-&gt;INOUT-IZ</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="u_AL4S3B_FPGA_IP.u_bipad_I3" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:286.7-286.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="DS">0</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="ESEL">1</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">INOUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">inpad[0].inpad[0]-&gt;bidir-I_PAD_$inp</port>
						<port name="O_DAT">INOUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">INOUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.TAB</port>
						<port name="O_PAD_$out">GPIO_PIN(3)_$out</port>
					</outputs>
					<clocks />
				</block>
				<block name="GPIO_PIN(3)_$inp" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">GPIO_PIN(3)_$inp</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:GPIO_PIN(3)_$out" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_bipad_I4" instance="PB-BIDIR[9]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TAB</port>
			<port name="BIDIR0_INEN">$true</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">BIDIR[0].IZ[0]-&gt;BIDIR[0].IZ_to_PB-BIDIR.BIDIR0_IZ</port>
		</outputs>
		<clocks />
		<block name="u_AL4S3B_FPGA_IP.u_bipad_I4" instance="BIDIR[0]" mode="INOUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">INOUT[0].IZ[0]-&gt;BIDIR-IZ</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="u_AL4S3B_FPGA_IP.u_bipad_I4" instance="INOUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;INOUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;INOUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;INOUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">bidir[0].I_DAT[0]-&gt;INOUT-IZ</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="u_AL4S3B_FPGA_IP.u_bipad_I4" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:287.7-287.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="DS">0</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="ESEL">1</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">INOUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">inpad[0].inpad[0]-&gt;bidir-I_PAD_$inp</port>
						<port name="O_DAT">INOUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">INOUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.TAB</port>
						<port name="O_PAD_$out">GPIO_PIN(4)_$out</port>
					</outputs>
					<clocks />
				</block>
				<block name="GPIO_PIN(4)_$inp" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">GPIO_PIN(4)_$inp</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:GPIO_PIN(4)_$out" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_bipad_I5" instance="PB-BIDIR[10]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TAB</port>
			<port name="BIDIR0_INEN">$true</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">BIDIR[0].IZ[0]-&gt;BIDIR[0].IZ_to_PB-BIDIR.BIDIR0_IZ</port>
		</outputs>
		<clocks />
		<block name="u_AL4S3B_FPGA_IP.u_bipad_I5" instance="BIDIR[0]" mode="INOUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">INOUT[0].IZ[0]-&gt;BIDIR-IZ</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="u_AL4S3B_FPGA_IP.u_bipad_I5" instance="INOUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;INOUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;INOUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;INOUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">bidir[0].I_DAT[0]-&gt;INOUT-IZ</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="u_AL4S3B_FPGA_IP.u_bipad_I5" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:288.7-288.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="DS">0</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="ESEL">1</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">INOUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">inpad[0].inpad[0]-&gt;bidir-I_PAD_$inp</port>
						<port name="O_DAT">INOUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">INOUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.TAB</port>
						<port name="O_PAD_$out">GPIO_PIN(5)_$out</port>
					</outputs>
					<clocks />
				</block>
				<block name="GPIO_PIN(5)_$inp" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">GPIO_PIN(5)_$inp</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:GPIO_PIN(5)_$out" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_bipad_I6" instance="PB-BIDIR[11]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TAB</port>
			<port name="BIDIR0_INEN">$true</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">BIDIR[0].IZ[0]-&gt;BIDIR[0].IZ_to_PB-BIDIR.BIDIR0_IZ</port>
		</outputs>
		<clocks />
		<block name="u_AL4S3B_FPGA_IP.u_bipad_I6" instance="BIDIR[0]" mode="INOUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">INOUT[0].IZ[0]-&gt;BIDIR-IZ</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="u_AL4S3B_FPGA_IP.u_bipad_I6" instance="INOUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;INOUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;INOUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;INOUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">bidir[0].I_DAT[0]-&gt;INOUT-IZ</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="u_AL4S3B_FPGA_IP.u_bipad_I6" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:289.7-289.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="DS">0</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="ESEL">1</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">INOUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">inpad[0].inpad[0]-&gt;bidir-I_PAD_$inp</port>
						<port name="O_DAT">INOUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">INOUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.TAB</port>
						<port name="O_PAD_$out">GPIO_PIN(6)_$out</port>
					</outputs>
					<clocks />
				</block>
				<block name="GPIO_PIN(6)_$inp" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">GPIO_PIN(6)_$inp</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:GPIO_PIN(6)_$out" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_bipad_I7" instance="PB-BIDIR[12]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TAB</port>
			<port name="BIDIR0_INEN">$true</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TAB</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">BIDIR[0].IZ[0]-&gt;BIDIR[0].IZ_to_PB-BIDIR.BIDIR0_IZ</port>
		</outputs>
		<clocks />
		<block name="u_AL4S3B_FPGA_IP.u_bipad_I7" instance="BIDIR[0]" mode="INOUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">INOUT[0].IZ[0]-&gt;BIDIR-IZ</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="u_AL4S3B_FPGA_IP.u_bipad_I7" instance="INOUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;INOUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;INOUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;INOUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">bidir[0].I_DAT[0]-&gt;INOUT-IZ</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="u_AL4S3B_FPGA_IP.u_bipad_I7" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:290.7-290.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="DS">0</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="ESEL">1</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">INOUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">inpad[0].inpad[0]-&gt;bidir-I_PAD_$inp</port>
						<port name="O_DAT">INOUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">INOUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.TAB</port>
						<port name="O_PAD_$out">GPIO_PIN(7)_$out</port>
					</outputs>
					<clocks />
				</block>
				<block name="GPIO_PIN(7)_$inp" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">GPIO_PIN(7)_$inp</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:GPIO_PIN(7)_$out" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.c_frag" instance="PB-LOGIC[13]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.c_frag" instance="PB-LOGIC[14]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.c_frag" instance="PB-LOGIC[15]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.c_frag" instance="PB-LOGIC[16]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.c_frag" instance="PB-LOGIC[17]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.c_frag" instance="PB-LOGIC[18]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.c_frag" instance="PB-LOGIC[19]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.c_frag" instance="PB-LOGIC[20]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.c_frag" instance="PB-LOGIC[21]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.c_frag" instance="PB-LOGIC[22]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.c_frag" instance="PB-LOGIC[23]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.c_frag" instance="PB-LOGIC[24]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.c_frag" instance="PB-LOGIC[25]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.c_frag" instance="PB-LOGIC[26]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.c_frag" instance="PB-LOGIC[27]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.c_frag" instance="PB-LOGIC[28]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag" instance="PB-LOGIC[29]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag" instance="PB-LOGIC[30]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.t_frag" instance="PB-LOGIC[31]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XAB</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XAB</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_dffc_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_dffc_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_dffc_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:151.1-161.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.t_frag" instance="PB-LOGIC[32]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XAB</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag" instance="PB-LOGIC[33]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_QST">$false</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS</port>
			<port name="LOGIC0_TB1">$true</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag" instance="PB-LOGIC[34]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$true</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">$false</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XAB</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">open</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">open</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">open</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">open</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">open</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1)</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1" instance="q_frag_modes[0]" mode="INT">
					<inputs>
						<port name="CZI">c_frag_modes[0].CZ[0]-&gt;q_frag_modes-CZI</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">open</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">INT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1" instance="INT[0]" mode="default">
						<inputs>
							<port name="CZI">q_frag_modes.CZI[0]-&gt;INT-CZI</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;INT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;INT-QCK</port>
							<port name="QDI">open</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;INT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;INT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;INT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;INT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;INT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">INT.QDS[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">INT.FAKE_CONST[0]-&gt;q_frag-CONST1</port>
								<port name="QD">INT.CZI[0]-&gt;q_frag-QD</port>
								<port name="QEN">INT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">INT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">INT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1</port>
							</outputs>
							<clocks>
								<port name="QCK">INT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.t_frag" instance="PB-LOGIC[35]" mode="default">
		<inputs>
			<port name="FAKE_CONST">$false</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB</port>
			<port name="LOGIC0_QDS">$true</port>
			<port name="LOGIC0_QEN">$true</port>
			<port name="LOGIC0_QRT">$false</port>
			<port name="LOGIC0_QST">u_AL4S3B_FPGA_IP.WB_RST</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">LOGIC[0].QZ[0]-&gt;LOGIC[0].QZ_to_PB-LOGIC.LOGIC0_QZ</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">u_AL4S3B_FPGA_IP.WB_CLK</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">PB-LOGIC.FAKE_CONST[0]-&gt;PB-LOGIC.FAKE_CONST_to_LOGIC[0].FAKE_CONST</port>
				<port name="FS">open</port>
				<port name="QCK">PB-LOGIC.LOGIC0_QCK[0]-&gt;PB-LOGIC.LOGIC0_QCK_to_LOGIC[0].QCK</port>
				<port name="QDI">PB-LOGIC.LOGIC0_QDI[0]-&gt;PB-LOGIC.LOGIC0_QDI_to_LOGIC[0].QDI</port>
				<port name="QDS">PB-LOGIC.LOGIC0_QDS[0]-&gt;PB-LOGIC.LOGIC0_QDS_to_LOGIC[0].QDS</port>
				<port name="QEN">PB-LOGIC.LOGIC0_QEN[0]-&gt;PB-LOGIC.LOGIC0_QEN_to_LOGIC[0].QEN</port>
				<port name="QRT">PB-LOGIC.LOGIC0_QRT[0]-&gt;PB-LOGIC.LOGIC0_QRT_to_LOGIC[0].QRT</port>
				<port name="QST">PB-LOGIC.LOGIC0_QST[0]-&gt;PB-LOGIC.LOGIC0_QST_to_LOGIC[0].QST</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">FRAGS[0].QZ[0]-&gt;LOGIC-QZ</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">LOGIC.FAKE_CONST[0]-&gt;FRAGS-FAKE_CONST</port>
					<port name="FS">open</port>
					<port name="QCK">LOGIC.QCK[0]-&gt;FRAGS-QCK</port>
					<port name="QDI">LOGIC.QDI[0]-&gt;FRAGS-QDI</port>
					<port name="QDS">LOGIC.QDS[0]-&gt;FRAGS-QDS</port>
					<port name="QEN">LOGIC.QEN[0]-&gt;FRAGS-QEN</port>
					<port name="QRT">LOGIC.QRT[0]-&gt;FRAGS-QRT</port>
					<port name="QST">LOGIC.QST[0]-&gt;FRAGS-QST</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">q_frag_modes[0].QZ[0]-&gt;FRAGS-QZ</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2" instance="q_frag_modes[0]" mode="EXT">
					<inputs>
						<port name="CZI">open</port>
						<port name="FAKE_CONST">FRAGS.FAKE_CONST[0]-&gt;q_frag_modes-FAKE_CONST</port>
						<port name="QCK">FRAGS.QCK[0]-&gt;q_frag_modes-QCK</port>
						<port name="QDI">FRAGS.QDI[0]-&gt;q_frag_modes-QDI</port>
						<port name="QDS">FRAGS.QDS[0]-&gt;q_frag_modes-QDS</port>
						<port name="QEN">FRAGS.QEN[0]-&gt;q_frag_modes-QEN</port>
						<port name="QRT">FRAGS.QRT[0]-&gt;q_frag_modes-QRT</port>
						<port name="QST">FRAGS.QST[0]-&gt;q_frag_modes-QST</port>
					</inputs>
					<outputs>
						<port name="QZ">EXT[0].QZ[0]-&gt;q_frag_modes-QZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2" instance="EXT[0]" mode="default">
						<inputs>
							<port name="CZI">open</port>
							<port name="FAKE_CONST">q_frag_modes.FAKE_CONST[0]-&gt;EXT-FAKE_CONST</port>
							<port name="QCK">q_frag_modes.QCK[0]-&gt;EXT-QCK</port>
							<port name="QDI">q_frag_modes.QDI[0]-&gt;EXT-QDI</port>
							<port name="QDS">q_frag_modes.QDS[0]-&gt;EXT-QDS</port>
							<port name="QEN">q_frag_modes.QEN[0]-&gt;EXT-QEN</port>
							<port name="QRT">q_frag_modes.QRT[0]-&gt;EXT-QRT</port>
							<port name="QST">q_frag_modes.QST[0]-&gt;EXT-QST</port>
						</inputs>
						<outputs>
							<port name="QZ">q_frag[0].QZ[0]-&gt;EXT-QZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2" instance="q_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="Z_QCKS">1</parameter>
							</parameters>
							<inputs>
								<port name="CONST0">EXT.FAKE_CONST[0]-&gt;q_frag-CONST0</port>
								<port name="CONST1">EXT.QDS[0]-&gt;q_frag-CONST1</port>
								<port name="QD">EXT.QDI[0]-&gt;q_frag-QD</port>
								<port name="QEN">EXT.QEN[0]-&gt;q_frag-QEN</port>
								<port name="QRT">EXT.QRT[0]-&gt;q_frag-QRT</port>
								<port name="QST">EXT.QST[0]-&gt;q_frag-QST</port>
							</inputs>
							<outputs>
								<port name="QZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS</port>
							</outputs>
							<clocks>
								<port name="QCK">EXT.QCK[0]-&gt;q_frag-QCK</port>
							</clocks>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.t_frag" instance="PB-LOGIC[36]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM2_Wr_Dcd</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.t_frag" instance="PB-LOGIC[37]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(9)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(9)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_9_B</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.t_frag" instance="PB-LOGIC[38]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.XA2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.t_frag" instance="PB-LOGIC[39]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM4_Wr_Dcd</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.t_frag" instance="PB-LOGIC[40]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XA2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XA2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.t_frag" instance="PB-LOGIC[41]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_STB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[42]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT4_O_9.TBS</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O.c_frag" instance="PB-LOGIC[43]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">WBs_RD_DAT_LUT4_O_9.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(31)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_1.c_frag" instance="PB-LOGIC[44]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_1_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT4_O_6_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_1_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_1_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT4_O_6_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_1.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_1.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_1.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_1.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_1.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(30)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_10.c_frag" instance="PB-LOGIC[45]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT4_O_9.TBS</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_10_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_10_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT4_O_9.TBS</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_10_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">WBs_RD_DAT_LUT4_O_5_I3</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_10.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_10.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_10.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_10.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_10.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(16)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_2.c_frag" instance="PB-LOGIC[46]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT4_O_9.TBS</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_2_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_2_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT4_O_9.TBS</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_2_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">WBs_RD_DAT_LUT4_O_5_I3</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_2.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_2.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_2.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_2.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_2.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(28)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_3.c_frag" instance="PB-LOGIC[47]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_3_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_3_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_3_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">WBs_RD_DAT_LUT4_O_9.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_3.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_3.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_3.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_3.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_3.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(27)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_4.c_frag" instance="PB-LOGIC[48]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT4_O_9.TBS</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_4_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_4_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT4_O_9.TBS</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_4_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">WBs_RD_DAT_LUT4_O_5_I3</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_4.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_4.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_4.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_4.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_4.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(25)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_5.c_frag" instance="PB-LOGIC[49]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT4_O_9.TBS</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_5_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_5_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT4_O_9.TBS</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_5_I0</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">WBs_RD_DAT_LUT4_O_5_I3</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_5.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_5.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_5.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_5.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_5.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(23)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_6.c_frag" instance="PB-LOGIC[50]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_6_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT4_O_6_I2</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_6_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_6_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_LUT4_O_6_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_6.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_6.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_6.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_6.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_6.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(21)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.c_frag" instance="PB-LOGIC[51]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.XAB</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT4_O_5_I3</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.c_frag" instance="PB-LOGIC[52]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XSL</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_7.c_frag" instance="PB-LOGIC[53]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_7_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_7_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_7_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">WBs_RD_DAT_LUT4_O_9.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_7.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_7.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_7.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_7.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_7.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(20)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_8.c_frag" instance="PB-LOGIC[54]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_8_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_8_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_8_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">WBs_RD_DAT_LUT4_O_9.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_8.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_8.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_8.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_8.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_8.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(19)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_9.c_frag" instance="PB-LOGIC[55]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_9_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT4_O_9_I0</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_9_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">WBs_RD_DAT_LUT4_O_9.TBS</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_9.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_9.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_9.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_9.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_9.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(18)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux8x0_Q.c_frag" instance="PB-LOGIC[56]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(8)</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(8)</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8)</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(8)</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(8)</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux8x0_Q.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux8x0_Q.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux8x0_Q.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux8x0_Q.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux8x0_Q.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(8)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux8x0_Q_1.c_frag" instance="PB-LOGIC[57]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(7)</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(7)</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(7)</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(7)</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(7)</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(7)</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux8x0_Q_1.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux8x0_Q_1.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux8x0_Q_1.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux8x0_Q_1.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux8x0_Q_1.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(7)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux8x0_Q_2.c_frag" instance="PB-LOGIC[58]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(6)</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(6)</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(6)</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(6)</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(6)</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(6)</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux8x0_Q_2.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux8x0_Q_2.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux8x0_Q_2.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux8x0_Q_2.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux8x0_Q_2.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(6)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux8x0_Q_3.c_frag" instance="PB-LOGIC[59]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(5)</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(5)</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(5)</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(5)</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(5)</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(5)</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux8x0_Q_3.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux8x0_Q_3.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux8x0_Q_3.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux8x0_Q_3.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux8x0_Q_3.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(5)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux8x0_Q_4.c_frag" instance="PB-LOGIC[60]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(4)</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(4)</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(4)</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(4)</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(4)</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(4)</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux8x0_Q_4.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux8x0_Q_4.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux8x0_Q_4.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux8x0_Q_4.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux8x0_Q_4.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(4)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux8x0_Q_5.c_frag" instance="PB-LOGIC[61]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(3)</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(3)</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(3)</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(3)</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(3)</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(3)</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux8x0_Q_5.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux8x0_Q_5.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux8x0_Q_5.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux8x0_Q_5.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux8x0_Q_5.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(3)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux8x0_Q_6.c_frag" instance="PB-LOGIC[62]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(2)</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(2)</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(2)</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(2)</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(2)</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(2)</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux8x0_Q_6.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux8x0_Q_6.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux8x0_Q_6.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux8x0_Q_6.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux8x0_Q_6.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(2)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux8x0_Q_7.c_frag" instance="PB-LOGIC[63]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(1)</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(1)</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(1)</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(1)</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(1)</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(1)</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux8x0_Q_7.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux8x0_Q_7.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux8x0_Q_7.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux8x0_Q_7.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux8x0_Q_7.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(1)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux8x0_Q_8.c_frag" instance="PB-LOGIC[64]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(0)</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(0)</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(0)</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(0)</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0)</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(0)</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(0)</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux8x0_Q_8.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux8x0_Q_8.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux8x0_Q_8.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux8x0_Q_8.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux8x0_Q_8.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">WBs_RD_DAT(0)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.c_frag" instance="PB-LOGIC[65]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">1</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">1</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">1</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XSL</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.c_frag" instance="PB-LOGIC[66]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.c_frag" instance="PB-LOGIC[67]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(7)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.c_frag" instance="PB-LOGIC[68]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.c_frag" instance="PB-LOGIC[69]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(6)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.c_frag" instance="PB-LOGIC[70]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.c_frag" instance="PB-LOGIC[71]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(5)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.c_frag" instance="PB-LOGIC[72]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.c_frag" instance="PB-LOGIC[73]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(4)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.c_frag" instance="PB-LOGIC[74]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.c_frag" instance="PB-LOGIC[75]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(3)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.c_frag" instance="PB-LOGIC[76]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.c_frag" instance="PB-LOGIC[77]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(2)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.c_frag" instance="PB-LOGIC[78]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.c_frag" instance="PB-LOGIC[79]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">0</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">0</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(1)</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.c_frag" instance="PB-LOGIC[80]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.c_frag" instance="PB-LOGIC[81]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">0</parameter>
								<parameter name="TAS2">0</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">0</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.c_frag" instance="PB-LOGIC[82]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.c_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.c_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.c_frag" instance="c_frag_modes[0]" mode="SINGLE">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SINGLE[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.c_frag" instance="SINGLE[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SINGLE-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SINGLE-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SINGLE-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SINGLE-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SINGLE-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SINGLE-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SINGLE-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SINGLE-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SINGLE-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SINGLE-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SINGLE-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SINGLE-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SINGLE-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">c_frag[0].CZ[0]-&gt;SINGLE-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.c_frag" instance="c_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="TBS2">0</parameter>
								<parameter name="TBS1">1</parameter>
								<parameter name="TAS2">1</parameter>
								<parameter name="BAS1">1</parameter>
								<parameter name="BAS2">0</parameter>
								<parameter name="TAS1">1</parameter>
								<parameter name="BBS2">0</parameter>
								<parameter name="BBS1">1</parameter>
							</parameters>
							<inputs>
								<port name="BA1">SINGLE.BA1[0]-&gt;c_frag-BA1</port>
								<port name="BA2">SINGLE.BA2[0]-&gt;c_frag-BA2</port>
								<port name="BAB">SINGLE.BAB[0]-&gt;c_frag-BAB</port>
								<port name="BB1">SINGLE.BB1[0]-&gt;c_frag-BB1</port>
								<port name="BB2">SINGLE.BB2[0]-&gt;c_frag-BB2</port>
								<port name="BSL">SINGLE.BSL[0]-&gt;c_frag-BSL</port>
								<port name="TA1">SINGLE.TA1[0]-&gt;c_frag-TA1</port>
								<port name="TA2">SINGLE.TA2[0]-&gt;c_frag-TA2</port>
								<port name="TAB">SINGLE.TAB[0]-&gt;c_frag-TAB</port>
								<port name="TB1">SINGLE.TB1[0]-&gt;c_frag-TB1</port>
								<port name="TB2">SINGLE.TB2[0]-&gt;c_frag-TB2</port>
								<port name="TBS">SINGLE.TBS[0]-&gt;c_frag-TBS</port>
								<port name="TSL">SINGLE.TSL[0]-&gt;c_frag-TSL</port>
							</inputs>
							<outputs>
								<port name="CZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1</port>
								<port name="TZ">open</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WB_RST_LUT2_I0.t_frag" instance="PB-LOGIC[83]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">WB_RST_LUT2_I0.XAB</port>
			<port name="LOGIC0_BB1">$true</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">WB_RST_LUT2_I0.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_5_I3</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_mux4x0_Q_9_B</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_mux4x0_Q_9_C</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WB_RST_LUT2_I0.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WB_RST_LUT2_I0.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WB_RST_LUT2_I0.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WB_RST_LUT2_I0.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WB_RST_LUT2_I0.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_gclkbuff_reset_A</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_9.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT(9)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT2_O.t_frag" instance="PB-LOGIC[84]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(24)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.XSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT(24)</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT3_O.t_frag" instance="PB-LOGIC[85]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT3_O_I0</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT4_O_9.TBS</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_LUT3_O_I0</port>
			<port name="LOGIC0_BB2">WBs_RD_DAT_LUT3_O_I0</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(29)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT(29)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT3_O_I0_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.t_frag" instance="PB-LOGIC[86]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(16)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(26)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_10_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_C_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_C</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.t_frag" instance="PB-LOGIC[87]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(30)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(9)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_1_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_9_C_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_9_C</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.t_frag" instance="PB-LOGIC[88]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(28)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(10)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_2_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_8_C_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_8_C</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.t_frag" instance="PB-LOGIC[89]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(27)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(11)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_3_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_7_C_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_7_C</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.t_frag" instance="PB-LOGIC[90]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(25)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(12)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_4_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_6_C_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_6_C</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.t_frag" instance="PB-LOGIC[91]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(23)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(13)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_5_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_5_C_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_5_C</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.t_frag" instance="PB-LOGIC[92]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(21)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(14)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_6_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_4_C_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_4_C</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.t_frag" instance="PB-LOGIC[93]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$true</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_6_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.t_frag" instance="PB-LOGIC[94]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.t_frag" instance="PB-LOGIC[95]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.t_frag" instance="PB-LOGIC[96]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XSL</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XSL</port>
			<port name="LOGIC0_TAB">WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">1</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.t_frag" instance="PB-LOGIC[97]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.t_frag" instance="PB-LOGIC[98]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(20)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(15)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_7_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_3_C_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_3_C</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.t_frag" instance="PB-LOGIC[99]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(19)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(17)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_8_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_2_C_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_2_C</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.t_frag" instance="PB-LOGIC[100]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(18)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(22)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_9_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_1_C_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_1_C</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_LUT4_O_I0_LUT2_O.t_frag" instance="PB-LOGIC[101]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(31)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_mux4x0_Q_8_A</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_mux4x0_Q_4_B</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_mux4x0_Q_4_C</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_LUT4_O_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_LUT4_O_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_LUT4_O_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_LUT4_O_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_LUT4_O_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_LUT4_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_4.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT(14)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux4x0_Q.t_frag" instance="PB-LOGIC[102]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">WBs_RD_DAT_mux4x0_Q_A</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_mux4x0_Q_C</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux4x0_Q.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux4x0_Q.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux4x0_Q.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux4x0_Q.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux4x0_Q.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT(26)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_A_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_A</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux4x0_Q_1.t_frag" instance="PB-LOGIC[103]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_mux4x0_Q_1_C</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_LUT4_O_5_I3</port>
			<port name="LOGIC0_TA2">WBs_RD_DAT_mux4x0_Q_7_B</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_TB1">WBs_RD_DAT_mux4x0_Q_7_C</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux4x0_Q_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux4x0_Q_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux4x0_Q_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux4x0_Q_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux4x0_Q_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT(22)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_7.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT(11)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux4x0_Q_2.t_frag" instance="PB-LOGIC[104]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">WBs_RD_DAT_mux4x0_Q_2_A</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_mux4x0_Q_2_C</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
			<port name="LOGIC0_TB1">$true</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux4x0_Q_2.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux4x0_Q_2.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux4x0_Q_2.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux4x0_Q_2.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux4x0_Q_2.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT(17)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_2_A_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_2_A</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux4x0_Q_3.t_frag" instance="PB-LOGIC[105]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_mux4x0_Q_3_B</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_mux4x0_Q_3_C</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(15)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(15)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux4x0_Q_3.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux4x0_Q_3.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux4x0_Q_3.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux4x0_Q_3.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux4x0_Q_3.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT(15)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_3_B_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_3_B</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.t_frag" instance="PB-LOGIC[106]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(14)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(14)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(10)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(10)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_4_B</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_8_B_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_8_B</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux4x0_Q_5.t_frag" instance="PB-LOGIC[107]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">WBs_RD_DAT_LUT4_O_5_I3</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_mux4x0_Q_5_B</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_mux4x0_Q_5_C</port>
			<port name="LOGIC0_BB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(13)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(13)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux4x0_Q_5.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux4x0_Q_5.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux4x0_Q_5.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux4x0_Q_5.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux4x0_Q_5.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT(13)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_5_B_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_5_B</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux4x0_Q_6.t_frag" instance="PB-LOGIC[108]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">WBs_RD_DAT_mux4x0_Q_A</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_mux4x0_Q_6_B</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_mux4x0_Q_6_C</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(12)</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(12)</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux4x0_Q_6.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux4x0_Q_6.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux4x0_Q_6.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux4x0_Q_6.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux4x0_Q_6.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT(12)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_6_B_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_6_B</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.t_frag" instance="PB-LOGIC[109]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(11)</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(11)</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">1</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">1</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_7_B</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux4x0_Q_8.t_frag" instance="PB-LOGIC[110]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">WBs_RD_DAT_mux4x0_Q_8_A</port>
			<port name="LOGIC0_BA2">WBs_RD_DAT_mux4x0_Q_8_B</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O</port>
			<port name="LOGIC0_BB1">WBs_RD_DAT_mux4x0_Q_8_C</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TSL</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux4x0_Q_8.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux4x0_Q_8.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux4x0_Q_8.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux4x0_Q_8.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux4x0_Q_8.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT(10)</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_8_A_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">1</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_8_A</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.t_frag" instance="PB-LOGIC[111]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2</port>
							</outputs>
							<clocks />
						</block>
						<block name="WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.t_frag" instance="PB-LOGIC[112]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB</port>
			<port name="LOGIC0_BB1">$true</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.t_frag" instance="PB-LOGIC[113]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$true</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XSL</port>
			<port name="LOGIC0_BB1">$true</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB</port>
			<port name="LOGIC0_TB1">$true</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8)</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(8)</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.t_frag" instance="PB-LOGIC[114]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB</port>
			<port name="LOGIC0_BB1">$true</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL</port>
			<port name="LOGIC0_TB1">$true</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.XA2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.t_frag" instance="PB-LOGIC[115]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.t_frag" instance="PB-LOGIC[116]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.t_frag" instance="PB-LOGIC[117]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.t_frag" instance="PB-LOGIC[118]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$true</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.t_frag" instance="PB-LOGIC[119]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$true</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1</port>
			<port name="LOGIC0_BB1">$true</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$true</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.t_frag" instance="PB-LOGIC[120]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB</port>
			<port name="LOGIC0_BA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1</port>
			<port name="LOGIC0_BB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.t_frag" instance="PB-LOGIC[121]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XAB</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.t_frag" instance="PB-LOGIC[122]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(0)</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.XA2</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.t_frag" instance="PB-LOGIC[123]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$false</port>
			<port name="LOGIC0_TA2">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB</port>
			<port name="LOGIC0_TB1">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.XAB</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1_LUT3_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.t_frag" instance="PB-LOGIC[124]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$true</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1</port>
			<port name="LOGIC0_BB1">$true</port>
			<port name="LOGIC0_BB2">$true</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">$true</port>
			<port name="LOGIC0_TA2">$false</port>
			<port name="LOGIC0_TAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB</port>
			<port name="LOGIC0_TB1">$false</port>
			<port name="LOGIC0_TB2">$false</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">LOGIC[0].TZ[0]-&gt;LOGIC[0].TZ_to_PB-LOGIC.LOGIC0_TZ</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">PB-LOGIC.LOGIC0_TA1[0]-&gt;PB-LOGIC.LOGIC0_TA1_to_LOGIC[0].TA1</port>
				<port name="TA2">PB-LOGIC.LOGIC0_TA2[0]-&gt;PB-LOGIC.LOGIC0_TA2_to_LOGIC[0].TA2</port>
				<port name="TAB">PB-LOGIC.LOGIC0_TAB[0]-&gt;PB-LOGIC.LOGIC0_TAB_to_LOGIC[0].TAB</port>
				<port name="TB1">PB-LOGIC.LOGIC0_TB1[0]-&gt;PB-LOGIC.LOGIC0_TB1_to_LOGIC[0].TB1</port>
				<port name="TB2">PB-LOGIC.LOGIC0_TB2[0]-&gt;PB-LOGIC.LOGIC0_TB2_to_LOGIC[0].TB2</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">PB-LOGIC.LOGIC0_TSL[0]-&gt;PB-LOGIC.LOGIC0_TSL_to_LOGIC[0].TSL</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">FRAGS[0].TZ[0]-&gt;LOGIC-TZ</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">LOGIC.TA1[0]-&gt;FRAGS-TA1</port>
					<port name="TA2">LOGIC.TA2[0]-&gt;FRAGS-TA2</port>
					<port name="TAB">LOGIC.TAB[0]-&gt;FRAGS-TAB</port>
					<port name="TB1">LOGIC.TB1[0]-&gt;FRAGS-TB1</port>
					<port name="TB2">LOGIC.TB2[0]-&gt;FRAGS-TB2</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">LOGIC.TSL[0]-&gt;FRAGS-TSL</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">c_frag_modes[0].TZ[0]-&gt;FRAGS-TZ</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">FRAGS.TA1[0]-&gt;c_frag_modes-TA1</port>
						<port name="TA2">FRAGS.TA2[0]-&gt;c_frag_modes-TA2</port>
						<port name="TAB">FRAGS.TAB[0]-&gt;c_frag_modes-TAB</port>
						<port name="TB1">FRAGS.TB1[0]-&gt;c_frag_modes-TB1</port>
						<port name="TB2">FRAGS.TB2[0]-&gt;c_frag_modes-TB2</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">FRAGS.TSL[0]-&gt;c_frag_modes-TSL</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">SPLIT[0].TZ[0]-&gt;c_frag_modes-TZ</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">c_frag_modes.TA1[0]-&gt;SPLIT-TA1</port>
							<port name="TA2">c_frag_modes.TA2[0]-&gt;SPLIT-TA2</port>
							<port name="TAB">c_frag_modes.TAB[0]-&gt;SPLIT-TAB</port>
							<port name="TB1">c_frag_modes.TB1[0]-&gt;SPLIT-TB1</port>
							<port name="TB2">c_frag_modes.TB2[0]-&gt;SPLIT-TB2</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">c_frag_modes.TSL[0]-&gt;SPLIT-TSL</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">t_frag[0].XZ[0]-&gt;SPLIT-TZ</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O</port>
							</outputs>
							<clocks />
						</block>
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.t_frag" instance="t_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;t_frag-TBS</port>
								<port name="XA1">SPLIT.TA1[0]-&gt;t_frag-XA1</port>
								<port name="XA2">SPLIT.TA2[0]-&gt;t_frag-XA2</port>
								<port name="XAB">SPLIT.TAB[0]-&gt;t_frag-XAB</port>
								<port name="XB1">SPLIT.TB1[0]-&gt;t_frag-XB1</port>
								<port name="XB2">SPLIT.TB2[0]-&gt;t_frag-XB2</port>
								<port name="XSL">SPLIT.TSL[0]-&gt;t_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL</port>
							</outputs>
							<clocks />
						</block>
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag" instance="PB-LOGIC[125]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">$false</port>
			<port name="LOGIC0_BA2">$true</port>
			<port name="LOGIC0_BAB">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2</port>
			<port name="LOGIC0_BB1">$false</port>
			<port name="LOGIC0_BB2">$false</port>
			<port name="LOGIC0_BSL">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS1">0</parameter>
								<parameter name="XAS2">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="u_gclkbuff_clock" instance="PB-GMUX[126]" mode="default">
		<inputs>
			<port name="GMUX0_IS0">$true</port>
		</inputs>
		<outputs>
			<port name="GMUX0_IZ">GMUX[0].IZ[0]-&gt;GMUX[0].IZ_to_PB-GMUX.GMUX0_IZ</port>
		</outputs>
		<clocks>
			<port name="GMUX0_IC">Sys_Clk0</port>
			<port name="GMUX0_IP">open</port>
		</clocks>
		<block name="u_gclkbuff_clock" instance="GMUX[0]" mode="IC">
			<inputs>
				<port name="IC">PB-GMUX.GMUX0_IC[0]-&gt;PB-GMUX.GMUX0_IC_to_GMUX[0].IC</port>
				<port name="IP">open</port>
				<port name="IS0">PB-GMUX.GMUX0_IS0[0]-&gt;PB-GMUX.GMUX0_IS0_to_GMUX[0].IS0</port>
			</inputs>
			<outputs>
				<port name="IZ">IC[0].IZ[0]-&gt;GMUX-IZ</port>
			</outputs>
			<clocks />
			<block name="u_gclkbuff_clock" instance="IC[0]" mode="default">
				<inputs>
					<port name="IC">GMUX.IC[0]-&gt;IC-IC</port>
					<port name="IP">open</port>
					<port name="IS0">GMUX.IS0[0]-&gt;IC-IS0</port>
				</inputs>
				<outputs>
					<port name="IZ">gmux[0].IZ[0]-&gt;IC-IZ</port>
				</outputs>
				<clocks />
				<block name="u_gclkbuff_clock" instance="gmux[0]">
					<attributes>
						<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:175.10-175.76|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="IS0">IC.IS0[0]-&gt;gmux-IS0</port>
					</inputs>
					<outputs>
						<port name="IZ">u_AL4S3B_FPGA_IP.WB_CLK</port>
					</outputs>
					<clocks>
						<port name="IC">IC.IC[0]-&gt;gmux-IC</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="u_gclkbuff_reset" instance="PB-GMUX[127]" mode="default">
		<inputs>
			<port name="GMUX0_IS0">$true</port>
		</inputs>
		<outputs>
			<port name="GMUX0_IZ">GMUX[0].IZ[0]-&gt;GMUX[0].IZ_to_PB-GMUX.GMUX0_IZ</port>
		</outputs>
		<clocks>
			<port name="GMUX0_IC">u_gclkbuff_reset_A</port>
			<port name="GMUX0_IP">open</port>
		</clocks>
		<block name="u_gclkbuff_reset" instance="GMUX[0]" mode="IC">
			<inputs>
				<port name="IC">PB-GMUX.GMUX0_IC[0]-&gt;PB-GMUX.GMUX0_IC_to_GMUX[0].IC</port>
				<port name="IP">open</port>
				<port name="IS0">PB-GMUX.GMUX0_IS0[0]-&gt;PB-GMUX.GMUX0_IS0_to_GMUX[0].IS0</port>
			</inputs>
			<outputs>
				<port name="IZ">IC[0].IZ[0]-&gt;GMUX-IZ</port>
			</outputs>
			<clocks />
			<block name="u_gclkbuff_reset" instance="IC[0]" mode="default">
				<inputs>
					<port name="IC">GMUX.IC[0]-&gt;IC-IC</port>
					<port name="IP">open</port>
					<port name="IS0">GMUX.IS0[0]-&gt;IC-IS0</port>
				</inputs>
				<outputs>
					<port name="IZ">gmux[0].IZ[0]-&gt;IC-IZ</port>
				</outputs>
				<clocks />
				<block name="u_gclkbuff_reset" instance="gmux[0]">
					<attributes>
						<attribute name="src">"/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:174.10-174.74|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters />
					<inputs>
						<port name="IS0">IC.IS0[0]-&gt;gmux-IS0</port>
					</inputs>
					<outputs>
						<port name="IZ">u_AL4S3B_FPGA_IP.WB_RST</port>
					</outputs>
					<clocks>
						<port name="IC">IC.IC[0]-&gt;gmux-IC</port>
					</clocks>
				</block>
			</block>
		</block>
	</block>
	<block name="$false" instance="PB-SYN_GND[128]" mode="default">
		<inputs />
		<outputs>
			<port name="GND0_GND">GND[0].GND[0]-&gt;GND[0].GND_to_PB-SYN_GND.GND0_GND</port>
		</outputs>
		<clocks />
		<block name="$false" instance="GND[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="GND">$false</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$true" instance="PB-SYN_VCC[129]" mode="default">
		<inputs />
		<outputs>
			<port name="VCC0_VCC">VCC[0].VCC[0]-&gt;VCC[0].VCC_to_PB-SYN_VCC.VCC0_VCC</port>
		</outputs>
		<clocks />
		<block name="$true" instance="VCC[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="VCC">$true</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
