// Seed: 431212455
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    output wand  id_2
);
  assign id_2 = id_0;
  initial id_2 = 1 == id_0 ? {(1)} : id_0;
  id_4(
      (1)
  );
  assign id_2 = 1'h0;
endmodule
module module_1 (
    input  wire  id_0,
    output wire  id_1,
    input  tri1  id_2,
    output wire  id_3,
    input  uwire id_4,
    input  tri0  id_5
    , id_7
);
  assign id_3 = 1;
  module_0(
      id_0, id_5, id_3
  );
endmodule
