

================================================================
== Vivado HLS Report for 'yuv2rgb'
================================================================
* Date:           Sun Aug  2 15:34:23 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        yuv_filter.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 10.895 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40006|  2457606| 0.436 ms | 26.775 ms |  40006|  2457606|   none  |
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |    40003|  2457603|         5|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      4|       -|      -|    -|
|Expression       |        -|      0|       0|    450|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    144|    -|
|Register         |        0|      -|     345|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      4|     345|    626|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |yuv_filter_mac_mug8j_U43  |yuv_filter_mac_mug8j  | i0 + i1 * i2 |
    |yuv_filter_mac_muhbi_U44  |yuv_filter_mac_muhbi  | i0 + i1 * i2 |
    |yuv_filter_mac_muibs_U45  |yuv_filter_mac_muibs  | i0 * i1 + i2 |
    |yuv_filter_mul_mubkb_U42  |yuv_filter_mul_mubkb  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_623_p2                     |     *    |      0|  0|  51|           9|           8|
    |C_fu_261_p2                       |     +    |      0|  0|  15|           6|           9|
    |add_ln101_1_fu_536_p2             |     +    |      0|  0|  25|          18|          18|
    |add_ln102_1_fu_407_p2             |     +    |      0|  0|  25|          18|          18|
    |add_ln102_2_fu_417_p2             |     +    |      0|  0|  25|          18|          18|
    |add_ln102_fu_422_p2               |     +    |      0|  0|  26|          19|          19|
    |add_ln103_1_fu_328_p2             |     +    |      0|  0|  23|          23|          23|
    |add_ln103_fu_318_p2               |     +    |      0|  0|  23|          23|          23|
    |add_ln85_fu_251_p2                |     +    |      0|  0|  39|          32|           1|
    |x_fu_267_p2                       |     +    |      0|  0|  23|           1|          16|
    |y_fu_484_p2                       |     +    |      0|  0|  23|           1|          16|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln100_fu_367_p2              |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln101_fu_551_p2              |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln102_fu_438_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln85_fu_246_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln88_fu_273_p2               |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |or_ln100_fu_519_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln101_fu_583_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln102_fu_470_p2                |    or    |      0|  0|   2|           1|           1|
    |B_fu_476_p3                       |  select  |      0|  0|   8|           1|           8|
    |out_channels_ch1_d0               |  select  |      0|  0|   8|           1|           8|
    |out_channels_ch2_d0               |  select  |      0|  0|   8|           1|           8|
    |select_ln100_fu_512_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln101_fu_575_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln102_fu_462_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln94_1_fu_286_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln94_fu_278_p3             |  select  |      0|  0|  16|           1|           1|
    |D_fu_334_p2                       |    xor   |      0|  0|   9|           9|           8|
    |E_fu_339_p2                       |    xor   |      0|  0|   9|           9|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 450|         258|         292|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |ap_phi_mux_x_0_phi_fu_220_p4  |   9|          2|   16|         32|
    |ap_phi_mux_y_0_phi_fu_232_p4  |   9|          2|   16|         32|
    |in_channels_ch1_blk_n         |   9|          2|    1|          2|
    |in_channels_ch2_blk_n         |   9|          2|    1|          2|
    |in_channels_ch3_blk_n         |   9|          2|    1|          2|
    |in_height_blk_n               |   9|          2|    1|          2|
    |in_width_blk_n                |   9|          2|    1|          2|
    |indvar_flatten_reg_205        |   9|          2|   32|         64|
    |x_0_reg_216                   |   9|          2|   16|         32|
    |y_0_reg_228                   |   9|          2|   16|         32|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 144|         31|  105|        213|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |B_reg_705                |   8|   0|    8|          0|
    |C_reg_668                |   9|   0|    9|          0|
    |U_reg_658                |   8|   0|    8|          0|
    |V_reg_663                |   8|   0|    8|          0|
    |add_ln100_1_reg_688      |  18|   0|   18|          0|
    |add_ln100_reg_683        |  18|   0|   18|          0|
    |add_ln101_reg_700        |  17|   0|   17|          0|
    |add_ln103_1_reg_678      |  23|   0|   23|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |bound_reg_644            |  32|   0|   32|          0|
    |height_reg_637           |  16|   0|   16|          0|
    |icmp_ln100_reg_694       |   1|   0|    1|          0|
    |icmp_ln85_reg_649        |   1|   0|    1|          0|
    |indvar_flatten_reg_205   |  32|   0|   32|          0|
    |select_ln94_1_reg_673    |  16|   0|   16|          0|
    |width_reg_631            |  16|   0|   16|          0|
    |x_0_reg_216              |  16|   0|   16|          0|
    |y_0_reg_228              |  16|   0|   16|          0|
    |y_reg_710                |  16|   0|   16|          0|
    |icmp_ln85_reg_649        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 345|  32|  282|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|in_channels_ch1_dout       |  in |    8|   ap_fifo  |  in_channels_ch1 |    pointer   |
|in_channels_ch1_empty_n    |  in |    1|   ap_fifo  |  in_channels_ch1 |    pointer   |
|in_channels_ch1_read       | out |    1|   ap_fifo  |  in_channels_ch1 |    pointer   |
|in_channels_ch2_dout       |  in |    8|   ap_fifo  |  in_channels_ch2 |    pointer   |
|in_channels_ch2_empty_n    |  in |    1|   ap_fifo  |  in_channels_ch2 |    pointer   |
|in_channels_ch2_read       | out |    1|   ap_fifo  |  in_channels_ch2 |    pointer   |
|in_channels_ch3_dout       |  in |    8|   ap_fifo  |  in_channels_ch3 |    pointer   |
|in_channels_ch3_empty_n    |  in |    1|   ap_fifo  |  in_channels_ch3 |    pointer   |
|in_channels_ch3_read       | out |    1|   ap_fifo  |  in_channels_ch3 |    pointer   |
|in_width_dout              |  in |   16|   ap_fifo  |     in_width     |    pointer   |
|in_width_empty_n           |  in |    1|   ap_fifo  |     in_width     |    pointer   |
|in_width_read              | out |    1|   ap_fifo  |     in_width     |    pointer   |
|in_height_dout             |  in |   16|   ap_fifo  |     in_height    |    pointer   |
|in_height_empty_n          |  in |    1|   ap_fifo  |     in_height    |    pointer   |
|in_height_read             | out |    1|   ap_fifo  |     in_height    |    pointer   |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
|out_width                  | out |   16|   ap_vld   |     out_width    |    pointer   |
|out_width_ap_vld           | out |    1|   ap_vld   |     out_width    |    pointer   |
|out_height                 | out |   16|   ap_vld   |    out_height    |    pointer   |
|out_height_ap_vld          | out |    1|   ap_vld   |    out_height    |    pointer   |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 8 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%width = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_width)" [yuv_filter.c:79]   --->   Operation 9 'read' 'width' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%height = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_height)" [yuv_filter.c:80]   --->   Operation 10 'read' 'height' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_width, i16 %width)" [yuv_filter.c:81]   --->   Operation 16 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_height, i16 %height)" [yuv_filter.c:82]   --->   Operation 17 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%cast = zext i16 %width to i32" [yuv_filter.c:79]   --->   Operation 18 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%cast1 = zext i16 %height to i32" [yuv_filter.c:80]   --->   Operation 19 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (6.38ns) (root node of the DSP)   --->   "%bound = mul i32 %cast1, %cast" [yuv_filter.c:80]   --->   Operation 20 'mul' 'bound' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %1" [yuv_filter.c:85]   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i32 [ 0, %0 ], [ %add_ln85, %YUV2RGB_LOOP_Y ]" [yuv_filter.c:85]   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%x_0 = phi i16 [ 0, %0 ], [ %select_ln94_1, %YUV2RGB_LOOP_Y ]" [yuv_filter.c:94]   --->   Operation 23 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%y_0 = phi i16 [ 0, %0 ], [ %y, %YUV2RGB_LOOP_Y ]"   --->   Operation 24 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.47ns)   --->   "%icmp_ln85 = icmp eq i32 %indvar_flatten, %bound" [yuv_filter.c:85]   --->   Operation 25 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (2.55ns)   --->   "%add_ln85 = add i32 %indvar_flatten, 1" [yuv_filter.c:85]   --->   Operation 26 'add' 'add_ln85' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %2, label %YUV2RGB_LOOP_Y" [yuv_filter.c:85]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 28 [1/1] (3.63ns)   --->   "%Y = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch1)" [yuv_filter.c:94]   --->   Operation 28 'read' 'Y' <Predicate = (!icmp_ln85)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 29 [1/1] (3.63ns)   --->   "%U = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch2)" [yuv_filter.c:95]   --->   Operation 29 'read' 'U' <Predicate = (!icmp_ln85)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 30 [1/1] (3.63ns)   --->   "%V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch3)" [yuv_filter.c:96]   --->   Operation 30 'read' 'V' <Predicate = (!icmp_ln85)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %Y to i9" [yuv_filter.c:97]   --->   Operation 31 'zext' 'zext_ln97' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.91ns)   --->   "%C = add i9 -16, %zext_ln97" [yuv_filter.c:97]   --->   Operation 32 'add' 'C' <Predicate = (!icmp_ln85)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 10.8>
ST_5 : Operation 33 [1/1] (2.07ns)   --->   "%x = add i16 1, %x_0" [yuv_filter.c:85]   --->   Operation 33 'add' 'x' <Predicate = (!icmp_ln85)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (2.42ns)   --->   "%icmp_ln88 = icmp eq i16 %y_0, %height" [yuv_filter.c:88]   --->   Operation 34 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln85)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.80ns)   --->   "%select_ln94 = select i1 %icmp_ln88, i16 0, i16 %y_0" [yuv_filter.c:94]   --->   Operation 35 'select' 'select_ln94' <Predicate = (!icmp_ln85)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.80ns)   --->   "%select_ln94_1 = select i1 %icmp_ln88, i16 %x, i16 %x_0" [yuv_filter.c:94]   --->   Operation 36 'select' 'select_ln94_1' <Predicate = (!icmp_ln85)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln103 = trunc i16 %select_ln94_1 to i13" [yuv_filter.c:103]   --->   Operation 37 'trunc' 'trunc_ln103' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln103_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %trunc_ln103, i10 0)" [yuv_filter.c:103]   --->   Operation 38 'bitconcatenate' 'zext_ln103_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln103_1 = trunc i16 %select_ln94_1 to i15" [yuv_filter.c:103]   --->   Operation 39 'trunc' 'trunc_ln103_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln103_1_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %trunc_ln103_1, i8 0)" [yuv_filter.c:103]   --->   Operation 40 'bitconcatenate' 'zext_ln103_1_cast' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103 = add i23 %zext_ln103_1_cast, %zext_ln103_cast" [yuv_filter.c:103]   --->   Operation 41 'add' 'add_ln103' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i16 %select_ln94 to i23" [yuv_filter.c:103]   --->   Operation 42 'zext' 'zext_ln103' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln103_1 = add i23 %add_ln103, %zext_ln103" [yuv_filter.c:103]   --->   Operation 43 'add' 'add_ln103_1' <Predicate = (!icmp_ln85)> <Delay = 4.10> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.99ns)   --->   "%D = xor i8 %U, -128" [yuv_filter.c:98]   --->   Operation 44 'xor' 'D' <Predicate = (!icmp_ln85)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.99ns)   --->   "%E = xor i8 %V, -128" [yuv_filter.c:99]   --->   Operation 45 'xor' 'E' <Predicate = (!icmp_ln85)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i9 %C to i18" [yuv_filter.c:100]   --->   Operation 46 'sext' 'sext_ln100' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (3.36ns) (grouped into DSP with root node add_ln100)   --->   "%mul_ln100 = mul i18 298, %sext_ln100" [yuv_filter.c:100]   --->   Operation 47 'mul' 'mul_ln100' <Predicate = (!icmp_ln85)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i8 %E to i18" [yuv_filter.c:101]   --->   Operation 48 'sext' 'sext_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln100_2 = sext i8 %E to i17" [yuv_filter.c:100]   --->   Operation 49 'sext' 'sext_ln100_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (3.36ns) (grouped into DSP with root node add_ln100_1)   --->   "%mul_ln100_1 = mul i18 409, %sext_ln101" [yuv_filter.c:100]   --->   Operation 50 'mul' 'mul_ln100_1' <Predicate = (!icmp_ln85)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln100 = add i18 128, %mul_ln100" [yuv_filter.c:100]   --->   Operation 51 'add' 'add_ln100' <Predicate = (!icmp_ln85)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i18 %add_ln100 to i19" [yuv_filter.c:100]   --->   Operation 52 'sext' 'sext_ln100_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln100_1 = add i18 %add_ln100, %mul_ln100_1" [yuv_filter.c:100]   --->   Operation 53 'add' 'add_ln100_1' <Predicate = (!icmp_ln85)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %add_ln100_1, i32 16, i32 17)" [yuv_filter.c:100]   --->   Operation 54 'partselect' 'tmp' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.95ns)   --->   "%icmp_ln100 = icmp eq i2 %tmp, 1" [yuv_filter.c:100]   --->   Operation 55 'icmp' 'icmp_ln100' <Predicate = (!icmp_ln85)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln101_1 = sext i8 %D to i16" [yuv_filter.c:101]   --->   Operation 56 'sext' 'sext_ln101_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (3.36ns) (grouped into DSP with root node add_ln101)   --->   "%mul_ln101 = mul i16 -100, %sext_ln101_1" [yuv_filter.c:101]   --->   Operation 57 'mul' 'mul_ln101' <Predicate = (!icmp_ln85)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into DSP with root node add_ln101)   --->   "%sext_ln101_2 = sext i16 %mul_ln101 to i17" [yuv_filter.c:101]   --->   Operation 58 'sext' 'sext_ln101_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (4.35ns)   --->   "%mul_ln101_1 = mul i17 -208, %sext_ln100_2" [yuv_filter.c:101]   --->   Operation 59 'mul' 'mul_ln101_1' <Predicate = (!icmp_ln85)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln101 = add i17 %sext_ln101_2, %mul_ln101_1" [yuv_filter.c:101]   --->   Operation 60 'add' 'add_ln101' <Predicate = (!icmp_ln85)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)" [yuv_filter.c:102]   --->   Operation 61 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i17 %shl_ln to i18" [yuv_filter.c:102]   --->   Operation 62 'sext' 'sext_ln102' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln102_1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)" [yuv_filter.c:102]   --->   Operation 63 'bitconcatenate' 'shl_ln102_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i10 %shl_ln102_1 to i18" [yuv_filter.c:102]   --->   Operation 64 'sext' 'sext_ln102_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (2.10ns)   --->   "%add_ln102_1 = add i18 %sext_ln102, %sext_ln102_1" [yuv_filter.c:102]   --->   Operation 65 'add' 'add_ln102_1' <Predicate = (!icmp_ln85)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln102_2 = sext i18 %add_ln102_1 to i19" [yuv_filter.c:102]   --->   Operation 66 'sext' 'sext_ln102_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (2.13ns)   --->   "%add_ln102_2 = add i18 %add_ln102_1, %add_ln100" [yuv_filter.c:102]   --->   Operation 67 'add' 'add_ln102_2' <Predicate = (!icmp_ln85)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (2.13ns)   --->   "%add_ln102 = add i19 %sext_ln100_1, %sext_ln102_2" [yuv_filter.c:102]   --->   Operation 68 'add' 'add_ln102' <Predicate = (!icmp_ln85)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %add_ln102, i32 16, i32 18)" [yuv_filter.c:102]   --->   Operation 69 'partselect' 'tmp_5' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.13ns)   --->   "%icmp_ln102 = icmp sgt i3 %tmp_5, 0" [yuv_filter.c:102]   --->   Operation 70 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln85)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %add_ln102, i32 18)" [yuv_filter.c:102]   --->   Operation 71 'bitselect' 'tmp_6' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%trunc_ln4 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %add_ln102_2, i32 8, i32 15)" [yuv_filter.c:102]   --->   Operation 72 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%select_ln102 = select i1 %icmp_ln102, i8 -1, i8 0" [yuv_filter.c:102]   --->   Operation 73 'select' 'select_ln102' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node B)   --->   "%or_ln102 = or i1 %icmp_ln102, %tmp_6" [yuv_filter.c:102]   --->   Operation 74 'or' 'or_ln102' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.24ns) (out node of the LUT)   --->   "%B = select i1 %or_ln102, i8 %select_ln102, i8 %trunc_ln4" [yuv_filter.c:102]   --->   Operation 75 'select' 'B' <Predicate = (!icmp_ln85)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (2.07ns)   --->   "%y = add i16 1, %select_ln94" [yuv_filter.c:88]   --->   Operation 76 'add' 'y' <Predicate = (!icmp_ln85)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.59>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i23 %add_ln103_1 to i64" [yuv_filter.c:103]   --->   Operation 77 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %zext_ln103_1" [yuv_filter.c:103]   --->   Operation 78 'getelementptr' 'out_channels_ch1_add' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %zext_ln103_1" [yuv_filter.c:104]   --->   Operation 79 'getelementptr' 'out_channels_ch2_add' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %zext_ln103_1" [yuv_filter.c:105]   --->   Operation 80 'getelementptr' 'out_channels_ch3_add' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln100_1, i32 17)" [yuv_filter.c:100]   --->   Operation 81 'bitselect' 'tmp_1' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %add_ln100_1, i32 8, i32 15)" [yuv_filter.c:100]   --->   Operation 82 'partselect' 'trunc_ln' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%select_ln100 = select i1 %icmp_ln100, i8 -1, i8 0" [yuv_filter.c:100]   --->   Operation 83 'select' 'select_ln100' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node R)   --->   "%or_ln100 = or i1 %icmp_ln100, %tmp_1" [yuv_filter.c:100]   --->   Operation 84 'or' 'or_ln100' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.24ns) (out node of the LUT)   --->   "%R = select i1 %or_ln100, i8 %select_ln100, i8 %trunc_ln" [yuv_filter.c:100]   --->   Operation 85 'select' 'R' <Predicate = (!icmp_ln85)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln101_3 = sext i17 %add_ln101 to i18" [yuv_filter.c:101]   --->   Operation 86 'sext' 'sext_ln101_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (2.13ns)   --->   "%add_ln101_1 = add i18 %sext_ln101_3, %add_ln100" [yuv_filter.c:101]   --->   Operation 87 'add' 'add_ln101_1' <Predicate = (!icmp_ln85)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %add_ln101_1, i32 16, i32 17)" [yuv_filter.c:101]   --->   Operation 88 'partselect' 'tmp_3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.95ns)   --->   "%icmp_ln101 = icmp eq i2 %tmp_3, 1" [yuv_filter.c:101]   --->   Operation 89 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %add_ln101_1, i32 17)" [yuv_filter.c:101]   --->   Operation 90 'bitselect' 'tmp_4' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %add_ln101_1, i32 8, i32 15)" [yuv_filter.c:101]   --->   Operation 91 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%select_ln101 = select i1 %icmp_ln101, i8 -1, i8 0" [yuv_filter.c:101]   --->   Operation 92 'select' 'select_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node G)   --->   "%or_ln101 = or i1 %icmp_ln101, %tmp_4" [yuv_filter.c:101]   --->   Operation 93 'or' 'or_ln101' <Predicate = (!icmp_ln85)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (1.24ns) (out node of the LUT)   --->   "%G = select i1 %or_ln101, i8 %select_ln101, i8 %trunc_ln3" [yuv_filter.c:101]   --->   Operation 94 'select' 'G' <Predicate = (!icmp_ln85)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 95 [2/2] (3.25ns)   --->   "store i8 %R, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:103]   --->   Operation 95 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 96 [2/2] (3.25ns)   --->   "store i8 %G, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:104]   --->   Operation 96 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_6 : Operation 97 [2/2] (3.25ns)   --->   "store i8 %B, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:105]   --->   Operation 97 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @YUV2RGB_LOOP_X_YUV2R)"   --->   Operation 98 'specloopname' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)"   --->   Operation 99 'speclooptripcount' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [yuv_filter.c:88]   --->   Operation 100 'specloopname' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)" [yuv_filter.c:88]   --->   Operation 101 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [yuv_filter.c:89]   --->   Operation 102 'specpipeline' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 103 [1/2] (3.25ns)   --->   "store i8 %R, i8* %out_channels_ch1_add, align 1" [yuv_filter.c:103]   --->   Operation 103 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 104 [1/2] (3.25ns)   --->   "store i8 %G, i8* %out_channels_ch2_add, align 1" [yuv_filter.c:104]   --->   Operation 104 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 105 [1/2] (3.25ns)   --->   "store i8 %B, i8* %out_channels_ch3_add, align 1" [yuv_filter.c:105]   --->   Operation 105 'store' <Predicate = (!icmp_ln85)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_2)" [yuv_filter.c:106]   --->   Operation 106 'specregionend' 'empty_71' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "br label %1" [yuv_filter.c:88]   --->   Operation 107 'br' <Predicate = (!icmp_ln85)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "ret void" [yuv_filter.c:108]   --->   Operation 108 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
width                 (read             ) [ 001000000]
height                (read             ) [ 001111110]
empty                 (specinterface    ) [ 000000000]
empty_67              (specinterface    ) [ 000000000]
empty_68              (specinterface    ) [ 000000000]
empty_69              (specinterface    ) [ 000000000]
empty_70              (specinterface    ) [ 000000000]
write_ln81            (write            ) [ 000000000]
write_ln82            (write            ) [ 000000000]
cast                  (zext             ) [ 000000000]
cast1                 (zext             ) [ 000000000]
bound                 (mul              ) [ 000111110]
br_ln85               (br               ) [ 001111110]
indvar_flatten        (phi              ) [ 000100000]
x_0                   (phi              ) [ 000111000]
y_0                   (phi              ) [ 000111000]
icmp_ln85             (icmp             ) [ 000111110]
add_ln85              (add              ) [ 001111110]
br_ln85               (br               ) [ 000000000]
Y                     (read             ) [ 000000000]
U                     (read             ) [ 000101000]
V                     (read             ) [ 000101000]
zext_ln97             (zext             ) [ 000000000]
C                     (add              ) [ 000101000]
x                     (add              ) [ 000000000]
icmp_ln88             (icmp             ) [ 000000000]
select_ln94           (select           ) [ 000000000]
select_ln94_1         (select           ) [ 001100110]
trunc_ln103           (trunc            ) [ 000000000]
zext_ln103_cast       (bitconcatenate   ) [ 000000000]
trunc_ln103_1         (trunc            ) [ 000000000]
zext_ln103_1_cast     (bitconcatenate   ) [ 000000000]
add_ln103             (add              ) [ 000000000]
zext_ln103            (zext             ) [ 000000000]
add_ln103_1           (add              ) [ 000100100]
D                     (xor              ) [ 000000000]
E                     (xor              ) [ 000000000]
sext_ln100            (sext             ) [ 000000000]
mul_ln100             (mul              ) [ 000000000]
sext_ln101            (sext             ) [ 000000000]
sext_ln100_2          (sext             ) [ 000000000]
mul_ln100_1           (mul              ) [ 000000000]
add_ln100             (add              ) [ 000100100]
sext_ln100_1          (sext             ) [ 000000000]
add_ln100_1           (add              ) [ 000100100]
tmp                   (partselect       ) [ 000000000]
icmp_ln100            (icmp             ) [ 000100100]
sext_ln101_1          (sext             ) [ 000000000]
mul_ln101             (mul              ) [ 000000000]
sext_ln101_2          (sext             ) [ 000000000]
mul_ln101_1           (mul              ) [ 000000000]
add_ln101             (add              ) [ 000100100]
shl_ln                (bitconcatenate   ) [ 000000000]
sext_ln102            (sext             ) [ 000000000]
shl_ln102_1           (bitconcatenate   ) [ 000000000]
sext_ln102_1          (sext             ) [ 000000000]
add_ln102_1           (add              ) [ 000000000]
sext_ln102_2          (sext             ) [ 000000000]
add_ln102_2           (add              ) [ 000000000]
add_ln102             (add              ) [ 000000000]
tmp_5                 (partselect       ) [ 000000000]
icmp_ln102            (icmp             ) [ 000000000]
tmp_6                 (bitselect        ) [ 000000000]
trunc_ln4             (partselect       ) [ 000000000]
select_ln102          (select           ) [ 000000000]
or_ln102              (or               ) [ 000000000]
B                     (select           ) [ 000100110]
y                     (add              ) [ 001100110]
zext_ln103_1          (zext             ) [ 000000000]
out_channels_ch1_add  (getelementptr    ) [ 000100010]
out_channels_ch2_add  (getelementptr    ) [ 000100010]
out_channels_ch3_add  (getelementptr    ) [ 000100010]
tmp_1                 (bitselect        ) [ 000000000]
trunc_ln              (partselect       ) [ 000000000]
select_ln100          (select           ) [ 000000000]
or_ln100              (or               ) [ 000000000]
R                     (select           ) [ 000100010]
sext_ln101_3          (sext             ) [ 000000000]
add_ln101_1           (add              ) [ 000000000]
tmp_3                 (partselect       ) [ 000000000]
icmp_ln101            (icmp             ) [ 000000000]
tmp_4                 (bitselect        ) [ 000000000]
trunc_ln3             (partselect       ) [ 000000000]
select_ln101          (select           ) [ 000000000]
or_ln101              (or               ) [ 000000000]
G                     (select           ) [ 000100010]
specloopname_ln0      (specloopname     ) [ 000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
specloopname_ln88     (specloopname     ) [ 000000000]
tmp_2                 (specregionbegin  ) [ 000000000]
specpipeline_ln89     (specpipeline     ) [ 000000000]
store_ln103           (store            ) [ 000000000]
store_ln104           (store            ) [ 000000000]
store_ln105           (store            ) [ 000000000]
empty_71              (specregionend    ) [ 000000000]
br_ln88               (br               ) [ 001111110]
ret_ln108             (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="YUV2RGB_LOOP_X_YUV2R"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="width_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="height_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln81_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="16" slack="1"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln81/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln82_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="1"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln82/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="Y_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="U_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="V_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="0"/>
<pin id="163" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="out_channels_ch1_add_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="23" slack="0"/>
<pin id="170" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_add/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="out_channels_ch2_add_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="23" slack="0"/>
<pin id="177" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_add/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="out_channels_ch3_add_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="23" slack="0"/>
<pin id="184" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_add/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="22" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/6 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="22" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/6 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="22" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="1"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/6 "/>
</bind>
</comp>

<comp id="205" class="1005" name="indvar_flatten_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="indvar_flatten_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="216" class="1005" name="x_0_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="1"/>
<pin id="218" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="x_0_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="16" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="y_0_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="1"/>
<pin id="230" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="y_0_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="16" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="cast1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln85_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln85_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln97_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="C_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="x_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="2"/>
<pin id="270" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln88_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="2"/>
<pin id="275" dir="0" index="1" bw="16" slack="4"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="select_ln94_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="0"/>
<pin id="281" dir="0" index="2" bw="16" slack="2"/>
<pin id="282" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln94_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="0" index="2" bw="16" slack="2"/>
<pin id="290" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94_1/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln103_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln103_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="23" slack="0"/>
<pin id="300" dir="0" index="1" bw="13" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln103_cast/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln103_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln103_1/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln103_1_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="23" slack="0"/>
<pin id="312" dir="0" index="1" bw="15" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln103_1_cast/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="add_ln103_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="23" slack="0"/>
<pin id="320" dir="0" index="1" bw="23" slack="0"/>
<pin id="321" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln103_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln103_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="23" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103_1/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="D_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="1"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="D/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="E_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="0" index="1" bw="8" slack="0"/>
<pin id="342" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="E/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="sext_ln100_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="1"/>
<pin id="346" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln101_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sext_ln100_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_2/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sext_ln100_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="18" slack="0"/>
<pin id="357" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100_1/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="0"/>
<pin id="360" dir="0" index="1" bw="18" slack="0"/>
<pin id="361" dir="0" index="2" bw="6" slack="0"/>
<pin id="362" dir="0" index="3" bw="6" slack="0"/>
<pin id="363" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln100_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="0" index="1" bw="2" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln101_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101_1/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="mul_ln101_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln101_1/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="shl_ln_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="17" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="sext_ln102_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="17" slack="0"/>
<pin id="393" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="shl_ln102_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln102_1/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln102_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_1/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln102_1_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="17" slack="0"/>
<pin id="409" dir="0" index="1" bw="10" slack="0"/>
<pin id="410" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_1/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="sext_ln102_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="18" slack="0"/>
<pin id="415" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102_2/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln102_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="18" slack="0"/>
<pin id="419" dir="0" index="1" bw="18" slack="0"/>
<pin id="420" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102_2/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln102_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="18" slack="0"/>
<pin id="424" dir="0" index="1" bw="18" slack="0"/>
<pin id="425" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_5_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="3" slack="0"/>
<pin id="430" dir="0" index="1" bw="19" slack="0"/>
<pin id="431" dir="0" index="2" bw="6" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln102_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="3" slack="0"/>
<pin id="440" dir="0" index="1" bw="3" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_6_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="19" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="18" slack="0"/>
<pin id="455" dir="0" index="2" bw="5" slack="0"/>
<pin id="456" dir="0" index="3" bw="5" slack="0"/>
<pin id="457" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln102_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="0" index="2" bw="8" slack="0"/>
<pin id="466" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln102/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="or_ln102_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="B_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="0" index="2" bw="8" slack="0"/>
<pin id="480" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="y_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="0"/>
<pin id="487" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln103_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="23" slack="1"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="18" slack="1"/>
<pin id="499" dir="0" index="2" bw="6" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="0"/>
<pin id="505" dir="0" index="1" bw="18" slack="1"/>
<pin id="506" dir="0" index="2" bw="5" slack="0"/>
<pin id="507" dir="0" index="3" bw="5" slack="0"/>
<pin id="508" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln100_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="0" index="2" bw="8" slack="0"/>
<pin id="516" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="or_ln100_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln100/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="R_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="8" slack="0"/>
<pin id="527" dir="0" index="2" bw="8" slack="0"/>
<pin id="528" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/6 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln101_3_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="17" slack="1"/>
<pin id="535" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101_3/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln101_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="17" slack="0"/>
<pin id="538" dir="0" index="1" bw="18" slack="1"/>
<pin id="539" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101_1/6 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_3_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="0" index="1" bw="18" slack="0"/>
<pin id="544" dir="0" index="2" bw="6" slack="0"/>
<pin id="545" dir="0" index="3" bw="6" slack="0"/>
<pin id="546" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln101_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="2" slack="0"/>
<pin id="553" dir="0" index="1" bw="2" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_4_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="18" slack="0"/>
<pin id="560" dir="0" index="2" bw="6" slack="0"/>
<pin id="561" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="trunc_ln3_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="18" slack="0"/>
<pin id="568" dir="0" index="2" bw="5" slack="0"/>
<pin id="569" dir="0" index="3" bw="5" slack="0"/>
<pin id="570" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln101_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="8" slack="0"/>
<pin id="578" dir="0" index="2" bw="8" slack="0"/>
<pin id="579" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="or_ln101_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="G_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="0" index="2" bw="8" slack="0"/>
<pin id="593" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/6 "/>
</bind>
</comp>

<comp id="598" class="1007" name="bound_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="16" slack="0"/>
<pin id="600" dir="0" index="1" bw="16" slack="0"/>
<pin id="601" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="604" class="1007" name="grp_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="18" slack="0"/>
<pin id="606" dir="0" index="1" bw="9" slack="0"/>
<pin id="607" dir="0" index="2" bw="18" slack="0"/>
<pin id="608" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln100/5 add_ln100/5 "/>
</bind>
</comp>

<comp id="614" class="1007" name="grp_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="18" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="0"/>
<pin id="617" dir="0" index="2" bw="18" slack="0"/>
<pin id="618" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln100_1/5 add_ln100_1/5 "/>
</bind>
</comp>

<comp id="623" class="1007" name="grp_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="0"/>
<pin id="625" dir="0" index="1" bw="8" slack="0"/>
<pin id="626" dir="0" index="2" bw="17" slack="0"/>
<pin id="627" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln101/5 sext_ln101_2/5 add_ln101/5 "/>
</bind>
</comp>

<comp id="631" class="1005" name="width_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="1"/>
<pin id="633" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width "/>
</bind>
</comp>

<comp id="637" class="1005" name="height_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="1"/>
<pin id="639" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="644" class="1005" name="bound_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="649" class="1005" name="icmp_ln85_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln85 "/>
</bind>
</comp>

<comp id="653" class="1005" name="add_ln85_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln85 "/>
</bind>
</comp>

<comp id="658" class="1005" name="U_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="1"/>
<pin id="660" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="U "/>
</bind>
</comp>

<comp id="663" class="1005" name="V_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="8" slack="1"/>
<pin id="665" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V "/>
</bind>
</comp>

<comp id="668" class="1005" name="C_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="9" slack="1"/>
<pin id="670" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="C "/>
</bind>
</comp>

<comp id="673" class="1005" name="select_ln94_1_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="1"/>
<pin id="675" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln94_1 "/>
</bind>
</comp>

<comp id="678" class="1005" name="add_ln103_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="23" slack="1"/>
<pin id="680" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln103_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="add_ln100_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="18" slack="1"/>
<pin id="685" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln100 "/>
</bind>
</comp>

<comp id="688" class="1005" name="add_ln100_1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="18" slack="1"/>
<pin id="690" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln100_1 "/>
</bind>
</comp>

<comp id="694" class="1005" name="icmp_ln100_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="1"/>
<pin id="696" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln100 "/>
</bind>
</comp>

<comp id="700" class="1005" name="add_ln101_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="17" slack="1"/>
<pin id="702" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln101 "/>
</bind>
</comp>

<comp id="705" class="1005" name="B_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="1"/>
<pin id="707" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="710" class="1005" name="y_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="1"/>
<pin id="712" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="715" class="1005" name="out_channels_ch1_add_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="22" slack="1"/>
<pin id="717" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch1_add "/>
</bind>
</comp>

<comp id="720" class="1005" name="out_channels_ch2_add_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="22" slack="1"/>
<pin id="722" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch2_add "/>
</bind>
</comp>

<comp id="725" class="1005" name="out_channels_ch3_add_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="22" slack="1"/>
<pin id="727" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch3_add "/>
</bind>
</comp>

<comp id="730" class="1005" name="R_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="1"/>
<pin id="732" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

<comp id="735" class="1005" name="G_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="1"/>
<pin id="737" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="126"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="96" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="96" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="96" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="166" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="173" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="180" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="36" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="232" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="250"><net_src comp="209" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="209" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="148" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="216" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="228" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="36" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="228" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="273" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="267" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="216" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="48" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="286" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="298" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="278" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="318" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="324" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="54" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="339" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="339" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="32" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="366"><net_src comp="64" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="358" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="66" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="334" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="70" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="351" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="72" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="334" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="74" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="383" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="76" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="334" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="78" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="391" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="407" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="355" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="413" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="80" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="32" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="82" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="442"><net_src comp="428" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="84" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="86" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="422" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="82" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="458"><net_src comp="88" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="417" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="90" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="92" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="467"><net_src comp="438" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="94" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="52" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="438" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="444" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="462" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="452" pin="4"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="44" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="278" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="490" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="501"><net_src comp="98" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="64" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="509"><net_src comp="88" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="90" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="511"><net_src comp="92" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="517"><net_src comp="94" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="518"><net_src comp="52" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="496" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="519" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="512" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="503" pin="4"/><net_sink comp="524" pin=2"/></net>

<net id="532"><net_src comp="524" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="547"><net_src comp="62" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="536" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="32" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="64" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="555"><net_src comp="541" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="66" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="562"><net_src comp="98" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="536" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="64" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="571"><net_src comp="88" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="536" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="573"><net_src comp="90" pin="0"/><net_sink comp="565" pin=2"/></net>

<net id="574"><net_src comp="92" pin="0"/><net_sink comp="565" pin=3"/></net>

<net id="580"><net_src comp="551" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="94" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="52" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="587"><net_src comp="551" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="557" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="594"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="575" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="565" pin="4"/><net_sink comp="589" pin=2"/></net>

<net id="597"><net_src comp="589" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="602"><net_src comp="243" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="240" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="56" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="344" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="60" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="612"><net_src comp="604" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="613"><net_src comp="604" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="619"><net_src comp="58" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="347" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="604" pin="3"/><net_sink comp="614" pin=2"/></net>

<net id="622"><net_src comp="614" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="628"><net_src comp="68" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="373" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="377" pin="2"/><net_sink comp="623" pin=2"/></net>

<net id="634"><net_src comp="122" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="640"><net_src comp="128" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="647"><net_src comp="598" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="652"><net_src comp="246" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="251" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="661"><net_src comp="154" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="666"><net_src comp="160" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="671"><net_src comp="261" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="676"><net_src comp="286" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="681"><net_src comp="328" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="686"><net_src comp="604" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="691"><net_src comp="614" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="697"><net_src comp="367" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="699"><net_src comp="694" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="703"><net_src comp="623" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="708"><net_src comp="476" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="713"><net_src comp="484" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="718"><net_src comp="166" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="723"><net_src comp="173" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="728"><net_src comp="180" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="733"><net_src comp="524" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="738"><net_src comp="589" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="193" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {6 7 }
	Port: out_channels_ch2 | {6 7 }
	Port: out_channels_ch3 | {6 7 }
	Port: out_width | {2 }
	Port: out_height | {2 }
 - Input state : 
	Port: yuv2rgb : in_channels_ch1 | {4 }
	Port: yuv2rgb : in_channels_ch2 | {4 }
	Port: yuv2rgb : in_channels_ch3 | {4 }
	Port: yuv2rgb : in_width | {1 }
	Port: yuv2rgb : in_height | {1 }
	Port: yuv2rgb : out_channels_ch1 | {}
	Port: yuv2rgb : out_channels_ch2 | {}
	Port: yuv2rgb : out_channels_ch3 | {}
	Port: yuv2rgb : out_width | {}
	Port: yuv2rgb : out_height | {}
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
		icmp_ln85 : 1
		add_ln85 : 1
		br_ln85 : 2
	State 4
		C : 1
	State 5
		select_ln94 : 1
		select_ln94_1 : 1
		trunc_ln103 : 2
		zext_ln103_cast : 3
		trunc_ln103_1 : 2
		zext_ln103_1_cast : 3
		add_ln103 : 4
		zext_ln103 : 2
		add_ln103_1 : 5
		mul_ln100 : 1
		mul_ln100_1 : 1
		add_ln100 : 2
		sext_ln100_1 : 3
		add_ln100_1 : 3
		tmp : 4
		icmp_ln100 : 5
		mul_ln101 : 1
		sext_ln101_2 : 2
		mul_ln101_1 : 1
		add_ln101 : 3
		sext_ln102 : 1
		sext_ln102_1 : 1
		add_ln102_1 : 2
		sext_ln102_2 : 3
		add_ln102_2 : 3
		add_ln102 : 4
		tmp_5 : 5
		icmp_ln102 : 6
		tmp_6 : 5
		trunc_ln4 : 4
		select_ln102 : 7
		or_ln102 : 7
		B : 7
		y : 2
	State 6
		out_channels_ch1_add : 1
		out_channels_ch2_add : 1
		out_channels_ch3_add : 1
		or_ln100 : 1
		R : 1
		add_ln101_1 : 1
		tmp_3 : 2
		icmp_ln101 : 3
		tmp_4 : 2
		trunc_ln3 : 2
		select_ln101 : 4
		or_ln101 : 4
		G : 4
		store_ln103 : 2
		store_ln104 : 5
		store_ln105 : 2
	State 7
		empty_71 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln85_fu_251     |    0    |    0    |    39   |
|          |         C_fu_261         |    0    |    0    |    15   |
|          |         x_fu_267         |    0    |    0    |    23   |
|          |     add_ln103_fu_318     |    0    |    0    |    23   |
|    add   |    add_ln103_1_fu_328    |    0    |    0    |    23   |
|          |    add_ln102_1_fu_407    |    0    |    0    |    24   |
|          |    add_ln102_2_fu_417    |    0    |    0    |    25   |
|          |     add_ln102_fu_422     |    0    |    0    |    25   |
|          |         y_fu_484         |    0    |    0    |    23   |
|          |    add_ln101_1_fu_536    |    0    |    0    |    25   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln94_fu_278    |    0    |    0    |    16   |
|          |   select_ln94_1_fu_286   |    0    |    0    |    16   |
|          |    select_ln102_fu_462   |    0    |    0    |    8    |
|  select  |         B_fu_476         |    0    |    0    |    8    |
|          |    select_ln100_fu_512   |    0    |    0    |    8    |
|          |         R_fu_524         |    0    |    0    |    8    |
|          |    select_ln101_fu_575   |    0    |    0    |    8    |
|          |         G_fu_589         |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln85_fu_246     |    0    |    0    |    18   |
|          |     icmp_ln88_fu_273     |    0    |    0    |    13   |
|   icmp   |     icmp_ln100_fu_367    |    0    |    0    |    8    |
|          |     icmp_ln102_fu_438    |    0    |    0    |    9    |
|          |     icmp_ln101_fu_551    |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|    mul   |    mul_ln101_1_fu_377    |    0    |    0    |    51   |
|          |       bound_fu_598       |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    xor   |         D_fu_334         |    0    |    0    |    8    |
|          |         E_fu_339         |    0    |    0    |    8    |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln102_fu_470     |    0    |    0    |    2    |
|    or    |      or_ln100_fu_519     |    0    |    0    |    2    |
|          |      or_ln101_fu_583     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_604        |    1    |    0    |    0    |
|  muladd  |        grp_fu_614        |    1    |    0    |    0    |
|          |        grp_fu_623        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     width_read_fu_122    |    0    |    0    |    0    |
|          |    height_read_fu_128    |    0    |    0    |    0    |
|   read   |       Y_read_fu_148      |    0    |    0    |    0    |
|          |       U_read_fu_154      |    0    |    0    |    0    |
|          |       V_read_fu_160      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  |  write_ln81_write_fu_134 |    0    |    0    |    0    |
|          |  write_ln82_write_fu_141 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        cast_fu_240       |    0    |    0    |    0    |
|          |       cast1_fu_243       |    0    |    0    |    0    |
|   zext   |     zext_ln97_fu_257     |    0    |    0    |    0    |
|          |     zext_ln103_fu_324    |    0    |    0    |    0    |
|          |    zext_ln103_1_fu_490   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln103_fu_294    |    0    |    0    |    0    |
|          |   trunc_ln103_1_fu_306   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |  zext_ln103_cast_fu_298  |    0    |    0    |    0    |
|bitconcatenate| zext_ln103_1_cast_fu_310 |    0    |    0    |    0    |
|          |       shl_ln_fu_383      |    0    |    0    |    0    |
|          |    shl_ln102_1_fu_395    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     sext_ln100_fu_344    |    0    |    0    |    0    |
|          |     sext_ln101_fu_347    |    0    |    0    |    0    |
|          |    sext_ln100_2_fu_351   |    0    |    0    |    0    |
|          |    sext_ln100_1_fu_355   |    0    |    0    |    0    |
|   sext   |    sext_ln101_1_fu_373   |    0    |    0    |    0    |
|          |     sext_ln102_fu_391    |    0    |    0    |    0    |
|          |    sext_ln102_1_fu_403   |    0    |    0    |    0    |
|          |    sext_ln102_2_fu_413   |    0    |    0    |    0    |
|          |    sext_ln101_3_fu_533   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_358        |    0    |    0    |    0    |
|          |       tmp_5_fu_428       |    0    |    0    |    0    |
|partselect|     trunc_ln4_fu_452     |    0    |    0    |    0    |
|          |      trunc_ln_fu_503     |    0    |    0    |    0    |
|          |       tmp_3_fu_541       |    0    |    0    |    0    |
|          |     trunc_ln3_fu_565     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_6_fu_444       |    0    |    0    |    0    |
| bitselect|       tmp_1_fu_496       |    0    |    0    |    0    |
|          |       tmp_4_fu_557       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    4    |    0    |   454   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_705         |    8   |
|          C_reg_668         |    9   |
|          G_reg_735         |    8   |
|          R_reg_730         |    8   |
|          U_reg_658         |    8   |
|          V_reg_663         |    8   |
|     add_ln100_1_reg_688    |   18   |
|      add_ln100_reg_683     |   18   |
|      add_ln101_reg_700     |   17   |
|     add_ln103_1_reg_678    |   23   |
|      add_ln85_reg_653      |   32   |
|        bound_reg_644       |   32   |
|       height_reg_637       |   16   |
|     icmp_ln100_reg_694     |    1   |
|      icmp_ln85_reg_649     |    1   |
|   indvar_flatten_reg_205   |   32   |
|out_channels_ch1_add_reg_715|   22   |
|out_channels_ch2_add_reg_720|   22   |
|out_channels_ch3_add_reg_725|   22   |
|    select_ln94_1_reg_673   |   16   |
|        width_reg_631       |   16   |
|         x_0_reg_216        |   16   |
|         y_0_reg_228        |   16   |
|          y_reg_710         |   16   |
+----------------------------+--------+
|            Total           |   385  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_187 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_187 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_193 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_193 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_199 |  p0  |   2  |  22  |   44   ||    9    |
|    x_0_reg_216    |  p0  |   2  |  16  |   32   ||    9    |
|    y_0_reg_228    |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   228  ||  12.383 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   454  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   385  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   385  |   517  |
+-----------+--------+--------+--------+--------+
