Analysis & Synthesis report for CPU0_simu
Mon May 10 09:59:18 2021
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ram:ram0|altsyncram:altsyncram_component|altsyncram_too1:auto_generated
 15. Parameter Settings for User Entity Instance: cpu0:cpu
 16. Parameter Settings for User Entity Instance: ram:ram0|altsyncram:altsyncram_component
 17. Parameter Settings for Inferred Entity Instance: cpu0:cpu|lpm_divide:Div0
 18. altsyncram Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "ram:ram0"
 20. Port Connectivity Checks: "cpu0:cpu"
 21. Post-Synthesis Netlist Statistics for Top Partition
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 10 09:59:18 2021       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; CPU0_simu                                   ;
; Top-level Entity Name           ; cpu0_top                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 742                                         ;
; Total pins                      ; 168                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 32,768                                      ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC9D6F27C7     ;                    ;
; Top-level entity name                                                           ; cpu0_top           ; CPU0_simu          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; cpu0.v                           ; yes             ; User Verilog HDL File                  ; D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0.v                 ;         ;
; cpu0_top.v                       ; yes             ; User Verilog HDL File                  ; D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0_top.v             ;         ;
; ram.v                            ; yes             ; User Wizard-Generated File             ; D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/ram.v                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_too1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/db/altsyncram_too1.tdf ;         ;
; ram_test.hex                     ; yes             ; Auto-Found Memory Initialization File  ; D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/ram_test.hex           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_rqo.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/db/lpm_divide_rqo.tdf  ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/db/abs_divider_4dg.tdf ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction            ; D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/db/alt_u_div_o2f.tdf   ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/db/lpm_abs_4p9.tdf     ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 2009      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 2901      ;
;     -- 7 input functions                    ; 61        ;
;     -- 6 input functions                    ; 974       ;
;     -- 5 input functions                    ; 647       ;
;     -- 4 input functions                    ; 563       ;
;     -- <=3 input functions                  ; 656       ;
;                                             ;           ;
; Dedicated logic registers                   ; 742       ;
;                                             ;           ;
; I/O pins                                    ; 168       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 32768     ;
;                                             ;           ;
; Total DSP Blocks                            ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 774       ;
; Total fan-out                               ; 17150     ;
; Average fan-out                             ; 4.27      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |cpu0_top                                 ; 2901 (0)            ; 742 (0)                   ; 32768             ; 2          ; 168  ; 0            ; |cpu0_top                                                                                                       ; cpu0_top        ; work         ;
;    |cpu0:cpu|                             ; 2901 (1658)         ; 742 (742)                 ; 0                 ; 2          ; 0    ; 0            ; |cpu0_top|cpu0:cpu                                                                                              ; cpu0            ; work         ;
;       |lpm_divide:Div0|                   ; 1243 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu0_top|cpu0:cpu|lpm_divide:Div0                                                                              ; lpm_divide      ; work         ;
;          |lpm_divide_rqo:auto_generated|  ; 1243 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu0_top|cpu0:cpu|lpm_divide:Div0|lpm_divide_rqo:auto_generated                                                ; lpm_divide_rqo  ; work         ;
;             |abs_divider_4dg:divider|     ; 1243 (64)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu0_top|cpu0:cpu|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                        ; abs_divider_4dg ; work         ;
;                |alt_u_div_o2f:divider|    ; 1115 (1115)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu0_top|cpu0:cpu|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; alt_u_div_o2f   ; work         ;
;                |lpm_abs_4p9:my_abs_den|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu0_top|cpu0:cpu|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den ; lpm_abs_4p9     ; work         ;
;                |lpm_abs_4p9:my_abs_num|   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |cpu0_top|cpu0:cpu|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9     ; work         ;
;    |ram:ram0|                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |cpu0_top|ram:ram0                                                                                              ; ram             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |cpu0_top|ram:ram0|altsyncram:altsyncram_component                                                              ; altsyncram      ; work         ;
;          |altsyncram_too1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |cpu0_top|ram:ram0|altsyncram:altsyncram_component|altsyncram_too1:auto_generated                               ; altsyncram_too1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------+
; ram:ram0|altsyncram:altsyncram_component|altsyncram_too1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; ram_test.hex ;
+------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+--------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |cpu0_top|ram:ram0 ; ram.v           ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


+-----------------------------------------------------------------------+
; Registers Removed During Synthesis                                    ;
+----------------------------------------+------------------------------+
; Register name                          ; Reason for Removal           ;
+----------------------------------------+------------------------------+
; cpu0:cpu|c16[16..31]                   ; Merged with cpu0:cpu|c16[15] ;
; cpu0:cpu|c24[15]                       ; Merged with cpu0:cpu|c16[15] ;
; cpu0:cpu|c24[14]                       ; Merged with cpu0:cpu|c16[14] ;
; cpu0:cpu|c24[13]                       ; Merged with cpu0:cpu|c16[13] ;
; cpu0:cpu|c24[12]                       ; Merged with cpu0:cpu|c16[12] ;
; cpu0:cpu|c24[11]                       ; Merged with cpu0:cpu|c16[11] ;
; cpu0:cpu|c24[10]                       ; Merged with cpu0:cpu|c16[10] ;
; cpu0:cpu|c24[9]                        ; Merged with cpu0:cpu|c16[9]  ;
; cpu0:cpu|c24[8]                        ; Merged with cpu0:cpu|c16[8]  ;
; cpu0:cpu|c24[7]                        ; Merged with cpu0:cpu|c16[7]  ;
; cpu0:cpu|c24[6]                        ; Merged with cpu0:cpu|c16[6]  ;
; cpu0:cpu|c24[5]                        ; Merged with cpu0:cpu|c16[5]  ;
; cpu0:cpu|c24[4]                        ; Merged with cpu0:cpu|c16[4]  ;
; cpu0:cpu|c5[4]                         ; Merged with cpu0:cpu|c16[4]  ;
; cpu0:cpu|c24[3]                        ; Merged with cpu0:cpu|c16[3]  ;
; cpu0:cpu|c5[3]                         ; Merged with cpu0:cpu|c16[3]  ;
; cpu0:cpu|c24[2]                        ; Merged with cpu0:cpu|c16[2]  ;
; cpu0:cpu|c5[2]                         ; Merged with cpu0:cpu|c16[2]  ;
; cpu0:cpu|c24[1]                        ; Merged with cpu0:cpu|c16[1]  ;
; cpu0:cpu|c5[1]                         ; Merged with cpu0:cpu|c16[1]  ;
; cpu0:cpu|c24[0]                        ; Merged with cpu0:cpu|c16[0]  ;
; cpu0:cpu|c5[0]                         ; Merged with cpu0:cpu|c16[0]  ;
; cpu0:cpu|c24[23..31]                   ; Merged with cpu0:cpu|a[3]    ;
; cpu0:cpu|c24[22]                       ; Merged with cpu0:cpu|a[2]    ;
; cpu0:cpu|c24[21]                       ; Merged with cpu0:cpu|a[1]    ;
; cpu0:cpu|c24[20]                       ; Merged with cpu0:cpu|a[0]    ;
; Total Number of Removed Registers = 49 ;                              ;
+----------------------------------------+------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 742   ;
; Number of registers using Synchronous Clear  ; 59    ;
; Number of registers using Synchronous Load   ; 123   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 663   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cpu0_top|cpu0:cpu|tick[0]     ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; Yes        ; |cpu0_top|cpu0:cpu|Rc[20]      ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; Yes        ; |cpu0_top|cpu0:cpu|Rb[25]      ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; Yes        ; |cpu0_top|cpu0:cpu|Ra[3]       ;
; 10:1               ; 32 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |cpu0_top|cpu0:cpu|mdr[12]     ;
; 132:1              ; 2 bits    ; 176 LEs       ; 4 LEs                ; 172 LEs                ; Yes        ; |cpu0_top|cpu0:cpu|mar[0]      ;
; 260:1              ; 30 bits   ; 5190 LEs      ; 60 LEs               ; 5130 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|mar[27]     ;
; 275:1              ; 30 bits   ; 5490 LEs      ; 240 LEs              ; 5250 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|R[13][12]   ;
; 275:1              ; 31 bits   ; 5673 LEs      ; 248 LEs              ; 5425 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|R[11][1]    ;
; 275:1              ; 31 bits   ; 5673 LEs      ; 248 LEs              ; 5425 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|R[10][1]    ;
; 275:1              ; 31 bits   ; 5673 LEs      ; 248 LEs              ; 5425 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|R[9][9]     ;
; 275:1              ; 31 bits   ; 5673 LEs      ; 248 LEs              ; 5425 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|R[8][12]    ;
; 275:1              ; 31 bits   ; 5673 LEs      ; 248 LEs              ; 5425 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|R[7][14]    ;
; 275:1              ; 31 bits   ; 5673 LEs      ; 248 LEs              ; 5425 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|R[6][15]    ;
; 275:1              ; 31 bits   ; 5673 LEs      ; 248 LEs              ; 5425 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|R[5][19]    ;
; 275:1              ; 31 bits   ; 5673 LEs      ; 248 LEs              ; 5425 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|R[4][25]    ;
; 275:1              ; 31 bits   ; 5673 LEs      ; 248 LEs              ; 5425 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|R[3][20]    ;
; 275:1              ; 31 bits   ; 5673 LEs      ; 248 LEs              ; 5425 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|R[2][7]     ;
; 275:1              ; 31 bits   ; 5673 LEs      ; 248 LEs              ; 5425 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|R[1][5]     ;
; 277:1              ; 31 bits   ; 5704 LEs      ; 279 LEs              ; 5425 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|R[14][1]    ;
; 277:1              ; 28 bits   ; 5152 LEs      ; 224 LEs              ; 4928 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|R[12][1]    ;
; 277:1              ; 2 bits    ; 368 LEs       ; 18 LEs               ; 350 LEs                ; Yes        ; |cpu0_top|cpu0:cpu|R[12][31]   ;
; 277:1              ; 31 bits   ; 5704 LEs      ; 248 LEs              ; 5456 LEs               ; Yes        ; |cpu0_top|cpu0:cpu|R[0][13]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu0_top|cpu0:cpu|ShiftLeft0  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu0_top|cpu0:cpu|ShiftRight0 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cpu0_top|cpu0:cpu|ShiftRight0 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cpu0_top|cpu0:cpu|ShiftRight0 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cpu0_top|cpu0:cpu|ShiftLeft0  ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |cpu0_top|cpu0:cpu|ShiftLeft0  ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; No         ; |cpu0_top|cpu0:cpu|ShiftRight0 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |cpu0_top|cpu0:cpu|ShiftRight0 ;
; 281:1              ; 30 bits   ; 5610 LEs      ; 360 LEs              ; 5250 LEs               ; No         ; |cpu0_top|cpu0:cpu|R           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram0|altsyncram:altsyncram_component|altsyncram_too1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu0:cpu ;
+----------------+----------+---------------------------+
; Parameter Name ; Value    ; Type                      ;
+----------------+----------+---------------------------+
; LD             ; 00000000 ; Unsigned Binary           ;
; ST             ; 00000001 ; Unsigned Binary           ;
; LDB            ; 00000010 ; Unsigned Binary           ;
; STB            ; 00000011 ; Unsigned Binary           ;
; LDR            ; 00000100 ; Unsigned Binary           ;
; STR            ; 00000101 ; Unsigned Binary           ;
; LBR            ; 00000110 ; Unsigned Binary           ;
; SBR            ; 00000111 ; Unsigned Binary           ;
; LDI            ; 00001000 ; Unsigned Binary           ;
; CMP            ; 00010000 ; Unsigned Binary           ;
; MOV            ; 00010010 ; Unsigned Binary           ;
; ADD            ; 00010011 ; Unsigned Binary           ;
; SUB            ; 00010100 ; Unsigned Binary           ;
; MUL            ; 00010101 ; Unsigned Binary           ;
; DIV            ; 00010110 ; Unsigned Binary           ;
; AND            ; 00011000 ; Unsigned Binary           ;
; OR             ; 00011001 ; Unsigned Binary           ;
; XOR            ; 00011010 ; Unsigned Binary           ;
; ROL            ; 00011100 ; Unsigned Binary           ;
; ROR            ; 00011101 ; Unsigned Binary           ;
; SHL            ; 00011110 ; Unsigned Binary           ;
; SHR            ; 00011111 ; Unsigned Binary           ;
; JEQ            ; 00100000 ; Unsigned Binary           ;
; JNE            ; 00100001 ; Unsigned Binary           ;
; JLT            ; 00100010 ; Unsigned Binary           ;
; JGT            ; 00100011 ; Unsigned Binary           ;
; JLE            ; 00100100 ; Unsigned Binary           ;
; JGE            ; 00100101 ; Unsigned Binary           ;
; JMP            ; 00100110 ; Unsigned Binary           ;
; SWI            ; 00101010 ; Unsigned Binary           ;
; CALL           ; 00101011 ; Unsigned Binary           ;
; RET            ; 00101100 ; Unsigned Binary           ;
; IRET           ; 00101101 ; Unsigned Binary           ;
; PUSH           ; 00110000 ; Unsigned Binary           ;
; POP            ; 00110001 ; Unsigned Binary           ;
; PUSHB          ; 00110010 ; Unsigned Binary           ;
; POPB           ; 00110011 ; Unsigned Binary           ;
; CALLP          ; 01000000 ; Unsigned Binary           ;
+----------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                   ;
; WIDTH_A                            ; 32                   ; Signed Integer            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 1                    ; Untyped                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; ram_test.hex         ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_too1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu0:cpu|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------+
; Parameter Name         ; Value          ; Type                            ;
+------------------------+----------------+---------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                         ;
; LPM_WIDTHD             ; 32             ; Untyped                         ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                         ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                         ;
; LPM_PIPELINE           ; 0              ; Untyped                         ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                         ;
; CBXI_PARAMETER         ; lpm_divide_rqo ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                  ;
+------------------------+----------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                     ;
+-------------------------------------------+------------------------------------------+
; Name                                      ; Value                                    ;
+-------------------------------------------+------------------------------------------+
; Number of entity instances                ; 1                                        ;
; Entity Instance                           ; ram:ram0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                              ;
;     -- WIDTH_A                            ; 32                                       ;
;     -- NUMWORDS_A                         ; 1024                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                             ;
;     -- WIDTH_B                            ; 1                                        ;
;     -- NUMWORDS_B                         ; 1                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ;
+-------------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:ram0"                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "cpu0:cpu"              ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; tick ; Output ; Info     ; Explicitly unconnected ;
; ir   ; Output ; Info     ; Explicitly unconnected ;
; m_w1 ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 742                         ;
;     ENA               ; 481                         ;
;     ENA SCLR          ; 59                          ;
;     ENA SLD           ; 123                         ;
;     plain             ; 79                          ;
; arriav_lcell_comb     ; 2902                        ;
;     arith             ; 876                         ;
;         0 data inputs ; 60                          ;
;         1 data inputs ; 91                          ;
;         2 data inputs ; 202                         ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 493                         ;
;     extend            ; 61                          ;
;         7 data inputs ; 61                          ;
;     normal            ; 1892                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 106                         ;
;         3 data inputs ; 98                          ;
;         4 data inputs ; 558                         ;
;         5 data inputs ; 154                         ;
;         6 data inputs ; 974                         ;
;     shared            ; 73                          ;
;         0 data inputs ; 3                           ;
;         2 data inputs ; 67                          ;
;         4 data inputs ; 3                           ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 168                         ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 101.80                      ;
; Average LUT depth     ; 49.35                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon May 10 09:58:44 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU0_simu -c CPU0_simu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu0.v
    Info (12023): Found entity 1: cpu0 File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file cpu0_top.v
    Info (12023): Found entity 1: cpu0_top File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0_top.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/ram.v Line: 39
Info (12127): Elaborating entity "cpu0_top" for the top level hierarchy
Info (12128): Elaborating entity "cpu0" for hierarchy "cpu0:cpu" File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0_top.v Line: 35
Warning (10036): Verilog HDL or VHDL warning at cpu0.v(25): object "c12" assigned a value but never read File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at cpu0.v(25): object "ipc" assigned a value but never read File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0.v Line: 25
Warning (10230): Verilog HDL assignment warning at cpu0.v(96): truncated value with size 32 to match size of target (3) File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0.v Line: 96
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram0" File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0_top.v Line: 43
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram0|altsyncram:altsyncram_component" File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "ram:ram0|altsyncram:altsyncram_component" File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/ram.v Line: 85
Info (12133): Instantiated megafunction "ram:ram0|altsyncram:altsyncram_component" with the following parameter: File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ram_test.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_too1.tdf
    Info (12023): Found entity 1: altsyncram_too1 File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/db/altsyncram_too1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_too1" for hierarchy "ram:ram0|altsyncram:altsyncram_component|altsyncram_too1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cpu0:cpu|Div0" File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0.v Line: 135
Info (12130): Elaborated megafunction instantiation "cpu0:cpu|lpm_divide:Div0" File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0.v Line: 135
Info (12133): Instantiated megafunction "cpu0:cpu|lpm_divide:Div0" with the following parameter: File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0.v Line: 135
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf
    Info (12023): Found entity 1: lpm_divide_rqo File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/db/lpm_divide_rqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/db/alt_u_div_o2f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/db/lpm_abs_4p9.tdf Line: 22
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "itype[0]" is stuck at GND File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0_top.v Line: 7
    Warning (13410): Pin "itype[1]" is stuck at GND File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0_top.v Line: 7
    Warning (13410): Pin "itype[2]" is stuck at GND File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0_top.v Line: 7
    Warning (13410): Pin "itype[3]" is stuck at GND File: D:/CHU/chuboy20200402/CPU0/Github Release/CPU0_RAM_simu/cpu0_top.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3631 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 166 output pins
    Info (21061): Implemented 3429 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4933 megabytes
    Info: Processing ended: Mon May 10 09:59:18 2021
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:37


