Created 2023-01-25 00:23:01.441395

----------------------------------------------
  RUN OPTIONS:
----------------------------------------------

  Transistor sizing: on
  Optimization type: global
  Number of top combos to re-ERF: 1
  Area optimization weight: 1
  Delay optimization weight: 1
  Maximum number of sizing iterations: 4


-------------------------------------------------
  ARCHITECTURE PARAMETERS:
-------------------------------------------------

  Number of BLEs per cluster (N): 10
  LUT size (K): 6
  Channel width (W): 320
  Wire segment length (L): 4
  Number of cluster inputs (I): 40
  Number of BLE outputs to general routing (Or): 2
  Number of BLE outputs to local routing (Ofb): 1
  Total number of cluster outputs (N*Or): 20
  Switch block flexibility (Fs): 3
  Cluster input flexibility (Fcin): 0.2
  Cluster output flexibility (Fcout): 0.025
  Local MUX population (Fclocal): 0.5
  LUT input for register selection MUX (Rsel): c
  LUT input(s) for register feedback MUX(es) (Rfb): c

-------------------------------------------------
  PROCESS TECHNOLOGY PARAMETERS:
-------------------------------------------------

  transistor_type = finfet
  switch_type = pass_transistor
  vdd = 0.7
  vsram = 0.9
  vsram_n = 0.0
  gate_length = 20
  min_tran_width = 27
  min_width_tran_area = 2165
  sram_cell_area = 4.0
  model_path = /autofs/fs1.ece/fs1.eecg.vaughn/morestep/COFFE/spice_models/7nm_TT_160803.l
  model_library = 7NM_FINFET_HP
  metal = [(0.1287, 0.00022), (0.0216, 0.00024)]


|------------------------------------------------------------------------------|
|   FPGA Implementation Details                                                |
|------------------------------------------------------------------------------|

  SWITCH BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 10:1
  Implemented MUX size: 12:1
  Level 1 size = 4
  Level 2 size = 3
  Number of unused inputs = 2
  Number of MUXes per tile: 160
  Number of SRAM cells per MUX: 7

  CONNECTION BLOCK DETAILS:
  Style: two-level MUX
  Required MUX size: 64:1
  Implemented MUX size: 64:1
  Level 1 size = 8
  Level 2 size = 8
  Number of unused inputs = 0
  Number of MUXes per tile: 40
  Number of SRAM cells per MUX: 16

  LOCAL MUX DETAILS:
  Style: two-level MUX
  Required MUX size: 25:1
  Implemented MUX size: 25:1
  Level 1 size = 5
  Level 2 size = 5
  Number of unused inputs = 0
  Number of MUXes per tile: 60
  Number of SRAM cells per MUX: 10

  LUT DETAILS:
  Style: Fully encoded MUX tree
  Size: 6-LUT
  Internal buffering: 2-stage buffer betweens levels 3 and 4
  Isolation inverters between SRAM and LUT inputs

  LUT INPUT DRIVER DETAILS:
  LUT input a type: default
  LUT input b type: default
  LUT input c type: reg_fb_rsel
  LUT input d type: default
  LUT input e type: default
  LUT input f type: default

  CLUSTER OUTPUT LOAD DETAILS:
  Total number of SB inputs connected to cluster output: 8
  Number of 'on' SB MUXes (assumed): 1
  Number of 'partial' SB MUXes: 1
  Number of 'off' SB MUXes: 6

  ROUTING WIRE LOAD DETAILS:
  Number of SB inputs connected to routing wire = 9
  Wire: SB (on = 1, partial = 1, off = 7)
  Number of CB inputs connected to routing wire = 16
  Wire: CB (on = 1, partial = 1, off = 14)
  Tile 1: SB (on = 1, partial = 1, off = 1); CB (on = 1, partial = 1, off = 2)
  Tile 2: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 3: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)
  Tile 4: SB (on = 0, partial = 0, off = 2); CB (on = 0, partial = 0, off = 4)

|------------------------------------------------------------------------------|


|--------------------------------------------------------------------------------------------------|
|    Area and Delay Report                                                                         |
|--------------------------------------------------------------------------------------------------|

  SUBCIRCUIT AREA, DELAY & POWER
  ------------------------------
  Subcircuit                    Area (um^2)  Delay (ps)   tfall (ps)   trise (ps)   Power at 250MHz (uW)  
  sb_mux                        0.157        66.02        66.02        65.46        7.522                 
  sb_mux(with sram)             0.217        66.02        66.02        65.46        7.522                 
  cb_mux                        0.205        48.11        48.11        46.05        0.9361
  cb_mux(with sram)             0.343        48.11        48.11        46.05        0.9361
  local_mux                     0.094        25.92        24.2         25.92        0.3782
  local_mux(with sram)          0.18         25.92        24.2         25.92        0.3782
  local_ble_output(with sram)   0.061        39.98        39.66        39.98        0.8039000000000001
  general_ble_output(with sram) 0.044        14.05        13.19        14.05        0.4184
  ff                            0.115        n/a          n/a          n/a          n/a
  lut (with sram)               2.03         71.25        70.88        71.25        n/a                   
  lut_a                         n/a          65.49        65.49        62.96        1.555                 
  lut_a_driver                  0.028        9.697        9.578        9.697        0.7263000000000001    
  lut_a_driver_not              0.034        12.5         11.97        12.5         0.5654                
  lut_b                         n/a          63.97        63.97        59.62        1.53                  
  lut_b_driver                  0.025        7.789        7.673        7.789        0.4364                
  lut_b_driver_not              0.031        10.56        10.02        10.56        0.3335                
  lut_c                         n/a          60.44        60.44        53.25        1.476                 
  lut_c_driver                  0.075        17.8         16.56        17.8         0.8459000000000001    
  lut_c_driver_not              0.03         19.54        19.2         19.54        0.2129                
  lut_d                         n/a          27.22        26.54        27.22        1.036                 
  lut_d_driver                  0.019        7.133        6.423        7.133        0.3255                
  lut_d_driver_not              0.019        12.58        10.74        12.58        0.1396                
  lut_e                         n/a          25.69        25.69        24.46        0.9522                
  lut_e_driver                  0.012        7.185        7.03         7.185        0.21030000000000001   
  lut_e_driver_not              0.023        10.01        8.636        10.01        0.1406                
  lut_f                         n/a          21.38        21.38        19.06        0.8533000000000001    
  lut_f_driver                  0.014        5.38         5.221        5.38         0.14700000000000002   
  lut_f_driver_not              0.023        8.691        8.039        8.691        0.1176                


  TILE AREA CONTRIBUTIONS
  -----------------------
  Block             Total Area (um^2)   Fraction of total tile area
  Tile              85.581              100%
  LUT               23.62               27.599%
  FF                1.151               1.344%
  BLE output        1.491               1.743%
  Local mux         10.817              12.639%
  Connection block  13.731              16.045%
  Switch block      34.772              40.63%

  VPR DELAYS
  ----------
  Path                                            Delay (ps)
  Tdel (routing switch)                           6.602e-11
  T_ipin_cblock (connection block mux)            4.811e-11
  CLB input -> BLE input (local CLB routing)      2.592e-11
  LUT output -> BLE input (local feedback)        3.998e-11
  LUT output -> CLB output (logic block output)   1.405e-11
  lut_a                                           7.799e-11
  lut_b                                           7.453e-11
  lut_c                                           7.998e-11
  lut_d                                           3.98e-11
  lut_e                                           3.5700000000000003e-11
  lut_f                                           3.0071e-11

  VPR AREAS
  ----------
  grid_logic_tile_area                            17126.266078433735
  ipin_mux_trans_size (connection block mux)      1.066
  mux_trans_size (routing switch)                 1.7554520189781084
  buf_size (routing switch)                       42.39549528408508

  SUMMARY
  -------
  Tile Area                            85.58 um^2
  Representative Critical Path Delay   48.98 ps
  Cost (area^1 x delay^1)              0.00419

|--------------------------------------------------------------------------------------------------|

Number of HSPICE simulations performed: 71251
Total time elapsed: 4 hours 46 minutes 19 seconds


