module WB_tb();    
	wire [15:0] rf_wrt_data;
	reg [15:0] ALU_result, mem_data;
	reg memToReg;
	/*
	WB_IF wb(rf_wrt_data, ALU_result, mem_data, memToReg);
	
	initial begin
		memToReg = 1;
		ALU_result = 16'h0001;
		mem_data = 16'h0002;
		#20;
		memToReg = 0;
		#20;
		$stop();		
	end
	*/
endmodule
