ncverilog(64): 12.20-s012: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	12.20-s012: Started on Sep 21, 2020 at 10:18:18 CST
ncverilog
	DE2_115/DE2_115.sv
	DE2_115/Debounce.sv
	DE2_115/SevenHexDecoder.sv
	Top_example.sv
file: DE2_115/DE2_115.sv
	module worklib.DE2_115:sv
		errors: 0, warnings: 0
file: DE2_115/Debounce.sv
	module worklib.Debounce:sv
		errors: 0, warnings: 0
file: DE2_115/SevenHexDecoder.sv
	module worklib.SevenHexDecoder:sv
		errors: 0, warnings: 0
file: Top_example.sv
	module worklib.Top:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
Debounce deb0(
            |
ncelab: *W,CUVWSP (./DE2_115/DE2_115.sv,142|12): 2 output ports were not connected:
ncelab: (./DE2_115/Debounce.sv,5): o_debounced
ncelab: (./DE2_115/Debounce.sv,7): o_pos

	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.DE2_115:sv <0x057edaf0>
			streams:   0, words:     0
		worklib.Debounce:sv <0x3c976214>
			streams:   0, words:     0
		worklib.SevenHexDecoder:sv <0x27ecfbfa>
			streams:   0, words:     0
		worklib.Top:sv <0x0f5dde2e>
			streams:   0, words:     0
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		             Instances  Unique
		Modules:             4       4
		Registers:          16      16
		Scalar wires:        5       -
		Vectored wires:      9       -
		Always blocks:       5       5
		Cont. assignments:   0      10
	Writing initial simulation snapshot: worklib.DE2_115:sv
Loading snapshot worklib.DE2_115:sv .................... Done
*Verdi3* Loading libsscore_ius122.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /opt/CAD/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	ncverilog	12.20-s012: Exiting on Sep 21, 2020 at 10:19:06 CST  (total: 00:00:48)
