library IEEE;
use IEEE.std_logic_1164.all;


entity fullAdder is
	port(a, b : in std_logic;
			cout : out std_logic);
end fullAdder;

architecture Behavioral of fullAdder is
begin
	cout <= a xor b;
end Behavioral;