

================================================================
== Vitis HLS Report for 'operator_Pipeline_VITIS_LOOP_104_3'
================================================================
* Date:           Tue Feb  8 11:01:46 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.557 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%base = alloca i32 1"   --->   Operation 4 'alloca' 'base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%this_num_load_1028 = alloca i32 1"   --->   Operation 5 'alloca' 'this_num_load_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%this_num_load_1134 = alloca i32 1"   --->   Operation 6 'alloca' 'this_num_load_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%this_num_load_1240 = alloca i32 1"   --->   Operation 7 'alloca' 'this_num_load_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln104_4_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln104_4"   --->   Operation 8 'read' 'zext_ln104_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln104_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln104"   --->   Operation 9 'read' 'zext_ln104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_num_load_1029_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_num_load_1029"   --->   Operation 10 'read' 'this_num_load_1029_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_num_load_1135_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_num_load_1135"   --->   Operation 11 'read' 'this_num_load_1135_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_num_load_1241_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %this_num_load_1241"   --->   Operation 12 'read' 'this_num_load_1241_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln104_4_cast = zext i3 %zext_ln104_4_read"   --->   Operation 13 'zext' 'zext_ln104_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln104_cast = zext i2 %zext_ln104_read"   --->   Operation 14 'zext' 'zext_ln104_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %this_num_load_1241_read, i32 %this_num_load_1240"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %this_num_load_1135_read, i32 %this_num_load_1134"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %this_num_load_1029_read, i32 %this_num_load_1028"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %zext_ln104_cast, i64 %base"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%base_2 = load i64 %base" [../src/ban.cpp:105]   --->   Operation 20 'load' 'base_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln104 = icmp_eq  i64 %base_2, i64 %zext_ln104_4_cast" [../src/ban.cpp:104]   --->   Operation 22 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.split, void %_ZN3Ban14to_normal_formEv.18.exit.loopexit.exitStub" [../src/ban.cpp:104]   --->   Operation 23 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../src/ban.cpp:91]   --->   Operation 24 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.08ns)   --->   "%add_ln105 = add i64 %base_2, i64 1" [../src/ban.cpp:105]   --->   Operation 25 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i64 %base_2" [../src/ban.cpp:105]   --->   Operation 26 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.58ns)   --->   "%switch_ln105 = switch i2 %trunc_ln105, void %branch2, i2 0, void %.split..split6_crit_edge, i2 1, void %.split..split6_crit_edge8" [../src/ban.cpp:105]   --->   Operation 27 'switch' 'switch_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.58>
ST_2 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln105 = store i32 0, i32 %this_num_load_1134" [../src/ban.cpp:105]   --->   Operation 28 'store' 'store_ln105' <Predicate = (!icmp_ln104 & trunc_ln105 == 1)> <Delay = 0.42>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split6" [../src/ban.cpp:105]   --->   Operation 29 'br' 'br_ln105' <Predicate = (!icmp_ln104 & trunc_ln105 == 1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln105 = store i32 0, i32 %this_num_load_1028" [../src/ban.cpp:105]   --->   Operation 30 'store' 'store_ln105' <Predicate = (!icmp_ln104 & trunc_ln105 == 0)> <Delay = 0.42>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split6" [../src/ban.cpp:105]   --->   Operation 31 'br' 'br_ln105' <Predicate = (!icmp_ln104 & trunc_ln105 == 0)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln105 = store i32 0, i32 %this_num_load_1240" [../src/ban.cpp:105]   --->   Operation 32 'store' 'store_ln105' <Predicate = (!icmp_ln104 & trunc_ln105 != 0 & trunc_ln105 != 1)> <Delay = 0.42>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split6" [../src/ban.cpp:105]   --->   Operation 33 'br' 'br_ln105' <Predicate = (!icmp_ln104 & trunc_ln105 != 0 & trunc_ln105 != 1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln105 = store i64 %add_ln105, i64 %base" [../src/ban.cpp:105]   --->   Operation 34 'store' 'store_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.42>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%this_num_load = load i32 %this_num_load_1028"   --->   Operation 36 'load' 'this_num_load' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%this_num_load_1 = load i32 %this_num_load_1134"   --->   Operation 37 'load' 'this_num_load_1' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%this_num_load_2 = load i32 %this_num_load_1240"   --->   Operation 38 'load' 'this_num_load_2' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %this_num_load_1240_out, i32 %this_num_load_2"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %this_num_load_1134_out, i32 %this_num_load_1"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %this_num_load_1028_out, i32 %this_num_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_num_load_1241]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_num_load_1135]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_num_load_1029]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln104]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln104_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_num_load_1240_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_num_load_1134_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ this_num_load_1028_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base                    (alloca      ) [ 011]
this_num_load_1028      (alloca      ) [ 011]
this_num_load_1134      (alloca      ) [ 011]
this_num_load_1240      (alloca      ) [ 011]
zext_ln104_4_read       (read        ) [ 000]
zext_ln104_read         (read        ) [ 000]
this_num_load_1029_read (read        ) [ 000]
this_num_load_1135_read (read        ) [ 000]
this_num_load_1241_read (read        ) [ 000]
zext_ln104_4_cast       (zext        ) [ 011]
zext_ln104_cast         (zext        ) [ 000]
store_ln0               (store       ) [ 000]
store_ln0               (store       ) [ 000]
store_ln0               (store       ) [ 000]
store_ln0               (store       ) [ 000]
br_ln0                  (br          ) [ 000]
base_2                  (load        ) [ 000]
specpipeline_ln0        (specpipeline) [ 000]
icmp_ln104              (icmp        ) [ 011]
br_ln104                (br          ) [ 000]
specloopname_ln91       (specloopname) [ 000]
add_ln105               (add         ) [ 000]
trunc_ln105             (trunc       ) [ 011]
switch_ln105            (switch      ) [ 000]
store_ln105             (store       ) [ 000]
br_ln105                (br          ) [ 000]
store_ln105             (store       ) [ 000]
br_ln105                (br          ) [ 000]
store_ln105             (store       ) [ 000]
br_ln105                (br          ) [ 000]
store_ln105             (store       ) [ 000]
br_ln0                  (br          ) [ 000]
this_num_load           (load        ) [ 000]
this_num_load_1         (load        ) [ 000]
this_num_load_2         (load        ) [ 000]
write_ln0               (write       ) [ 000]
write_ln0               (write       ) [ 000]
write_ln0               (write       ) [ 000]
ret_ln0                 (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_num_load_1241">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_num_load_1241"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_num_load_1135">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_num_load_1135"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_num_load_1029">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_num_load_1029"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln104">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln104_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln104_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_num_load_1240_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_num_load_1240_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="this_num_load_1134_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_num_load_1134_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="this_num_load_1028_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_num_load_1028_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="base_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="base/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="this_num_load_1028_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_num_load_1028/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="this_num_load_1134_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_num_load_1134/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="this_num_load_1240_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="this_num_load_1240/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="zext_ln104_4_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="0" index="1" bw="3" slack="0"/>
<pin id="65" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln104_4_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="zext_ln104_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2" slack="0"/>
<pin id="70" dir="0" index="1" bw="2" slack="0"/>
<pin id="71" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln104_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="this_num_load_1029_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_num_load_1029_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="this_num_load_1135_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_num_load_1135_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="this_num_load_1241_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_num_load_1241_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln0_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="32" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="write_ln0_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln0_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln104_4_cast_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_4_cast/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln104_cast_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104_cast/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="base_2_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="1"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="base_2/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln104_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="3" slack="1"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln105_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln105_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="0"/>
<pin id="157" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln105_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln105_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln105_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="1"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln105_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="1"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="this_num_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_num_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="this_num_load_1_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_num_load_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="this_num_load_2_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="this_num_load_2/2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="base_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="base "/>
</bind>
</comp>

<comp id="198" class="1005" name="this_num_load_1028_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="this_num_load_1028 "/>
</bind>
</comp>

<comp id="205" class="1005" name="this_num_load_1134_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="this_num_load_1134 "/>
</bind>
</comp>

<comp id="212" class="1005" name="this_num_load_1240_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="this_num_load_1240 "/>
</bind>
</comp>

<comp id="219" class="1005" name="zext_ln104_4_cast_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln104_4_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="44" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="62" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="68" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="86" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="80" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="74" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="117" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="141" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="141" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="149" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="179" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="194"><net_src comp="46" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="201"><net_src comp="50" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="208"><net_src comp="54" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="215"><net_src comp="58" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="222"><net_src comp="113" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="144" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_num_load_1240_out | {2 }
	Port: this_num_load_1134_out | {2 }
	Port: this_num_load_1028_out | {2 }
 - Input state : 
	Port: operator/_Pipeline_VITIS_LOOP_104_3 : this_num_load_1241 | {1 }
	Port: operator/_Pipeline_VITIS_LOOP_104_3 : this_num_load_1135 | {1 }
	Port: operator/_Pipeline_VITIS_LOOP_104_3 : this_num_load_1029 | {1 }
	Port: operator/_Pipeline_VITIS_LOOP_104_3 : zext_ln104 | {1 }
	Port: operator/_Pipeline_VITIS_LOOP_104_3 : zext_ln104_4 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln104 : 1
		br_ln104 : 2
		add_ln105 : 1
		trunc_ln105 : 1
		switch_ln105 : 2
		store_ln105 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    add   |          add_ln105_fu_149          |    0    |    71   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln104_fu_144         |    0    |    29   |
|----------|------------------------------------|---------|---------|
|          |    zext_ln104_4_read_read_fu_62    |    0    |    0    |
|          |     zext_ln104_read_read_fu_68     |    0    |    0    |
|   read   | this_num_load_1029_read_read_fu_74 |    0    |    0    |
|          | this_num_load_1135_read_read_fu_80 |    0    |    0    |
|          | this_num_load_1241_read_read_fu_86 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |        write_ln0_write_fu_92       |    0    |    0    |
|   write  |        write_ln0_write_fu_99       |    0    |    0    |
|          |       write_ln0_write_fu_106       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |      zext_ln104_4_cast_fu_113      |    0    |    0    |
|          |       zext_ln104_cast_fu_117       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |         trunc_ln105_fu_155         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   100   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       base_reg_191       |   64   |
|this_num_load_1028_reg_198|   32   |
|this_num_load_1134_reg_205|   32   |
|this_num_load_1240_reg_212|   32   |
| zext_ln104_4_cast_reg_219|   64   |
+--------------------------+--------+
|           Total          |   224  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   100  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   224  |    -   |
+-----------+--------+--------+
|   Total   |   224  |   100  |
+-----------+--------+--------+
