// Seed: 644938160
module module_0 (
    input wire id_0,
    input tri id_1,
    output supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wand id_7,
    input uwire id_8,
    input wor id_9,
    input tri0 id_10,
    output tri1 id_11,
    output tri0 id_12,
    input tri id_13,
    output uwire id_14,
    output uwire id_15,
    output wire id_16,
    input tri id_17,
    input tri1 id_18
);
  logic [1 : 1 'b0] id_20, id_21;
  wire id_22;
endmodule
module module_1 #(
    parameter id_2 = 32'd20,
    parameter id_3 = 32'd54
) (
    output tri0 id_0,
    output tri id_1,
    input wire _id_2,
    inout tri0 _id_3,
    output tri1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wand id_7,
    input wand id_8,
    output supply1 id_9,
    output tri id_10,
    output wand id_11,
    input tri1 id_12
);
  wire id_14[id_2 : id_3];
  ;
  module_0 modCall_1 (
      id_5,
      id_12,
      id_9,
      id_5,
      id_6,
      id_5,
      id_4,
      id_7,
      id_6,
      id_8,
      id_12,
      id_1,
      id_1,
      id_7,
      id_10,
      id_0,
      id_11,
      id_8,
      id_8
  );
endmodule
