--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Booth_multiplier.twx Booth_multiplier.ncd -o
Booth_multiplier.twr Booth_multiplier.pcf

Design file:              Booth_multiplier.ncd
Physical constraint file: Booth_multiplier.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
mul1<0>     |    0.257(R)|    0.886(R)|clk_BUFGP         |   0.000|
mul1<1>     |    0.172(R)|    0.955(R)|clk_BUFGP         |   0.000|
mul1<2>     |   -0.326(R)|    1.353(R)|clk_BUFGP         |   0.000|
mul1<3>     |   -0.372(R)|    1.390(R)|clk_BUFGP         |   0.000|
mul1<4>     |   -0.093(R)|    1.166(R)|clk_BUFGP         |   0.000|
mul1<5>     |   -0.029(R)|    1.114(R)|clk_BUFGP         |   0.000|
mul1<6>     |   -0.098(R)|    1.171(R)|clk_BUFGP         |   0.000|
mul1<7>     |    0.213(R)|    0.922(R)|clk_BUFGP         |   0.000|
mul2<0>     |    1.237(R)|    0.100(R)|clk_BUFGP         |   0.000|
mul2<1>     |    1.363(R)|    0.000(R)|clk_BUFGP         |   0.000|
mul2<2>     |    1.085(R)|    0.223(R)|clk_BUFGP         |   0.000|
mul2<3>     |    1.047(R)|    0.252(R)|clk_BUFGP         |   0.000|
mul2<4>     |    1.607(R)|   -0.195(R)|clk_BUFGP         |   0.000|
mul2<5>     |    1.551(R)|   -0.150(R)|clk_BUFGP         |   0.000|
mul2<6>     |    1.367(R)|   -0.003(R)|clk_BUFGP         |   0.000|
mul2<7>     |    1.593(R)|   -0.184(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
en_i        |    7.743(R)|clk_BUFGP         |   0.000|
fin<0>      |    7.145(R)|clk_BUFGP         |   0.000|
product<0>  |    6.609(R)|clk_BUFGP         |   0.000|
product<1>  |    6.612(R)|clk_BUFGP         |   0.000|
product<2>  |    7.090(R)|clk_BUFGP         |   0.000|
product<3>  |    6.606(R)|clk_BUFGP         |   0.000|
product<4>  |    7.091(R)|clk_BUFGP         |   0.000|
product<5>  |    6.861(R)|clk_BUFGP         |   0.000|
product<6>  |    7.126(R)|clk_BUFGP         |   0.000|
product<7>  |    7.088(R)|clk_BUFGP         |   0.000|
product<8>  |    7.191(R)|clk_BUFGP         |   0.000|
product<9>  |    7.326(R)|clk_BUFGP         |   0.000|
product<10> |    7.368(R)|clk_BUFGP         |   0.000|
product<11> |    6.608(R)|clk_BUFGP         |   0.000|
product<12> |    6.604(R)|clk_BUFGP         |   0.000|
product<13> |    6.614(R)|clk_BUFGP         |   0.000|
product<14> |    7.138(R)|clk_BUFGP         |   0.000|
product<15> |    7.133(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.447|         |         |         |
start          |    0.661|    5.762|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock start
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.745|         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jan 10 11:03:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 333 MB



