# PipelinedCPU
This project involves the structural design and implementation of a pipelined 32-bit CPU that supports the SCU Instruction Set Architecture (ISA), developed using the Verilog Hardware Description Language (HDL). 
