\hypertarget{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction}{
\section{Eimu::Core::Systems::SChip8::ChipInstruction Class Reference}
\label{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction}\index{Eimu::Core::Systems::SChip8::ChipInstruction@{Eimu::Core::Systems::SChip8::ChipInstruction}}
}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hypertarget{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a6173941d6e176e7cfaccb3050e6fae0c}{
{\bfseries ChipInstruction} (ushort instruction, ChipOpCode opCode)}
\label{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a6173941d6e176e7cfaccb3050e6fae0c}

\item 
\hypertarget{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_aec04969463cfaa7de9466d41d95cd047}{
override string {\bfseries ToString} ()}
\label{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_aec04969463cfaa7de9466d41d95cd047}

\end{DoxyCompactItemize}
\subsection*{Properties}
\begin{DoxyCompactItemize}
\item 
\hypertarget{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a0534c197038fc3e5218b06366b5525df}{
int {\bfseries Address}\hspace{0.3cm}{\ttfamily  \mbox{[}get, set\mbox{]}}}
\label{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a0534c197038fc3e5218b06366b5525df}

\item 
\hypertarget{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a431dedb50b9f2d50ae0d1a252f2b4613}{
ushort {\bfseries RawInstruction}\hspace{0.3cm}{\ttfamily  \mbox{[}get\mbox{]}}}
\label{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a431dedb50b9f2d50ae0d1a252f2b4613}

\item 
\hypertarget{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a953055dffe9d9487e6137aaede1666f6}{
byte {\bfseries OpCodeNumber}\hspace{0.3cm}{\ttfamily  \mbox{[}get\mbox{]}}}
\label{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a953055dffe9d9487e6137aaede1666f6}

\item 
\hypertarget{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a252ae74700a3e79ff3adb5721a041f23}{
ushort {\bfseries NNN}\hspace{0.3cm}{\ttfamily  \mbox{[}get\mbox{]}}}
\label{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a252ae74700a3e79ff3adb5721a041f23}

\item 
\hypertarget{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_ade67d772c7f26e687001906c10332bfb}{
byte {\bfseries N}\hspace{0.3cm}{\ttfamily  \mbox{[}get\mbox{]}}}
\label{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_ade67d772c7f26e687001906c10332bfb}

\item 
\hypertarget{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a696d69e49c138275d65f30a066679447}{
byte {\bfseries X}\hspace{0.3cm}{\ttfamily  \mbox{[}get\mbox{]}}}
\label{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a696d69e49c138275d65f30a066679447}

\item 
\hypertarget{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a188ad8f3ea1109db5e94307941b14ceb}{
byte {\bfseries Y}\hspace{0.3cm}{\ttfamily  \mbox{[}get\mbox{]}}}
\label{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a188ad8f3ea1109db5e94307941b14ceb}

\item 
\hypertarget{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a706eaf9ad9a9dbe01a1f34efa9684144}{
byte {\bfseries KK}\hspace{0.3cm}{\ttfamily  \mbox{[}get\mbox{]}}}
\label{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_a706eaf9ad9a9dbe01a1f34efa9684144}

\item 
\hypertarget{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_ad9cb2385f1b7d6239ca59d0b7201711d}{
ChipOpCode {\bfseries OpCode}\hspace{0.3cm}{\ttfamily  \mbox{[}get\mbox{]}}}
\label{class_eimu_1_1_core_1_1_systems_1_1_s_chip8_1_1_chip_instruction_ad9cb2385f1b7d6239ca59d0b7201711d}

\end{DoxyCompactItemize}


The documentation for this class was generated from the following file:\begin{DoxyCompactItemize}
\item 
ChipInstruction.cs\end{DoxyCompactItemize}
