#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug 29 11:01:54 2023
# Process ID: 33028
# Current directory: D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14296 D:\GitRepo\pipelined_CPU\Pipelined_CPU_RISCV\pipeline_cpu_riscv.xpr
# Log file: D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/vivado.log
# Journal file: D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV\vivado.jou
#-----------------------------------------------------------sstart_guiopen_project D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.xpr
IINFO: [Project 1-313] Project file moved from 'D:/Pipelined_CPU_RISCV' since last save.Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.2/data/ip'.
WWARNING: [IP_Flow 19-2162] IP 'instruction_mem' is locked:
* Current project part 'xc7a100tcsg324-1' and the part 'xc7k70tfbv676-1' used to customize the IP 'instruction_mem' do not match.open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 781.371 ; gain = 96.254
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 29 11:49:12 2023...
t is out of date. Since the IP is locked, the synthesis checkpoint cannot be updated. The out-of-date checkpoint will be used and it may result in incorrect behavior.
Please select 'Report IP Status' from the 'Tools/Report' menu or run the Tcl command 'report_ip_status' for more information.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.xci

Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1340.246 ; gain = 219.125
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_50M' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/.Xil/Vivado-33028-LAPTOP-BI96FENR/realtime/clk_50M_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_50M' (1#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/.Xil/Vivado-33028-LAPTOP-BI96FENR/realtime/clk_50M_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:24]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'InsMem' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/InsMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_mem' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/.Xil/Vivado-33028-LAPTOP-BI96FENR/realtime/instruction_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instruction_mem' (3#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/.Xil/Vivado-33028-LAPTOP-BI96FENR/realtime/instruction_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'InsMem' (4#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/InsMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ControlUnit.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ControlUnit.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (5#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ControlUnit.v:24]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (6#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'Imm_gen' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ImmGen.v:29]
INFO: [Synth 8-6155] done synthesizing module 'Imm_gen' (7#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_mux' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ALU_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU_mux' (8#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ALU_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'sr1_mux' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr1_mux.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr1_mux.v:33]
INFO: [Synth 8-6155] done synthesizing module 'sr1_mux' (9#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr1_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'sr2_mux' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr2_mux.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr2_mux.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sr2_mux' (10#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr2_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ALU.v:37]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (11#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ALU.v:24]
INFO: [Synth 8-6157] synthesizing module 'DataMem' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DataMem' (12#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/DataMem.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF_mux' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/RF_mux.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/RF_mux.v:32]
INFO: [Synth 8-6155] done synthesizing module 'RF_mux' (13#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/RF_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_mux' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/PC_mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC_mux' (14#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/PC_mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (15#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ID_EX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (16#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ID_EX.v:1]
INFO: [Synth 8-6157] synthesizing module 'EX_ME' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/EX_ME.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_ME' (17#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/EX_ME.v:23]
INFO: [Synth 8-6157] synthesizing module 'ME_WB' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ME_WB.v:23]
WARNING: [Synth 8-3848] Net WB_rf_d2 in module/entity ME_WB does not have driver. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ME_WB.v:39]
INFO: [Synth 8-6155] done synthesizing module 'ME_WB' (18#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ME_WB.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/Hazard_Unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (19#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/Hazard_Unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Forward_Unit' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/Forward_Unit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Forward_Unit' (20#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/Forward_Unit.v:23]
WARNING: [Synth 8-3848] Net ins_data in module/entity CPU does not have driver. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:140]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (21#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v:24]
INFO: [Synth 8-6157] synthesizing module 'LightShow' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/LightShow.v:22]
	Parameter C_COUNTER_NUM bound to: 500000 - type: integer 
WARNING: [Synth 8-5788] Register R_temp_reg in module LightShow is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/LightShow.v:52]
INFO: [Synth 8-6155] done synthesizing module 'LightShow' (22#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/LightShow.v:22]
INFO: [Synth 8-6157] synthesizing module 'rs232' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/rs232.v:23]
	Parameter UART_BPS bound to: 14'b10010110000000 
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/uart_rx.v:23]
	Parameter UART_BPS bound to: 14'b10010110000000 
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter BAUD_CNT_MAX bound to: 26'b00000000000001010001011000 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (23#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/uart_tx.v:23]
	Parameter UART_BPS bound to: 14'b10010110000000 
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter BAUD_CNT_MAX bound to: 26'b00000000000001010001011000 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (24#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rs232' (25#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/rs232.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (26#1) [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design Forward_Unit has unconnected port ME_regS[1]
WARNING: [Synth 8-3331] design Forward_Unit has unconnected port ME_regS[0]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[31]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[30]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[29]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[28]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[27]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[26]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[25]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[24]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[23]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[22]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[21]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[20]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[19]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[18]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[17]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[16]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[15]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[14]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[13]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[12]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[11]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[10]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[9]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[8]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[7]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[6]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[5]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[4]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[3]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[2]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[1]
WARNING: [Synth 8-3331] design ME_WB has unconnected port WB_rf_d2[0]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[31]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[30]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[29]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[28]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[27]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[26]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[25]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[24]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[23]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[22]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[21]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[20]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[19]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[18]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[17]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[16]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[15]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[14]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[13]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[12]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[11]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[10]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[9]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[8]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[7]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[6]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[5]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[4]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[3]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[2]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[1]
WARNING: [Synth 8-3331] design ME_WB has unconnected port rf_d2[0]
WARNING: [Synth 8-3331] design ID_EX has unconnected port rst
WARNING: [Synth 8-3331] design ID_EX has unconnected port halt
WARNING: [Synth 8-3331] design IF_ID has unconnected port rst
WARNING: [Synth 8-3331] design DataMem has unconnected port rst
WARNING: [Synth 8-3331] design PC has unconnected port br
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1418.918 ; gain = 297.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1418.918 ; gain = 297.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1418.918 ; gain = 297.797
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/clk_50M/clk_50M.dcp' for cell 'clk_50m'
INFO: [Project 1-454] Reading design checkpoint 'd:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/instruction_mem.dcp' for cell 'cpu/insm/my_insmem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1418.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_50m/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_50m/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/clk_50M/clk_50M_board.xdc] for cell 'clk_50m/inst'
Finished Parsing XDC File [d:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/clk_50M/clk_50M_board.xdc] for cell 'clk_50m/inst'
Parsing XDC File [d:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/clk_50M/clk_50M.xdc] for cell 'clk_50m/inst'
Finished Parsing XDC File [d:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/clk_50M/clk_50M.xdc] for cell 'clk_50m/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/clk_50M/clk_50M.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc]
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'halt'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'halt'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'o_led[6]'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'o_led[5]'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'o_led[4]'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'o_led[3]'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'o_led[2]'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'o_led[1]'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'o_led[0]'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'o_led[3]'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'o_led[2]'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'o_led[1]'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'o_led[0]'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'o_led[4]'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'o_led[5]'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'o_led[6]'. [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc:42]
Finished Parsing XDC File [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/GitRepo/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/constrs_1/new/control.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1566.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1627.020 ; gain = 505.898
70 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1627.020 ; gain = 743.352
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 29 11:49:08 2023...
