{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524735981849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524735981855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 15:46:21 2018 " "Processing started: Thu Apr 26 15:46:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524735981855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524735981855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off garden_water -c garden_water " "Command: quartus_map --read_settings_files=on --write_settings_files=off garden_water -c garden_water" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524735981855 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1524735982128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssm.v 1 1 " "Found 1 design units, including 1 entities, in source file ssm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssm " "Found entity 1: ssm" {  } { { "ssm.v" "" { Text "C:/Users/ee313/Desktop/topboran/ssm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524735989885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524735989885 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 control.v(92) " "Verilog HDL Expression warning at control.v(92): truncated literal to match 9 bits" {  } { { "control.v" "" { Text "C:/Users/ee313/Desktop/topboran/control.v" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1524735989889 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "9 control.v(97) " "Verilog HDL Expression warning at control.v(97): truncated literal to match 9 bits" {  } { { "control.v" "" { Text "C:/Users/ee313/Desktop/topboran/control.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1524735989889 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(81) " "Verilog HDL information at control.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "C:/Users/ee313/Desktop/topboran/control.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1524735989889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/ee313/Desktop/topboran/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524735989890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524735989890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "garden_water.v 1 1 " "Found 1 design units, including 1 entities, in source file garden_water.v" { { "Info" "ISGN_ENTITY_NAME" "1 garden_water " "Found entity 1: garden_water" {  } { { "garden_water.v" "" { Text "C:/Users/ee313/Desktop/topboran/garden_water.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1524735989891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1524735989891 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "garden_water.v(11) " "Verilog HDL Instantiation warning at garden_water.v(11): instance has no name" {  } { { "garden_water.v" "" { Text "C:/Users/ee313/Desktop/topboran/garden_water.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1524735989891 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "garden_water.v(12) " "Verilog HDL Instantiation warning at garden_water.v(12): instance has no name" {  } { { "garden_water.v" "" { Text "C:/Users/ee313/Desktop/topboran/garden_water.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1524735989891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1524735989912 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter control.v(7) " "Verilog HDL or VHDL warning at control.v(7): object \"counter\" assigned a value but never read" {  } { { "control.v" "" { Text "C:/Users/ee313/Desktop/topboran/control.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1524735989912 "|control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_en control.v(8) " "Verilog HDL or VHDL warning at control.v(8): object \"clock_en\" assigned a value but never read" {  } { { "control.v" "" { Text "C:/Users/ee313/Desktop/topboran/control.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1524735989912 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 control.v(94) " "Verilog HDL assignment warning at control.v(94): truncated value with size 11 to match size of target (10)" {  } { { "control.v" "" { Text "C:/Users/ee313/Desktop/topboran/control.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524735989913 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(95) " "Verilog HDL assignment warning at control.v(95): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/ee313/Desktop/topboran/control.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524735989914 "|control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(110) " "Verilog HDL assignment warning at control.v(110): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "C:/Users/ee313/Desktop/topboran/control.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1524735989914 "|control"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1524735990545 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1524735990752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ee313/Desktop/topboran/output_files/garden_water.map.smsg " "Generated suppressed messages file C:/Users/ee313/Desktop/topboran/output_files/garden_water.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1524735990771 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1524735990843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1524735990843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1524735990872 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1524735990872 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1524735990872 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1524735990872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524735990882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 15:46:30 2018 " "Processing ended: Thu Apr 26 15:46:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524735990882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524735990882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524735990882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524735990882 ""}
