Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "datapath.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "datapath"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/gehin/Documents/insa/projects/ProjetSystemInformatique/microprocessor/register_file.vhd" into library work
Parsing entity <register_file>.
Parsing architecture <Behavioral> of entity <register_file>.
Parsing VHDL file "/home/gehin/Documents/insa/projects/ProjetSystemInformatique/microprocessor/banc_instr.vhd" into library work
Parsing entity <banc_instr>.
Parsing architecture <Behavioral> of entity <banc_instr>.
Parsing VHDL file "/home/gehin/Documents/insa/projects/ProjetSystemInformatique/microprocessor/datapath.vhd" into library work
Parsing entity <datapath>.
Parsing architecture <Behavioral> of entity <datapath>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <datapath> (architecture <Behavioral>) from library <work>.

Elaborating entity <register_file> (architecture <Behavioral>) from library <work>.

Elaborating entity <banc_instr> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/gehin/Documents/insa/projects/ProjetSystemInformatique/microprocessor/datapath.vhd" Line 117: Assignment to c_li_di ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/gehin/Documents/insa/projects/ProjetSystemInformatique/microprocessor/datapath.vhd" Line 73: Net <B_RF[3]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <datapath>.
    Related source file is "/home/gehin/Documents/insa/projects/ProjetSystemInformatique/microprocessor/datapath.vhd".
WARNING:Xst:653 - Signal <B_RF> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <INSTR_NUM>.
    Found 8-bit register for signal <OP_LI_DI>.
    Found 8-bit register for signal <A_LI_DI>.
    Found 8-bit register for signal <B_LI_DI>.
    Found 8-bit register for signal <OP_DI_EX>.
    Found 8-bit register for signal <A_DI_EX>.
    Found 8-bit register for signal <OP_EX_MEM>.
    Found 8-bit register for signal <A_EX_MEM>.
    Found 8-bit register for signal <B_EX_MEM>.
    Found 8-bit register for signal <OP_MEM_RE>.
    Found 8-bit register for signal <B_MEM_RE>.
    Found 4-bit register for signal <A_MEM_RE<3:0>>.
    Found 8-bit adder for signal <INSTR_NUM[7]_GND_6_o_add_0_OUT> created at line 101.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <datapath> synthesized.

Synthesizing Unit <register_file>.
    Related source file is "/home/gehin/Documents/insa/projects/ProjetSystemInformatique/microprocessor/register_file.vhd".
    Found 8-bit register for signal <QB>.
    Found 8-bit register for signal <registers<0>>.
    Found 8-bit register for signal <registers<1>>.
    Found 8-bit register for signal <registers<2>>.
    Found 8-bit register for signal <registers<3>>.
    Found 8-bit register for signal <registers<4>>.
    Found 8-bit register for signal <registers<5>>.
    Found 8-bit register for signal <registers<6>>.
    Found 8-bit register for signal <registers<7>>.
    Found 8-bit register for signal <registers<8>>.
    Found 8-bit register for signal <registers<9>>.
    Found 8-bit register for signal <registers<10>>.
    Found 8-bit register for signal <registers<11>>.
    Found 8-bit register for signal <registers<12>>.
    Found 8-bit register for signal <registers<13>>.
    Found 8-bit register for signal <registers<14>>.
    Found 8-bit register for signal <registers<15>>.
    Found 8-bit register for signal <QA>.
    Found 8-bit 16-to-1 multiplexer for signal <A_Address[3]_registers[15][7]_wide_mux_0_OUT> created at line 56.
    Found 4-bit comparator equal for signal <W_Address[3]_A_Address[3]_equal_36_o> created at line 63
    Summary:
	inferred 144 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <register_file> synthesized.

Synthesizing Unit <banc_instr>.
    Related source file is "/home/gehin/Documents/insa/projects/ProjetSystemInformatique/microprocessor/banc_instr.vhd".
    Found 32-bit register for signal <D_OUT>.
    Found 256x32-bit Read Only RAM for signal <Adresse[7]_signalTab[255][31]_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <banc_instr> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit single-port Read Only RAM                  : 1
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 31
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 29
# Comparators                                          : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 5
 8-bit 16-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <D_OUT_0> of sequential type is unconnected in block <banc_instr_instance>.
WARNING:Xst:2677 - Node <D_OUT_1> of sequential type is unconnected in block <banc_instr_instance>.
WARNING:Xst:2677 - Node <D_OUT_2> of sequential type is unconnected in block <banc_instr_instance>.
WARNING:Xst:2677 - Node <D_OUT_3> of sequential type is unconnected in block <banc_instr_instance>.
WARNING:Xst:2677 - Node <D_OUT_4> of sequential type is unconnected in block <banc_instr_instance>.
WARNING:Xst:2677 - Node <D_OUT_5> of sequential type is unconnected in block <banc_instr_instance>.
WARNING:Xst:2677 - Node <D_OUT_6> of sequential type is unconnected in block <banc_instr_instance>.
WARNING:Xst:2677 - Node <D_OUT_7> of sequential type is unconnected in block <banc_instr_instance>.
WARNING:Xst:2677 - Node <D_OUT_20> of sequential type is unconnected in block <banc_instr_instance>.
WARNING:Xst:2677 - Node <D_OUT_21> of sequential type is unconnected in block <banc_instr_instance>.
WARNING:Xst:2677 - Node <D_OUT_22> of sequential type is unconnected in block <banc_instr_instance>.
WARNING:Xst:2677 - Node <D_OUT_23> of sequential type is unconnected in block <banc_instr_instance>.
WARNING:Xst:2677 - Node <A_LI_DI_4> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_LI_DI_5> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_LI_DI_6> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_LI_DI_7> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_DI_EX_4> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_DI_EX_5> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_DI_EX_6> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_DI_EX_7> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_EX_MEM_4> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_EX_MEM_5> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_EX_MEM_6> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_EX_MEM_7> of sequential type is unconnected in block <datapath>.

Synthesizing (advanced) Unit <banc_instr>.
INFO:Xst:3226 - The RAM <Mram_Adresse[7]_signalTab[255][31]_wide_mux_0_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <D_OUT>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Adresse>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <D_OUT>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <banc_instr> synthesized (advanced).

Synthesizing (advanced) Unit <datapath>.
The following registers are absorbed into counter <INSTR_NUM>: 1 register on signal <INSTR_NUM>.
Unit <datapath> synthesized (advanced).
WARNING:Xst:2677 - Node <A_LI_DI_4> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_LI_DI_5> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_LI_DI_6> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_LI_DI_7> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_DI_EX_4> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_DI_EX_5> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_DI_EX_6> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_DI_EX_7> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_EX_MEM_4> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_EX_MEM_5> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_EX_MEM_6> of sequential type is unconnected in block <datapath>.
WARNING:Xst:2677 - Node <A_EX_MEM_7> of sequential type is unconnected in block <datapath>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x32-bit single-port block Read Only RAM            : 1
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 216
 Flip-Flops                                            : 216
# Comparators                                          : 1
 4-bit comparator equal                                : 1
# Multiplexers                                         : 26
 1-bit 16-to-1 multiplexer                             : 8
 1-bit 2-to-1 multiplexer                              : 16
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    INSTR_NUM_7 in unit <datapath>
    INSTR_NUM_6 in unit <datapath>
    INSTR_NUM_5 in unit <datapath>
    INSTR_NUM_4 in unit <datapath>
    INSTR_NUM_3 in unit <datapath>
    INSTR_NUM_2 in unit <datapath>
    INSTR_NUM_1 in unit <datapath>
    INSTR_NUM_0 in unit <datapath>


Optimizing unit <datapath> ...

Optimizing unit <register_file> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block datapath, actual ratio is 3.
WARNING:Xst:1426 - The value init of the FF/Latch INSTR_NUM_0_LD hinder the constant cleaning in the block datapath.
   You should achieve better results by setting this init to 1.

Final Macro Processing ...

Processing Unit <datapath> :
	Found 4-bit shift register for signal <A_MEM_RE_0>.
	Found 4-bit shift register for signal <A_MEM_RE_1>.
	Found 4-bit shift register for signal <A_MEM_RE_2>.
	Found 4-bit shift register for signal <A_MEM_RE_3>.
Unit <datapath> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 216
 Flip-Flops                                            : 216
# Shift Registers                                      : 4
 4-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : datapath.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 274
#      GND                         : 1
#      LUT1                        : 6
#      LUT2                        : 4
#      LUT3                        : 13
#      LUT4                        : 137
#      LUT5                        : 5
#      LUT6                        : 68
#      MUXCY                       : 7
#      MUXF7                       : 16
#      MUXF8                       : 8
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 228
#      FD                          : 24
#      FDC                         : 56
#      FDCE                        : 7
#      FDE                         : 4
#      FDP                         : 8
#      FDR                         : 128
#      LD                          : 1
# RAMS                             : 1
#      RAMB16BWER                  : 1
# Shift Registers                  : 4
#      SRLC16E                     : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8
PACKER Warning: Lut INSTR_NUM_71 is driving XOR and other loads hence can not be packed with the XOR/Carry. This would result in an extra LUT for a feedthrough.

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             228  out of  18224     1%  
 Number of Slice LUTs:                  237  out of   9112     2%  
    Number used as Logic:               233  out of   9112     2%  
    Number used as Memory:                4  out of   2176     0%  
       Number used as SRL:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    284
   Number with an unused Flip Flop:      56  out of    284    19%  
   Number with an unused LUT:            47  out of    284    16%  
   Number of fully used LUT-FF pairs:   181  out of    284    63%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 232   |
RST                                | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.019ns (Maximum Frequency: 248.821MHz)
   Minimum input arrival time before clock: 3.947ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.019ns (frequency: 248.821MHz)
  Total number of paths / destination ports: 2566 / 238
-------------------------------------------------------------------------
Delay:               4.019ns (Levels of Logic = 3)
  Source:            OP_MEM_RE_7 (FF)
  Destination:       register_file_instance/registers_4_6 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: OP_MEM_RE_7 to register_file_instance/registers_4_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.845  OP_MEM_RE_7 (OP_MEM_RE_7)
     LUT3:I0->O           17   0.205   1.028  LC_RF<7>_SW0 (N5)
     LUT6:I5->O           15   0.205   0.982  LC_RF<7>_5 (LC_RF<7>4)
     LUT4:I3->O            1   0.205   0.000  register_file_instance/registers_4_6_rstpot (register_file_instance/registers_4_6_rstpot)
     FDR:D                     0.102          register_file_instance/registers_4_6
    ----------------------------------------
    Total                      4.019ns (1.164ns logic, 2.855ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 207 / 207
-------------------------------------------------------------------------
Offset:              3.947ns (Levels of Logic = 2)
  Source:            RST (PAD)
  Destination:       B_EX_MEM_0 (FF)
  Destination Clock: CLK rising

  Data Path: RST to B_EX_MEM_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           207   1.222   2.420  RST_IBUF (RST_IBUF)
     LUT6:I0->O            1   0.203   0.000  Mmux_B_DI_EX81 (B_DI_EX<7>)
     FDC:D                     0.102          B_EX_MEM_7
    ----------------------------------------
    Total                      3.947ns (1.527ns logic, 2.420ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            register_file_instance/QB_7 (FF)
  Destination:       REGISTER_OUT_2<7> (PAD)
  Source Clock:      CLK rising

  Data Path: register_file_instance/QB_7 to REGISTER_OUT_2<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  register_file_instance/QB_7 (register_file_instance/QB_7)
     OBUF:I->O                 2.571          REGISTER_OUT_2_7_OBUF (REGISTER_OUT_2<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.019|         |         |         |
RST            |         |    3.132|         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.10 secs
 
--> 


Total memory usage is 402804 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :    1 (   0 filtered)

