-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity p_sc_stream_resize_down_fast_v2_inst_db_thread is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    din_0_dout : IN STD_LOGIC_VECTOR (383 downto 0);
    din_0_empty_n : IN STD_LOGIC;
    din_0_read : OUT STD_LOGIC;
    din_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    din_1_empty_n : IN STD_LOGIC;
    din_1_read : OUT STD_LOGIC;
    din_2_dout : IN STD_LOGIC_VECTOR (47 downto 0);
    din_2_empty_n : IN STD_LOGIC;
    din_2_read : OUT STD_LOGIC;
    dout_0_din : OUT STD_LOGIC_VECTOR (383 downto 0);
    dout_0_full_n : IN STD_LOGIC;
    dout_0_write : OUT STD_LOGIC;
    dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    dout_1_full_n : IN STD_LOGIC;
    dout_1_write : OUT STD_LOGIC;
    dout_2_din : OUT STD_LOGIC_VECTOR (47 downto 0);
    dout_2_full_n : IN STD_LOGIC;
    dout_2_write : OUT STD_LOGIC );
end;


architecture behav of p_sc_stream_resize_down_fast_v2_inst_db_thread is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv384_lc_1 : STD_LOGIC_VECTOR (383 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";

    signal p_0263_0_reg_124 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_emptyn_2_fu_176_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_phi_mux_p_0263_0_phi_fu_128_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_p_0263_8_phi_fu_156_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_t_V_phi_fu_141_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_t_V_reg_136 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_t_V_reg_136 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_nbwrite_fu_108_p7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0263_8_reg_152 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmpV_tlast_V_load_load_fu_240_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln140_fu_246_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_250_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln738_fu_236_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_fu_82 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_10_fu_203_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_out_data_V_fu_86 : STD_LOGIC_VECTOR (383 downto 0);
    signal tmpV_tlast_V_fu_90 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_out_tkeep_V_fu_94 : STD_LOGIC_VECTOR (47 downto 0);
    signal p_emptyn_nbread_fu_98_p4_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_out_tlast_V_fu_275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_195_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_261_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1277_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_84 : BOOLEAN;
    signal ap_condition_105 : BOOLEAN;
    signal ap_condition_131 : BOOLEAN;
    signal ap_condition_178 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_t_V_reg_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_84)) then
                if (((ap_phi_mux_p_0263_0_phi_fu_128_p4 = ap_const_lv1_1) and (p_emptyn_2_fu_176_p1 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_t_V_reg_136 <= ap_const_lv1_1;
                elsif (((ap_phi_mux_p_0263_0_phi_fu_128_p4 = ap_const_lv1_1) and (p_emptyn_2_fu_176_p1 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_t_V_reg_136 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_t_V_reg_136 <= ap_phi_reg_pp0_iter0_t_V_reg_136;
                end if;
            end if; 
        end if;
    end process;

    p_0263_0_reg_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_0263_0_reg_124 <= ap_phi_mux_p_0263_8_phi_fu_156_p8;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                p_0263_0_reg_124 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    p_Val2_s_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0263_0_phi_fu_128_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_emptyn_2_fu_176_p1 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                p_Val2_s_fu_82 <= tmp_10_fu_203_p4;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                p_Val2_s_fu_82 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_p_0263_0_phi_fu_128_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (p_emptyn_2_fu_176_p1 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmpV_tlast_V_fu_90 <= din_1_dout;
                tmp_out_data_V_fu_86 <= din_0_dout;
                tmp_out_tkeep_V_fu_94 <= din_2_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_105_assign_proc : process(ap_phi_mux_t_V_phi_fu_141_p6, tmpV_tlast_V_load_load_fu_240_p1, trunc_ln140_fu_246_p1, tmp_11_fu_250_p3)
    begin
                ap_condition_105 <= ((tmp_11_fu_250_p3 = ap_const_lv1_0) and (trunc_ln140_fu_246_p1 = ap_const_lv1_0) and (ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (tmpV_tlast_V_load_load_fu_240_p1 = ap_const_lv1_1));
    end process;


    ap_condition_131_assign_proc : process(ap_phi_mux_t_V_phi_fu_141_p6, tmpV_tlast_V_load_load_fu_240_p1, trunc_ln140_fu_246_p1, tmp_11_fu_250_p3, trunc_ln738_fu_236_p1)
    begin
                ap_condition_131 <= ((((ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_1) and (trunc_ln140_fu_246_p1 = ap_const_lv1_1)) or ((ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_1) and (tmp_11_fu_250_p3 = ap_const_lv1_1))) or ((tmpV_tlast_V_load_load_fu_240_p1 = ap_const_lv1_0) and (ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_1)));
    end process;


    ap_condition_178_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_178 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_condition_84_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
                ap_condition_84 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_0263_0_phi_fu_128_p4_assign_proc : process(p_0263_0_reg_124, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_phi_mux_p_0263_8_phi_fu_156_p8, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_0263_0_phi_fu_128_p4 <= ap_phi_mux_p_0263_8_phi_fu_156_p8;
        else 
            ap_phi_mux_p_0263_0_phi_fu_128_p4 <= p_0263_0_reg_124;
        end if; 
    end process;


    ap_phi_mux_p_0263_8_phi_fu_156_p8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_t_V_phi_fu_141_p6, grp_nbwrite_fu_108_p7, ap_phi_reg_pp0_iter1_p_0263_8_reg_152, tmpV_tlast_V_load_load_fu_240_p1, trunc_ln140_fu_246_p1, tmp_11_fu_250_p3, trunc_ln738_fu_236_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((((trunc_ln738_fu_236_p1 = ap_const_lv1_0) and (ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln140_fu_246_p1 = ap_const_lv1_1)) or ((trunc_ln738_fu_236_p1 = ap_const_lv1_0) and (ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (tmp_11_fu_250_p3 = ap_const_lv1_1))) or ((tmpV_tlast_V_load_load_fu_240_p1 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_0) and (ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0))))) then 
            ap_phi_mux_p_0263_8_phi_fu_156_p8 <= ap_const_lv1_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_p_0263_8_phi_fu_156_p8 <= ap_phi_mux_t_V_phi_fu_141_p6;
        elsif ((((tmp_11_fu_250_p3 = ap_const_lv1_0) and (trunc_ln140_fu_246_p1 = ap_const_lv1_0) and (ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (tmpV_tlast_V_load_load_fu_240_p1 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((((ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_1) and (trunc_ln140_fu_246_p1 = ap_const_lv1_1)) or ((ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_1) and (tmp_11_fu_250_p3 = ap_const_lv1_1))) or ((tmpV_tlast_V_load_load_fu_240_p1 = ap_const_lv1_0) and (ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_1)))))) then 
            ap_phi_mux_p_0263_8_phi_fu_156_p8 <= grp_nbwrite_fu_108_p7;
        else 
            ap_phi_mux_p_0263_8_phi_fu_156_p8 <= ap_phi_reg_pp0_iter1_p_0263_8_reg_152;
        end if; 
    end process;


    ap_phi_mux_t_V_phi_fu_141_p6_assign_proc : process(p_0263_0_reg_124, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_reg_pp0_iter1_t_V_reg_136)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (p_0263_0_reg_124 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_t_V_phi_fu_141_p6 <= p_0263_0_reg_124;
        else 
            ap_phi_mux_t_V_phi_fu_141_p6 <= ap_phi_reg_pp0_iter1_t_V_reg_136;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_t_V_reg_136 <= "X";
    ap_phi_reg_pp0_iter1_p_0263_8_reg_152 <= "X";

    din_0_read_assign_proc : process(din_0_empty_n, din_1_empty_n, din_2_empty_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_phi_mux_p_0263_0_phi_fu_128_p4, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_phi_mux_p_0263_0_phi_fu_128_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((din_2_empty_n and din_1_empty_n and din_0_empty_n) = ap_const_logic_1))) then 
            din_0_read <= ap_const_logic_1;
        else 
            din_0_read <= ap_const_logic_0;
        end if; 
    end process;


    din_1_read_assign_proc : process(din_0_empty_n, din_1_empty_n, din_2_empty_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_phi_mux_p_0263_0_phi_fu_128_p4, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_phi_mux_p_0263_0_phi_fu_128_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((din_2_empty_n and din_1_empty_n and din_0_empty_n) = ap_const_logic_1))) then 
            din_1_read <= ap_const_logic_1;
        else 
            din_1_read <= ap_const_logic_0;
        end if; 
    end process;


    din_2_read_assign_proc : process(din_0_empty_n, din_1_empty_n, din_2_empty_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_phi_mux_p_0263_0_phi_fu_128_p4, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_phi_mux_p_0263_0_phi_fu_128_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((din_2_empty_n and din_1_empty_n and din_0_empty_n) = ap_const_logic_1))) then 
            din_2_read <= ap_const_logic_1;
        else 
            din_2_read <= ap_const_logic_0;
        end if; 
    end process;


    dout_0_din_assign_proc : process(tmp_out_data_V_fu_86, ap_condition_105, ap_condition_131, ap_condition_178)
    begin
        if ((ap_const_boolean_1 = ap_condition_178)) then
            if ((ap_const_boolean_1 = ap_condition_131)) then 
                dout_0_din <= tmp_out_data_V_fu_86;
            elsif ((ap_const_boolean_1 = ap_condition_105)) then 
                dout_0_din <= ap_const_lv384_lc_1;
            else 
                dout_0_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            dout_0_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dout_0_write_assign_proc : process(dout_0_full_n, dout_1_full_n, dout_2_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_phi_mux_t_V_phi_fu_141_p6, tmpV_tlast_V_load_load_fu_240_p1, trunc_ln140_fu_246_p1, tmp_11_fu_250_p3, trunc_ln738_fu_236_p1)
    begin
        if ((((dout_2_full_n and dout_1_full_n and dout_0_full_n) = ap_const_logic_1) and (((tmp_11_fu_250_p3 = ap_const_lv1_0) and (trunc_ln140_fu_246_p1 = ap_const_lv1_0) and (ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (tmpV_tlast_V_load_load_fu_240_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((dout_2_full_n and dout_1_full_n and dout_0_full_n) = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((((ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_1) and (trunc_ln140_fu_246_p1 = ap_const_lv1_1)) or ((ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_1) and (tmp_11_fu_250_p3 = ap_const_lv1_1))) or ((tmpV_tlast_V_load_load_fu_240_p1 = ap_const_lv1_0) and (ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_1))))))) then 
            dout_0_write <= ap_const_logic_1;
        else 
            dout_0_write <= ap_const_logic_0;
        end if; 
    end process;


    dout_1_din_assign_proc : process(tmp_out_tlast_V_fu_275_p2, ap_condition_105, ap_condition_131, ap_condition_178)
    begin
        if ((ap_const_boolean_1 = ap_condition_178)) then
            if ((ap_const_boolean_1 = ap_condition_131)) then 
                dout_1_din <= tmp_out_tlast_V_fu_275_p2;
            elsif ((ap_const_boolean_1 = ap_condition_105)) then 
                dout_1_din <= ap_const_lv1_1;
            else 
                dout_1_din <= "X";
            end if;
        else 
            dout_1_din <= "X";
        end if; 
    end process;


    dout_1_write_assign_proc : process(dout_0_full_n, dout_1_full_n, dout_2_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_phi_mux_t_V_phi_fu_141_p6, tmpV_tlast_V_load_load_fu_240_p1, trunc_ln140_fu_246_p1, tmp_11_fu_250_p3, trunc_ln738_fu_236_p1)
    begin
        if ((((dout_2_full_n and dout_1_full_n and dout_0_full_n) = ap_const_logic_1) and (((tmp_11_fu_250_p3 = ap_const_lv1_0) and (trunc_ln140_fu_246_p1 = ap_const_lv1_0) and (ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (tmpV_tlast_V_load_load_fu_240_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((dout_2_full_n and dout_1_full_n and dout_0_full_n) = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((((ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_1) and (trunc_ln140_fu_246_p1 = ap_const_lv1_1)) or ((ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_1) and (tmp_11_fu_250_p3 = ap_const_lv1_1))) or ((tmpV_tlast_V_load_load_fu_240_p1 = ap_const_lv1_0) and (ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_1))))))) then 
            dout_1_write <= ap_const_logic_1;
        else 
            dout_1_write <= ap_const_logic_0;
        end if; 
    end process;


    dout_2_din_assign_proc : process(tmp_out_tkeep_V_fu_94, ap_condition_105, ap_condition_131, ap_condition_178)
    begin
        if ((ap_const_boolean_1 = ap_condition_178)) then
            if ((ap_const_boolean_1 = ap_condition_131)) then 
                dout_2_din <= tmp_out_tkeep_V_fu_94;
            elsif ((ap_const_boolean_1 = ap_condition_105)) then 
                dout_2_din <= ap_const_lv48_0;
            else 
                dout_2_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            dout_2_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dout_2_write_assign_proc : process(dout_0_full_n, dout_1_full_n, dout_2_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, ap_phi_mux_t_V_phi_fu_141_p6, tmpV_tlast_V_load_load_fu_240_p1, trunc_ln140_fu_246_p1, tmp_11_fu_250_p3, trunc_ln738_fu_236_p1)
    begin
        if ((((dout_2_full_n and dout_1_full_n and dout_0_full_n) = ap_const_logic_1) and (((tmp_11_fu_250_p3 = ap_const_lv1_0) and (trunc_ln140_fu_246_p1 = ap_const_lv1_0) and (ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (tmpV_tlast_V_load_load_fu_240_p1 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((dout_2_full_n and dout_1_full_n and dout_0_full_n) = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((((ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_1) and (trunc_ln140_fu_246_p1 = ap_const_lv1_1)) or ((ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_1) and (tmp_11_fu_250_p3 = ap_const_lv1_1))) or ((tmpV_tlast_V_load_load_fu_240_p1 = ap_const_lv1_0) and (ap_phi_mux_t_V_phi_fu_141_p6 = ap_const_lv1_0) and (trunc_ln738_fu_236_p1 = ap_const_lv1_1))))))) then 
            dout_2_write <= ap_const_logic_1;
        else 
            dout_2_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_nbwrite_fu_108_p7 <= (0=>(dout_2_full_n and dout_1_full_n and dout_0_full_n), others=>'-');
    p_Result_s_fu_195_p3 <= din_2_dout(0 downto 0);
    p_emptyn_2_fu_176_p1 <= p_emptyn_nbread_fu_98_p4_0;
    p_emptyn_nbread_fu_98_p4_0 <= (0=>(din_2_empty_n and din_1_empty_n and din_0_empty_n), others=>'-');
    tmpV_tlast_V_load_load_fu_240_p1 <= tmpV_tlast_V_fu_90;
    
    tmp_10_fu_203_p4_proc : process(p_Val2_s_fu_82, p_Result_s_fu_195_p3)
    begin
        tmp_10_fu_203_p4 <= p_Val2_s_fu_82;
        tmp_10_fu_203_p4(0) <= p_Result_s_fu_195_p3(0);
    end process;

    tmp_11_fu_250_p3 <= tmp_out_tkeep_V_fu_94(47 downto 47);
    tmp_12_fu_261_p3 <= p_Val2_s_fu_82(1 downto 1);
    tmp_out_tlast_V_fu_275_p2 <= (xor_ln1277_fu_269_p2 and tmpV_tlast_V_fu_90);
    trunc_ln140_fu_246_p1 <= tmp_out_tkeep_V_fu_94(1 - 1 downto 0);
    trunc_ln738_fu_236_p1 <= p_Val2_s_fu_82(1 - 1 downto 0);
    xor_ln1277_fu_269_p2 <= (tmp_12_fu_261_p3 xor ap_const_lv1_1);
end behav;
