<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file fpga_crosslink_lif_md6000_dsi_to_oled_impl_800x600.ncd.
Design name: mipi2parallel_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LIF-MD6000
Package:     CKFBGA80
Performance: 6
Loading device for application trce from file 'sn5w6000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 41.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Tue Sep 03 12:31:07 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_800x600.twr -gui -msgset C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/promote.xml FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_800x600.ncd FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_800x600.prf 
Design file:     fpga_crosslink_lif_md6000_dsi_to_oled_impl_800x600.ncd
Preference file: fpga_crosslink_lif_md6000_dsi_to_oled_impl_800x600.prf
Device,speed:    LIF-MD6000,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_pixel_o_c" 40.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.
Report:  296.912MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o" 10.000000 MHz (0 errors)</A></LI>            1 item scored, 0 timing errors detected.
Report:  477.555MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "ref_clk_i_c" 24.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "int_pll_inst/CLKOP" 36.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_pixel_o_c" 40.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 21.632ns
         The internal maximum frequency of the following component is 296.912 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PDPW8KE    CLKB           mipi2parallel_inst/b2p_inst/byte2pixel_wrapper/byte2pixel/pix_mem/pmi_ram_dpLbnonessdr48384838p1329f73b_0_2_0

   Delay:               3.368ns -- based on Minimum Pulse Width

Report:  296.912MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o" 10.000000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 97.906ns
         The internal maximum frequency of the following component is 477.555 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0

   Delay:               2.094ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 98.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/hs_en_ncr  (from mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o +)
   Destination:    FF         Data in        mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/hs_en_ncr  (to mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o +)

   Delay:               1.400ns  (44.6% logic, 55.4% route), 2 logic levels.

 Constraint Details:

      1.400ns physical path delay mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0 to mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0 meets
    100.000ns delay constraint less
      0.000ns skew and
      0.419ns DIN_SET requirement (totaling 99.581ns) by 98.181ns

 Physical Path Details:

      Data path mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0 to mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.422      R3C3A.CLK to       R3C3A.Q0 mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0 (from mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o)
ROUTE         2     0.776       R3C3A.Q0 to       R3C3A.D0 mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/hs_d_en_o
CTOF_DEL    ---     0.202       R3C3A.D0 to       R3C3A.F0 mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0
ROUTE         1     0.000       R3C3A.F0 to      R3C3A.DI0 mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/hs_en_ncr_0_2 (to mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o)
                  --------
                    1.400   (44.6% logic, 55.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/MIXEL.mixel_dphy to mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     1.361 *Y0.HSBYTECLKD to      R3C3A.CLK mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o
                  --------
                    1.361   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/MIXEL.mixel_dphy to mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     1.361 *Y0.HSBYTECLKD to      R3C3A.CLK mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o
                  --------
                    1.361   (0.0% logic, 100.0% route), 0 logic levels.

Report:  477.555MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "ref_clk_i_c" 24.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "int_pll_inst/CLKOP" 36.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_pixel_o_c" 40.000000 |             |             |
MHz ;                                   |   40.000 MHz|  296.912 MHz|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"mipi2parallel_inst/rx_dphy_inst/dphy_rx|             |             |
_inst/clk_byte_o" 10.000000 MHz ;       |   10.000 MHz|  477.555 MHz|   0  
                                        |             |             |
FREQUENCY NET "ref_clk_i_c" 24.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "int_pll_inst/CLKOP"      |             |             |
36.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: ref_clk_i_c   Source: ref_clk_i.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o   Source: mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/MIXEL.mixel_dphy.HSBYTECLKD   Loads: 1
   Covered under: FREQUENCY NET "mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o" 10.000000 MHz ;

Clock Domain: mipi2parallel_inst/clk_byte_hs_w   Source: mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/MIXEL.mixel_dphy.CLKHSBYTE   Loads: 3
   No transfer within this clock domain is found

Clock Domain: int_pll_inst/CLKOP   Source: int_pll_inst/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_pixel_o_c   Source: int_pll_inst/PLLInst_0.CLKOS2   Loads: 4
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1 paths, 4 nets, and 334 connections (99.40% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Tue Sep 03 12:31:07 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_800x600.twr -gui -msgset C:/Users/p2119/Desktop/FPGA_CrossLink_LIF_MD6000_DSI_to_OLED/promote.xml FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_800x600.ncd FPGA_CrossLink_LIF_MD6000_DSI_to_OLED_impl_800x600.prf 
Design file:     fpga_crosslink_lif_md6000_dsi_to_oled_impl_800x600.ncd
Preference file: fpga_crosslink_lif_md6000_dsi_to_oled_impl_800x600.prf
Device,speed:    LIF-MD6000,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_pixel_o_c" 40.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o" 10.000000 MHz (0 errors)</A></LI>            1 item scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "ref_clk_i_c" 24.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "int_pll_inst/CLKOP" 36.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_pixel_o_c" 40.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o" 10.000000 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.110ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/hs_en_ncr  (from mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o +)
   Destination:    FF         Data in        mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/hs_en_ncr  (to mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o +)

   Delay:               0.425ns  (49.2% logic, 50.8% route), 2 logic levels.

 Constraint Details:

      0.425ns physical path delay mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0 to mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0 meets
      0.315ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.315ns) by 0.110ns

 Physical Path Details:

      Data path mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0 to mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.142      R3C3A.CLK to       R3C3A.Q0 mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0 (from mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o)
ROUTE         2     0.216       R3C3A.Q0 to       R3C3A.D0 mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/hs_d_en_o
CTOF_DEL    ---     0.067       R3C3A.D0 to       R3C3A.F0 mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0
ROUTE         1     0.000       R3C3A.F0 to      R3C3A.DI0 mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/hs_en_ncr_0_2 (to mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o)
                  --------
                    0.425   (49.2% logic, 50.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/MIXEL.mixel_dphy to mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.442 *Y0.HSBYTECLKD to      R3C3A.CLK mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o
                  --------
                    0.442   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/MIXEL.mixel_dphy to mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.442 *Y0.HSBYTECLKD to      R3C3A.CLK mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o
                  --------
                    0.442   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "ref_clk_i_c" 24.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "int_pll_inst/CLKOP" 36.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_pixel_o_c" 40.000000 |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"mipi2parallel_inst/rx_dphy_inst/dphy_rx|             |             |
_inst/clk_byte_o" 10.000000 MHz ;       |     0.000 ns|     0.110 ns|   2  
                                        |             |             |
FREQUENCY NET "ref_clk_i_c" 24.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "int_pll_inst/CLKOP"      |             |             |
36.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: ref_clk_i_c   Source: ref_clk_i.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o   Source: mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/MIXEL.mixel_dphy.HSBYTECLKD   Loads: 1
   Covered under: FREQUENCY NET "mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/clk_byte_o" 10.000000 MHz ;

Clock Domain: mipi2parallel_inst/clk_byte_hs_w   Source: mipi2parallel_inst/rx_dphy_inst/dphy_rx_inst/u_dphy_wrapper/MIXEL.mixel_dphy.CLKHSBYTE   Loads: 3
   No transfer within this clock domain is found

Clock Domain: int_pll_inst/CLKOP   Source: int_pll_inst/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_pixel_o_c   Source: int_pll_inst/PLLInst_0.CLKOS2   Loads: 4
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1 paths, 4 nets, and 334 connections (99.40% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
