# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Four_Bit_Comparator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Ujjawal\ Aggarwal/Desktop/E-yantar/4_Bit_Comparator {C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/4_Bit_Comparator/Four_Bit_Comparator_verilog.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:18 on Nov 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/4_Bit_Comparator" C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/4_Bit_Comparator/Four_Bit_Comparator_verilog.v 
# -- Compiling module Four_Bit_Comparator_verilog
# 
# Top level modules:
# 	Four_Bit_Comparator_verilog
# End time: 15:34:18 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Ujjawal\ Aggarwal/Desktop/E-yantar/4_Bit_Comparator {C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/4_Bit_Comparator/Two_Bit_Comparator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:18 on Nov 02,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/4_Bit_Comparator" C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/4_Bit_Comparator/Two_Bit_Comparator.v 
# -- Compiling module Two_Bit_Comparator
# 
# Top level modules:
# 	Two_Bit_Comparator
# End time: 15:34:18 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Ujjawal\ Aggarwal/Desktop/E-yantar/4_Bit_Comparator {C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/4_Bit_Comparator/Comparator_4_bit_tb_Vector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:18 on Nov 02,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/4_Bit_Comparator" C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/4_Bit_Comparator/Comparator_4_bit_tb_Vector.sv 
# -- Compiling module Comparator_4_bit_tb_Vector
# 
# Top level modules:
# 	Comparator_4_bit_tb_Vector
# End time: 15:34:18 on Nov 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Comparator_4_bit_tb_Vector
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Comparator_4_bit_tb_Vector 
# Start time: 15:34:18 on Nov 02,2020
# Loading sv_std.std
# Loading work.Comparator_4_bit_tb_Vector
# Loading work.Four_Bit_Comparator_verilog
# Loading work.Two_Bit_Comparator
# ** Warning: (vsim-3017) C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/4_Bit_Comparator/Four_Bit_Comparator_verilog.v(44): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /Comparator_4_bit_tb_Vector/uut/b2v_inst File: C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/4_Bit_Comparator/Two_Bit_Comparator.v
# ** Warning: (vsim-3722) C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/4_Bit_Comparator/Four_Bit_Comparator_verilog.v(44): [TFMPC] - Missing connection for port 'Equal'.
# ** Warning: (vsim-3017) C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/4_Bit_Comparator/Four_Bit_Comparator_verilog.v(54): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /Comparator_4_bit_tb_Vector/uut/b2v_inst8 File: C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/4_Bit_Comparator/Two_Bit_Comparator.v
# ** Warning: (vsim-3722) C:/Users/Ujjawal Aggarwal/Desktop/E-yantar/4_Bit_Comparator/Four_Bit_Comparator_verilog.v(54): [TFMPC] - Missing connection for port 'Equal'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 320 ns
# Input A = 0000 Input B = 0000 Expected Output = 010
# Input A = 0000 Input B = 0001 Expected Output = 001
# Input A = 0000 Input B = 0011 Expected Output = 001
# Input A = 1111 Input B = 1111 Expected Output = 010
# Input A = 0001 Input B = 0000 Expected Output = 100
# Input A = 1000 Input B = 0011 Expected Output = 100
# Input A = 0001 Input B = 0001 Expected Output = 010
# Input A = 0101 Input B = 0101 Expected Output = 010
# Input A = 1110 Input B = 1111 Expected Output = 001
# Input A = 0010 Input B = 0100 Expected Output = 001
# Input A = 1100 Input B = 0011 Expected Output = 100
# Input A = 1010 Input B = 0101 Expected Output = 100
# Input A = 0110 Input B = 0110 Expected Output = 010
# Input A = 0010 Input B = 1101 Expected Output = 001
# Input A = 1000 Input B = 1000 Expected Output = 010
# Input A = 1111 Input B = 0111 Expected Output = 100
# CONGRATULATIONS YOUR DESIGN WORKS FINE
# End time: 15:34:25 on Nov 02,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 4
