

================================================================
== Vivado HLS Report for 'sen'
================================================================
* Date:           Mon Aug 24 15:16:53 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        senoHLS
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.026|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   22|   26|   22|   26|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_scaled_fixed2ieee_fu_214  |scaled_fixed2ieee  |    7|   11|    7|   11|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      2|      -|     -|
|Expression       |        -|      6|     40|  1292|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      5|    840|  1211|
|Memory           |        -|      -|    168|   293|
|Multiplexer      |        -|      -|      -|    85|
|Register         |        -|      -|    596|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|     13|   1644|  2881|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|     32|     10|    36|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------+---------+-------+-----+-----+
    |           Instance           |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------+---------+-------+-----+-----+
    |grp_scaled_fixed2ieee_fu_214  |scaled_fixed2ieee     |        0|      0|  399|  760|
    |sen_mul_80ns_24nsfYi_U3       |sen_mul_80ns_24nsfYi  |        0|      5|  441|  256|
    |sen_mux_164_1_1_1_U5          |sen_mux_164_1_1_1     |        0|      0|    0|   65|
    |sen_mux_164_1_1_1_U6          |sen_mux_164_1_1_1     |        0|      0|    0|   65|
    |sen_mux_83_1_1_1_U4           |sen_mux_83_1_1_1      |        0|      0|    0|   65|
    +------------------------------+----------------------+---------+-------+-----+-----+
    |Total                         |                      |        0|      5|  840| 1211|
    +------------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |sen_mul_mul_15ns_g8j_U7  |sen_mul_mul_15ns_g8j  |  i0 * i0  |
    |sen_mul_mul_15ns_hbi_U8  |sen_mul_mul_15ns_hbi  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K|  FF | LUT | Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |ref_4oPi_table_100_V_U  |sen_ref_4oPi_tablbkb  |        0|  100|   21|    13|  100|     1|         1300|
    |second_order_float_2_U  |sen_second_order_cud  |        0|   30|  120|   256|   30|     1|         7680|
    |second_order_float_3_U  |sen_second_order_dEe  |        0|   23|   92|   256|   23|     1|         5888|
    |second_order_float_s_U  |sen_second_order_eOg  |        0|   15|   60|   256|   15|     1|         3840|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+
    |Total                   |                      |        0|  168|  293|   781|  168|     4|        18708|
    +------------------------+----------------------+---------+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+-----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+-----+------------+------------+
    |r_V_12_fu_619_p2                |     *    |      2|   0|   32|          23|          22|
    |r_V_14_fu_689_p2                |     *    |      4|   0|   29|          30|          29|
    |expv_op_i_i_fu_252_p2           |     +    |      0|   0|   15|           7|           8|
    |p_1_i_i_fu_419_p2               |     +    |      0|   0|   15|           8|           8|
    |ret_V_11_fu_662_p2              |     +    |      0|   0|   30|          30|          30|
    |ret_V_fu_671_p2                 |     +    |      0|   0|   30|          30|          30|
    |Ex_V_fu_452_p2                  |     -    |      0|   0|   15|           8|           8|
    |Mx_bits_V_1_fu_359_p2           |     -    |      0|   0|   65|           1|          58|
    |ret_V_2_fu_710_p2               |     -    |      0|   0|   16|           1|           9|
    |tmp_20_i_i_fu_470_p2            |     -    |      0|   0|   16|           1|           9|
    |not_or_cond_i_demorg_fu_860_p2  |    and   |      0|   0|    8|           1|           1|
    |or_cond_i_fu_831_p2             |    and   |      0|   0|    8|           1|           1|
    |val_assign_fu_407_p3            |   cttz   |      0|  40|   36|          32|           0|
    |closepath_fu_246_p2             |   icmp   |      0|   0|   11|           8|           7|
    |tmp_27_i_fu_484_p2              |   icmp   |      0|   0|   11|           8|           1|
    |tmp_28_i_fu_324_p2              |   icmp   |      0|   0|   18|          23|           1|
    |tmp_29_i_fu_489_p2              |   icmp   |      0|   0|   11|           8|           2|
    |tmp_22_i_i_fu_503_p2            |   lshr   |      0|   0|   89|          29|          29|
    |tmp_11_i_fu_840_p2              |    or    |      0|   0|    8|           1|           1|
    |tmp_2_fu_878_p2                 |    or    |      0|   0|    8|           1|           1|
    |Mx_V_read_assign_fu_650_p3      |  select  |      0|   0|   29|           1|           2|
    |addr_V_fu_258_p3                |  select  |      0|   0|    8|           1|           6|
    |p_0237_0_in_i_i_fu_518_p3       |  select  |      0|   0|   32|           1|          32|
    |p_Ex_V_ret_i_fu_677_p3          |  select  |      0|   0|    8|           1|           1|
    |p_Repl2_3_fu_853_p3             |  select  |      0|   0|    2|           1|           1|
    |p_Repl2_9_trunc_s_fu_845_p3     |  select  |      0|   0|    2|           1|           1|
    |p_Result_1_i_cast_fu_891_p3     |  select  |      0|   0|    2|           1|           2|
    |p_Result_i_cast_fu_870_p3       |  select  |      0|   0|    2|           1|           2|
    |p_Val2_25_fu_349_p3             |  select  |      0|   0|    3|           1|           1|
    |p_Val2_7_fu_364_p3              |  select  |      0|   0|   58|           1|          58|
    |ret_V_8_fu_883_p3               |  select  |      0|   0|    8|           1|           8|
    |ret_V_9_fu_899_p3               |  select  |      0|   0|   23|           1|          23|
    |storemerge_i_i_fu_424_p3        |  select  |      0|   0|    8|           1|           8|
    |tmp_26_i_fu_824_p3              |  select  |      0|   0|    2|           1|           1|
    |ush_fu_476_p3                   |  select  |      0|   0|    9|           1|           9|
    |r_V_10_fu_434_p2                |    shl   |      0|   0|  170|          58|          58|
    |r_V_9_fu_288_p2                 |    shl   |      0|   0|  330|         100|         100|
    |tmp_25_i_i_fu_512_p2            |    shl   |      0|   0|  101|          32|          32|
    |not_or_cond_i_fu_864_p2         |    xor   |      0|   0|    8|           1|           2|
    |not_tmp_i_fu_835_p2             |    xor   |      0|   0|    8|           1|           2|
    |sin_basis_fu_570_p2             |    xor   |      0|   0|    8|           1|           2|
    +--------------------------------+----------+-------+----+-----+------------+------------+
    |Total                           |          |      6|  40| 1292|         459|         606|
    +--------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  85|         17|    1|         17|
    +-----------+----+-----------+-----+-----------+
    |Total      |  85|         17|    1|         17|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |B_V_reg_1062                               |  22|   0|   22|          0|
    |B_squared_V_reg_1087                       |  15|   0|   15|          0|
    |B_trunc_V_reg_1067                         |  15|   0|   15|          0|
    |Ex_V_reg_1026                              |   8|   0|    8|          0|
    |Med_V_reg_970                              |  80|   0|   80|          0|
    |Mx_V_read_assign_reg_1117                  |  29|   0|   29|          0|
    |Mx_V_reg_1019                              |  29|   0|   29|          0|
    |Mx_zeros_V_reg_1013                        |   5|   0|    5|          0|
    |ap_CS_fsm                                  |  16|   0|   16|          0|
    |closepath_reg_954                          |   1|   0|    1|          0|
    |cos_basis_reg_1055                         |   1|   0|    1|          0|
    |grp_scaled_fixed2ieee_fu_214_ap_start_reg  |   1|   0|    1|          0|
    |isNeg_reg_1031                             |   1|   0|    1|          0|
    |p_Val2_24_reg_991                          |  58|   0|   58|          0|
    |p_Val2_25_reg_1002                         |   3|   0|    3|          0|
    |p_Val2_7_reg_1008                          |  58|   0|   58|          0|
    |result_V_reg_1127                          |  29|   0|   29|          0|
    |resultf_reg_1137                           |  32|   0|   32|          0|
    |results_sign_V_1_reg_935                   |   1|   0|    1|          0|
    |ret_V_2_reg_1132                           |   9|   0|    9|          0|
    |ret_V_reg_1122                             |  30|   0|   30|          0|
    |second_order_float_6_reg_1097              |  23|   0|   23|          0|
    |second_order_float_8_reg_1102              |  15|   0|   15|          0|
    |t1_V_reg_1092                              |  29|   0|   29|          0|
    |tmp_12_i_i_reg_997                         |   3|   0|    3|          0|
    |tmp_27_i_reg_1042                          |   1|   0|    1|          0|
    |tmp_28_i_reg_985                           |   1|   0|    1|          0|
    |tmp_29_i_reg_1048                          |   1|   0|    1|          0|
    |tmp_6_reg_965                              |   4|   0|    4|          0|
    |tmp_7_i_i_reg_1107                         |  22|   0|   22|          0|
    |tmp_9_i_i_reg_1112                         |  14|   0|   14|          0|
    |tmp_V_1_reg_948                            |  23|   0|   23|          0|
    |tmp_V_reg_941                              |   8|   0|    8|          0|
    |ush_reg_1036                               |   9|   0|    9|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 596|   0|  596|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |      sen     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |      sen     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |      sen     | return value |
|ap_done    | out |    1| ap_ctrl_hs |      sen     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |      sen     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |      sen     | return value |
|ap_return  | out |   32| ap_ctrl_hs |      sen     | return value |
|Entrada    |  in |   32|   ap_none  |    Entrada   |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.74>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Entrada_read = call float @_ssdm_op_Read.ap_auto.float(float %Entrada) nounwind" [../../C++/sen.cpp:10]   --->   Operation 17 'read' 'Entrada_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %Entrada_read to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:251->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 18 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%results_sign_V_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:251->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 19 'bitselect' 'results_sign_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:251->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 20 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:251->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 21 'trunc' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.47ns)   --->   "%closepath = icmp ult i8 %tmp_V, 126" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 22 'icmp' 'closepath' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.11ns)   --->   "%expv_op_i_i = add i8 -62, %tmp_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:404->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 23 'add' 'expv_op_i_i' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.37ns)   --->   "%addr_V = select i1 %closepath, i8 63, i8 %expv_op_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:404->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 24 'select' 'addr_V' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %addr_V, i32 4, i32 7)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:406->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 25 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5_i_i_i = zext i4 %tmp_3 to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:406->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 26 'zext' 'tmp_5_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ref_4oPi_table_100_V_1 = getelementptr [13 x i100]* @ref_4oPi_table_100_V, i64 0, i64 %tmp_5_i_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:406->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 27 'getelementptr' 'ref_4oPi_table_100_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%table_100_V = load i100* %ref_4oPi_table_100_V_1, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:406->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 28 'load' 'table_100_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i8 %addr_V to i4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:407->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 29 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.57>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%table_100_V = load i100* %ref_4oPi_table_100_V_1, align 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:406->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 30 'load' 'table_100_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_7_i_i_i = zext i4 %tmp_6 to i100" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:407->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 31 'zext' 'tmp_7_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (4.31ns)   --->   "%r_V_9 = shl i100 %table_100_V, %tmp_7_i_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:407->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 32 'shl' 'r_V_9' <Predicate = true> <Delay = 4.31> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%Med_V = call i80 @_ssdm_op_PartSelect.i80.i100.i32.i32(i100 %r_V_9, i32 20, i32 99) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:407->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 33 'partselect' 'Med_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.89>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_15 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %tmp_V_1) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:494->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 34 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%lhs_V = zext i80 %Med_V to i104" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 35 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%rhs_V = zext i24 %p_Result_15 to i104" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 36 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [5/5] (6.89ns)   --->   "%ret_V_10 = mul i104 %lhs_V, %rhs_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 37 'mul' 'ret_V_10' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.40ns)   --->   "%tmp_28_i = icmp eq i23 %tmp_V_1, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:299->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 38 'icmp' 'tmp_28_i' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.89>
ST_4 : Operation 39 [4/5] (6.89ns)   --->   "%ret_V_10 = mul i104 %lhs_V, %rhs_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 39 'mul' 'ret_V_10' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.89>
ST_5 : Operation 40 [3/5] (6.89ns)   --->   "%ret_V_10 = mul i104 %lhs_V, %rhs_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 40 'mul' 'ret_V_10' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.89>
ST_6 : Operation 41 [2/5] (6.89ns)   --->   "%ret_V_10 = mul i104 %lhs_V, %rhs_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 41 'mul' 'ret_V_10' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.89>
ST_7 : Operation 42 [1/5] (6.89ns)   --->   "%ret_V_10 = mul i104 %lhs_V, %rhs_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 42 'mul' 'ret_V_10' <Predicate = true> <Delay = 6.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%p_Val2_24 = call i58 @_ssdm_op_PartSelect.i58.i104.i32.i32(i104 %ret_V_10, i32 19, i32 76)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:511->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 43 'partselect' 'p_Val2_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_12_i_i = call i3 @_ssdm_op_PartSelect.i3.i104.i32.i32(i104 %ret_V_10, i32 77, i32 79) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:515->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 44 'partselect' 'tmp_12_i_i' <Predicate = (!closepath)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.02>
ST_8 : Operation 45 [1/1] (1.37ns)   --->   "%p_Val2_25 = select i1 %closepath, i3 0, i3 %tmp_12_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:515->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 45 'select' 'p_Val2_25' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i3 %p_Val2_25 to i1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:519->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 46 'trunc' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (3.40ns)   --->   "%Mx_bits_V_1 = sub i58 0, %p_Val2_24" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 47 'sub' 'Mx_bits_V_1' <Predicate = true> <Delay = 3.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [1/1] (1.37ns)   --->   "%p_Val2_7 = select i1 %tmp_7, i58 %Mx_bits_V_1, i58 %p_Val2_24" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:519->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 48 'select' 'p_Val2_7' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_i_i_i = call i29 @_ssdm_op_PartSelect.i29.i58.i32.i32(i58 %p_Val2_7, i32 29, i32 57) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:100->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:523->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 49 'partselect' 'p_Result_i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_16 = call i30 @_ssdm_op_BitConcatenate.i30.i29.i1(i29 %p_Result_i_i_i, i1 true) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:101->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:523->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 50 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_s = call i30 @llvm.part.select.i30(i30 %p_Result_16, i32 29, i32 0) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:103->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:523->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 51 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_17 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 -1, i30 %p_Result_s) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:103->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:523->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 52 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (3.25ns)   --->   "%val_assign = call i32 @llvm.cttz.i32(i32 %p_Result_17, i1 true) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:103->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:523->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 53 'cttz' 'val_assign' <Predicate = true> <Delay = 3.25> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%Mx_zeros_V = trunc i32 %val_assign to i5" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:523->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 54 'trunc' 'Mx_zeros_V' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.71>
ST_9 : Operation 55 [1/1] (2.11ns)   --->   "%p_1_i_i = add i8 -125, %tmp_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:482->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 55 'add' 'p_1_i_i' <Predicate = (closepath)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%storemerge_i_i = select i1 %closepath, i8 %p_1_i_i, i8 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 56 'select' 'storemerge_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_15_i_i = zext i5 %Mx_zeros_V to i58" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:532->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 57 'zext' 'tmp_15_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (4.28ns)   --->   "%r_V_10 = shl i58 %p_Val2_7, %tmp_15_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:532->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 58 'shl' 'r_V_10' <Predicate = true> <Delay = 4.28> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%Mx_V = call i29 @_ssdm_op_PartSelect.i29.i58.i32.i32(i58 %r_V_10, i32 29, i32 57)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:532->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 59 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%tmp_18_i_i = zext i5 %Mx_zeros_V to i8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:533->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 60 'zext' 'tmp_18_i_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (2.11ns) (out node of the LUT)   --->   "%Ex_V = sub i8 %storemerge_i_i, %tmp_18_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:533->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 61 'sub' 'Ex_V' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%sh_i_i_cast = sext i8 %Ex_V to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 62 'sext' 'sh_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Ex_V, i32 7)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 63 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (2.11ns)   --->   "%tmp_20_i_i = sub i9 0, %sh_i_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 64 'sub' 'tmp_20_i_i' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 65 [1/1] (1.37ns)   --->   "%ush = select i1 %isNeg, i9 %tmp_20_i_i, i9 %sh_i_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 65 'select' 'ush' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 66 [1/1] (1.47ns)   --->   "%tmp_27_i = icmp eq i8 %tmp_V, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:299->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 66 'icmp' 'tmp_27_i' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 67 [1/1] (1.47ns)   --->   "%tmp_29_i = icmp eq i8 %tmp_V, -1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 67 'icmp' 'tmp_29_i' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.26>
ST_10 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_0237_0_in_i_i)   --->   "%sh_assign_4_i_i_cast_1 = sext i9 %ush to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 68 'sext' 'sh_assign_4_i_i_cast_1' <Predicate = (!isNeg)> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_0237_0_in_i_i)   --->   "%sh_assign_4_i_i_cast = sext i9 %ush to i29" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 69 'sext' 'sh_assign_4_i_i_cast' <Predicate = (isNeg)> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_0237_0_in_i_i)   --->   "%tmp_21_i_i = zext i29 %Mx_V to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 70 'zext' 'tmp_21_i_i' <Predicate = (!isNeg)> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_0237_0_in_i_i)   --->   "%tmp_22_i_i = lshr i29 %Mx_V, %sh_assign_4_i_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 71 'lshr' 'tmp_22_i_i' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node p_0237_0_in_i_i)   --->   "%tmp_24_i_i = zext i29 %tmp_22_i_i to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 72 'zext' 'tmp_24_i_i' <Predicate = (isNeg)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node p_0237_0_in_i_i)   --->   "%tmp_25_i_i = shl i32 %tmp_21_i_i, %sh_assign_4_i_i_cast_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 73 'shl' 'tmp_25_i_i' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [1/1] (4.01ns) (out node of the LUT)   --->   "%p_0237_0_in_i_i = select i1 %isNeg, i32 %tmp_24_i_i, i32 %tmp_25_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 74 'select' 'p_0237_0_in_i_i' <Predicate = true> <Delay = 4.01> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 75 [1/1] (2.27ns)   --->   "%cos_basis = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 false, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 false, i3 %p_Val2_25) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:270->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 75 'mux' 'cos_basis' <Predicate = true> <Delay = 2.27> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_0237_0_in_i_i, i32 22, i32 28)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:19->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 76 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%B_V = trunc i32 %p_0237_0_in_i_i to i22" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:20->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 77 'trunc' 'B_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%B_trunc_V = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %p_0237_0_in_i_i, i32 7, i32 21)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:21->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 78 'partselect' 'B_trunc_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.94ns)   --->   "%sin_basis = xor i1 %cos_basis, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:24->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 79 'xor' 'sin_basis' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_18 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %sin_basis, i7 %p_Result_i_i) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:25->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 80 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_26_i_i = zext i8 %p_Result_18 to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:27->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 81 'zext' 'tmp_26_i_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%second_order_float_4 = getelementptr [256 x i30]* @second_order_float_2, i64 0, i64 %tmp_26_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:27->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 82 'getelementptr' 'second_order_float_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [2/2] (3.25ns)   --->   "%p_Val2_13 = load i30* %second_order_float_4, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:27->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 83 'load' 'p_Val2_13' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%second_order_float_5 = getelementptr [256 x i23]* @second_order_float_3, i64 0, i64 %tmp_26_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 84 'getelementptr' 'second_order_float_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [2/2] (3.25ns)   --->   "%second_order_float_6 = load i23* %second_order_float_5, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 85 'load' 'second_order_float_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%second_order_float_7 = getelementptr [256 x i15]* @second_order_float_s, i64 0, i64 %tmp_26_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 86 'getelementptr' 'second_order_float_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [2/2] (3.25ns)   --->   "%second_order_float_8 = load i15* %second_order_float_7, align 2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 87 'load' 'second_order_float_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>

State 11 <SV = 10> <Delay = 7.18>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%r_V = zext i15 %B_trunc_V to i30" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:22->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 88 'zext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_11 = mul i30 %r_V, %r_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:22->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 89 'mul' 'r_V_11' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%B_squared_V = call i15 @_ssdm_op_PartSelect.i15.i30.i32.i32(i30 %r_V_11, i32 15, i32 29)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:22->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 90 'partselect' 'B_squared_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/2] (3.25ns)   --->   "%p_Val2_13 = load i30* %second_order_float_4, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:27->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 91 'load' 'p_Val2_13' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%t1_V = call i29 @_ssdm_op_PartSelect.i29.i30.i32.i32(i30 %p_Val2_13, i32 1, i32 29)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:27->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 92 'partselect' 't1_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/2] (3.25ns)   --->   "%second_order_float_6 = load i23* %second_order_float_5, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 93 'load' 'second_order_float_6' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>
ST_11 : Operation 94 [1/2] (3.25ns)   --->   "%second_order_float_8 = load i15* %second_order_float_7, align 2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 94 'load' 'second_order_float_8' <Predicate = true> <Delay = 3.25> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 15> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 7.18>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%r_V_2 = zext i22 %B_V to i45" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 95 'zext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_28_i_i = sext i23 %second_order_float_6 to i45" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 96 'sext' 'tmp_28_i_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (6.53ns)   --->   "%r_V_12 = mul nsw i45 %tmp_28_i_i, %r_V_2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 97 'mul' 'r_V_12' <Predicate = true> <Delay = 6.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_7_i_i = call i22 @_ssdm_op_PartSelect.i22.i45.i32.i32(i45 %r_V_12, i32 23, i32 44)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:28->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 98 'partselect' 'tmp_7_i_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%r_V_4 = zext i15 %B_squared_V to i30" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 99 'zext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_29_i_i = sext i15 %second_order_float_8 to i30" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 100 'sext' 'tmp_29_i_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (7.18ns) (root node of the DSP)   --->   "%r_V_13 = mul i30 %r_V_4, %tmp_29_i_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 101 'mul' 'r_V_13' <Predicate = true> <Delay = 7.18> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_9_i_i = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %r_V_13, i32 16, i32 29)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:29->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 102 'partselect' 'tmp_9_i_i' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 4.44>
ST_13 : Operation 103 [1/1] (1.37ns)   --->   "%Mx_V_read_assign = select i1 %cos_basis, i29 -1, i29 %Mx_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:271->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 103 'select' 'Mx_V_read_assign' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i29 %t1_V to i30" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 104 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i22 %tmp_7_i_i to i30" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 105 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_11 = add nsw i30 %lhs_V_1, %rhs_V_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 106 'add' 'ret_V_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.22> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 107 [1/1] (0.00ns)   --->   "%rhs_V_2_i_cast = sext i14 %tmp_9_i_i to i30" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 107 'sext' 'rhs_V_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 108 [1/1] (4.44ns) (root node of TernaryAdder)   --->   "%ret_V = add i30 %ret_V_11, %rhs_V_2_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 108 'add' 'ret_V' <Predicate = true> <Delay = 4.44> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.22> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 7.98>
ST_14 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%p_Ex_V_ret_i = select i1 %cos_basis, i8 0, i8 %Ex_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:271->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 109 'select' 'p_Ex_V_ret_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%r_V_10_i_cast = sext i30 %ret_V to i58" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 110 'sext' 'r_V_10_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_30_i_i_cast = zext i29 %Mx_V_read_assign to i58" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 111 'zext' 'tmp_30_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (7.98ns)   --->   "%r_V_14 = mul i58 %r_V_10_i_cast, %tmp_30_i_i_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 112 'mul' 'r_V_14' <Predicate = true> <Delay = 7.98> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.98> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%result_V = call i29 @_ssdm_op_PartSelect.i29.i58.i32.i32(i58 %r_V_14, i32 29, i32 57)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:31->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 113 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%rhs_V_2 = sext i8 %p_Ex_V_ret_i to i9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:280->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 114 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (2.11ns) (out node of the LUT)   --->   "%ret_V_2 = sub i9 0, %rhs_V_2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:280->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 115 'sub' 'ret_V_2' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [2/2] (0.00ns)   --->   "%resultf = call fastcc float @scaled_fixed2ieee(i29 %result_V, i9 %ret_V_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:280->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 116 'call' 'resultf' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.13>
ST_15 : Operation 117 [1/2] (7.13ns)   --->   "%resultf = call fastcc float @scaled_fixed2ieee(i29 %result_V, i9 %ret_V_2) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:280->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 117 'call' 'resultf' <Predicate = true> <Delay = 7.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.43>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %Entrada) nounwind, !map !17"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !23"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @sen_str) nounwind"   --->   Operation 120 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([13 x i100]* @ref_4oPi_table_100_V, [1 x i8]* @p_str52, [14 x i8]* @p_str56, [1 x i8]* @p_str52, i32 -1, [1 x i8]* @p_str52, [1 x i8]* @p_str52, [1 x i8]* @p_str52, [1 x i8]* @p_str52, [1 x i8]* @p_str52) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:403->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:267->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 121 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i30]* @second_order_float_2, [1 x i8]* @p_str1195, [14 x i8]* @p_str1196, [1 x i8]* @p_str1195, i32 -1, [1 x i8]* @p_str1195, [1 x i8]* @p_str1195, [1 x i8]* @p_str1195, [1 x i8]* @p_str1195, [1 x i8]* @p_str1195) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:15->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 122 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i23]* @second_order_float_3, [1 x i8]* @p_str1195, [14 x i8]* @p_str1196, [1 x i8]* @p_str1195, i32 -1, [1 x i8]* @p_str1195, [1 x i8]* @p_str1195, [1 x i8]* @p_str1195, [1 x i8]* @p_str1195, [1 x i8]* @p_str1195) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 123 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i15]* @second_order_float_s, [1 x i8]* @p_str1195, [14 x i8]* @p_str1196, [1 x i8]* @p_str1195, i32 -1, [1 x i8]* @p_str1195, [1 x i8]* @p_str1195, [1 x i8]* @p_str1195, [1 x i8]* @p_str1195, [1 x i8]* @p_str1195) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:278->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 124 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%p_Val2_20 = bitcast float %resultf to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:287->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 125 'bitcast' 'p_Val2_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_9_trunc_s)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_20, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:287->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 126 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_20, i32 23, i32 30) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:287->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 127 'partselect' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node ret_V_9)   --->   "%tmp_V_3 = trunc i32 %p_Val2_20 to i23" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:287->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 128 'trunc' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_20 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %results_sign_V_1, i3 %p_Val2_25) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:294->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 129 'bitconcatenate' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_9_trunc_s)   --->   "%tmp = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i4 %p_Result_20) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:295->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 130 'mux' 'tmp' <Predicate = (cos_basis)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_9_trunc_s)   --->   "%tmp_1 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 false, i1 false, i4 %p_Result_20) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:295->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 131 'mux' 'tmp_1' <Predicate = (!cos_basis)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_9_trunc_s)   --->   "%tmp_26_i = select i1 %cos_basis, i1 %tmp, i1 %tmp_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:295->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 132 'select' 'tmp_26_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.94ns)   --->   "%or_cond_i = and i1 %tmp_27_i, %tmp_28_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:299->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 133 'and' 'or_cond_i' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_9_trunc_s)   --->   "%not_tmp_i = xor i1 %tmp_29_i, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 134 'xor' 'not_tmp_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_9_trunc_s)   --->   "%tmp_11_i = or i1 %tmp_29_i, %tmp_26_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 135 'or' 'tmp_11_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 136 [1/1] (2.06ns) (out node of the LUT)   --->   "%p_Repl2_9_trunc_s = select i1 %tmp_11_i, i1 %not_tmp_i, i1 %p_Result_19" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 136 'select' 'p_Repl2_9_trunc_s' <Predicate = true> <Delay = 2.06> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 137 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Repl2_3 = select i1 %or_cond_i, i1 %results_sign_V_1, i1 %p_Repl2_9_trunc_s" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 137 'select' 'p_Repl2_3' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node not_or_cond_i)   --->   "%not_or_cond_i_demorg = and i1 %tmp_27_i, %tmp_28_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 138 'and' 'not_or_cond_i_demorg' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.94ns) (out node of the LUT)   --->   "%not_or_cond_i = xor i1 %not_or_cond_i_demorg, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 139 'xor' 'not_or_cond_i' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%p_Result_i_cast = select i1 %not_or_cond_i, i8 -1, i8 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 140 'select' 'p_Result_i_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.94ns)   --->   "%tmp_2 = or i1 %or_cond_i, %tmp_29_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 141 'or' 'tmp_2' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 142 [1/1] (1.37ns) (out node of the LUT)   --->   "%ret_V_8 = select i1 %tmp_2, i8 %p_Result_i_cast, i8 %tmp_V_2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 142 'select' 'ret_V_8' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node ret_V_9)   --->   "%p_Result_1_i_cast = select i1 %not_or_cond_i, i23 -1, i23 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 143 'select' 'p_Result_1_i_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 144 [1/1] (1.37ns) (out node of the LUT)   --->   "%ret_V_9 = select i1 %tmp_2, i23 %p_Result_1_i_cast, i23 %tmp_V_3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:310->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 144 'select' 'ret_V_9' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_21 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_3, i8 %ret_V_8, i23 %ret_V_9) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:315->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 145 'bitconcatenate' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%ret_i_i_i = bitcast i32 %p_Result_21 to float" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_hotbm.h:315->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:122->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/sincosfloat.cpp:7->C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:402->../../C++/sen.cpp:13]   --->   Operation 146 'bitcast' 'ret_i_i_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "ret float %ret_i_i_i" [../../C++/sen.cpp:13]   --->   Operation 147 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Entrada]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Entrada_read           (read          ) [ 00000000000000000]
p_Val2_s               (bitcast       ) [ 00000000000000000]
results_sign_V_1       (bitselect     ) [ 00111111111111111]
tmp_V                  (partselect    ) [ 00111111110000000]
tmp_V_1                (trunc         ) [ 00110000000000000]
closepath              (icmp          ) [ 00111111110000000]
expv_op_i_i            (add           ) [ 00000000000000000]
addr_V                 (select        ) [ 00000000000000000]
tmp_3                  (partselect    ) [ 00000000000000000]
tmp_5_i_i_i            (zext          ) [ 00000000000000000]
ref_4oPi_table_100_V_1 (getelementptr ) [ 00100000000000000]
tmp_6                  (trunc         ) [ 00100000000000000]
table_100_V            (load          ) [ 00000000000000000]
tmp_7_i_i_i            (zext          ) [ 00000000000000000]
r_V_9                  (shl           ) [ 00000000000000000]
Med_V                  (partselect    ) [ 00010000000000000]
p_Result_15            (bitconcatenate) [ 00000000000000000]
lhs_V                  (zext          ) [ 00001111000000000]
rhs_V                  (zext          ) [ 00001111000000000]
tmp_28_i               (icmp          ) [ 00001111111111111]
ret_V_10               (mul           ) [ 00000000000000000]
p_Val2_24              (partselect    ) [ 00000000100000000]
tmp_12_i_i             (partselect    ) [ 00000000100000000]
p_Val2_25              (select        ) [ 00000000011111111]
tmp_7                  (trunc         ) [ 00000000000000000]
Mx_bits_V_1            (sub           ) [ 00000000000000000]
p_Val2_7               (select        ) [ 00000000010000000]
p_Result_i_i_i         (partselect    ) [ 00000000000000000]
p_Result_16            (bitconcatenate) [ 00000000000000000]
p_Result_s             (partselect    ) [ 00000000000000000]
p_Result_17            (bitconcatenate) [ 00000000000000000]
val_assign             (cttz          ) [ 00000000000000000]
Mx_zeros_V             (trunc         ) [ 00000000010000000]
p_1_i_i                (add           ) [ 00000000000000000]
storemerge_i_i         (select        ) [ 00000000000000000]
tmp_15_i_i             (zext          ) [ 00000000000000000]
r_V_10                 (shl           ) [ 00000000000000000]
Mx_V                   (partselect    ) [ 00000000001111000]
tmp_18_i_i             (zext          ) [ 00000000000000000]
Ex_V                   (sub           ) [ 00000000001111100]
sh_i_i_cast            (sext          ) [ 00000000000000000]
isNeg                  (bitselect     ) [ 00000000001000000]
tmp_20_i_i             (sub           ) [ 00000000000000000]
ush                    (select        ) [ 00000000001000000]
tmp_27_i               (icmp          ) [ 00000000001111111]
tmp_29_i               (icmp          ) [ 00000000001111111]
sh_assign_4_i_i_cast_1 (sext          ) [ 00000000000000000]
sh_assign_4_i_i_cast   (sext          ) [ 00000000000000000]
tmp_21_i_i             (zext          ) [ 00000000000000000]
tmp_22_i_i             (lshr          ) [ 00000000000000000]
tmp_24_i_i             (zext          ) [ 00000000000000000]
tmp_25_i_i             (shl           ) [ 00000000000000000]
p_0237_0_in_i_i        (select        ) [ 00000000000000000]
cos_basis              (mux           ) [ 00000000000111111]
p_Result_i_i           (partselect    ) [ 00000000000000000]
B_V                    (trunc         ) [ 00000000000110000]
B_trunc_V              (partselect    ) [ 00000000000100000]
sin_basis              (xor           ) [ 00000000000000000]
p_Result_18            (bitconcatenate) [ 00000000000000000]
tmp_26_i_i             (zext          ) [ 00000000000000000]
second_order_float_4   (getelementptr ) [ 00000000000100000]
second_order_float_5   (getelementptr ) [ 00000000000100000]
second_order_float_7   (getelementptr ) [ 00000000000100000]
r_V                    (zext          ) [ 00000000000000000]
r_V_11                 (mul           ) [ 00000000000000000]
B_squared_V            (partselect    ) [ 00000000000010000]
p_Val2_13              (load          ) [ 00000000000000000]
t1_V                   (partselect    ) [ 00000000000011000]
second_order_float_6   (load          ) [ 00000000000010000]
second_order_float_8   (load          ) [ 00000000000010000]
r_V_2                  (zext          ) [ 00000000000000000]
tmp_28_i_i             (sext          ) [ 00000000000000000]
r_V_12                 (mul           ) [ 00000000000000000]
tmp_7_i_i              (partselect    ) [ 00000000000001000]
r_V_4                  (zext          ) [ 00000000000000000]
tmp_29_i_i             (sext          ) [ 00000000000000000]
r_V_13                 (mul           ) [ 00000000000000000]
tmp_9_i_i              (partselect    ) [ 00000000000001000]
Mx_V_read_assign       (select        ) [ 00000000000000100]
lhs_V_1                (sext          ) [ 00000000000000000]
rhs_V_1                (sext          ) [ 00000000000000000]
ret_V_11               (add           ) [ 00000000000000000]
rhs_V_2_i_cast         (sext          ) [ 00000000000000000]
ret_V                  (add           ) [ 00000000000000100]
p_Ex_V_ret_i           (select        ) [ 00000000000000000]
r_V_10_i_cast          (sext          ) [ 00000000000000000]
tmp_30_i_i_cast        (zext          ) [ 00000000000000000]
r_V_14                 (mul           ) [ 00000000000000000]
result_V               (partselect    ) [ 00000000000000010]
rhs_V_2                (sext          ) [ 00000000000000000]
ret_V_2                (sub           ) [ 00000000000000010]
resultf                (call          ) [ 00000000000000001]
StgValue_118           (specbitsmap   ) [ 00000000000000000]
StgValue_119           (specbitsmap   ) [ 00000000000000000]
StgValue_120           (spectopmodule ) [ 00000000000000000]
StgValue_121           (specmemcore   ) [ 00000000000000000]
StgValue_122           (specmemcore   ) [ 00000000000000000]
StgValue_123           (specmemcore   ) [ 00000000000000000]
StgValue_124           (specmemcore   ) [ 00000000000000000]
p_Val2_20              (bitcast       ) [ 00000000000000000]
p_Result_19            (bitselect     ) [ 00000000000000000]
tmp_V_2                (partselect    ) [ 00000000000000000]
tmp_V_3                (trunc         ) [ 00000000000000000]
p_Result_20            (bitconcatenate) [ 00000000000000000]
tmp                    (mux           ) [ 00000000000000000]
tmp_1                  (mux           ) [ 00000000000000000]
tmp_26_i               (select        ) [ 00000000000000000]
or_cond_i              (and           ) [ 00000000000000000]
not_tmp_i              (xor           ) [ 00000000000000000]
tmp_11_i               (or            ) [ 00000000000000000]
p_Repl2_9_trunc_s      (select        ) [ 00000000000000000]
p_Repl2_3              (select        ) [ 00000000000000000]
not_or_cond_i_demorg   (and           ) [ 00000000000000000]
not_or_cond_i          (xor           ) [ 00000000000000000]
p_Result_i_cast        (select        ) [ 00000000000000000]
tmp_2                  (or            ) [ 00000000000000000]
ret_V_8                (select        ) [ 00000000000000000]
p_Result_1_i_cast      (select        ) [ 00000000000000000]
ret_V_9                (select        ) [ 00000000000000000]
p_Result_21            (bitconcatenate) [ 00000000000000000]
ret_i_i_i              (bitcast       ) [ 00000000000000000]
StgValue_147           (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Entrada">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Entrada"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ref_4oPi_table_100_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="second_order_float_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="second_order_float_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="second_order_float_s">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i104.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i104.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i30"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i30"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i1.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i45.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaled_fixed2ieee"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sen_str"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1195"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1196"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i1.i4"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="Entrada_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Entrada_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ref_4oPi_table_100_V_1_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="100" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_100_V_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_100_V/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="second_order_float_4_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="30" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="8" slack="0"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_4/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="30" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_13/10 "/>
</bind>
</comp>

<comp id="188" class="1004" name="second_order_float_5_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="23" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="8" slack="0"/>
<pin id="192" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_5/10 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_6/10 "/>
</bind>
</comp>

<comp id="201" class="1004" name="second_order_float_7_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="15" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="8" slack="0"/>
<pin id="205" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_7/10 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_8/10 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_scaled_fixed2ieee_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="29" slack="0"/>
<pin id="217" dir="0" index="2" bw="9" slack="0"/>
<pin id="218" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="resultf/14 "/>
</bind>
</comp>

<comp id="220" class="1004" name="p_Val2_s_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="results_sign_V_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="results_sign_V_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="6" slack="0"/>
<pin id="237" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_V_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="closepath_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="expv_op_i_i_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="expv_op_i_i/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="addr_V_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="0" index="2" bw="8" slack="0"/>
<pin id="262" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr_V/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="0" index="2" bw="4" slack="0"/>
<pin id="270" dir="0" index="3" bw="4" slack="0"/>
<pin id="271" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_5_i_i_i_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_i_i/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_6_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_7_i_i_i_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="1"/>
<pin id="287" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_i_i/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="r_V_9_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="100" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_9/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="Med_V_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="80" slack="0"/>
<pin id="296" dir="0" index="1" bw="100" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="0" index="3" bw="8" slack="0"/>
<pin id="299" dir="1" index="4" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med_V/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_Result_15_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="24" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="23" slack="2"/>
<pin id="308" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_15/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="lhs_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="80" slack="1"/>
<pin id="313" dir="1" index="1" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="rhs_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="24" slack="0"/>
<pin id="316" dir="1" index="1" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="80" slack="0"/>
<pin id="320" dir="0" index="1" bw="24" slack="0"/>
<pin id="321" dir="1" index="2" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_10/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_28_i_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="23" slack="2"/>
<pin id="326" dir="0" index="1" bw="23" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28_i/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="p_Val2_24_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="58" slack="0"/>
<pin id="331" dir="0" index="1" bw="104" slack="0"/>
<pin id="332" dir="0" index="2" bw="6" slack="0"/>
<pin id="333" dir="0" index="3" bw="8" slack="0"/>
<pin id="334" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_24/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_12_i_i_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="104" slack="0"/>
<pin id="342" dir="0" index="2" bw="8" slack="0"/>
<pin id="343" dir="0" index="3" bw="8" slack="0"/>
<pin id="344" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12_i_i/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_Val2_25_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="7"/>
<pin id="351" dir="0" index="1" bw="3" slack="0"/>
<pin id="352" dir="0" index="2" bw="3" slack="1"/>
<pin id="353" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_25/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_7_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="3" slack="0"/>
<pin id="357" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="Mx_bits_V_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="58" slack="1"/>
<pin id="362" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_V_1/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_Val2_7_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="58" slack="0"/>
<pin id="367" dir="0" index="2" bw="58" slack="1"/>
<pin id="368" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_7/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_Result_i_i_i_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="29" slack="0"/>
<pin id="373" dir="0" index="1" bw="58" slack="0"/>
<pin id="374" dir="0" index="2" bw="6" slack="0"/>
<pin id="375" dir="0" index="3" bw="7" slack="0"/>
<pin id="376" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i_i/8 "/>
</bind>
</comp>

<comp id="381" class="1004" name="p_Result_16_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="30" slack="0"/>
<pin id="383" dir="0" index="1" bw="29" slack="0"/>
<pin id="384" dir="0" index="2" bw="1" slack="0"/>
<pin id="385" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16/8 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_Result_s_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="30" slack="0"/>
<pin id="391" dir="0" index="1" bw="30" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="0" index="3" bw="1" slack="0"/>
<pin id="394" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_Result_17_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="30" slack="0"/>
<pin id="403" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_17/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="val_assign_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="val_assign/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="Mx_zeros_V_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros_V/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_1_i_i_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="8"/>
<pin id="422" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1_i_i/9 "/>
</bind>
</comp>

<comp id="424" class="1004" name="storemerge_i_i_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="8"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="0" index="2" bw="8" slack="0"/>
<pin id="428" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_i_i/9 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_15_i_i_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="1"/>
<pin id="433" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_i_i/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="r_V_10_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="58" slack="1"/>
<pin id="436" dir="0" index="1" bw="5" slack="0"/>
<pin id="437" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_10/9 "/>
</bind>
</comp>

<comp id="439" class="1004" name="Mx_V_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="29" slack="0"/>
<pin id="441" dir="0" index="1" bw="58" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="0"/>
<pin id="443" dir="0" index="3" bw="7" slack="0"/>
<pin id="444" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_V/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_18_i_i_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="1"/>
<pin id="451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_i_i/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="Ex_V_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="5" slack="0"/>
<pin id="455" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="sh_i_i_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_i_i_cast/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="isNeg_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="0" index="2" bw="4" slack="0"/>
<pin id="466" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/9 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_20_i_i_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_20_i_i/9 "/>
</bind>
</comp>

<comp id="476" class="1004" name="ush_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="9" slack="0"/>
<pin id="479" dir="0" index="2" bw="9" slack="0"/>
<pin id="480" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_27_i_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="8"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27_i/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_29_i_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="8"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_i/9 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sh_assign_4_i_i_cast_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_4_i_i_cast_1/10 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sh_assign_4_i_i_cast_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="1"/>
<pin id="499" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_4_i_i_cast/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_21_i_i_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="29" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_i_i/10 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_22_i_i_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="29" slack="1"/>
<pin id="505" dir="0" index="1" bw="9" slack="0"/>
<pin id="506" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_22_i_i/10 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_24_i_i_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="29" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_i_i/10 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_25_i_i_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="29" slack="0"/>
<pin id="514" dir="0" index="1" bw="9" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_25_i_i/10 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_0237_0_in_i_i_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="0" index="2" bw="32" slack="0"/>
<pin id="522" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0237_0_in_i_i/10 "/>
</bind>
</comp>

<comp id="525" class="1004" name="cos_basis_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="0" index="2" bw="1" slack="0"/>
<pin id="529" dir="0" index="3" bw="1" slack="0"/>
<pin id="530" dir="0" index="4" bw="1" slack="0"/>
<pin id="531" dir="0" index="5" bw="1" slack="0"/>
<pin id="532" dir="0" index="6" bw="1" slack="0"/>
<pin id="533" dir="0" index="7" bw="1" slack="0"/>
<pin id="534" dir="0" index="8" bw="1" slack="0"/>
<pin id="535" dir="0" index="9" bw="3" slack="2"/>
<pin id="536" dir="1" index="10" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="cos_basis/10 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_Result_i_i_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="6" slack="0"/>
<pin id="550" dir="0" index="3" bw="6" slack="0"/>
<pin id="551" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/10 "/>
</bind>
</comp>

<comp id="556" class="1004" name="B_V_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B_V/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="B_trunc_V_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="15" slack="0"/>
<pin id="562" dir="0" index="1" bw="32" slack="0"/>
<pin id="563" dir="0" index="2" bw="4" slack="0"/>
<pin id="564" dir="0" index="3" bw="6" slack="0"/>
<pin id="565" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc_V/10 "/>
</bind>
</comp>

<comp id="570" class="1004" name="sin_basis_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sin_basis/10 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_Result_18_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="0" index="2" bw="7" slack="0"/>
<pin id="580" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_18/10 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_26_i_i_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_i_i/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="r_V_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="15" slack="1"/>
<pin id="593" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V/11 "/>
</bind>
</comp>

<comp id="594" class="1004" name="B_squared_V_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="15" slack="0"/>
<pin id="596" dir="0" index="1" bw="30" slack="0"/>
<pin id="597" dir="0" index="2" bw="5" slack="0"/>
<pin id="598" dir="0" index="3" bw="6" slack="0"/>
<pin id="599" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_squared_V/11 "/>
</bind>
</comp>

<comp id="603" class="1004" name="t1_V_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="29" slack="0"/>
<pin id="605" dir="0" index="1" bw="30" slack="0"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="0" index="3" bw="6" slack="0"/>
<pin id="608" dir="1" index="4" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t1_V/11 "/>
</bind>
</comp>

<comp id="613" class="1004" name="r_V_2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="22" slack="2"/>
<pin id="615" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_28_i_i_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="23" slack="1"/>
<pin id="618" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_i_i/12 "/>
</bind>
</comp>

<comp id="619" class="1004" name="r_V_12_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="23" slack="0"/>
<pin id="621" dir="0" index="1" bw="22" slack="0"/>
<pin id="622" dir="1" index="2" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/12 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_7_i_i_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="22" slack="0"/>
<pin id="627" dir="0" index="1" bw="45" slack="0"/>
<pin id="628" dir="0" index="2" bw="6" slack="0"/>
<pin id="629" dir="0" index="3" bw="7" slack="0"/>
<pin id="630" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7_i_i/12 "/>
</bind>
</comp>

<comp id="635" class="1004" name="r_V_4_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="15" slack="1"/>
<pin id="637" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_4/12 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_29_i_i_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="15" slack="1"/>
<pin id="640" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_i_i/12 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_9_i_i_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="14" slack="0"/>
<pin id="643" dir="0" index="1" bw="30" slack="0"/>
<pin id="644" dir="0" index="2" bw="6" slack="0"/>
<pin id="645" dir="0" index="3" bw="6" slack="0"/>
<pin id="646" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9_i_i/12 "/>
</bind>
</comp>

<comp id="650" class="1004" name="Mx_V_read_assign_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="3"/>
<pin id="652" dir="0" index="1" bw="29" slack="0"/>
<pin id="653" dir="0" index="2" bw="29" slack="4"/>
<pin id="654" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_V_read_assign/13 "/>
</bind>
</comp>

<comp id="656" class="1004" name="lhs_V_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="29" slack="2"/>
<pin id="658" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/13 "/>
</bind>
</comp>

<comp id="659" class="1004" name="rhs_V_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="22" slack="1"/>
<pin id="661" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/13 "/>
</bind>
</comp>

<comp id="662" class="1004" name="ret_V_11_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="29" slack="0"/>
<pin id="664" dir="0" index="1" bw="22" slack="0"/>
<pin id="665" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/13 "/>
</bind>
</comp>

<comp id="668" class="1004" name="rhs_V_2_i_cast_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="14" slack="1"/>
<pin id="670" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2_i_cast/13 "/>
</bind>
</comp>

<comp id="671" class="1004" name="ret_V_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="30" slack="0"/>
<pin id="673" dir="0" index="1" bw="14" slack="0"/>
<pin id="674" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/13 "/>
</bind>
</comp>

<comp id="677" class="1004" name="p_Ex_V_ret_i_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="1" slack="4"/>
<pin id="679" dir="0" index="1" bw="8" slack="0"/>
<pin id="680" dir="0" index="2" bw="8" slack="5"/>
<pin id="681" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Ex_V_ret_i/14 "/>
</bind>
</comp>

<comp id="683" class="1004" name="r_V_10_i_cast_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="30" slack="1"/>
<pin id="685" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_10_i_cast/14 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_30_i_i_cast_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="29" slack="1"/>
<pin id="688" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_i_i_cast/14 "/>
</bind>
</comp>

<comp id="689" class="1004" name="r_V_14_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="30" slack="0"/>
<pin id="691" dir="0" index="1" bw="29" slack="0"/>
<pin id="692" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/14 "/>
</bind>
</comp>

<comp id="695" class="1004" name="result_V_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="29" slack="0"/>
<pin id="697" dir="0" index="1" bw="58" slack="0"/>
<pin id="698" dir="0" index="2" bw="6" slack="0"/>
<pin id="699" dir="0" index="3" bw="7" slack="0"/>
<pin id="700" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result_V/14 "/>
</bind>
</comp>

<comp id="706" class="1004" name="rhs_V_2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/14 "/>
</bind>
</comp>

<comp id="710" class="1004" name="ret_V_2_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/14 "/>
</bind>
</comp>

<comp id="717" class="1004" name="p_Val2_20_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_20/16 "/>
</bind>
</comp>

<comp id="720" class="1004" name="p_Result_19_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="0" index="2" bw="6" slack="0"/>
<pin id="724" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/16 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_V_2_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="6" slack="0"/>
<pin id="732" dir="0" index="3" bw="6" slack="0"/>
<pin id="733" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/16 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_V_3_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_3/16 "/>
</bind>
</comp>

<comp id="742" class="1004" name="p_Result_20_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="15"/>
<pin id="745" dir="0" index="2" bw="3" slack="8"/>
<pin id="746" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_20/16 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="0" index="3" bw="1" slack="0"/>
<pin id="753" dir="0" index="4" bw="1" slack="0"/>
<pin id="754" dir="0" index="5" bw="1" slack="0"/>
<pin id="755" dir="0" index="6" bw="1" slack="0"/>
<pin id="756" dir="0" index="7" bw="1" slack="0"/>
<pin id="757" dir="0" index="8" bw="1" slack="0"/>
<pin id="758" dir="0" index="9" bw="1" slack="0"/>
<pin id="759" dir="0" index="10" bw="1" slack="0"/>
<pin id="760" dir="0" index="11" bw="1" slack="0"/>
<pin id="761" dir="0" index="12" bw="1" slack="0"/>
<pin id="762" dir="0" index="13" bw="1" slack="0"/>
<pin id="763" dir="0" index="14" bw="1" slack="0"/>
<pin id="764" dir="0" index="15" bw="1" slack="0"/>
<pin id="765" dir="0" index="16" bw="1" slack="0"/>
<pin id="766" dir="0" index="17" bw="4" slack="0"/>
<pin id="767" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/16 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tmp_1_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="0" index="2" bw="1" slack="0"/>
<pin id="790" dir="0" index="3" bw="1" slack="0"/>
<pin id="791" dir="0" index="4" bw="1" slack="0"/>
<pin id="792" dir="0" index="5" bw="1" slack="0"/>
<pin id="793" dir="0" index="6" bw="1" slack="0"/>
<pin id="794" dir="0" index="7" bw="1" slack="0"/>
<pin id="795" dir="0" index="8" bw="1" slack="0"/>
<pin id="796" dir="0" index="9" bw="1" slack="0"/>
<pin id="797" dir="0" index="10" bw="1" slack="0"/>
<pin id="798" dir="0" index="11" bw="1" slack="0"/>
<pin id="799" dir="0" index="12" bw="1" slack="0"/>
<pin id="800" dir="0" index="13" bw="1" slack="0"/>
<pin id="801" dir="0" index="14" bw="1" slack="0"/>
<pin id="802" dir="0" index="15" bw="1" slack="0"/>
<pin id="803" dir="0" index="16" bw="1" slack="0"/>
<pin id="804" dir="0" index="17" bw="4" slack="0"/>
<pin id="805" dir="1" index="18" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/16 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_26_i_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="6"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="0" index="2" bw="1" slack="0"/>
<pin id="828" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_26_i/16 "/>
</bind>
</comp>

<comp id="831" class="1004" name="or_cond_i_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="7"/>
<pin id="833" dir="0" index="1" bw="1" slack="13"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/16 "/>
</bind>
</comp>

<comp id="835" class="1004" name="not_tmp_i_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="7"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_i/16 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_11_i_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="7"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11_i/16 "/>
</bind>
</comp>

<comp id="845" class="1004" name="p_Repl2_9_trunc_s_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="0" index="2" bw="1" slack="0"/>
<pin id="849" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_9_trunc_s/16 "/>
</bind>
</comp>

<comp id="853" class="1004" name="p_Repl2_3_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="15"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_3/16 "/>
</bind>
</comp>

<comp id="860" class="1004" name="not_or_cond_i_demorg_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="7"/>
<pin id="862" dir="0" index="1" bw="1" slack="13"/>
<pin id="863" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="not_or_cond_i_demorg/16 "/>
</bind>
</comp>

<comp id="864" class="1004" name="not_or_cond_i_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_or_cond_i/16 "/>
</bind>
</comp>

<comp id="870" class="1004" name="p_Result_i_cast_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="8" slack="0"/>
<pin id="873" dir="0" index="2" bw="8" slack="0"/>
<pin id="874" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_i_cast/16 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_2_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="7"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/16 "/>
</bind>
</comp>

<comp id="883" class="1004" name="ret_V_8_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="8" slack="0"/>
<pin id="886" dir="0" index="2" bw="8" slack="0"/>
<pin id="887" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_8/16 "/>
</bind>
</comp>

<comp id="891" class="1004" name="p_Result_1_i_cast_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="23" slack="0"/>
<pin id="894" dir="0" index="2" bw="23" slack="0"/>
<pin id="895" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Result_1_i_cast/16 "/>
</bind>
</comp>

<comp id="899" class="1004" name="ret_V_9_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="23" slack="0"/>
<pin id="902" dir="0" index="2" bw="23" slack="0"/>
<pin id="903" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ret_V_9/16 "/>
</bind>
</comp>

<comp id="907" class="1004" name="p_Result_21_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="0" index="1" bw="1" slack="0"/>
<pin id="910" dir="0" index="2" bw="8" slack="0"/>
<pin id="911" dir="0" index="3" bw="23" slack="0"/>
<pin id="912" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_21/16 "/>
</bind>
</comp>

<comp id="917" class="1004" name="ret_i_i_i_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="0"/>
<pin id="919" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_i_i_i/16 "/>
</bind>
</comp>

<comp id="921" class="1007" name="r_V_11_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="15" slack="0"/>
<pin id="923" dir="0" index="1" bw="15" slack="0"/>
<pin id="924" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/11 "/>
</bind>
</comp>

<comp id="928" class="1007" name="r_V_13_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="15" slack="0"/>
<pin id="930" dir="0" index="1" bw="15" slack="0"/>
<pin id="931" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/12 "/>
</bind>
</comp>

<comp id="935" class="1005" name="results_sign_V_1_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="15"/>
<pin id="937" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="results_sign_V_1 "/>
</bind>
</comp>

<comp id="941" class="1005" name="tmp_V_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="8"/>
<pin id="943" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="948" class="1005" name="tmp_V_1_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="23" slack="2"/>
<pin id="950" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="954" class="1005" name="closepath_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="6"/>
<pin id="956" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="960" class="1005" name="ref_4oPi_table_100_V_1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="4" slack="1"/>
<pin id="962" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_100_V_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="tmp_6_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="4" slack="1"/>
<pin id="967" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="970" class="1005" name="Med_V_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="80" slack="1"/>
<pin id="972" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="Med_V "/>
</bind>
</comp>

<comp id="975" class="1005" name="lhs_V_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="104" slack="1"/>
<pin id="977" dir="1" index="1" bw="104" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="980" class="1005" name="rhs_V_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="104" slack="1"/>
<pin id="982" dir="1" index="1" bw="104" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="985" class="1005" name="tmp_28_i_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="13"/>
<pin id="987" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opset="tmp_28_i "/>
</bind>
</comp>

<comp id="991" class="1005" name="p_Val2_24_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="58" slack="1"/>
<pin id="993" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_24 "/>
</bind>
</comp>

<comp id="997" class="1005" name="tmp_12_i_i_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="3" slack="1"/>
<pin id="999" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_i_i "/>
</bind>
</comp>

<comp id="1002" class="1005" name="p_Val2_25_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="3" slack="2"/>
<pin id="1004" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_25 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="p_Val2_7_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="58" slack="1"/>
<pin id="1010" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="Mx_zeros_V_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="5" slack="1"/>
<pin id="1015" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Mx_zeros_V "/>
</bind>
</comp>

<comp id="1019" class="1005" name="Mx_V_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="29" slack="1"/>
<pin id="1021" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V "/>
</bind>
</comp>

<comp id="1026" class="1005" name="Ex_V_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="8" slack="5"/>
<pin id="1028" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="Ex_V "/>
</bind>
</comp>

<comp id="1031" class="1005" name="isNeg_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="1" slack="1"/>
<pin id="1033" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1036" class="1005" name="ush_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="9" slack="1"/>
<pin id="1038" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="1042" class="1005" name="tmp_27_i_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="7"/>
<pin id="1044" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_27_i "/>
</bind>
</comp>

<comp id="1048" class="1005" name="tmp_29_i_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="1" slack="7"/>
<pin id="1050" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_29_i "/>
</bind>
</comp>

<comp id="1055" class="1005" name="cos_basis_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="3"/>
<pin id="1057" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cos_basis "/>
</bind>
</comp>

<comp id="1062" class="1005" name="B_V_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="22" slack="2"/>
<pin id="1064" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="B_V "/>
</bind>
</comp>

<comp id="1067" class="1005" name="B_trunc_V_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="15" slack="1"/>
<pin id="1069" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="B_trunc_V "/>
</bind>
</comp>

<comp id="1072" class="1005" name="second_order_float_4_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="1"/>
<pin id="1074" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_4 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="second_order_float_5_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="1"/>
<pin id="1079" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_5 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="second_order_float_7_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="8" slack="1"/>
<pin id="1084" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_7 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="B_squared_V_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="15" slack="1"/>
<pin id="1089" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="B_squared_V "/>
</bind>
</comp>

<comp id="1092" class="1005" name="t1_V_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="29" slack="2"/>
<pin id="1094" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="t1_V "/>
</bind>
</comp>

<comp id="1097" class="1005" name="second_order_float_6_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="23" slack="1"/>
<pin id="1099" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_6 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="second_order_float_8_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="15" slack="1"/>
<pin id="1104" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_8 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="tmp_7_i_i_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="22" slack="1"/>
<pin id="1109" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i "/>
</bind>
</comp>

<comp id="1112" class="1005" name="tmp_9_i_i_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="14" slack="1"/>
<pin id="1114" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_i "/>
</bind>
</comp>

<comp id="1117" class="1005" name="Mx_V_read_assign_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="29" slack="1"/>
<pin id="1119" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="Mx_V_read_assign "/>
</bind>
</comp>

<comp id="1122" class="1005" name="ret_V_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="30" slack="1"/>
<pin id="1124" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1127" class="1005" name="result_V_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="29" slack="1"/>
<pin id="1129" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1132" class="1005" name="ret_V_2_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="9" slack="1"/>
<pin id="1134" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="resultf_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="resultf "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="160"><net_src comp="10" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="34" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="126" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="156" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="220" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="245"><net_src comp="220" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="232" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="232" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="246" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="252" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="272"><net_src comp="28" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="258" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="279"><net_src comp="266" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="284"><net_src comp="258" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="169" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="36" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="288" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="38" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="317"><net_src comp="304" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="311" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="318" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="50" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="52" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="345"><net_src comp="54" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="318" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="347"><net_src comp="56" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="348"><net_src comp="58" pin="0"/><net_sink comp="339" pin=3"/></net>

<net id="354"><net_src comp="60" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="349" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="62" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="355" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="364" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="66" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="68" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="386"><net_src comp="70" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="371" pin="4"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="44" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="395"><net_src comp="72" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="381" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="66" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="74" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="404"><net_src comp="76" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="78" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="389" pin="4"/><net_sink comp="399" pin=2"/></net>

<net id="412"><net_src comp="80" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="399" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="44" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="407" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="82" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="84" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="438"><net_src comp="431" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="64" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="434" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="66" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="68" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="456"><net_src comp="424" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="86" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="452" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="32" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="88" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="458" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="462" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="458" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="84" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="90" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="503" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="500" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="494" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="508" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="524"><net_src comp="512" pin="2"/><net_sink comp="518" pin=2"/></net>

<net id="537"><net_src comp="92" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="538"><net_src comp="94" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="539"><net_src comp="44" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="540"><net_src comp="44" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="541"><net_src comp="94" pin="0"/><net_sink comp="525" pin=4"/></net>

<net id="542"><net_src comp="94" pin="0"/><net_sink comp="525" pin=5"/></net>

<net id="543"><net_src comp="44" pin="0"/><net_sink comp="525" pin=6"/></net>

<net id="544"><net_src comp="44" pin="0"/><net_sink comp="525" pin=7"/></net>

<net id="545"><net_src comp="94" pin="0"/><net_sink comp="525" pin=8"/></net>

<net id="552"><net_src comp="96" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="518" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="98" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="555"><net_src comp="100" pin="0"/><net_sink comp="546" pin=3"/></net>

<net id="559"><net_src comp="518" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="102" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="518" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="32" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="104" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="574"><net_src comp="525" pin="10"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="44" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="106" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="570" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="546" pin="4"/><net_sink comp="576" pin=2"/></net>

<net id="587"><net_src comp="576" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="600"><net_src comp="108" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="110" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="602"><net_src comp="66" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="609"><net_src comp="112" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="182" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="114" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="612"><net_src comp="66" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="613" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="631"><net_src comp="116" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="619" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="18" pin="0"/><net_sink comp="625" pin=2"/></net>

<net id="634"><net_src comp="118" pin="0"/><net_sink comp="625" pin=3"/></net>

<net id="647"><net_src comp="120" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="122" pin="0"/><net_sink comp="641" pin=2"/></net>

<net id="649"><net_src comp="66" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="655"><net_src comp="124" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="666"><net_src comp="656" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="659" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="675"><net_src comp="662" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="668" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="682"><net_src comp="84" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="693"><net_src comp="683" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="686" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="701"><net_src comp="64" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="689" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="66" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="704"><net_src comp="68" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="705"><net_src comp="695" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="709"><net_src comp="677" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="88" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="716"><net_src comp="710" pin="2"/><net_sink comp="214" pin=2"/></net>

<net id="725"><net_src comp="12" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="717" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="14" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="734"><net_src comp="16" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="717" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="18" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="20" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="741"><net_src comp="717" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="747"><net_src comp="148" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="768"><net_src comp="150" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="769"><net_src comp="94" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="770"><net_src comp="94" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="771"><net_src comp="94" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="772"><net_src comp="44" pin="0"/><net_sink comp="748" pin=4"/></net>

<net id="773"><net_src comp="44" pin="0"/><net_sink comp="748" pin=5"/></net>

<net id="774"><net_src comp="44" pin="0"/><net_sink comp="748" pin=6"/></net>

<net id="775"><net_src comp="44" pin="0"/><net_sink comp="748" pin=7"/></net>

<net id="776"><net_src comp="94" pin="0"/><net_sink comp="748" pin=8"/></net>

<net id="777"><net_src comp="94" pin="0"/><net_sink comp="748" pin=9"/></net>

<net id="778"><net_src comp="44" pin="0"/><net_sink comp="748" pin=10"/></net>

<net id="779"><net_src comp="44" pin="0"/><net_sink comp="748" pin=11"/></net>

<net id="780"><net_src comp="44" pin="0"/><net_sink comp="748" pin=12"/></net>

<net id="781"><net_src comp="44" pin="0"/><net_sink comp="748" pin=13"/></net>

<net id="782"><net_src comp="94" pin="0"/><net_sink comp="748" pin=14"/></net>

<net id="783"><net_src comp="94" pin="0"/><net_sink comp="748" pin=15"/></net>

<net id="784"><net_src comp="94" pin="0"/><net_sink comp="748" pin=16"/></net>

<net id="785"><net_src comp="742" pin="3"/><net_sink comp="748" pin=17"/></net>

<net id="806"><net_src comp="150" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="807"><net_src comp="94" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="808"><net_src comp="94" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="809"><net_src comp="44" pin="0"/><net_sink comp="786" pin=3"/></net>

<net id="810"><net_src comp="94" pin="0"/><net_sink comp="786" pin=4"/></net>

<net id="811"><net_src comp="44" pin="0"/><net_sink comp="786" pin=5"/></net>

<net id="812"><net_src comp="44" pin="0"/><net_sink comp="786" pin=6"/></net>

<net id="813"><net_src comp="94" pin="0"/><net_sink comp="786" pin=7"/></net>

<net id="814"><net_src comp="44" pin="0"/><net_sink comp="786" pin=8"/></net>

<net id="815"><net_src comp="44" pin="0"/><net_sink comp="786" pin=9"/></net>

<net id="816"><net_src comp="94" pin="0"/><net_sink comp="786" pin=10"/></net>

<net id="817"><net_src comp="44" pin="0"/><net_sink comp="786" pin=11"/></net>

<net id="818"><net_src comp="44" pin="0"/><net_sink comp="786" pin=12"/></net>

<net id="819"><net_src comp="94" pin="0"/><net_sink comp="786" pin=13"/></net>

<net id="820"><net_src comp="44" pin="0"/><net_sink comp="786" pin=14"/></net>

<net id="821"><net_src comp="94" pin="0"/><net_sink comp="786" pin=15"/></net>

<net id="822"><net_src comp="94" pin="0"/><net_sink comp="786" pin=16"/></net>

<net id="823"><net_src comp="742" pin="3"/><net_sink comp="786" pin=17"/></net>

<net id="829"><net_src comp="748" pin="18"/><net_sink comp="824" pin=1"/></net>

<net id="830"><net_src comp="786" pin="18"/><net_sink comp="824" pin=2"/></net>

<net id="839"><net_src comp="44" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="844"><net_src comp="824" pin="3"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="840" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="835" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="720" pin="3"/><net_sink comp="845" pin=2"/></net>

<net id="858"><net_src comp="831" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="845" pin="3"/><net_sink comp="853" pin=2"/></net>

<net id="868"><net_src comp="860" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="44" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="875"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="90" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="84" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="882"><net_src comp="831" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="888"><net_src comp="878" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="870" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="890"><net_src comp="728" pin="4"/><net_sink comp="883" pin=2"/></net>

<net id="896"><net_src comp="864" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="152" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="46" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="904"><net_src comp="878" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="891" pin="3"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="738" pin="1"/><net_sink comp="899" pin=2"/></net>

<net id="913"><net_src comp="154" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="853" pin="3"/><net_sink comp="907" pin=1"/></net>

<net id="915"><net_src comp="883" pin="3"/><net_sink comp="907" pin=2"/></net>

<net id="916"><net_src comp="899" pin="3"/><net_sink comp="907" pin=3"/></net>

<net id="920"><net_src comp="907" pin="4"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="591" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="591" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="927"><net_src comp="921" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="932"><net_src comp="635" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="638" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="934"><net_src comp="928" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="938"><net_src comp="224" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="944"><net_src comp="232" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="947"><net_src comp="941" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="951"><net_src comp="242" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="953"><net_src comp="948" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="957"><net_src comp="246" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="959"><net_src comp="954" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="963"><net_src comp="162" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="968"><net_src comp="281" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="973"><net_src comp="294" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="978"><net_src comp="311" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="983"><net_src comp="314" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="988"><net_src comp="324" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="994"><net_src comp="329" pin="4"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1000"><net_src comp="339" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="1005"><net_src comp="349" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="525" pin=9"/></net>

<net id="1007"><net_src comp="1002" pin="1"/><net_sink comp="742" pin=2"/></net>

<net id="1011"><net_src comp="364" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1016"><net_src comp="415" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1018"><net_src comp="1013" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1022"><net_src comp="439" pin="4"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1024"><net_src comp="1019" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1025"><net_src comp="1019" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="1029"><net_src comp="452" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="677" pin=2"/></net>

<net id="1034"><net_src comp="462" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1039"><net_src comp="476" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="1045"><net_src comp="484" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1051"><net_src comp="489" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1054"><net_src comp="1048" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="1058"><net_src comp="525" pin="10"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1060"><net_src comp="1055" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1061"><net_src comp="1055" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1065"><net_src comp="556" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1070"><net_src comp="560" pin="4"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1075"><net_src comp="175" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1080"><net_src comp="188" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="1085"><net_src comp="201" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1090"><net_src comp="594" pin="4"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1095"><net_src comp="603" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1100"><net_src comp="195" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1105"><net_src comp="208" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1110"><net_src comp="625" pin="4"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="1115"><net_src comp="641" pin="4"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="1120"><net_src comp="650" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="1125"><net_src comp="671" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="1130"><net_src comp="695" pin="4"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="1135"><net_src comp="710" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1140"><net_src comp="214" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="717" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sen : Entrada | {1 }
	Port: sen : ref_4oPi_table_100_V | {1 2 }
	Port: sen : second_order_float_2 | {10 11 }
	Port: sen : second_order_float_3 | {10 11 }
	Port: sen : second_order_float_s | {10 11 }
  - Chain level:
	State 1
		results_sign_V_1 : 1
		tmp_V : 1
		tmp_V_1 : 1
		closepath : 2
		expv_op_i_i : 2
		addr_V : 3
		tmp_3 : 4
		tmp_5_i_i_i : 5
		ref_4oPi_table_100_V_1 : 6
		table_100_V : 7
		tmp_6 : 4
	State 2
		r_V_9 : 1
		Med_V : 2
	State 3
		rhs_V : 1
		ret_V_10 : 2
	State 4
	State 5
	State 6
	State 7
		p_Val2_24 : 1
		tmp_12_i_i : 1
	State 8
		tmp_7 : 1
		p_Val2_7 : 2
		p_Result_i_i_i : 3
		p_Result_16 : 4
		p_Result_s : 5
		p_Result_17 : 6
		val_assign : 7
		Mx_zeros_V : 8
	State 9
		storemerge_i_i : 1
		r_V_10 : 1
		Mx_V : 2
		Ex_V : 2
		sh_i_i_cast : 3
		isNeg : 3
		tmp_20_i_i : 4
		ush : 5
	State 10
		tmp_22_i_i : 1
		tmp_24_i_i : 2
		tmp_25_i_i : 1
		p_0237_0_in_i_i : 3
		p_Result_i_i : 4
		B_V : 4
		B_trunc_V : 4
		sin_basis : 1
		p_Result_18 : 5
		tmp_26_i_i : 6
		second_order_float_4 : 7
		p_Val2_13 : 8
		second_order_float_5 : 7
		second_order_float_6 : 8
		second_order_float_7 : 7
		second_order_float_8 : 8
	State 11
		r_V_11 : 1
		B_squared_V : 2
		t1_V : 1
	State 12
		r_V_12 : 1
		tmp_7_i_i : 2
		r_V_13 : 1
		tmp_9_i_i : 2
	State 13
		ret_V_11 : 1
		ret_V : 2
	State 14
		r_V_14 : 1
		result_V : 2
		rhs_V_2 : 1
		ret_V_2 : 2
		resultf : 3
	State 15
	State 16
		p_Result_19 : 1
		tmp_V_2 : 1
		tmp_V_3 : 1
		tmp : 1
		tmp_1 : 1
		tmp_26_i : 2
		tmp_11_i : 3
		p_Repl2_9_trunc_s : 3
		p_Repl2_3 : 4
		ret_V_8 : 1
		ret_V_9 : 1
		p_Result_21 : 5
		ret_i_i_i : 6
		StgValue_147 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   |  grp_scaled_fixed2ieee_fu_214 |    0    |  4.992  |   528   |   690   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           grp_fu_318          |    5    |    0    |   441   |   256   |
|          |         r_V_12_fu_619         |    2    |    0    |    0    |    32   |
|    mul   |         r_V_14_fu_689         |    4    |    0    |    0    |    29   |
|          |         r_V_11_fu_921         |    1    |    0    |    0    |    0    |
|          |         r_V_13_fu_928         |    1    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          r_V_9_fu_288         |    0    |    0    |    0    |   330   |
|    shl   |         r_V_10_fu_434         |    0    |    0    |    0    |   170   |
|          |       tmp_25_i_i_fu_512       |    0    |    0    |    0    |    89   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |         addr_V_fu_258         |    0    |    0    |    0    |    8    |
|          |        p_Val2_25_fu_349       |    0    |    0    |    0    |    3    |
|          |        p_Val2_7_fu_364        |    0    |    0    |    0    |    58   |
|          |     storemerge_i_i_fu_424     |    0    |    0    |    0    |    8    |
|          |           ush_fu_476          |    0    |    0    |    0    |    9    |
|          |     p_0237_0_in_i_i_fu_518    |    0    |    0    |    0    |    32   |
|          |    Mx_V_read_assign_fu_650    |    0    |    0    |    0    |    29   |
|  select  |      p_Ex_V_ret_i_fu_677      |    0    |    0    |    0    |    8    |
|          |        tmp_26_i_fu_824        |    0    |    0    |    0    |    2    |
|          |    p_Repl2_9_trunc_s_fu_845   |    0    |    0    |    0    |    2    |
|          |        p_Repl2_3_fu_853       |    0    |    0    |    0    |    2    |
|          |     p_Result_i_cast_fu_870    |    0    |    0    |    0    |    8    |
|          |         ret_V_8_fu_883        |    0    |    0    |    0    |    8    |
|          |    p_Result_1_i_cast_fu_891   |    0    |    0    |    0    |    23   |
|          |         ret_V_9_fu_899        |    0    |    0    |    0    |    23   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        cos_basis_fu_525       |    0    |    0    |    0    |    65   |
|    mux   |           tmp_fu_748          |    0    |    0    |    0    |    65   |
|          |          tmp_1_fu_786         |    0    |    0    |    0    |    65   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       Mx_bits_V_1_fu_359      |    0    |    0    |    0    |    65   |
|    sub   |          Ex_V_fu_452          |    0    |    0    |    0    |    15   |
|          |       tmp_20_i_i_fu_470       |    0    |    0    |    0    |    15   |
|          |         ret_V_2_fu_710        |    0    |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       expv_op_i_i_fu_252      |    0    |    0    |    0    |    15   |
|    add   |         p_1_i_i_fu_419        |    0    |    0    |    0    |    15   |
|          |        ret_V_11_fu_662        |    0    |    0    |    0    |    30   |
|          |          ret_V_fu_671         |    0    |    0    |    0    |    30   |
|----------|-------------------------------|---------|---------|---------|---------|
|   lshr   |       tmp_22_i_i_fu_503       |    0    |    0    |    0    |    89   |
|----------|-------------------------------|---------|---------|---------|---------|
|   cttz   |       val_assign_fu_407       |    0    |    0    |    40   |    36   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        closepath_fu_246       |    0    |    0    |    0    |    11   |
|   icmp   |        tmp_28_i_fu_324        |    0    |    0    |    0    |    18   |
|          |        tmp_27_i_fu_484        |    0    |    0    |    0    |    11   |
|          |        tmp_29_i_fu_489        |    0    |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        sin_basis_fu_570       |    0    |    0    |    0    |    8    |
|    xor   |        not_tmp_i_fu_835       |    0    |    0    |    0    |    8    |
|          |      not_or_cond_i_fu_864     |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|    and   |        or_cond_i_fu_831       |    0    |    0    |    0    |    8    |
|          |  not_or_cond_i_demorg_fu_860  |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|    or    |        tmp_11_i_fu_840        |    0    |    0    |    0    |    8    |
|          |          tmp_2_fu_878         |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|   read   |    Entrada_read_read_fu_156   |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |    results_sign_V_1_fu_224    |    0    |    0    |    0    |    0    |
| bitselect|          isNeg_fu_462         |    0    |    0    |    0    |    0    |
|          |       p_Result_19_fu_720      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_V_fu_232         |    0    |    0    |    0    |    0    |
|          |          tmp_3_fu_266         |    0    |    0    |    0    |    0    |
|          |          Med_V_fu_294         |    0    |    0    |    0    |    0    |
|          |        p_Val2_24_fu_329       |    0    |    0    |    0    |    0    |
|          |       tmp_12_i_i_fu_339       |    0    |    0    |    0    |    0    |
|          |     p_Result_i_i_i_fu_371     |    0    |    0    |    0    |    0    |
|          |       p_Result_s_fu_389       |    0    |    0    |    0    |    0    |
|partselect|          Mx_V_fu_439          |    0    |    0    |    0    |    0    |
|          |      p_Result_i_i_fu_546      |    0    |    0    |    0    |    0    |
|          |        B_trunc_V_fu_560       |    0    |    0    |    0    |    0    |
|          |       B_squared_V_fu_594      |    0    |    0    |    0    |    0    |
|          |          t1_V_fu_603          |    0    |    0    |    0    |    0    |
|          |        tmp_7_i_i_fu_625       |    0    |    0    |    0    |    0    |
|          |        tmp_9_i_i_fu_641       |    0    |    0    |    0    |    0    |
|          |        result_V_fu_695        |    0    |    0    |    0    |    0    |
|          |         tmp_V_2_fu_728        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |         tmp_V_1_fu_242        |    0    |    0    |    0    |    0    |
|          |          tmp_6_fu_281         |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_7_fu_355         |    0    |    0    |    0    |    0    |
|          |       Mx_zeros_V_fu_415       |    0    |    0    |    0    |    0    |
|          |           B_V_fu_556          |    0    |    0    |    0    |    0    |
|          |         tmp_V_3_fu_738        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       tmp_5_i_i_i_fu_276      |    0    |    0    |    0    |    0    |
|          |       tmp_7_i_i_i_fu_285      |    0    |    0    |    0    |    0    |
|          |          lhs_V_fu_311         |    0    |    0    |    0    |    0    |
|          |          rhs_V_fu_314         |    0    |    0    |    0    |    0    |
|          |       tmp_15_i_i_fu_431       |    0    |    0    |    0    |    0    |
|          |       tmp_18_i_i_fu_449       |    0    |    0    |    0    |    0    |
|   zext   |       tmp_21_i_i_fu_500       |    0    |    0    |    0    |    0    |
|          |       tmp_24_i_i_fu_508       |    0    |    0    |    0    |    0    |
|          |       tmp_26_i_i_fu_584       |    0    |    0    |    0    |    0    |
|          |           r_V_fu_591          |    0    |    0    |    0    |    0    |
|          |          r_V_2_fu_613         |    0    |    0    |    0    |    0    |
|          |          r_V_4_fu_635         |    0    |    0    |    0    |    0    |
|          |     tmp_30_i_i_cast_fu_686    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       p_Result_15_fu_304      |    0    |    0    |    0    |    0    |
|          |       p_Result_16_fu_381      |    0    |    0    |    0    |    0    |
|bitconcatenate|       p_Result_17_fu_399      |    0    |    0    |    0    |    0    |
|          |       p_Result_18_fu_576      |    0    |    0    |    0    |    0    |
|          |       p_Result_20_fu_742      |    0    |    0    |    0    |    0    |
|          |       p_Result_21_fu_907      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       sh_i_i_cast_fu_458      |    0    |    0    |    0    |    0    |
|          | sh_assign_4_i_i_cast_1_fu_494 |    0    |    0    |    0    |    0    |
|          |  sh_assign_4_i_i_cast_fu_497  |    0    |    0    |    0    |    0    |
|          |       tmp_28_i_i_fu_616       |    0    |    0    |    0    |    0    |
|   sext   |       tmp_29_i_i_fu_638       |    0    |    0    |    0    |    0    |
|          |         lhs_V_1_fu_656        |    0    |    0    |    0    |    0    |
|          |         rhs_V_1_fu_659        |    0    |    0    |    0    |    0    |
|          |     rhs_V_2_i_cast_fu_668     |    0    |    0    |    0    |    0    |
|          |      r_V_10_i_cast_fu_683     |    0    |    0    |    0    |    0    |
|          |         rhs_V_2_fu_706        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    13   |  4.992  |   1009  |   2446  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+
|                    |   FF   |   LUT  |
+--------------------+--------+--------+
|ref_4oPi_table_100_V|   100  |   21   |
|second_order_float_2|   30   |   120  |
|second_order_float_3|   23   |   92   |
|second_order_float_s|   15   |   60   |
+--------------------+--------+--------+
|        Total       |   168  |   293  |
+--------------------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         B_V_reg_1062         |   22   |
|     B_squared_V_reg_1087     |   15   |
|      B_trunc_V_reg_1067      |   15   |
|         Ex_V_reg_1026        |    8   |
|         Med_V_reg_970        |   80   |
|   Mx_V_read_assign_reg_1117  |   29   |
|         Mx_V_reg_1019        |   29   |
|      Mx_zeros_V_reg_1013     |    5   |
|       closepath_reg_954      |    1   |
|      cos_basis_reg_1055      |    1   |
|        isNeg_reg_1031        |    1   |
|         lhs_V_reg_975        |   104  |
|       p_Val2_24_reg_991      |   58   |
|      p_Val2_25_reg_1002      |    3   |
|       p_Val2_7_reg_1008      |   58   |
|ref_4oPi_table_100_V_1_reg_960|    4   |
|       result_V_reg_1127      |   29   |
|       resultf_reg_1137       |   32   |
|   results_sign_V_1_reg_935   |    1   |
|       ret_V_2_reg_1132       |    9   |
|        ret_V_reg_1122        |   30   |
|         rhs_V_reg_980        |   104  |
| second_order_float_4_reg_1072|    8   |
| second_order_float_5_reg_1077|    8   |
| second_order_float_6_reg_1097|   23   |
| second_order_float_7_reg_1082|    8   |
| second_order_float_8_reg_1102|   15   |
|         t1_V_reg_1092        |   29   |
|      tmp_12_i_i_reg_997      |    3   |
|       tmp_27_i_reg_1042      |    1   |
|       tmp_28_i_reg_985       |    1   |
|       tmp_29_i_reg_1048      |    1   |
|         tmp_6_reg_965        |    4   |
|      tmp_7_i_i_reg_1107      |   22   |
|      tmp_9_i_i_reg_1112      |   14   |
|        tmp_V_1_reg_948       |   23   |
|         tmp_V_reg_941        |    8   |
|         ush_reg_1036         |    9   |
+------------------------------+--------+
|             Total            |   815  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_169      |  p0  |   2  |   4  |    8   ||    9    |
|       grp_access_fu_182      |  p0  |   2  |   8  |   16   ||    9    |
|       grp_access_fu_195      |  p0  |   2  |   8  |   16   ||    9    |
|       grp_access_fu_208      |  p0  |   2  |   8  |   16   ||    9    |
| grp_scaled_fixed2ieee_fu_214 |  p1  |   2  |  29  |   58   ||    9    |
| grp_scaled_fixed2ieee_fu_214 |  p2  |   2  |   9  |   18   ||    9    |
|          grp_fu_318          |  p0  |   2  |  80  |   160  ||    9    |
|          grp_fu_318          |  p1  |   2  |  24  |   48   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   340  ||  13.312 ||    72   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   13   |    4   |  1009  |  2446  |
|   Memory  |    -   |    -   |   168  |   293  |
|Multiplexer|    -   |   13   |    -   |   72   |
|  Register |    -   |    -   |   815  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   13   |   18   |  1992  |  2811  |
+-----------+--------+--------+--------+--------+
