# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Rightshift_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Projects/Rightshift/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:41 on Feb 14,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Projects/Rightshift/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# -- Compiling entity Full_Adder
# -- Compiling architecture bhv of Full_Adder
# End time: 15:48:41 on Feb 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/intelFPGA_lite/18.1/Projects/Rightshift/rightshift.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:41 on Feb 14,2019
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/18.1/Projects/Rightshift/rightshift.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity rightshift
# -- Compiling architecture struct of rightshift
# End time: 15:48:41 on Feb 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.rightshift
# vsim work.rightshift 
# Start time: 15:49:00 on Feb 14,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.gates
# Loading work.rightshift(struct)
add wave -position insertpoint  \
sim:/rightshift/X \
sim:/rightshift/Y \
sim:/rightshift/Z
force -freeze sim:/rightshift/X 0101010101 0
# Value length (10) does not equal array index length (8).
# 
# ** Error: (vsim-4011) Invalid force value: 0101010101 0.
# 
force -freeze sim:/rightshift/Y 0000011 0
# Value length (7) does not equal array index length (8).
# 
# ** Error: (vsim-4011) Invalid force value: 0000011 0.
# 
run
force -freeze sim:/rightshift/X 01010101 0
force -freeze sim:/rightshift/Y 00000011 0
force -freeze sim:/rightshift/X 01010101 0
run
force -freeze sim:/rightshift/Y 00000111 0
run
force -freeze sim:/rightshift/Y 00000110 0
run
force -freeze sim:/rightshift/Y 00000100 0
run
# End time: 15:51:44 on Feb 14,2019, Elapsed time: 0:02:44
# Errors: 2, Warnings: 0
