#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024851ec8b00 .scope module, "reg_file_tb" "reg_file_tb" 2 7;
 .timescale 0 0;
v0000024851f2d640_0 .var "CLK", 0 0;
v0000024851f2d320_0 .var "READREG1", 2 0;
v0000024851f2db40_0 .var "READREG2", 2 0;
v0000024851f2dfa0_0 .net "REGOUT1", 7 0, L_0000024851ede710;  1 drivers
v0000024851f2d1e0_0 .net "REGOUT2", 7 0, L_0000024851edeb00;  1 drivers
v0000024851f2d960_0 .var "RESET", 0 0;
v0000024851f2dc80_0 .var "WRITEDATA", 7 0;
v0000024851f2d280_0 .var "WRITEENABLE", 0 0;
v0000024851f2d6e0_0 .var "WRITEREG", 2 0;
S_0000024851ec8f50 .scope module, "myregfile" "reg_file" 2 14, 3 8 0, S_0000024851ec8b00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000024851ede710/d .functor BUFZ 8, L_0000024851f2d780, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024851ede710 .delay 8 (2,2,2) L_0000024851ede710/d;
L_0000024851edeb00/d .functor BUFZ 8, L_0000024851f2d820, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000024851edeb00 .delay 8 (2,2,2) L_0000024851edeb00/d;
v0000024851ec9180_0 .net "CLK", 0 0, v0000024851f2d640_0;  1 drivers
v0000024851ea2d20_0 .net "IN", 7 0, v0000024851f2dc80_0;  1 drivers
v0000024851ea2dc0_0 .net "INADDRESS", 2 0, v0000024851f2d6e0_0;  1 drivers
v0000024851ea2e60_0 .net "OUT1", 7 0, L_0000024851ede710;  alias, 1 drivers
v0000024851ea2f00_0 .net "OUT1ADDRESS", 2 0, v0000024851f2d320_0;  1 drivers
v0000024851ea2fa0_0 .net "OUT2", 7 0, L_0000024851edeb00;  alias, 1 drivers
v0000024851ea3040_0 .net "OUT2ADDRESS", 2 0, v0000024851f2db40_0;  1 drivers
v0000024851ea30e0 .array "REGISTER", 0 7, 7 0;
v0000024851ed4a30_0 .net "RESET", 0 0, v0000024851f2d960_0;  1 drivers
v0000024851ed4ad0_0 .net "WRITE", 0 0, v0000024851f2d280_0;  1 drivers
v0000024851f2d460_0 .net *"_ivl_0", 7 0, L_0000024851f2d780;  1 drivers
v0000024851f2d140_0 .net *"_ivl_10", 4 0, L_0000024851f2d500;  1 drivers
L_0000024851f2e0b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024851f2de60_0 .net *"_ivl_13", 1 0, L_0000024851f2e0b0;  1 drivers
v0000024851f2ddc0_0 .net *"_ivl_2", 4 0, L_0000024851f2d3c0;  1 drivers
L_0000024851f2e068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024851f2df00_0 .net *"_ivl_5", 1 0, L_0000024851f2e068;  1 drivers
v0000024851f2d0a0_0 .net *"_ivl_8", 7 0, L_0000024851f2d820;  1 drivers
E_0000024851ecb510 .event posedge, v0000024851ec9180_0;
L_0000024851f2d780 .array/port v0000024851ea30e0, L_0000024851f2d3c0;
L_0000024851f2d3c0 .concat [ 3 2 0 0], v0000024851f2d320_0, L_0000024851f2e068;
L_0000024851f2d820 .array/port v0000024851ea30e0, L_0000024851f2d500;
L_0000024851f2d500 .concat [ 3 2 0 0], v0000024851f2db40_0, L_0000024851f2e0b0;
    .scope S_0000024851ec8f50;
T_0 ;
    %wait E_0000024851ecb510;
    %load/vec4 v0000024851ed4a30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024851ea30e0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024851ea30e0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024851ea30e0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024851ea30e0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024851ea30e0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024851ea30e0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024851ea30e0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024851ea30e0, 4, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024851ed4ad0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %delay 1, 0;
    %load/vec4 v0000024851ea2d20_0;
    %load/vec4 v0000024851ea2dc0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000024851ea30e0, 4, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024851ec8f50;
T_1 ;
    %vpi_call 3 52 "$monitor", "Time:-%0d\012Reg1:-%8d\012Reg2:-%8d\012Reg3:-%8d\012Reg4:-%8d\012Reg5:-%8d\012Reg6:-%8d\012Reg7:-%8d\012Reg8:-%8d\012", $time, &A<v0000024851ea30e0, 0>, &A<v0000024851ea30e0, 1>, &A<v0000024851ea30e0, 2>, &A<v0000024851ea30e0, 3>, &A<v0000024851ea30e0, 4>, &A<v0000024851ea30e0, 5>, &A<v0000024851ea30e0, 6>, &A<v0000024851ea30e0, 7> {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000024851ec8b00;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024851f2d640_0, 0, 1;
    %vpi_call 2 21 "$dumpfile", "reg_file_wavedata.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024851ec8b00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024851f2d960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024851f2d280_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024851f2d960_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024851f2d320_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000024851f2db40_0, 0, 3;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024851f2d960_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024851f2d6e0_0, 0, 3;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v0000024851f2dc80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024851f2d280_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024851f2d280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024851f2d320_0, 0, 3;
    %delay 7, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024851f2d6e0_0, 0, 3;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0000024851f2dc80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024851f2d280_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024851f2d320_0, 0, 3;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024851f2d280_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000024851f2d6e0_0, 0, 3;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000024851f2dc80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024851f2d280_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000024851f2dc80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024851f2d280_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024851f2d280_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000024851f2d6e0_0, 0, 3;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0000024851f2dc80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024851f2d280_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024851f2d280_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000024851ec8b00;
T_3 ;
    %delay 4, 0;
    %load/vec4 v0000024851f2d640_0;
    %inv;
    %store/vec4 v0000024851f2d640_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "reg_file_tb.v";
    "./reg_file.v";
