2018-07-09 15:12:08,148 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-07-09 15:12:08,165 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-07-09 15:12:08,182 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is well-formed
2018-07-09 15:12:08,192 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is valid with the provided xsd schema
2018-07-09 15:12:08,194 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-09 15:12:08,195 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-09 15:12:08,196 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-09 15:12:08,196 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-07-09 15:12:08,196 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleEventsConstraints.xml is well-formed
2018-07-09 15:12:08,197 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-07-09 15:12:08,197 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleSwcAllocation.xml is well-formed
2018-07-09 15:12:08,198 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.5\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
