NDSummary.OnToolTipsLoaded("SystemVerilogClass:uvm_*_export_",{1350:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">The unidirectional uvm_*_export is a port that ~forwards~ or ~promotes~ an interface implementation from a child component to its parent.&nbsp; An export can be connected to any compatible child export or imp port.&nbsp; It must ultimately be connected to at least one implementation of its associated interface.</div></div>",1352:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div class=\"TTSummary\">The ~name~ and ~parent~ are the standard uvm_component constructor arguments.&nbsp; The ~min_size~ and ~max_size~ specify the minimum and maximum number of interfaces that must have been supplied to this port by the end of elaboration.</div></div>",1355:"<div class=\"NDToolTip TFunction LSystemVerilog\"><div class=\"TTSummary\">The ~name~ and ~parent~ are the standard uvm_component constructor arguments.&nbsp; The ~min_size~ and ~max_size~ specify the minimum and maximum number of interfaces that must have been supplied to this port by the end of elaboration.</div></div>"});