-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod10_layer1_weights_7 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111111010000010011100000000111", 
    1 => "10111111101110011100110001101011", 
    2 => "10111111101001101001011100001010", 
    3 => "11000000000100101110101000100010", 
    4 => "10111111101111110101010110010100", 
    5 => "10111111011110010110111001001111", 
    6 => "10111110101000011010100011101100", 
    7 => "10111111100000100100111001000000", 
    8 => "10111111001111001000101010011110", 
    9 => "00111111011010011010111100010010", 
    10 => "00111111010000101000110000100000", 
    11 => "00111111101101001010101110001000", 
    12 => "10111110100011101110001101011101", 
    13 => "00111101111110001101110110100010", 
    14 => "10111011110101010010100110101100", 
    15 => "00111110011011111001000001111000", 
    16 => "10111101110010100011011000011011", 
    17 => "10111110001111001100000000001001", 
    18 => "10111111000011000001000011010011", 
    19 => "00111101001101011111111011100010", 
    20 => "00111100001011010111111111100010", 
    21 => "10111101111011110011010001001100", 
    22 => "10111110010101100001100100001111", 
    23 => "10111110101000011001000011100111", 
    24 => "10111110000010101001100000010010", 
    25 => "10111110000010001100001100011100", 
    26 => "00111110001100001010001110100000", 
    27 => "00111101100110010101111110001100", 
    28 => "10111100100001010000110110011111", 
    29 => "10111110100001100000010101101110", 
    30 => "00111111000000000110001101101101", 
    31 => "10111101110000011000001100001111", 
    32 => "00111110000011100111100101101011", 
    33 => "10111110110000101101011000010101", 
    34 => "00111110001001001110101010111110", 
    35 => "00111110111001100110000000001101", 
    36 => "00111111001001001100010101111100", 
    37 => "00111110000100001001010000000010", 
    38 => "10111101111100101011011001001001", 
    39 => "10111110011000000001100100101001", 
    40 => "10111101101000001101011110011000", 
    41 => "00111110001111110100110110011001", 
    42 => "00111110001111000010111111011101", 
    43 => "00111101100011101111010110000100", 
    44 => "00111110110011011000110011011100", 
    45 => "00111110101001100101110110010111", 
    46 => "00111110111000001011010010111101", 
    47 => "00111110001000011010000010000110", 
    48 => "10111111101001111110110000110101", 
    49 => "10111100110101101100011000100000", 
    50 => "00111111101001001101110100000100", 
    51 => "00111101101101010000010010101010", 
    52 => "10111101101100011001100011011001", 
    53 => "10111110101000100001011110010000", 
    54 => "10111111000100110110001101000000", 
    55 => "10111110101010010011001100010000", 
    56 => "00111110010001000101001100001101", 
    57 => "00111110101101100011011100101011", 
    58 => "00111111001010100000000101000111", 
    59 => "10111111000101011110000010001110", 
    60 => "00111111111111000000111011001000", 
    61 => "00111111000100101010011101111100", 
    62 => "10111110010000010111111111011110", 
    63 => "10111110111010100111011110010110", 
    64 => "10111110000000011011011011110000", 
    65 => "00111110100111001101011100001001", 
    66 => "00111101000011011101111111100000", 
    67 => "10111101101100101110010010011111", 
    68 => "10111110110011100001000101101101", 
    69 => "10111111111010011001110000010010", 
    70 => "00111111011000110010110000100001", 
    71 => "00111101111111111001111001000111", 
    72 => "00111110100101010111010110101011", 
    73 => "00111110001101101011111101101011", 
    74 => "00111111000000001000100100111011", 
    75 => "00111110111100111111110101000011", 
    76 => "10111101101110101000101100000001", 
    77 => "10111110010101101011100110110100", 
    78 => "10111110100110000110111011101011", 
    79 => "10111110100101010100101100111011", 
    80 => "01000000000110111100001101110100", 
    81 => "00111111000000000000000010001110", 
    82 => "00111110011000101110000110010101", 
    83 => "00111110001001101001111101111010", 
    84 => "00111101110101000000011110100111", 
    85 => "00111101111011011011011100010010", 
    86 => "10111110100100101100011011101100", 
    87 => "10111110100111001001001010010000", 
    88 => "11000000000001111101000111001000", 
    89 => "10111110110010000000111101110111", 
    90 => "00111111110111011110001011111000", 
    91 => "00111110000001111101111111100110", 
    92 => "00111110011101100111111111001000", 
    93 => "00111110111111001001111111100010", 
    94 => "00111111000100001000000000000111", 
    95 => "10111111001111101110000000001010", 
    96 => "10111111101001011010001011000101", 
    97 => "10111111000100111101111001110001", 
    98 => "10111111001001011000000010001101", 
    99 => "10111111101000001100011011101001" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

