
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={5,rS,rT,offset}

IF	F3= CP0.ASID=>IMMU.PID
	F4= PC.Out=>IMMU.IEA
	F5= IMMU.Addr=>IAddrReg.In
	F6= IMMU.Hit=>CU_IF.IMMUHit
	F7= PC.Out=>ICache.IEA
	F8= ICache.Out=>IR_IMMU.In
	F9= ICache.Out=>ICacheReg.In
	F10= ICache.Hit=>CU_IF.ICacheHit
	F11= ICache.Out=>IR_ID.In
	F12= CU_IF.IMMUHitOut=>CU_ID.IMMUHit
	F13= CU_IF.ICacheHitOut=>CU_ID.ICacheHit
	F14= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit
	F15= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit
	F16= ICache.Hit=>FU.ICacheHit
	F17= FU.Halt_IF=>CU_IF.Halt
	F18= FU.Bub_IF=>CU_IF.Bub
	F19= CtrlASIDIn=0
	F20= CtrlCP0=0
	F21= CtrlEPCIn=0
	F22= CtrlExCodeIn=0
	F23= CtrlIMMU=0
	F24= CtrlPC=0
	F25= CtrlPCInc=0
	F26= CtrlIAddrReg=1
	F27= CtrlICache=0
	F28= CtrlIR_IMMU=1
	F29= CtrlICacheReg=1
	F30= CtrlIR_ID=0
	F31= CtrlIMem=0
	F32= CtrlIRMux=0
	F33= CtrlGPR=0
	F34= CtrlA_EX=0
	F35= CtrlB_EX=0
	F36= CtrlIR_EX=0
	F37= CtrlALUOut_MEM=0
	F38= CtrlConditionReg_MEM=0
	F39= CtrlIR_MEM=0
	F40= CtrlIR_DMMU1=0
	F41= CtrlIR_WB=0
	F42= CtrlA_MEM=0
	F43= CtrlA_WB=0
	F44= CtrlB_MEM=0
	F45= CtrlB_WB=0
	F46= CtrlALUOut_WB=0
	F47= CtrlConditionReg_DMMU1=0
	F48= CtrlConditionReg_WB=0
	F49= CtrlIR_DMMU2=0
	F50= CtrlConditionReg_DMMU2=0
	F51= GPR[rS]=a
	F52= GPR[rT]=b

IF(IMMU)	F53= IR_IMMU.Out=>FU.IR_IMMU
	F54= CU_ID.IMMUHitOut=>CU_ID.IMMUHit
	F55= CU_ID.ICacheHitOut=>CU_ID.ICacheHit
	F56= IAddrReg.Out=>IMem.RAddr
	F57= IMem.Out=>IRMux.MemData
	F58= ICacheReg.Out=>IRMux.CacheData
	F59= CU_IMMU.IMMUHit=>IRMux.MemSel
	F60= CU_IMMU.ICacheHit=>IRMux.CacheSel
	F61= IRMux.Out=>IR_ID.In
	F62= IMem.MEM8WordOut=>ICache.WData
	F63= PC.Out=>ICache.IEA
	F64= FU.Halt_IMMU=>CU_IMMU.Halt
	F65= FU.Bub_IMMU=>CU_IMMU.Bub
	F66= CtrlASIDIn=0
	F67= CtrlCP0=0
	F68= CtrlEPCIn=0
	F69= CtrlExCodeIn=0
	F70= CtrlIMMU=0
	F71= CtrlPC=0
	F72= CtrlPCInc=1
	F73= CtrlIAddrReg=0
	F74= CtrlICache=1
	F75= CtrlIR_IMMU=0
	F76= CtrlICacheReg=0
	F77= CtrlIR_ID=1
	F78= CtrlIMem=0
	F79= CtrlIRMux=0
	F80= CtrlGPR=0
	F81= CtrlA_EX=0
	F82= CtrlB_EX=0
	F83= CtrlIR_EX=0
	F84= CtrlALUOut_MEM=0
	F85= CtrlConditionReg_MEM=0
	F86= CtrlIR_MEM=0
	F87= CtrlIR_DMMU1=0
	F88= CtrlIR_WB=0
	F89= CtrlA_MEM=0
	F90= CtrlA_WB=0
	F91= CtrlB_MEM=0
	F92= CtrlB_WB=0
	F93= CtrlALUOut_WB=0
	F94= CtrlConditionReg_DMMU1=0
	F95= CtrlConditionReg_WB=0
	F96= CtrlIR_DMMU2=0
	F97= CtrlConditionReg_DMMU2=0

ID	F98= IR_ID.Out=>FU.IR_ID
	F99= CU_ID.IMMUHitOut=>CU_EX.IMMUHit
	F100= CU_ID.ICacheHitOut=>CU_EX.ICacheHit
	F101= IR_ID.Out31_26=>CU_ID.Op
	F102= IR_ID.Out25_21=>GPR.RReg1
	F103= IR_ID.Out20_16=>GPR.RReg2
	F104= GPR.Rdata1=>FU.InID1
	F105= IR_ID.Out25_21=>FU.InID1_RReg
	F106= FU.OutID1=>A_EX.In
	F107= GPR.Rdata2=>FU.InID2
	F108= IR_ID.Out20_16=>FU.InID2_RReg
	F109= FU.OutID2=>B_EX.In
	F110= IR_ID.Out=>IR_EX.In
	F111= FU.Halt_ID=>CU_ID.Halt
	F112= FU.Bub_ID=>CU_ID.Bub
	F113= CtrlASIDIn=0
	F114= CtrlCP0=0
	F115= CtrlEPCIn=0
	F116= CtrlExCodeIn=0
	F117= CtrlIMMU=0
	F118= CtrlPC=0
	F119= CtrlPCInc=0
	F120= CtrlIAddrReg=0
	F121= CtrlICache=0
	F122= CtrlIR_IMMU=0
	F123= CtrlICacheReg=0
	F124= CtrlIR_ID=0
	F125= CtrlIMem=0
	F126= CtrlIRMux=0
	F127= CtrlGPR=0
	F128= CtrlA_EX=1
	F129= CtrlB_EX=1
	F130= CtrlIR_EX=1
	F131= CtrlALUOut_MEM=0
	F132= CtrlConditionReg_MEM=0
	F133= CtrlIR_MEM=0
	F134= CtrlIR_DMMU1=0
	F135= CtrlIR_WB=0
	F136= CtrlA_MEM=0
	F137= CtrlA_WB=0
	F138= CtrlB_MEM=0
	F139= CtrlB_WB=0
	F140= CtrlALUOut_WB=0
	F141= CtrlConditionReg_DMMU1=0
	F142= CtrlConditionReg_WB=0
	F143= CtrlIR_DMMU2=0
	F144= CtrlConditionReg_DMMU2=0

EX	F145= IR_EX.Out=>FU.IR_EX
	F146= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit
	F147= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit
	F148= IR_EX.Out31_26=>CU_EX.Op
	F149= IR_EX.Out15_0=>SEXT.In
	F150= PC.CIA=>ALU.A
	F151= SEXT.Out=>ALU.B
	F152= ALU.Func=6'b010010
	F153= ALU.Out=>ALUOut_MEM.In
	F154= A_EX.Out=>CMPU.A
	F155= B_EX.Out=>CMPU.B
	F156= CMPU.Func=6'b000011
	F157= CMPU.zero=>ConditionReg_MEM.In
	F158= IR_EX.Out=>IR_MEM.In
	F159= FU.InEX_WReg=5'b00000
	F160= CtrlASIDIn=0
	F161= CtrlCP0=0
	F162= CtrlEPCIn=0
	F163= CtrlExCodeIn=0
	F164= CtrlIMMU=0
	F165= CtrlPC=0
	F166= CtrlPCInc=0
	F167= CtrlIAddrReg=0
	F168= CtrlICache=0
	F169= CtrlIR_IMMU=0
	F170= CtrlICacheReg=0
	F171= CtrlIR_ID=0
	F172= CtrlIMem=0
	F173= CtrlIRMux=0
	F174= CtrlGPR=0
	F175= CtrlA_EX=0
	F176= CtrlB_EX=0
	F177= CtrlIR_EX=0
	F178= CtrlALUOut_MEM=1
	F179= CtrlConditionReg_MEM=1
	F180= CtrlIR_MEM=1
	F181= CtrlIR_DMMU1=0
	F182= CtrlIR_WB=0
	F183= CtrlA_MEM=0
	F184= CtrlA_WB=0
	F185= CtrlB_MEM=0
	F186= CtrlB_WB=0
	F187= CtrlALUOut_WB=0
	F188= CtrlConditionReg_DMMU1=0
	F189= CtrlConditionReg_WB=0
	F190= CtrlIR_DMMU2=0
	F191= CtrlConditionReg_DMMU2=0

MEM	F192= IR_MEM.Out=>FU.IR_MEM
	F193= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit
	F194= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit
	F195= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit
	F196= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit
	F197= IR_MEM.Out31_26=>CU_MEM.Op
	F198= ALUOut_MEM.Out=>PC.In
	F199= ConditionReg_MEM.Out=>CU_MEM.zero
	F200= IR_MEM.Out=>IR_DMMU1.In
	F201= IR_MEM.Out=>IR_WB.In
	F202= A_MEM.Out=>A_WB.In
	F203= B_MEM.Out=>B_WB.In
	F204= ALUOut_MEM.Out=>ALUOut_WB.In
	F205= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In
	F206= ConditionReg_MEM.Out=>ConditionReg_WB.In
	F207= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit
	F208= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit
	F209= FU.InMEM_WReg=5'b00000
	F210= CtrlASIDIn=0
	F211= CtrlCP0=0
	F212= CtrlEPCIn=0
	F213= CtrlExCodeIn=0
	F214= CtrlIMMU=0
	F215= CtrlPC=1
	F216= CtrlPCInc=0
	F217= CtrlIAddrReg=0
	F218= CtrlICache=0
	F219= CtrlIR_IMMU=0
	F220= CtrlICacheReg=0
	F221= CtrlIR_ID=0
	F222= CtrlIMem=0
	F223= CtrlIRMux=0
	F224= CtrlGPR=0
	F225= CtrlA_EX=0
	F226= CtrlB_EX=0
	F227= CtrlIR_EX=0
	F228= CtrlALUOut_MEM=0
	F229= CtrlConditionReg_MEM=0
	F230= CtrlIR_MEM=0
	F231= CtrlIR_DMMU1=1
	F232= CtrlIR_WB=1
	F233= CtrlA_MEM=0
	F234= CtrlA_WB=1
	F235= CtrlB_MEM=0
	F236= CtrlB_WB=1
	F237= CtrlALUOut_WB=1
	F238= CtrlConditionReg_DMMU1=1
	F239= CtrlConditionReg_WB=1
	F240= CtrlIR_DMMU2=0
	F241= CtrlConditionReg_DMMU2=0

WB	F323= IR_WB.Out=>FU.IR_WB
	F324= IR_WB.Out31_26=>CU_WB.Op
	F325= FU.InWB_WReg=5'b00000
	F326= CtrlASIDIn=0
	F327= CtrlCP0=0
	F328= CtrlEPCIn=0
	F329= CtrlExCodeIn=0
	F330= CtrlIMMU=0
	F331= CtrlPC=0
	F332= CtrlPCInc=0
	F333= CtrlIAddrReg=0
	F334= CtrlICache=0
	F335= CtrlIR_IMMU=0
	F336= CtrlICacheReg=0
	F337= CtrlIR_ID=0
	F338= CtrlIMem=0
	F339= CtrlIRMux=0
	F340= CtrlGPR=0
	F341= CtrlA_EX=0
	F342= CtrlB_EX=0
	F343= CtrlIR_EX=0
	F344= CtrlALUOut_MEM=0
	F345= CtrlConditionReg_MEM=0
	F346= CtrlIR_MEM=0
	F347= CtrlIR_DMMU1=0
	F348= CtrlIR_WB=0
	F349= CtrlA_MEM=0
	F350= CtrlA_WB=0
	F351= CtrlB_MEM=0
	F352= CtrlB_WB=0
	F353= CtrlALUOut_WB=0
	F354= CtrlConditionReg_DMMU1=0
	F355= CtrlConditionReg_WB=0
	F356= CtrlIR_DMMU2=0
	F357= CtrlConditionReg_DMMU2=0

POST	F358= PC[Out]=addr+{14{offset[15]},offset,2{0}}
	F359= [ConditionReg_WB]=CompareS(FU(a),FU(b))
	F360= ICache[line_addr]=IMemGet8Word({pid,addr})

