Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Dec  3 13:40:51 2025
| Host         : dis-lab-SYS-7049GP-TRT running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file BConvEngine_control_sets_placed.rpt
| Design       : BConvEngine
| Device       : xcu280
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            9992 |         1580 |
| No           | No                    | Yes                    |            4006 |          938 |
| No           | Yes                   | No                     |            3396 |          559 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              41 |            3 |
| Yes          | Yes                   | No                     |            2044 |          544 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                Enable Signal               |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+--------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|  clk         | systolic_0/r_qHat7/out_reg[0]_fwrd__1_n_0  | systolic_0/r_qHat7/out_reg[0]_fwrd__3_n_0                           |                1 |              1 |         1.00 |
|  clk         | systolic_0/r_qHat6/out_reg[0]_fwrd__1_0    | systolic_0/r_qHat6/out_reg[0]_fwrd__3_0                             |                1 |              1 |         1.00 |
|  clk         | systolic_0/r_qHat5/out_reg[0]_fwrd__1_0    | systolic_0/r_qHat5/out_reg[0]_fwrd__3_0                             |                1 |              1 |         1.00 |
|  clk         | systolic_0/r_qHat4/out_reg[0]_fwrd__1_0    | systolic_0/r_qHat4/out_reg[0]_fwrd__3_0                             |                1 |              1 |         1.00 |
|  clk         | systolic_0/r_qHat3/out_reg[0]_fwrd__1_0    | systolic_0/r_qHat3/out_reg[0]_fwrd__3_0                             |                1 |              1 |         1.00 |
|  clk         | systolic_0/r_qHat2/out_reg[0]_fwrd__3__0_0 | systolic_0/r_qHat2/out_reg[0]_fwrd__7__0_0                          |                1 |              1 |         1.00 |
|  clk         |                                            | systolic_0/pe02/ModMul_0/mul_z0/buffer[0][30]__0_i_3__9_psdsp_inv_n |               10 |             32 |         3.20 |
|  clk         |                                            | systolic_0/pe02/ModMul_0/mul_z4/i___22_i_15__9_psdsp_inv_n_1        |                6 |             32 |         5.33 |
|  clk         |                                            | MM7/ModMul_0/mul_z4/i___22_i_15__6_psdsp_inv_n                      |                8 |             32 |         4.00 |
|  clk         |                                            | systolic_0/pe04/ModMul_0/mul_z4/i___22_i_15__11_psdsp_inv_n_1       |                7 |             32 |         4.57 |
|  clk         |                                            | systolic_0/pe03/ModMul_0/mul_z4/i___22_i_15__10_psdsp_inv_n         |               12 |             32 |         2.67 |
|  clk         |                                            | systolic_0/pe04/ModMul_0/mul_z4/i___22_i_15__11_psdsp_inv_n         |                7 |             32 |         4.57 |
|  clk         |                                            | MM7/ModMul_0/mul_z4/i___22_i_15__6_psdsp_inv_n_1                    |               14 |             32 |         2.29 |
|  clk         |                                            | systolic_0/pe02/ModMul_0/mul_z4/i___22_i_15__9_psdsp_inv_n          |                9 |             32 |         3.56 |
|  clk         |                                            | MM6/ModMul_0/mul_z4/i___22_i_15__5_psdsp_inv_n                      |               10 |             32 |         3.20 |
|  clk         |                                            | systolic_0/pe03/ModMul_0/mul_z4/i___22_i_15__10_psdsp_inv_n_1       |               12 |             32 |         2.67 |
|  clk         |                                            | systolic_0/pe00/ModMul_0/mul_z4/i___22_i_15__7_psdsp_inv_n          |                6 |             32 |         5.33 |
|  clk         |                                            | MM7/ModMul_0/pipe_z3/i___22_i_4__6_psdsp_inv_n                      |                5 |             34 |         6.80 |
|  clk         |                                            | systolic_0/pe03/ModMul_0/pipe_z3/i___22_i_4__10_psdsp_inv_n         |               11 |             34 |         3.09 |
|  clk         | systolic_0/delay_pipe_0/E[0]               | rstn                                                                |                3 |             41 |        13.67 |
|  clk         | en                                         | systolic_0/r_q/SR[0]                                                |              538 |           2038 |         3.79 |
|  clk         |                                            | rstn                                                                |             1366 |           6982 |         5.11 |
|  clk         |                                            |                                                                     |             1765 |          12800 |         7.25 |
+--------------+--------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+


