

================================================================
== Vitis HLS Report for 'concat'
================================================================
* Date:           Sat Jun 15 11:56:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Concat_HLS.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       78|        ?|  0.780 us|         ?|    2|   -1|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+----------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                         |                                        |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                |                 Module                 |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------------------------------+----------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |entry_proc_U0                            |entry_proc                              |        0|        0|       0 ns|      0 ns|    0|    0|       no|
        |Block_entry4_proc_U0                     |Block_entry4_proc                       |        0|        0|       0 ns|      0 ns|    0|    0|       no|
        |read_inputs_ap_uint_256_ap_int_8_32u_U0  |read_inputs_ap_uint_256_ap_int_8_32u_s  |        1|        ?|  10.000 ns|         ?|    1|    ?|       no|
        |store_ap_uint_256_ap_int_8_32u_U0        |store_ap_uint_256_ap_int_8_32u_s        |        1|        ?|  10.000 ns|         ?|    1|    ?|       no|
        +-----------------------------------------+----------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |       15|     -|     749|     451|    -|
|Instance         |        0|     6|    2806|    3907|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|       6|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       15|     6|    3561|    4442|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |                 Instance                |                 Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Block_entry4_proc_U0                     |Block_entry4_proc                       |        0|   0|    83|    38|    0|
    |concat_addr_s_axi_U                      |concat_addr_s_axi                       |        0|   0|   373|   618|    0|
    |concat_data_m_axi_U                      |concat_data_m_axi                       |        0|   0|  1079|  1746|    0|
    |entry_proc_U0                            |entry_proc                              |        0|   0|     2|    20|    0|
    |read_inputs_ap_uint_256_ap_int_8_32u_U0  |read_inputs_ap_uint_256_ap_int_8_32u_s  |        0|   3|   823|   824|    0|
    |store_ap_uint_256_ap_int_8_32u_U0        |store_ap_uint_256_ap_int_8_32u_s        |        0|   3|   446|   661|    0|
    +-----------------------------------------+----------------------------------------+---------+----+------+------+-----+
    |Total                                    |                                        |        0|   6|  2806|  3907|    0|
    +-----------------------------------------+----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------------------------+---------+-----+----+-----+------+-----+---------+
    |                     Name                    | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------------------------+---------+-----+----+-----+------+-----+---------+
    |COLS_c_U                                     |        0|   99|   0|    -|     2|   32|       64|
    |ROWS_c_U                                     |        0|   99|   0|    -|     2|   32|       64|
    |input_data_addr1_assign_cast_loc_channel_U   |        0|   99|   0|    -|     2|   27|       54|
    |input_data_addr2_assign_cast_loc_channel_U   |        0|   99|   0|    -|     2|   27|       54|
    |input_stream_U                               |       15|  155|   0|    -|    64|  256|    16384|
    |output_data_addr3_assign_cast_loc_channel_U  |        0|   99|   0|    -|     3|   27|       81|
    |outputs_c_U                                  |        0|   99|   0|    -|     4|   64|      256|
    +---------------------------------------------+---------+-----+----+-----+------+-----+---------+
    |Total                                        |       15|  749|   0|    0|    79|  465|    16957|
    +---------------------------------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                          Variable Name                          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry4_proc_U0_ap_continue                                 |       and|   0|  0|   2|           1|           1|
    |Block_entry4_proc_U0_ap_start                                    |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_input_data_addr1_assign_cast_loc_channel         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_input_data_addr2_assign_cast_loc_channel         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_output_data_addr3_assign_cast_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                          |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                    |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                                           |       and|   0|  0|   2|           1|           1|
    |read_inputs_ap_uint_256_ap_int_8_32u_U0_ap_start                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_entry4_proc_U0_ap_ready                            |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_input_data_addr1_assign_cast_loc_channel   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_input_data_addr2_assign_cast_loc_channel   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_output_data_addr3_assign_cast_loc_channel  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_inputs_ap_uint_256_ap_int_8_32u_U0_ap_ready         |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                            |          |   0|  0|  30|          15|          15|
    +-----------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                 Name                                | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_entry4_proc_U0_ap_ready                            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_input_data_addr1_assign_cast_loc_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_input_data_addr2_assign_cast_loc_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_output_data_addr3_assign_cast_loc_channel  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                                   |   9|          2|    1|          2|
    |ap_sync_reg_read_inputs_ap_uint_256_ap_int_8_32u_U0_ap_ready         |   9|          2|    1|          2|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                |  54|         12|    6|         12|
    +---------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Block_entry4_proc_U0_ap_ready                            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_input_data_addr1_assign_cast_loc_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_input_data_addr2_assign_cast_loc_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_output_data_addr3_assign_cast_loc_channel  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                                   |  1|   0|    1|          0|
    |ap_sync_reg_read_inputs_ap_uint_256_ap_int_8_32u_U0_ap_ready         |  1|   0|    1|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                |  6|   0|    6|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|s_axi_concat_addr_AWVALID   |   in|    1|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_AWREADY   |  out|    1|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_AWADDR    |   in|    7|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_WVALID    |   in|    1|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_WREADY    |  out|    1|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_WDATA     |   in|   32|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_WSTRB     |   in|    4|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_ARVALID   |   in|    1|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_ARREADY   |  out|    1|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_ARADDR    |   in|    7|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_RVALID    |  out|    1|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_RREADY    |   in|    1|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_RDATA     |  out|   32|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_RRESP     |  out|    2|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_BVALID    |  out|    1|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_BREADY    |   in|    1|       s_axi|   concat_addr|       pointer|
|s_axi_concat_addr_BRESP     |  out|    2|       s_axi|   concat_addr|       pointer|
|ap_clk                      |   in|    1|  ap_ctrl_hs|        concat|  return value|
|ap_rst_n                    |   in|    1|  ap_ctrl_hs|        concat|  return value|
|interrupt                   |  out|    1|  ap_ctrl_hs|        concat|  return value|
|m_axi_concat_data_AWVALID   |  out|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_AWREADY   |   in|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_AWADDR    |  out|   64|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_AWID      |  out|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_AWLEN     |  out|    8|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_AWSIZE    |  out|    3|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_AWBURST   |  out|    2|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_AWLOCK    |  out|    2|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_AWCACHE   |  out|    4|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_AWPROT    |  out|    3|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_AWQOS     |  out|    4|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_AWREGION  |  out|    4|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_AWUSER    |  out|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_WVALID    |  out|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_WREADY    |   in|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_WDATA     |  out|  256|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_WSTRB     |  out|   32|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_WLAST     |  out|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_WID       |  out|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_WUSER     |  out|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_ARVALID   |  out|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_ARREADY   |   in|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_ARADDR    |  out|   64|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_ARID      |  out|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_ARLEN     |  out|    8|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_ARSIZE    |  out|    3|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_ARBURST   |  out|    2|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_ARLOCK    |  out|    2|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_ARCACHE   |  out|    4|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_ARPROT    |  out|    3|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_ARQOS     |  out|    4|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_ARREGION  |  out|    4|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_ARUSER    |  out|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_RVALID    |   in|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_RREADY    |  out|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_RDATA     |   in|  256|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_RLAST     |   in|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_RID       |   in|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_RUSER     |   in|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_RRESP     |   in|    2|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_BVALID    |   in|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_BREADY    |  out|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_BRESP     |   in|    2|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_BID       |   in|    1|       m_axi|   concat_data|       pointer|
|m_axi_concat_data_BUSER     |   in|    1|       m_axi|   concat_data|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.87>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%outputs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %outputs" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 5 'read' 'outputs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%inputs_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %inputs" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 6 'read' 'inputs_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%COLS_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %COLS" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 7 'read' 'COLS_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%ROWS_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ROWS" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 8 'read' 'ROWS_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%output_data_addr3_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %output_data_addr3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 9 'read' 'output_data_addr3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%input_data_addr2_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %input_data_addr2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 10 'read' 'input_data_addr2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%input_data_addr1_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %input_data_addr1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 11 'read' 'input_data_addr1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outputs_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 12 'alloca' 'outputs_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%COLS_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 13 'alloca' 'COLS_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ROWS_c = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 14 'alloca' 'ROWS_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_stream = alloca i64 1"   --->   Operation 15 'alloca' 'input_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 64> <FIFO>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%call_ln40 = call void @entry_proc, i64 %outputs_read, i64 %outputs_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 16 'call' 'call_ln40' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%call_ret = call i81 @Block_entry4_proc, i32 %input_data_addr1_read, i32 %input_data_addr2_read, i32 %output_data_addr3_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 17 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_data_addr1_assign_cast_loc_channel = extractvalue i81 %call_ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 18 'extractvalue' 'input_data_addr1_assign_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_data_addr2_assign_cast_loc_channel = extractvalue i81 %call_ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 19 'extractvalue' 'input_data_addr2_assign_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_data_addr3_assign_cast_loc_channel = extractvalue i81 %call_ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 20 'extractvalue' 'output_data_addr3_assign_cast_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 3> <FIFO>
ST_1 : Operation 21 [2/2] (4.87ns)   --->   "%call_ln41 = call void @read_inputs<ap_uint<256>, ap_int<8>, 32u>, i256 %concat_data, i64 %inputs_read, i27 %input_data_addr1_assign_cast_loc_channel, i27 %input_data_addr2_assign_cast_loc_channel, i32 %ROWS_read, i32 %COLS_read, i256 %input_stream, i32 %ROWS_c, i32 %COLS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:41]   --->   Operation 21 'call' 'call_ln41' <Predicate = true> <Delay = 4.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln41 = call void @read_inputs<ap_uint<256>, ap_int<8>, 32u>, i256 %concat_data, i64 %inputs_read, i27 %input_data_addr1_assign_cast_loc_channel, i27 %input_data_addr2_assign_cast_loc_channel, i32 %ROWS_read, i32 %COLS_read, i256 %input_stream, i32 %ROWS_c, i32 %COLS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:41]   --->   Operation 22 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 23 [2/2] (2.92ns)   --->   "%call_ln44 = call void @store<ap_uint<256>, ap_int<8>, 32u>, i32 %ROWS_c, i32 %COLS_c, i27 %output_data_addr3_assign_cast_loc_channel, i256 %input_stream, i256 %concat_data, i64 %outputs_c, i1 %concat_flag" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:44]   --->   Operation 23 'call' 'call_ln44' <Predicate = true> <Delay = 2.92> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @outputs_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %outputs_c, i64 %outputs_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 24 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln40 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 25 'specinterface' 'specinterface_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @COLS_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %COLS_c, i32 %COLS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 26 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln40 = specinterface void @_ssdm_op_SpecInterface, i32 %COLS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 27 'specinterface' 'specinterface_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @ROWS_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %ROWS_c, i32 %ROWS_c" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 28 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln40 = specinterface void @_ssdm_op_SpecInterface, i32 %ROWS_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 29 'specinterface' 'specinterface_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln40 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:40]   --->   Operation 30 'specdataflowpipeline' 'specdataflowpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:3]   --->   Operation 31 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %concat_data, void @empty_4, i32 0, i32 0, void @empty_3, i32 32, i32 0, void @empty_2, void @empty_1, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %concat_data"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_data_addr1"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr1, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty_14, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr1, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_data_addr2"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr2, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty_5, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_data_addr2, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_data_addr3"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_data_addr3, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty_13, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_data_addr3, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ROWS"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ROWS, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty_6, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ROWS, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %COLS"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %COLS, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty_7, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %COLS, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputs, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty_8, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_9, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputs, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_9, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty_10, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_9, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputs, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_9, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %concat_flag"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %concat_flag, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %concat_flag, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_15, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @input_stream_str, i32 1, void @p_str, void @p_str, i32 64, i32 64, i256 %input_stream, i256 %input_stream"   --->   Operation 57 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %input_stream, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (1.45ns)   --->   "%call_ln44 = call void @store<ap_uint<256>, ap_int<8>, 32u>, i32 %ROWS_c, i32 %COLS_c, i27 %output_data_addr3_assign_cast_loc_channel, i256 %input_stream, i256 %concat_data, i64 %outputs_c, i1 %concat_flag" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:44]   --->   Operation 59 'call' 'call_ln44' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Concat_HLS/Concat_HLS/src/concat.cpp:45]   --->   Operation 60 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ concat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_data_addr1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_data_addr2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_data_addr3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ROWS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ COLS]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ concat_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outputs_read                              (read                ) [ 00000]
inputs_read                               (read                ) [ 00100]
COLS_read                                 (read                ) [ 00100]
ROWS_read                                 (read                ) [ 00100]
output_data_addr3_read                    (read                ) [ 00000]
input_data_addr2_read                     (read                ) [ 00000]
input_data_addr1_read                     (read                ) [ 00000]
outputs_c                                 (alloca              ) [ 01111]
COLS_c                                    (alloca              ) [ 01111]
ROWS_c                                    (alloca              ) [ 01111]
input_stream                              (alloca              ) [ 01111]
call_ln40                                 (call                ) [ 00000]
call_ret                                  (call                ) [ 00000]
input_data_addr1_assign_cast_loc_channel  (extractvalue        ) [ 00100]
input_data_addr2_assign_cast_loc_channel  (extractvalue        ) [ 00100]
output_data_addr3_assign_cast_loc_channel (extractvalue        ) [ 00111]
call_ln41                                 (call                ) [ 00000]
empty                                     (specchannel         ) [ 00000]
specinterface_ln40                        (specinterface       ) [ 00000]
empty_35                                  (specchannel         ) [ 00000]
specinterface_ln40                        (specinterface       ) [ 00000]
empty_36                                  (specchannel         ) [ 00000]
specinterface_ln40                        (specinterface       ) [ 00000]
specdataflowpipeline_ln40                 (specdataflowpipeline) [ 00000]
spectopmodule_ln3                         (spectopmodule       ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specbitsmap_ln0                           (specbitsmap         ) [ 00000]
specbitsmap_ln0                           (specbitsmap         ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specbitsmap_ln0                           (specbitsmap         ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specbitsmap_ln0                           (specbitsmap         ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specbitsmap_ln0                           (specbitsmap         ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specbitsmap_ln0                           (specbitsmap         ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specbitsmap_ln0                           (specbitsmap         ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
empty_37                                  (specchannel         ) [ 00000]
specinterface_ln0                         (specinterface       ) [ 00000]
call_ln44                                 (call                ) [ 00000]
ret_ln45                                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="concat_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="concat_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_addr1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_addr1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_data_addr2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_addr2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_data_addr3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_addr3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ROWS">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROWS"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="COLS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="COLS"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inputs">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outputs">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="concat_flag">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="concat_flag"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry4_proc"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_inputs<ap_uint<256>, ap_int<8>, 32u>"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store<ap_uint<256>, ap_int<8>, 32u>"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_c_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="COLS_c_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROWS_c_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="outputs_c_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputs_c/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="COLS_c_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="COLS_c/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="ROWS_c_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ROWS_c/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_stream_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_stream/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="outputs_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="inputs_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="COLS_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="COLS_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="ROWS_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ROWS_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="output_data_addr3_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_data_addr3_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_data_addr2_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_data_addr2_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="input_data_addr1_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_data_addr1_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="call_ln40_entry_proc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="64" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln40/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="call_ret_Block_entry4_proc_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="81" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="0" index="3" bw="32" slack="0"/>
<pin id="176" dir="1" index="4" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_read_inputs_ap_uint_256_ap_int_8_32u_s_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="256" slack="0"/>
<pin id="184" dir="0" index="2" bw="64" slack="0"/>
<pin id="185" dir="0" index="3" bw="27" slack="0"/>
<pin id="186" dir="0" index="4" bw="27" slack="0"/>
<pin id="187" dir="0" index="5" bw="32" slack="0"/>
<pin id="188" dir="0" index="6" bw="32" slack="0"/>
<pin id="189" dir="0" index="7" bw="256" slack="0"/>
<pin id="190" dir="0" index="8" bw="32" slack="0"/>
<pin id="191" dir="0" index="9" bw="32" slack="0"/>
<pin id="192" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln41/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_store_ap_uint_256_ap_int_8_32u_s_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="2"/>
<pin id="201" dir="0" index="2" bw="32" slack="2"/>
<pin id="202" dir="0" index="3" bw="27" slack="2"/>
<pin id="203" dir="0" index="4" bw="256" slack="2"/>
<pin id="204" dir="0" index="5" bw="256" slack="0"/>
<pin id="205" dir="0" index="6" bw="64" slack="2"/>
<pin id="206" dir="0" index="7" bw="1" slack="0"/>
<pin id="207" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="input_data_addr1_assign_cast_loc_channel_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="81" slack="0"/>
<pin id="213" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_addr1_assign_cast_loc_channel/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="input_data_addr2_assign_cast_loc_channel_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="81" slack="0"/>
<pin id="218" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_addr2_assign_cast_loc_channel/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="output_data_addr3_assign_cast_loc_channel_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="81" slack="0"/>
<pin id="223" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="output_data_addr3_assign_cast_loc_channel/1 "/>
</bind>
</comp>

<comp id="225" class="1005" name="inputs_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="1"/>
<pin id="227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputs_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="COLS_read_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="COLS_read "/>
</bind>
</comp>

<comp id="235" class="1005" name="ROWS_read_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ROWS_read "/>
</bind>
</comp>

<comp id="240" class="1005" name="outputs_c_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="outputs_c "/>
</bind>
</comp>

<comp id="246" class="1005" name="COLS_c_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="COLS_c "/>
</bind>
</comp>

<comp id="252" class="1005" name="ROWS_c_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ROWS_c "/>
</bind>
</comp>

<comp id="258" class="1005" name="input_stream_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="256" slack="0"/>
<pin id="260" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="input_stream "/>
</bind>
</comp>

<comp id="264" class="1005" name="input_data_addr1_assign_cast_loc_channel_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="27" slack="1"/>
<pin id="266" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="input_data_addr1_assign_cast_loc_channel "/>
</bind>
</comp>

<comp id="269" class="1005" name="input_data_addr2_assign_cast_loc_channel_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="27" slack="1"/>
<pin id="271" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="input_data_addr2_assign_cast_loc_channel "/>
</bind>
</comp>

<comp id="274" class="1005" name="output_data_addr3_assign_cast_loc_channel_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="27" slack="2"/>
<pin id="276" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="output_data_addr3_assign_cast_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="122" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="158" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="152" pin="2"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="146" pin="2"/><net_sink comp="171" pin=3"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="195"><net_src comp="128" pin="2"/><net_sink comp="181" pin=2"/></net>

<net id="196"><net_src comp="140" pin="2"/><net_sink comp="181" pin=5"/></net>

<net id="197"><net_src comp="134" pin="2"/><net_sink comp="181" pin=6"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="198" pin=5"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="198" pin=7"/></net>

<net id="214"><net_src comp="171" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="181" pin=3"/></net>

<net id="219"><net_src comp="171" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="181" pin=4"/></net>

<net id="224"><net_src comp="171" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="128" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="233"><net_src comp="134" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="181" pin=6"/></net>

<net id="238"><net_src comp="140" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="181" pin=5"/></net>

<net id="243"><net_src comp="106" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="249"><net_src comp="110" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="181" pin=9"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="255"><net_src comp="114" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="181" pin=8"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="261"><net_src comp="118" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="181" pin=7"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="267"><net_src comp="211" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="181" pin=3"/></net>

<net id="272"><net_src comp="216" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="181" pin=4"/></net>

<net id="277"><net_src comp="221" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="198" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: concat_data | {3 4 }
	Port: concat_flag | {3 4 }
 - Input state : 
	Port: concat : concat_data | {1 2 }
	Port: concat : input_data_addr1 | {1 }
	Port: concat : input_data_addr2 | {1 }
	Port: concat : output_data_addr3 | {1 }
	Port: concat : ROWS | {1 }
	Port: concat : COLS | {1 }
	Port: concat : inputs | {1 }
	Port: concat : outputs | {1 }
  - Chain level:
	State 1
		call_ln40 : 1
		input_data_addr1_assign_cast_loc_channel : 1
		input_data_addr2_assign_cast_loc_channel : 1
		output_data_addr3_assign_cast_loc_channel : 1
		call_ln41 : 2
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |            call_ln40_entry_proc_fu_164            |    0    |    0    |    0    |    0    |
|   call   |         call_ret_Block_entry4_proc_fu_171         |    0    |    0    |    0    |    0    |
|          | grp_read_inputs_ap_uint_256_ap_int_8_32u_s_fu_181 |    3    |  1.281  |   1347  |   308   |
|          |    grp_store_ap_uint_256_ap_int_8_32u_s_fu_198    |    3    |  0.854  |   974   |   185   |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |              outputs_read_read_fu_122             |    0    |    0    |    0    |    0    |
|          |              inputs_read_read_fu_128              |    0    |    0    |    0    |    0    |
|          |               COLS_read_read_fu_134               |    0    |    0    |    0    |    0    |
|   read   |               ROWS_read_read_fu_140               |    0    |    0    |    0    |    0    |
|          |         output_data_addr3_read_read_fu_146        |    0    |    0    |    0    |    0    |
|          |         input_data_addr2_read_read_fu_152         |    0    |    0    |    0    |    0    |
|          |         input_data_addr1_read_read_fu_158         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|          |  input_data_addr1_assign_cast_loc_channel_fu_211  |    0    |    0    |    0    |    0    |
|extractvalue|  input_data_addr2_assign_cast_loc_channel_fu_216  |    0    |    0    |    0    |    0    |
|          |  output_data_addr3_assign_cast_loc_channel_fu_221 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                   |    6    |  2.135  |   2321  |   493   |
|----------|---------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|                  COLS_c_reg_246                 |   32   |
|                COLS_read_reg_230                |   32   |
|                  ROWS_c_reg_252                 |   32   |
|                ROWS_read_reg_235                |   32   |
| input_data_addr1_assign_cast_loc_channel_reg_264|   27   |
| input_data_addr2_assign_cast_loc_channel_reg_269|   27   |
|               input_stream_reg_258              |   256  |
|               inputs_read_reg_225               |   64   |
|output_data_addr3_assign_cast_loc_channel_reg_274|   27   |
|                outputs_c_reg_240                |   64   |
+-------------------------------------------------+--------+
|                      Total                      |   593  |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------|------|------|------|--------||---------||---------|
| grp_read_inputs_ap_uint_256_ap_int_8_32u_s_fu_181 |  p2  |   2  |  64  |   128  ||    9    |
| grp_read_inputs_ap_uint_256_ap_int_8_32u_s_fu_181 |  p3  |   2  |  27  |   54   ||    9    |
| grp_read_inputs_ap_uint_256_ap_int_8_32u_s_fu_181 |  p4  |   2  |  27  |   54   ||    9    |
| grp_read_inputs_ap_uint_256_ap_int_8_32u_s_fu_181 |  p5  |   2  |  32  |   64   ||    9    |
| grp_read_inputs_ap_uint_256_ap_int_8_32u_s_fu_181 |  p6  |   2  |  32  |   64   ||    9    |
|---------------------------------------------------|------|------|------|--------||---------||---------|
|                       Total                       |      |      |      |   364  ||  2.135  ||    45   |
|---------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    2   |  2321  |   493  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   593  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |  2914  |   538  |
+-----------+--------+--------+--------+--------+
