$date
	Wed Oct 26 23:08:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module grayToBin_tb $end
$var wire 4 ! b [3:0] $end
$var reg 4 " g [3:0] $end
$scope module gtb $end
$var wire 4 # g [3:0] $end
$var wire 4 $ b [3:0] $end
$scope module stage0 $end
$var wire 2 % s [1:0] $end
$var wire 4 & w [3:0] $end
$var reg 1 ' f $end
$upscope $end
$scope module stage1 $end
$var wire 2 ( s [1:0] $end
$var wire 4 ) w [3:0] $end
$var reg 1 * f $end
$upscope $end
$scope module stage2 $end
$var wire 2 + s [1:0] $end
$var wire 4 , w [3:0] $end
$var reg 1 - f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
b110 ,
b0 +
0*
b110 )
b11 (
1'
b1001 &
b0 %
b10 $
b11 #
b11 "
b10 !
$end
#20
1-
0'
b100 !
b100 $
0*
b10 +
b1 %
b0 (
b110 "
b110 #
#40
1-
1*
b1101 !
b1101 $
b1 +
b10 %
b10 (
b1011 "
b1011 #
#60
