{"top":"global.DesignTop",
"namespaces":{
  "commonlib":{
    "typegens":{
      "FifoMemType":[{"depth":"Int", "width":"Int"},"implicit"],
      "LinebufferMemType":[{"depth":"Int", "width":"Int"},"implicit"],
      "RamType":[{"depth":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"implicit"],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lb_type":[{"has_valid":"Bool", "image_type":"CoreIRType", "input_type":"CoreIRType", "is_last_lb":"Bool", "output_type":"CoreIRType"},"implicit"],
      "linebuffer2d_type":[{"bitwidth":"Int", "image_width":"Int", "stencil_height":"Int", "stencil_width":"Int"},"implicit"],
      "linebuffer3d_type":[{"bitwidth":"Int", "image_d0":"Int", "image_d1":"Int", "stencil_d0":"Int", "stencil_d1":"Int", "stencil_d2":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"sparse",[
        [{"N":["Int",3]},["Record",[["in",["Array",3,"BitIn"]],["out","Bit"]]]]
      ]],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",[
          ["in",["Record",[["arg_1",["Array",1,["Array",1,["Array",16,"BitIn"]]]]]]],
          ["out",["Array",1,["Array",1,["Array",16,"Bit"]]]]
        ]],
        "instances":{
          "bitand_362_364_365$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bitand_362_364_365$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":[["BitVector",4],"4'he"], "flag_sel_debug":["String","F_LUT"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_365_367_368$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bitand_365_367_368$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":[["BitVector",4],"4'he"], "flag_sel_debug":["String","F_LUT"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "bitand_368_370_371$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bitand_368_370_371$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":[["BitVector",4],"4'he"], "flag_sel_debug":["String","F_LUT"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "const-16__363":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hfff0"]}
          },
          "const-1__369":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "const0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const100__361":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0064"]}
          },
          "const255_255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const42__366":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002a"]}
          },
          "io16_out_0_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_in_arg_1_0_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "mux_3712550$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":[["BitVector",6],"6'h08"], "alu_op_debug":["String","mux"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":[["BitVector",4],"4'hf"], "flag_sel_debug":["String","F_PRED"], "lut_value":[["BitVector",8],"8'h00"], "signed":[["BitVector",1],"1'h0"]}
          },
          "sle_360_366_367$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":[["BitVector",6],"6'h05"], "alu_op_debug":["String","sle"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":[["BitVector",4],"4'hf"], "flag_sel_debug":["String","F_PRED"], "lut_value":[["BitVector",8],"8'h00"], "signed":[["BitVector",1],"1'h1"]}
          },
          "sle_369_360_370$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":[["BitVector",6],"6'h05"], "alu_op_debug":["String","sle"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":[["BitVector",4],"4'hf"], "flag_sel_debug":["String","F_PRED"], "lut_value":[["BitVector",8],"8'h00"], "signed":[["BitVector",1],"1'h1"]}
          },
          "slt_360_361_362$comp$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":[["BitVector",6],"6'h04"], "alu_op_debug":["String","sge"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":[["BitVector",4],"4'hf"], "flag_sel_debug":["String","F_PRED"], "lut_value":[["BitVector",8],"8'h00"], "signed":[["BitVector",1],"1'h1"]}
          },
          "slt_360_361_362$not$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "slt_360_361_362$not$c01":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "slt_360_361_362$not$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":[["BitVector",4],"4'he"], "flag_sel_debug":["String","F_LUT"], "lut_value":[["BitVector",8],"8'h55"]}
          },
          "slt_363_360_364$comp$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":[["BitVector",6],"6'h04"], "alu_op_debug":["String","sge"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":[["BitVector",4],"4'hf"], "flag_sel_debug":["String","F_PRED"], "lut_value":[["BitVector",8],"8'h00"], "signed":[["BitVector",1],"1'h1"]}
          },
          "slt_363_360_364$not$c0":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "slt_363_360_364$not$c01":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "slt_363_360_364$not$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":[["BitVector",4],"4'he"], "flag_sel_debug":["String","F_LUT"], "lut_value":[["BitVector",8],"8'h55"]}
          }
        },
        "connections":[
          ["bitand_362_364_365$lut$lut.bit.in.2","bitand_362_364_365$c0.out"],
          ["slt_360_361_362$not$lut$lut.bit.out","bitand_362_364_365$lut$lut.bit.in.0"],
          ["slt_363_360_364$not$lut$lut.bit.out","bitand_362_364_365$lut$lut.bit.in.1"],
          ["bitand_365_367_368$lut$lut.bit.in.0","bitand_362_364_365$lut$lut.bit.out"],
          ["bitand_365_367_368$lut$lut.bit.in.2","bitand_365_367_368$c0.out"],
          ["sle_360_366_367$compop.bit.out","bitand_365_367_368$lut$lut.bit.in.1"],
          ["bitand_368_370_371$lut$lut.bit.in.0","bitand_365_367_368$lut$lut.bit.out"],
          ["bitand_368_370_371$lut$lut.bit.in.2","bitand_368_370_371$c0.out"],
          ["sle_369_360_370$compop.bit.out","bitand_368_370_371$lut$lut.bit.in.1"],
          ["mux_3712550$mux.bit.in.0","bitand_368_370_371$lut$lut.bit.out"],
          ["slt_363_360_364$comp$compop.data.in.0","const-16__363.out"],
          ["sle_369_360_370$compop.data.in.0","const-1__369.out"],
          ["mux_3712550$mux.data.in.0","const0_0.out"],
          ["slt_360_361_362$comp$compop.data.in.1","const100__361.out"],
          ["mux_3712550$mux.data.in.1","const255_255.out"],
          ["sle_360_366_367$compop.data.in.1","const42__366.out"],
          ["mux_3712550$mux.data.out","io16_out_0_0.in"],
          ["sle_360_366_367$compop.data.in.0","io16in_in_arg_1_0_0.out"],
          ["sle_369_360_370$compop.data.in.1","io16in_in_arg_1_0_0.out"],
          ["slt_360_361_362$comp$compop.data.in.0","io16in_in_arg_1_0_0.out"],
          ["slt_363_360_364$comp$compop.data.in.1","io16in_in_arg_1_0_0.out"],
          ["slt_360_361_362$not$lut$lut.bit.in.0","slt_360_361_362$comp$compop.bit.out"],
          ["slt_360_361_362$not$lut$lut.bit.in.1","slt_360_361_362$not$c0.out"],
          ["slt_360_361_362$not$lut$lut.bit.in.2","slt_360_361_362$not$c01.out"],
          ["slt_363_360_364$not$lut$lut.bit.in.0","slt_363_360_364$comp$compop.bit.out"],
          ["slt_363_360_364$not$lut$lut.bit.in.1","slt_363_360_364$not$c0.out"],
          ["slt_363_360_364$not$lut$lut.bit.in.2","slt_363_360_364$not$c01.out"]
        ]
      }
    }
  },
  "mantle":{
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"implicit"],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  }
}
}