{
    "TÃ­tulo": "Dr. Pradhan",
    "Cuerpo": "Electrical Engineering, Annamalai University, 1969 EXPERIENCE: Educational: COE Endowed Chair Professor , Computer Science, Texas A&M University, January 1992-present; Professor , Department of Electrical and Computer Engineering, University of Massachusetts, January 1983-January 1992; Associate Professor , School of Engineering, Oakland University, September 1978-December 1982; Research Associate Professor , Stanford University, June 1979-August 1979; Associate Professor , Department of Computer Science, University of Regina, September 1973-July 1978. HONORS & PROFESSIONAL ACTIVITIES: Professional Activities : Program Chair , 1st and 2nd IEEE International On-Line Testing Workshop, 1995-96; Program Committee Member , Fault-Tolerant Computing Symposium and Computer Architecture Conference and VLSI Test Design, 1995; Editor , IEEE Transactions on Computers, 1991-present; Editor , IEEE Computer Society Press, 1990-present; Associate Editor , Journal of Circuits, 1989-present; Editor , Journal of Electronic Testing, 1988-present; Workshop Chair, IEEE Workshop on Fault-tolerant Parallel and Distributed Systems, 1994; General Chair, IEEE Workshop on Fault-Tolerant Parallel and Distributed Systems, 1994; Program Chair , 10th and 11th IEEE VLSI Test Symposium, 1992 and 1993; IEEE Distinguished Visitor , Computer Society, 1990-93; ACM Lecturer , 1990-92; Advisory Committee, IEEE Technical Committee on Parallel Processing, 1992; Conference Chair , 22nd International Symposium on Fault-Tolerant Computing, 1992; Awards: IEEE Meritorious Computer Society Service Award, 1994; Best Paper Award, VLSI Design Conference, 1994; Humboldt Distinguished Senior Scientist Award , Germany, 1990, Fellow of IEEE, l987. I and II, Prentice-Hall, Inc., May l986 (Second Edition to appear 1991). \"The Effect of Program Behavior on Fault Observability,\" (with N. Bowen), IEEE Transactions on Computers, accepted. \"Processor Allocation in Hypercube Multicomputers: Fast and Efficient Strategies for Cubic and Non-Cubic Allocation,\" (with D. Das  Sharma), IEEE Transactions on Parallel and distributed Systems , to appear. \"A Fault Tolerant Hybrid Memory Structure & Memory Management Algorithm,\" (with N. Bowen), IEEE Transactions on Computers , Vol 44(3) pp. \"A Survey of Fault-Injection Experimentation for Validating Computer System Dependability,\" (with J. Clark), COMPUTER , June 1995, pp. \"Recursive Learning: A Precise Implication Procedure and its' application to Test Verification and Optimization,\" (with W. Kunz ), IEEE Transactions on Computer-Aided Design , September 1994. \"Roll Forward Checkpointing Scheme: A Novel Fault-Tolerant Architecture,\" (with N. Vaidya), IEEE Transactions on Computers , Vol. \"Accelerated Dynamic Learning for Test Pattern Generation in  Combinational Circuits,\" (with W. Kunz), IEEE Transactions on Computer-Aided Design , \" Vol., 12(5), pp. \"Fault-Tolerant Design Strategies for High Reliability and Safety,\" (with N. Vaidya), IEEE Transactions on Computers , Vol. \"Performance and Reliability Assessment of I/0 Subsystems,\"  (with F. Meyer and N. Vaidya), 4th International Workshop on Evaluation Techniques for Dependable Systems,  October 2-3, l995. Enhanced Tool for Evaluating the Dependability of Fault-Tolerant Computing Systems, 4th International Workshop on Evaluation Techniques for Dependable Systems,  October 2-3, l995. \"A Cluster-based Approach for Routing in Ad-Hoc Networks, ,\" (with P. Krishna, M. Chatterjee and N.H. Vaidya) USENIX Symposium on Location Independent and Mobile Computing,  pp. \"Novel Verification Framework Combining Structural and OBDD Methods in a Synthesis Environment,\" (with S. Reddy, and W. Kunz), 32nd Design Automation Conference, San Francisco, CA, pp. \"Design Methodology for Test Synthesis in BIST,\" (with M. Chatterjee), IEEE BIST/DFT Workshop, March 1995. \"A Novel Pattern Generator for NearPerfect Fault Coverage,\" (with M. Chatterjee), IEEE VLSI Test Symposium, pp. on Parallel and Distributed Information Systems, pp. \"GLFSR-A New Test Pattern Generator for BIST,\" (with M. Chatterjee), 1994 International Test Conference, pp. Conference on Parallel Processing, pp.",
    "ground_truth": "other"
}