Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto dc30abdd6d934293a21b3333b617beb7 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L dds_compiler_v6_0_20 -L xil_defaultlib -L c_reg_fd_v12_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xlconcat_v2_1_3 -L fir_compiler_v7_2_14 -L xlconstant_v1_1_7 -L sim_clk_gen_v1_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'm_axis_data_tvalid' is not connected on this instance [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.ip_user_files/bd/design_1/sim/design_1.v:48]
WARNING: [VRFC 10-5021] port 'm_axis_data_tvalid' is not connected on this instance [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.ip_user_files/bd/design_1/sim/design_1.v:51]
WARNING: [VRFC 10-5021] port 'm_axis_data_tvalid' is not connected on this instance [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.ip_user_files/bd/design_1/sim/design_1.v:54]
WARNING: [VRFC 10-5021] port 'm_axis_data_tvalid' is not connected on this instance [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.ip_user_files/bd/design_1/sim/design_1.v:57]
WARNING: [VRFC 10-5021] port 's_axis_data_tready' is not connected on this instance [C:/Users/dell/Desktop/PFA_PROJET_FINAL/affichage-fir/affichage-fir.ip_user_files/bd/design_1/sim/design_1.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package xbip_utils_v3_0_10.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_20.pkg_dds_compiler_v6_0_20
Compiling package dds_compiler_v6_0_20.dds_compiler_v6_0_20_hdl_comps
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_20.pkg_betas
Compiling package dds_compiler_v6_0_20.pkg_alphas
Compiling package fir_compiler_v7_2_14.fir_compiler_v7_2_14_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_14.globals_pkg
Compiling package fir_compiler_v7_2_14.components
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.conv_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=16...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture design_1_c_addsub_0_0_arch of entity xil_defaultlib.design_1_c_addsub_0_0 [design_1_c_addsub_0_0_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_rdy [\dds_compiler_v6_0_20_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity dds_compiler_v6_0_20.pipe_add [\pipe_add(c_width=28,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_20.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture design_1_dds_compiler_0_0_arch of entity xil_defaultlib.design_1_dds_compiler_0_0 [design_1_dds_compiler_0_0_defaul...]
Compiling architecture synth of entity dds_compiler_v6_0_20.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_core [\dds_compiler_v6_0_20_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20_viv [\dds_compiler_v6_0_20_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_20.dds_compiler_v6_0_20 [\dds_compiler_v6_0_20(c_xdevicef...]
Compiling architecture design_1_dds_compiler_1_0_arch of entity xil_defaultlib.design_1_dds_compiler_1_0 [design_1_dds_compiler_1_0_defaul...]
Compiling architecture design_1_dds_compiler_0_1_arch of entity xil_defaultlib.design_1_dds_compiler_0_1 [design_1_dds_compiler_0_1_defaul...]
Compiling architecture design_1_dds_compiler_1_1_arch of entity xil_defaultlib.design_1_dds_compiler_1_1 [design_1_dds_compiler_1_1_defaul...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_14.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_14.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_14.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_14.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_14.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_14.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_14.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_14.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_14.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_14.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_14.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_14.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_14.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_14.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_14.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_14.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_14.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_14.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_14.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_14.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_14.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_14.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_14.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_14.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_14.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_14.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_14.fir_compiler_v7_2_14_viv [\fir_compiler_v7_2_14_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_14.fir_compiler_v7_2_14 [\fir_compiler_v7_2_14(c_xdevicef...]
Compiling architecture design_1_fir_compiler_0_0_arch of entity xil_defaultlib.design_1_fir_compiler_0_0 [design_1_fir_compiler_0_0_defaul...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture structural of entity xil_defaultlib.single_reg_w_init [\single_reg_w_init(width=1)(0,3)...]
Compiling architecture structural of entity xil_defaultlib.synth_reg_w_init [\synth_reg_w_init(width=1)(0,3)\]
Compiling architecture behavior of entity xil_defaultlib.xlclockdriver [\xlclockdriver(period=1,log_2_pe...]
Compiling architecture structural of entity xil_defaultlib.matlab_fir_default_clock_driver [matlab_fir_default_clock_driver_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture matlab_fir_c_addsub_v12_0_i0_arch of entity xil_defaultlib.matlab_fir_c_addsub_v12_0_i0 [matlab_fir_c_addsub_v12_0_i0_def...]
Compiling architecture behavior of entity xil_defaultlib.matlab_fir_xladdsub [\matlab_fir_xladdsub(core_name0=...]
Compiling architecture behavior of entity xil_defaultlib.matlab_fir_xladdsub [\matlab_fir_xladdsub(core_name0=...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_viv [\c_addsub_v12_0_14_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_14.c_addsub_v12_0_14 [\c_addsub_v12_0_14(c_xdevicefami...]
Compiling architecture matlab_fir_c_addsub_v12_0_i1_arch of entity xil_defaultlib.matlab_fir_c_addsub_v12_0_i1 [matlab_fir_c_addsub_v12_0_i1_def...]
Compiling architecture behavior of entity xil_defaultlib.matlab_fir_xladdsub [\matlab_fir_xladdsub(core_name0=...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_44dcfc2203 [sysgen_constant_44dcfc2203_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_6211883d25 [sysgen_constant_6211883d25_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_1d3f3edb34 [sysgen_constant_1d3f3edb34_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_7882b14ecd [sysgen_constant_7882b14ecd_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_30246ce08d [sysgen_constant_30246ce08d_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_186cd26f5d [sysgen_constant_186cd26f5d_defau...]
Compiling architecture behavior of entity xil_defaultlib.sysgen_constant_88743df715 [sysgen_constant_88743df715_defau...]
Compiling architecture srlc32e_v of entity unisim.SRLC32E [\SRLC32E(0,31)\]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture structural of entity xil_defaultlib.srlc33e [\srlc33e(latency=2)\]
Compiling architecture structural of entity xil_defaultlib.synth_reg [\synth_reg(width=16,latency=2)\]
Compiling architecture behavior of entity xil_defaultlib.matlab_fir_xldelay [\matlab_fir_xldelay(width=16,lat...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture matlab_fir_mult_gen_v12_0_i0_arch of entity xil_defaultlib.matlab_fir_mult_gen_v12_0_i0 [matlab_fir_mult_gen_v12_0_i0_def...]
Compiling architecture behavior of entity xil_defaultlib.matlab_fir_xlmult [\matlab_fir_xlmult(core_name0="m...]
Compiling architecture structural of entity xil_defaultlib.matlab_fir_fir [matlab_fir_fir_default]
Compiling architecture structural of entity xil_defaultlib.matlab_fir_struct [matlab_fir_struct_default]
Compiling architecture structural of entity xil_defaultlib.matlab_fir [matlab_fir_default]
Compiling architecture design_1_matlab_fir_0_0_arch of entity xil_defaultlib.design_1_matlab_fir_0_0 [design_1_matlab_fir_0_0_default]
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,RESE...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module xlconcat_v2_1_3.xlconcat_v2_1_3_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xil_defaultlib.design_1_xlconcat_0_1
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
