{
    "DESIGN_NAME": "ALU",
    "VERILOG_FILES": ["dir::*.v"],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 25.0,
    "SYNTH_STRATEGY": "AREA 3",
    "FP_CORE_UTIL": 60,
    "PL_TARGET_DENSITY": 0.65
}