// Seed: 532394662
module module_0;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_2;
  genvar id_4;
  always @(negedge 1 or 1 < id_4) begin : LABEL_0
    id_1 = #1 id_2;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1 == 1;
  wire id_5, id_6;
endmodule
