

================================================================
== Vitis HLS Report for 'top_kernel_Outline_VITIS_LOOP_118_4'
================================================================
* Date:           Tue Feb  3 00:39:34 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  25.201 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     7425|     7425|  0.187 ms|  0.187 ms|  7425|  7425|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_118_4  |     7424|     7424|        58|          -|          -|   128|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [top.cpp:118]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_loc3 = alloca i64 1"   --->   Operation 7 'alloca' 'p_loc3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 8 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln118 = store i9 0, i9 %i_1" [top.cpp:118]   --->   Operation 9 'store' 'store_ln118' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_122_5"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.40>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i9 %i_1" [top.cpp:118]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_483 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i, i32 8" [top.cpp:118]   --->   Operation 12 'bitselect' 'tmp_483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %tmp_483, void %VITIS_LOOP_122_5.split, void %for.body72.preheader.exitStub" [top.cpp:118]   --->   Operation 13 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i9 %i" [top.cpp:118]   --->   Operation 14 'trunc' 'trunc_ln118' <Predicate = (!tmp_483)> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (1.35ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_122_5, i8 %trunc_ln118, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %p_loc" [top.cpp:118]   --->   Operation 15 'call' 'call_ln118' <Predicate = (!tmp_483)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 16 [2/2] (1.35ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_122_51, i8 %trunc_ln118, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %p_loc3" [top.cpp:118]   --->   Operation 16 'call' 'call_ln118' <Predicate = (!tmp_483)> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 17 [1/1] (0.92ns)   --->   "%add_ln118 = add i9 %i, i9 2" [top.cpp:118]   --->   Operation 17 'add' 'add_ln118' <Predicate = (!tmp_483)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln118 = store i9 %add_ln118, i9 %i_1" [top.cpp:118]   --->   Operation 18 'store' 'store_ln118' <Predicate = (!tmp_483)> <Delay = 0.48>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (tmp_483)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_122_5, i8 %trunc_ln118, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %p_loc" [top.cpp:118]   --->   Operation 20 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_122_51, i8 %trunc_ln118, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %p_loc3" [top.cpp:118]   --->   Operation 21 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 2.89>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%p_loc_load = load i24 %p_loc"   --->   Operation 22 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln128 = sext i24 %p_loc_load" [top.cpp:128]   --->   Operation 23 'sext' 'sext_ln128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (1.10ns)   --->   "%add_ln128 = add i25 %sext_ln128, i25 16384" [top.cpp:128]   --->   Operation 24 'add' 'add_ln128' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_484 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln128, i32 24" [top.cpp:128]   --->   Operation 25 'bitselect' 'tmp_484' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%denom = trunc i25 %add_ln128" [top.cpp:128]   --->   Operation 26 'trunc' 'denom' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_485 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln128, i32 23" [top.cpp:128]   --->   Operation 27 'bitselect' 'tmp_485' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln128 = xor i1 %tmp_484, i1 1" [top.cpp:128]   --->   Operation 28 'xor' 'xor_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%and_ln128 = and i1 %tmp_485, i1 %xor_ln128" [top.cpp:128]   --->   Operation 29 'and' 'and_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%xor_ln128_1 = xor i1 %tmp_484, i1 %tmp_485" [top.cpp:128]   --->   Operation 30 'xor' 'xor_ln128_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node denom_1)   --->   "%select_ln128 = select i1 %and_ln128, i24 8388607, i24 8388608" [top.cpp:128]   --->   Operation 31 'select' 'select_ln128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_1 = select i1 %xor_ln128_1, i24 %select_ln128, i24 %denom" [top.cpp:128]   --->   Operation 32 'select' 'denom_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 33 [2/2] (1.35ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_130_6, i8 %trunc_ln118, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %denom_1" [top.cpp:118]   --->   Operation 33 'call' 'call_ln118' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_loc3_load = load i24 %p_loc3"   --->   Operation 34 'load' 'p_loc3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln128_1 = sext i24 %p_loc3_load" [top.cpp:128]   --->   Operation 35 'sext' 'sext_ln128_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.10ns)   --->   "%add_ln128_1 = add i25 %sext_ln128_1, i25 16384" [top.cpp:128]   --->   Operation 36 'add' 'add_ln128_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_486 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln128_1, i32 24" [top.cpp:128]   --->   Operation 37 'bitselect' 'tmp_486' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node denom_3)   --->   "%denom_2 = trunc i25 %add_ln128_1" [top.cpp:128]   --->   Operation 38 'trunc' 'denom_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln128_1, i32 23" [top.cpp:128]   --->   Operation 39 'bitselect' 'tmp_487' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node denom_3)   --->   "%xor_ln128_2 = xor i1 %tmp_486, i1 1" [top.cpp:128]   --->   Operation 40 'xor' 'xor_ln128_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node denom_3)   --->   "%and_ln128_1 = and i1 %tmp_487, i1 %xor_ln128_2" [top.cpp:128]   --->   Operation 41 'and' 'and_ln128_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node denom_3)   --->   "%xor_ln128_3 = xor i1 %tmp_486, i1 %tmp_487" [top.cpp:128]   --->   Operation 42 'xor' 'xor_ln128_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node denom_3)   --->   "%select_ln128_2 = select i1 %and_ln128_1, i24 8388607, i24 8388608" [top.cpp:128]   --->   Operation 43 'select' 'select_ln128_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.43ns) (out node of the LUT)   --->   "%denom_3 = select i1 %xor_ln128_3, i24 %select_ln128_2, i24 %denom_2" [top.cpp:128]   --->   Operation 44 'select' 'denom_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [2/2] (1.35ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_130_62, i8 %trunc_ln118, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %denom_3" [top.cpp:118]   --->   Operation 45 'call' 'call_ln118' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln118 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [top.cpp:118]   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [top.cpp:118]   --->   Operation 47 'specloopname' 'specloopname_ln118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_130_6, i8 %trunc_ln118, i24 %A_1, i24 %A_2, i24 %A_3, i24 %A_4, i24 %A_5, i24 %A_6, i24 %A_7, i24 %A_8, i24 %A_9, i24 %A_10, i24 %A_11, i24 %A_12, i24 %A_13, i24 %A_14, i24 %A_15, i24 %A_16, i24 %tmp, i24 %tmp_1, i24 %tmp_2, i24 %tmp_3, i24 %tmp_4, i24 %tmp_5, i24 %tmp_6, i24 %tmp_7, i24 %tmp_8, i24 %tmp_9, i24 %tmp_10, i24 %tmp_11, i24 %tmp_12, i24 %tmp_13, i24 %tmp_14, i24 %tmp_15, i24 %denom_1" [top.cpp:118]   --->   Operation 48 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln118 = call void @top_kernel_Pipeline_VITIS_LOOP_130_62, i8 %trunc_ln118, i24 %A_17, i24 %A_18, i24 %A_19, i24 %A_20, i24 %A_21, i24 %A_22, i24 %A_23, i24 %A_24, i24 %A_25, i24 %A_26, i24 %A_27, i24 %A_28, i24 %A_29, i24 %A_30, i24 %A_31, i24 %A_32, i24 %tmp_16, i24 %tmp_17, i24 %tmp_18, i24 %tmp_19, i24 %tmp_20, i24 %tmp_21, i24 %tmp_22, i24 %tmp_23, i24 %tmp_24, i24 %tmp_25, i24 %tmp_26, i24 %tmp_27, i24 %tmp_28, i24 %tmp_29, i24 %tmp_30, i24 %tmp_31, i24 %denom_3" [top.cpp:118]   --->   Operation 49 'call' 'call_ln118' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln118 = br void %VITIS_LOOP_122_5" [top.cpp:118]   --->   Operation 50 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation 9 bit ('i', top.cpp:118) [65]  (0.000 ns)
	'store' operation 0 bit ('store_ln118', top.cpp:118) of constant 0 on local variable 'i', top.cpp:118 [68]  (0.489 ns)

 <State 2>: 1.410ns
The critical path consists of the following:
	'load' operation 9 bit ('i', top.cpp:118) on local variable 'i', top.cpp:118 [71]  (0.000 ns)
	'add' operation 9 bit ('add_ln118', top.cpp:118) [104]  (0.921 ns)
	'store' operation 0 bit ('store_ln118', top.cpp:118) of variable 'add_ln118', top.cpp:118 on local variable 'i', top.cpp:118 [105]  (0.489 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 2.897ns
The critical path consists of the following:
	'load' operation 24 bit ('p_loc_load') on local variable 'p_loc' [79]  (0.000 ns)
	'add' operation 25 bit ('add_ln128', top.cpp:128) [81]  (1.110 ns)
	'select' operation 24 bit ('denom', top.cpp:128) [89]  (0.435 ns)
	'call' operation 0 bit ('call_ln118', top.cpp:118) to 'top_kernel_Pipeline_VITIS_LOOP_130_6' [90]  (1.352 ns)

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
