User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/ReadLatency/RRAM/128KB/128KB.cfg) is loaded

Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4.000 (2.000Fx2.000F)
Cell Aspect Ratio  : 1.000
Cell Turned-On Resistance : 1.000Mohm
Cell Turned-Off Resistance: 10.000Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.400V
Reset Mode: Voltage
  - Reset Voltage: 2.000V
  - Reset Pulse: 10.000ns
Set Mode: Voltage
  - Set Voltage: 2.000V
  - Set Pulse: 10.000ns
Access Type: None Access Device
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 128KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...

=============
CONFIGURATION
=============
Bank Organization: 8 x 16
 - Row Activation   : 1 / 8
 - Column Activation: 16 / 16
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 64 Rows x 32 Columns
Mux Level:
 - Senseamp Mux      : 16
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 652.364um x 223.488um = 145795.817um^2
 |--- Mat Area      = 81.545um x 13.968um = 1139.030um^2   (1.392%)
 |--- Subarray Area = 38.747um x 6.984um = 270.610um^2   (1.465%)
 - Area Efficiency = 1.392%
Timing:
 -  Read Latency = 1.807ns
 |--- H-Tree Latency = 70.573ps
 |--- Mat Latency    = 1.736ns
    |--- Predecoder Latency = 119.588ps
    |--- Subarray Latency   = 1.616ns
       |--- Row Decoder Latency = 93.787ps
       |--- Bitline Latency     = 0.559ps
       |--- Senseamp Latency    = 1.454ns
       |--- Mux Latency         = 47.041ps
       |--- Precharge Latency   = 179.938ps
 - Write Latency = 20.381ns
 |--- H-Tree Latency = 35.286ps
 |--- Mat Latency    = 20.345ns
    |--- Predecoder Latency = 119.588ps
    |--- Subarray Latency   = 20.226ns
       |--- Row Decoder Latency = 93.787ps
       |--- Charge Latency      = 55.508ps
 - Read Bandwidth  = 9.398GB/s
 - Write Bandwidth = 791.069MB/s
Power:
 -  Read Dynamic Energy = 37.380pJ
 |--- H-Tree Dynamic Energy = 14.999pJ
 |--- Mat Dynamic Energy    = 1.399pJ per mat
    |--- Predecoder Dynamic Energy = 0.026pJ
    |--- Subarray Dynamic Energy   = 0.343pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.003pJ
       |--- Mux Decoder Dynamic Energy = 0.025pJ
       |--- Bitline & Cell Read Energy = 0.001pJ
       |--- Senseamp Dynamic Energy    = 0.301pJ
       |--- Mux Dynamic Energy         = 0.001pJ
       |--- Precharge Dynamic Energy   = 0.013pJ
 - Write Dynamic Energy = 97.882pJ
 |--- H-Tree Dynamic Energy = 14.999pJ
 |--- Mat Dynamic Energy    = 5.180pJ per mat
    |--- Predecoder Dynamic Energy = 0.026pJ
    |--- Subarray Dynamic Energy   = 1.289pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.003pJ
       |--- Mux Decoder Dynamic Energy = 0.025pJ
       |--- Mux Dynamic Energy         = 0.001pJ
 - Leakage Power = 157.536uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 1.231uW per mat

Finished!
