<stg><name>top_kernel_Pipeline_phase2_write_row</name>


<trans_list>

<trans id="2844" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2811" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2812" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2816" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2820" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2821" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2822" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2826" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2828" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2830" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2832" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2834" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2835" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2836" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2838" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2839" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2840" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2841" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:1 %conv7_i_63_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_63

]]></Node>
<StgValue><ssdm name="conv7_i_63_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:2 %conv7_i_62_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_62

]]></Node>
<StgValue><ssdm name="conv7_i_62_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:3 %conv7_i_61_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_61

]]></Node>
<StgValue><ssdm name="conv7_i_61_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:4 %conv7_i_60_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_60

]]></Node>
<StgValue><ssdm name="conv7_i_60_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:5 %conv7_i_59_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_59

]]></Node>
<StgValue><ssdm name="conv7_i_59_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:6 %conv7_i_58_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_58

]]></Node>
<StgValue><ssdm name="conv7_i_58_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:7 %conv7_i_57_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_57

]]></Node>
<StgValue><ssdm name="conv7_i_57_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:8 %conv7_i_56_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_56

]]></Node>
<StgValue><ssdm name="conv7_i_56_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:9 %conv7_i_55_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_55

]]></Node>
<StgValue><ssdm name="conv7_i_55_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:10 %conv7_i_54_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_54

]]></Node>
<StgValue><ssdm name="conv7_i_54_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:11 %conv7_i_53_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_53

]]></Node>
<StgValue><ssdm name="conv7_i_53_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:12 %conv7_i_52_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_52

]]></Node>
<StgValue><ssdm name="conv7_i_52_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:13 %conv7_i_51_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_51

]]></Node>
<StgValue><ssdm name="conv7_i_51_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:14 %conv7_i_50_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_50

]]></Node>
<StgValue><ssdm name="conv7_i_50_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:15 %conv7_i_49_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_49

]]></Node>
<StgValue><ssdm name="conv7_i_49_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:16 %conv7_i_48_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_48

]]></Node>
<StgValue><ssdm name="conv7_i_48_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:17 %conv7_i_47_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_47

]]></Node>
<StgValue><ssdm name="conv7_i_47_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:18 %conv7_i_46_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_46

]]></Node>
<StgValue><ssdm name="conv7_i_46_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:19 %conv7_i_45_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_45

]]></Node>
<StgValue><ssdm name="conv7_i_45_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:20 %conv7_i_44_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_44

]]></Node>
<StgValue><ssdm name="conv7_i_44_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:21 %conv7_i_43_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_43

]]></Node>
<StgValue><ssdm name="conv7_i_43_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:22 %conv7_i_42_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_42

]]></Node>
<StgValue><ssdm name="conv7_i_42_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:23 %conv7_i_41_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_41

]]></Node>
<StgValue><ssdm name="conv7_i_41_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:24 %conv7_i_40_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_40

]]></Node>
<StgValue><ssdm name="conv7_i_40_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:25 %conv7_i_39_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_39

]]></Node>
<StgValue><ssdm name="conv7_i_39_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:26 %conv7_i_38_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_38

]]></Node>
<StgValue><ssdm name="conv7_i_38_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:27 %conv7_i_37_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_37

]]></Node>
<StgValue><ssdm name="conv7_i_37_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:28 %conv7_i_36_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_36

]]></Node>
<StgValue><ssdm name="conv7_i_36_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:29 %conv7_i_35_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_35

]]></Node>
<StgValue><ssdm name="conv7_i_35_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:30 %conv7_i_34_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_34

]]></Node>
<StgValue><ssdm name="conv7_i_34_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:31 %conv7_i_33_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_33

]]></Node>
<StgValue><ssdm name="conv7_i_33_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:32 %conv7_i_32_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_32

]]></Node>
<StgValue><ssdm name="conv7_i_32_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:33 %conv7_i_31_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_31

]]></Node>
<StgValue><ssdm name="conv7_i_31_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:34 %conv7_i_30_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_30

]]></Node>
<StgValue><ssdm name="conv7_i_30_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:35 %conv7_i_29_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_29

]]></Node>
<StgValue><ssdm name="conv7_i_29_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:36 %conv7_i_28_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_28

]]></Node>
<StgValue><ssdm name="conv7_i_28_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:37 %conv7_i_27_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_27

]]></Node>
<StgValue><ssdm name="conv7_i_27_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:38 %conv7_i_26_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_26

]]></Node>
<StgValue><ssdm name="conv7_i_26_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:39 %conv7_i_25_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_25

]]></Node>
<StgValue><ssdm name="conv7_i_25_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:40 %conv7_i_24_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_24

]]></Node>
<StgValue><ssdm name="conv7_i_24_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:41 %conv7_i_23_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_23

]]></Node>
<StgValue><ssdm name="conv7_i_23_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:42 %conv7_i_22_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_22

]]></Node>
<StgValue><ssdm name="conv7_i_22_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:43 %conv7_i_21_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_21

]]></Node>
<StgValue><ssdm name="conv7_i_21_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:44 %conv7_i_20_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_20

]]></Node>
<StgValue><ssdm name="conv7_i_20_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:45 %conv7_i_19_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_19

]]></Node>
<StgValue><ssdm name="conv7_i_19_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:46 %conv7_i_18_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_18

]]></Node>
<StgValue><ssdm name="conv7_i_18_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:47 %conv7_i_17_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_17

]]></Node>
<StgValue><ssdm name="conv7_i_17_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:48 %conv7_i_16_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_16

]]></Node>
<StgValue><ssdm name="conv7_i_16_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:49 %conv7_i_15_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_15

]]></Node>
<StgValue><ssdm name="conv7_i_15_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:50 %conv7_i_14_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_14

]]></Node>
<StgValue><ssdm name="conv7_i_14_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:51 %conv7_i_13_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_13

]]></Node>
<StgValue><ssdm name="conv7_i_13_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:52 %conv7_i_12_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_12

]]></Node>
<StgValue><ssdm name="conv7_i_12_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:53 %conv7_i_11_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_11

]]></Node>
<StgValue><ssdm name="conv7_i_11_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:54 %conv7_i_10_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_10

]]></Node>
<StgValue><ssdm name="conv7_i_10_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:55 %conv7_i_9_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_9

]]></Node>
<StgValue><ssdm name="conv7_i_9_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:56 %conv7_i_8_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_8

]]></Node>
<StgValue><ssdm name="conv7_i_8_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:57 %conv7_i_7_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_7

]]></Node>
<StgValue><ssdm name="conv7_i_7_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:58 %conv7_i_6_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_6

]]></Node>
<StgValue><ssdm name="conv7_i_6_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:59 %conv7_i_5_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_5

]]></Node>
<StgValue><ssdm name="conv7_i_5_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:60 %conv7_i_4_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_4

]]></Node>
<StgValue><ssdm name="conv7_i_4_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:61 %conv7_i_3_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_3

]]></Node>
<StgValue><ssdm name="conv7_i_3_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:62 %conv7_i_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_2

]]></Node>
<StgValue><ssdm name="conv7_i_2_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:63 %conv7_i_1_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_1

]]></Node>
<StgValue><ssdm name="conv7_i_1_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:64 %conv7_i_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i

]]></Node>
<StgValue><ssdm name="conv7_i_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:65 %conv7_i_63_cast = sext i24 %conv7_i_63_read

]]></Node>
<StgValue><ssdm name="conv7_i_63_cast"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:66 %conv7_i_62_cast = sext i24 %conv7_i_62_read

]]></Node>
<StgValue><ssdm name="conv7_i_62_cast"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:67 %conv7_i_61_cast = sext i24 %conv7_i_61_read

]]></Node>
<StgValue><ssdm name="conv7_i_61_cast"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:68 %conv7_i_60_cast = sext i24 %conv7_i_60_read

]]></Node>
<StgValue><ssdm name="conv7_i_60_cast"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:69 %conv7_i_59_cast = sext i24 %conv7_i_59_read

]]></Node>
<StgValue><ssdm name="conv7_i_59_cast"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:70 %conv7_i_58_cast = sext i24 %conv7_i_58_read

]]></Node>
<StgValue><ssdm name="conv7_i_58_cast"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:71 %conv7_i_57_cast = sext i24 %conv7_i_57_read

]]></Node>
<StgValue><ssdm name="conv7_i_57_cast"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:72 %conv7_i_56_cast = sext i24 %conv7_i_56_read

]]></Node>
<StgValue><ssdm name="conv7_i_56_cast"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:73 %conv7_i_55_cast = sext i24 %conv7_i_55_read

]]></Node>
<StgValue><ssdm name="conv7_i_55_cast"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:74 %conv7_i_54_cast = sext i24 %conv7_i_54_read

]]></Node>
<StgValue><ssdm name="conv7_i_54_cast"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:75 %conv7_i_53_cast = sext i24 %conv7_i_53_read

]]></Node>
<StgValue><ssdm name="conv7_i_53_cast"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:76 %conv7_i_52_cast = sext i24 %conv7_i_52_read

]]></Node>
<StgValue><ssdm name="conv7_i_52_cast"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:77 %conv7_i_51_cast = sext i24 %conv7_i_51_read

]]></Node>
<StgValue><ssdm name="conv7_i_51_cast"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:78 %conv7_i_50_cast = sext i24 %conv7_i_50_read

]]></Node>
<StgValue><ssdm name="conv7_i_50_cast"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:79 %conv7_i_49_cast = sext i24 %conv7_i_49_read

]]></Node>
<StgValue><ssdm name="conv7_i_49_cast"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:80 %conv7_i_48_cast = sext i24 %conv7_i_48_read

]]></Node>
<StgValue><ssdm name="conv7_i_48_cast"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:81 %conv7_i_47_cast = sext i24 %conv7_i_47_read

]]></Node>
<StgValue><ssdm name="conv7_i_47_cast"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:82 %conv7_i_46_cast = sext i24 %conv7_i_46_read

]]></Node>
<StgValue><ssdm name="conv7_i_46_cast"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:83 %conv7_i_45_cast = sext i24 %conv7_i_45_read

]]></Node>
<StgValue><ssdm name="conv7_i_45_cast"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:84 %conv7_i_44_cast = sext i24 %conv7_i_44_read

]]></Node>
<StgValue><ssdm name="conv7_i_44_cast"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:85 %conv7_i_43_cast = sext i24 %conv7_i_43_read

]]></Node>
<StgValue><ssdm name="conv7_i_43_cast"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:86 %conv7_i_42_cast = sext i24 %conv7_i_42_read

]]></Node>
<StgValue><ssdm name="conv7_i_42_cast"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:87 %conv7_i_41_cast = sext i24 %conv7_i_41_read

]]></Node>
<StgValue><ssdm name="conv7_i_41_cast"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:88 %conv7_i_40_cast = sext i24 %conv7_i_40_read

]]></Node>
<StgValue><ssdm name="conv7_i_40_cast"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:89 %conv7_i_39_cast = sext i24 %conv7_i_39_read

]]></Node>
<StgValue><ssdm name="conv7_i_39_cast"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:90 %conv7_i_38_cast = sext i24 %conv7_i_38_read

]]></Node>
<StgValue><ssdm name="conv7_i_38_cast"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:91 %conv7_i_37_cast = sext i24 %conv7_i_37_read

]]></Node>
<StgValue><ssdm name="conv7_i_37_cast"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:92 %conv7_i_36_cast = sext i24 %conv7_i_36_read

]]></Node>
<StgValue><ssdm name="conv7_i_36_cast"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:93 %conv7_i_35_cast = sext i24 %conv7_i_35_read

]]></Node>
<StgValue><ssdm name="conv7_i_35_cast"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:94 %conv7_i_34_cast = sext i24 %conv7_i_34_read

]]></Node>
<StgValue><ssdm name="conv7_i_34_cast"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:95 %conv7_i_33_cast = sext i24 %conv7_i_33_read

]]></Node>
<StgValue><ssdm name="conv7_i_33_cast"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:96 %conv7_i_32_cast = sext i24 %conv7_i_32_read

]]></Node>
<StgValue><ssdm name="conv7_i_32_cast"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:97 %conv7_i_31_cast = sext i24 %conv7_i_31_read

]]></Node>
<StgValue><ssdm name="conv7_i_31_cast"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:98 %conv7_i_30_cast = sext i24 %conv7_i_30_read

]]></Node>
<StgValue><ssdm name="conv7_i_30_cast"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:99 %conv7_i_29_cast = sext i24 %conv7_i_29_read

]]></Node>
<StgValue><ssdm name="conv7_i_29_cast"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:100 %conv7_i_28_cast = sext i24 %conv7_i_28_read

]]></Node>
<StgValue><ssdm name="conv7_i_28_cast"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:101 %conv7_i_27_cast = sext i24 %conv7_i_27_read

]]></Node>
<StgValue><ssdm name="conv7_i_27_cast"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:102 %conv7_i_26_cast = sext i24 %conv7_i_26_read

]]></Node>
<StgValue><ssdm name="conv7_i_26_cast"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:103 %conv7_i_25_cast = sext i24 %conv7_i_25_read

]]></Node>
<StgValue><ssdm name="conv7_i_25_cast"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:104 %conv7_i_24_cast = sext i24 %conv7_i_24_read

]]></Node>
<StgValue><ssdm name="conv7_i_24_cast"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:105 %conv7_i_23_cast = sext i24 %conv7_i_23_read

]]></Node>
<StgValue><ssdm name="conv7_i_23_cast"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:106 %conv7_i_22_cast = sext i24 %conv7_i_22_read

]]></Node>
<StgValue><ssdm name="conv7_i_22_cast"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:107 %conv7_i_21_cast = sext i24 %conv7_i_21_read

]]></Node>
<StgValue><ssdm name="conv7_i_21_cast"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:108 %conv7_i_20_cast = sext i24 %conv7_i_20_read

]]></Node>
<StgValue><ssdm name="conv7_i_20_cast"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:109 %conv7_i_19_cast = sext i24 %conv7_i_19_read

]]></Node>
<StgValue><ssdm name="conv7_i_19_cast"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:110 %conv7_i_18_cast = sext i24 %conv7_i_18_read

]]></Node>
<StgValue><ssdm name="conv7_i_18_cast"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:111 %conv7_i_17_cast = sext i24 %conv7_i_17_read

]]></Node>
<StgValue><ssdm name="conv7_i_17_cast"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:112 %conv7_i_16_cast = sext i24 %conv7_i_16_read

]]></Node>
<StgValue><ssdm name="conv7_i_16_cast"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:113 %conv7_i_15_cast = sext i24 %conv7_i_15_read

]]></Node>
<StgValue><ssdm name="conv7_i_15_cast"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:114 %conv7_i_14_cast = sext i24 %conv7_i_14_read

]]></Node>
<StgValue><ssdm name="conv7_i_14_cast"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:115 %conv7_i_13_cast = sext i24 %conv7_i_13_read

]]></Node>
<StgValue><ssdm name="conv7_i_13_cast"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:116 %conv7_i_12_cast = sext i24 %conv7_i_12_read

]]></Node>
<StgValue><ssdm name="conv7_i_12_cast"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:117 %conv7_i_11_cast = sext i24 %conv7_i_11_read

]]></Node>
<StgValue><ssdm name="conv7_i_11_cast"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:118 %conv7_i_10_cast = sext i24 %conv7_i_10_read

]]></Node>
<StgValue><ssdm name="conv7_i_10_cast"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:119 %conv7_i_9_cast = sext i24 %conv7_i_9_read

]]></Node>
<StgValue><ssdm name="conv7_i_9_cast"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:120 %conv7_i_8_cast = sext i24 %conv7_i_8_read

]]></Node>
<StgValue><ssdm name="conv7_i_8_cast"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:121 %conv7_i_7_cast = sext i24 %conv7_i_7_read

]]></Node>
<StgValue><ssdm name="conv7_i_7_cast"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:122 %conv7_i_6_cast = sext i24 %conv7_i_6_read

]]></Node>
<StgValue><ssdm name="conv7_i_6_cast"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:123 %conv7_i_5_cast = sext i24 %conv7_i_5_read

]]></Node>
<StgValue><ssdm name="conv7_i_5_cast"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:124 %conv7_i_4_cast = sext i24 %conv7_i_4_read

]]></Node>
<StgValue><ssdm name="conv7_i_4_cast"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:125 %conv7_i_3_cast = sext i24 %conv7_i_3_read

]]></Node>
<StgValue><ssdm name="conv7_i_3_cast"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:126 %conv7_i_2_cast = sext i24 %conv7_i_2_read

]]></Node>
<StgValue><ssdm name="conv7_i_2_cast"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:127 %conv7_i_1_cast = sext i24 %conv7_i_1_read

]]></Node>
<StgValue><ssdm name="conv7_i_1_cast"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:128 %conv7_i_cast = sext i24 %conv7_i_read

]]></Node>
<StgValue><ssdm name="conv7_i_cast"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:129 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty_0, i32 0, i32 0, void @empty_6, i32 4294967295, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:130 %store_ln65 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:131 %br_ln0 = br void %phase2_write_col

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
phase2_write_col:0 %i_1 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
phase2_write_col:1 %icmp_ln65 = icmp_eq  i9 %i_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
phase2_write_col:2 %add_ln65 = add i9 %i_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
phase2_write_col:3 %br_ln65 = br i1 %icmp_ln65, void %phase2_write_col.split, void %for.end92.exitStub

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="9">
<![CDATA[
phase2_write_col.split:0 %trunc_ln65 = trunc i9 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:1 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2 %zext_ln73_64 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln73_64"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:3 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_64

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:4 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:5 %zext_ln73_65 = zext i12 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln73_65"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:6 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_65

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:49 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_64

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:50 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_65

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:65 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_64

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:66 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_65

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:81 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_64

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:82 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_65

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:292 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:327 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:362 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:397 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:432 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:467 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:502 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:537 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
phase2_write_col.split:2532 %store_ln65 = store i9 %add_ln65, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:7 %tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:8 %zext_ln73_66 = zext i12 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln73_66"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_66

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:10 %tmp_3 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:11 %zext_ln73_67 = zext i12 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln73_67"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_67

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:51 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_66

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:52 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_67

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:67 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_66

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:68 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_67

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:83 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_66

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:84 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_67

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:292 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:293 %sext_ln73 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:294 %mul_ln73 = mul i48 %sext_ln73, i48 %conv7_i_cast

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:295 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73, i32 47

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:296 %trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:297 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73, i32 15

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:298 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73, i32 39

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:299 %zext_ln73 = zext i1 %tmp_80

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:300 %add_ln73 = add i24 %trunc_ln, i24 %zext_ln73

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:301 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73, i32 23

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:302 %xor_ln73 = xor i1 %tmp_82, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:303 %and_ln73 = and i1 %tmp_81, i1 %xor_ln73

]]></Node>
<StgValue><ssdm name="and_ln73"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:304 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73, i32 40

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:305 %tmp_84 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73, i32 41

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:306 %icmp_ln73 = icmp_eq  i7 %tmp_84, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:307 %tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73, i32 40

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:308 %icmp_ln73_1 = icmp_eq  i8 %tmp_85, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_1"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:309 %icmp_ln73_2 = icmp_eq  i8 %tmp_85, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_2"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:310 %select_ln73 = select i1 %and_ln73, i1 %icmp_ln73_1, i1 %icmp_ln73_2

]]></Node>
<StgValue><ssdm name="select_ln73"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:311 %xor_ln73_1 = xor i1 %tmp_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_1"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:312 %and_ln73_1 = and i1 %icmp_ln73, i1 %xor_ln73_1

]]></Node>
<StgValue><ssdm name="and_ln73_1"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:313 %select_ln73_1 = select i1 %and_ln73, i1 %and_ln73_1, i1 %icmp_ln73_1

]]></Node>
<StgValue><ssdm name="select_ln73_1"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:314 %and_ln73_2 = and i1 %and_ln73, i1 %icmp_ln73_1

]]></Node>
<StgValue><ssdm name="and_ln73_2"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:315 %xor_ln73_2 = xor i1 %select_ln73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_2"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:316 %or_ln73 = or i1 %tmp_82, i1 %xor_ln73_2

]]></Node>
<StgValue><ssdm name="or_ln73"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:317 %xor_ln73_3 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_3"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:318 %and_ln73_3 = and i1 %or_ln73, i1 %xor_ln73_3

]]></Node>
<StgValue><ssdm name="and_ln73_3"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:319 %and_ln73_4 = and i1 %tmp_82, i1 %select_ln73_1

]]></Node>
<StgValue><ssdm name="and_ln73_4"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:320 %or_ln73_128 = or i1 %and_ln73_2, i1 %and_ln73_4

]]></Node>
<StgValue><ssdm name="or_ln73_128"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:321 %xor_ln73_4 = xor i1 %or_ln73_128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_4"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:322 %and_ln73_5 = and i1 %tmp, i1 %xor_ln73_4

]]></Node>
<StgValue><ssdm name="and_ln73_5"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:323 %select_ln73_2 = select i1 %and_ln73_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_2"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:324 %or_ln73_1 = or i1 %and_ln73_3, i1 %and_ln73_5

]]></Node>
<StgValue><ssdm name="or_ln73_1"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:325 %select_ln73_3 = select i1 %or_ln73_1, i24 %select_ln73_2, i24 %add_ln73

]]></Node>
<StgValue><ssdm name="select_ln73_3"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:327 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:328 %sext_ln73_1 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:329 %mul_ln73_1 = mul i48 %sext_ln73_1, i48 %conv7_i_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:330 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_1, i32 47

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:331 %trunc_ln73_1 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_1, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_1"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:332 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:333 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_1, i32 39

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:334 %zext_ln73_1 = zext i1 %tmp_87

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:335 %add_ln73_1 = add i24 %trunc_ln73_1, i24 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:336 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:337 %xor_ln73_5 = xor i1 %tmp_89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_5"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:338 %and_ln73_6 = and i1 %tmp_88, i1 %xor_ln73_5

]]></Node>
<StgValue><ssdm name="and_ln73_6"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:339 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_1, i32 40

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:340 %tmp_91 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_1, i32 41

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:341 %icmp_ln73_3 = icmp_eq  i7 %tmp_91, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_3"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:342 %tmp_92 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_1, i32 40

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:343 %icmp_ln73_4 = icmp_eq  i8 %tmp_92, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_4"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:344 %icmp_ln73_5 = icmp_eq  i8 %tmp_92, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_5"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:345 %select_ln73_4 = select i1 %and_ln73_6, i1 %icmp_ln73_4, i1 %icmp_ln73_5

]]></Node>
<StgValue><ssdm name="select_ln73_4"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:346 %xor_ln73_6 = xor i1 %tmp_90, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_6"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:347 %and_ln73_7 = and i1 %icmp_ln73_3, i1 %xor_ln73_6

]]></Node>
<StgValue><ssdm name="and_ln73_7"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:348 %select_ln73_5 = select i1 %and_ln73_6, i1 %and_ln73_7, i1 %icmp_ln73_4

]]></Node>
<StgValue><ssdm name="select_ln73_5"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:349 %and_ln73_8 = and i1 %and_ln73_6, i1 %icmp_ln73_4

]]></Node>
<StgValue><ssdm name="and_ln73_8"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:350 %xor_ln73_7 = xor i1 %select_ln73_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_7"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:351 %or_ln73_2 = or i1 %tmp_89, i1 %xor_ln73_7

]]></Node>
<StgValue><ssdm name="or_ln73_2"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:352 %xor_ln73_8 = xor i1 %tmp_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_8"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:353 %and_ln73_9 = and i1 %or_ln73_2, i1 %xor_ln73_8

]]></Node>
<StgValue><ssdm name="and_ln73_9"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:354 %and_ln73_10 = and i1 %tmp_89, i1 %select_ln73_5

]]></Node>
<StgValue><ssdm name="and_ln73_10"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:355 %or_ln73_129 = or i1 %and_ln73_8, i1 %and_ln73_10

]]></Node>
<StgValue><ssdm name="or_ln73_129"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:356 %xor_ln73_9 = xor i1 %or_ln73_129, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_9"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:357 %and_ln73_11 = and i1 %tmp_86, i1 %xor_ln73_9

]]></Node>
<StgValue><ssdm name="and_ln73_11"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:358 %select_ln73_6 = select i1 %and_ln73_9, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_6"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:359 %or_ln73_3 = or i1 %and_ln73_9, i1 %and_ln73_11

]]></Node>
<StgValue><ssdm name="or_ln73_3"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:360 %select_ln73_7 = select i1 %or_ln73_3, i24 %select_ln73_6, i24 %add_ln73_1

]]></Node>
<StgValue><ssdm name="select_ln73_7"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:362 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:397 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:432 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:467 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:502 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:537 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_1

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:572 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:607 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:642 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:677 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:712 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:747 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:782 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:817 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3"/></StgValue>
</operation>

<operation id="2771" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="0">
<![CDATA[
for.end92.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:13 %tmp_4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:14 %zext_ln73_68 = zext i12 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln73_68"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:15 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_68

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:16 %tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:17 %zext_ln73_69 = zext i12 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln73_69"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:18 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_69

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:53 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_68

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:54 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_69

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:69 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_68

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:70 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_69

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:85 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_68

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:86 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_69

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:97 %tmp_16 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:98 %zext_ln73_80 = zext i14 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln73_80"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:99 %C_addr = getelementptr i24 %C, i64 0, i64 %zext_ln73_80

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:100 %tmp_17 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:101 %zext_ln73_81 = zext i14 %tmp_17

]]></Node>
<StgValue><ssdm name="zext_ln73_81"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:102 %C_addr_1 = getelementptr i24 %C, i64 0, i64 %zext_ln73_81

]]></Node>
<StgValue><ssdm name="C_addr_1"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:326 %store_ln73 = store i24 %select_ln73_3, i14 %C_addr

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:361 %store_ln73 = store i24 %select_ln73_7, i14 %C_addr_1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:363 %sext_ln73_2 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load

]]></Node>
<StgValue><ssdm name="sext_ln73_2"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:364 %mul_ln73_2 = mul i48 %sext_ln73_2, i48 %conv7_i_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:365 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_2, i32 47

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:366 %trunc_ln73_2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_2, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_2"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:367 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:368 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_2, i32 39

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:369 %zext_ln73_2 = zext i1 %tmp_94

]]></Node>
<StgValue><ssdm name="zext_ln73_2"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:370 %add_ln73_2 = add i24 %trunc_ln73_2, i24 %zext_ln73_2

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:371 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:372 %xor_ln73_10 = xor i1 %tmp_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_10"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:373 %and_ln73_12 = and i1 %tmp_95, i1 %xor_ln73_10

]]></Node>
<StgValue><ssdm name="and_ln73_12"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:374 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_2, i32 40

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:375 %tmp_98 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_2, i32 41

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:376 %icmp_ln73_6 = icmp_eq  i7 %tmp_98, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_6"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:377 %tmp_99 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_2, i32 40

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:378 %icmp_ln73_7 = icmp_eq  i8 %tmp_99, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_7"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:379 %icmp_ln73_8 = icmp_eq  i8 %tmp_99, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_8"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:380 %select_ln73_8 = select i1 %and_ln73_12, i1 %icmp_ln73_7, i1 %icmp_ln73_8

]]></Node>
<StgValue><ssdm name="select_ln73_8"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:381 %xor_ln73_11 = xor i1 %tmp_97, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_11"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:382 %and_ln73_13 = and i1 %icmp_ln73_6, i1 %xor_ln73_11

]]></Node>
<StgValue><ssdm name="and_ln73_13"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:383 %select_ln73_9 = select i1 %and_ln73_12, i1 %and_ln73_13, i1 %icmp_ln73_7

]]></Node>
<StgValue><ssdm name="select_ln73_9"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:384 %and_ln73_14 = and i1 %and_ln73_12, i1 %icmp_ln73_7

]]></Node>
<StgValue><ssdm name="and_ln73_14"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:385 %xor_ln73_12 = xor i1 %select_ln73_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_12"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:386 %or_ln73_4 = or i1 %tmp_96, i1 %xor_ln73_12

]]></Node>
<StgValue><ssdm name="or_ln73_4"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:387 %xor_ln73_13 = xor i1 %tmp_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_13"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:388 %and_ln73_15 = and i1 %or_ln73_4, i1 %xor_ln73_13

]]></Node>
<StgValue><ssdm name="and_ln73_15"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:389 %and_ln73_16 = and i1 %tmp_96, i1 %select_ln73_9

]]></Node>
<StgValue><ssdm name="and_ln73_16"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:390 %or_ln73_130 = or i1 %and_ln73_14, i1 %and_ln73_16

]]></Node>
<StgValue><ssdm name="or_ln73_130"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:391 %xor_ln73_14 = xor i1 %or_ln73_130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_14"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:392 %and_ln73_17 = and i1 %tmp_93, i1 %xor_ln73_14

]]></Node>
<StgValue><ssdm name="and_ln73_17"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:393 %select_ln73_10 = select i1 %and_ln73_15, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_10"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:394 %or_ln73_5 = or i1 %and_ln73_15, i1 %and_ln73_17

]]></Node>
<StgValue><ssdm name="or_ln73_5"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:395 %select_ln73_11 = select i1 %or_ln73_5, i24 %select_ln73_10, i24 %add_ln73_2

]]></Node>
<StgValue><ssdm name="select_ln73_11"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:398 %sext_ln73_3 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load

]]></Node>
<StgValue><ssdm name="sext_ln73_3"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:399 %mul_ln73_3 = mul i48 %sext_ln73_3, i48 %conv7_i_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_3"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:400 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_3, i32 47

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:401 %trunc_ln73_3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_3, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_3"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:402 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:403 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_3, i32 39

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:404 %zext_ln73_3 = zext i1 %tmp_101

]]></Node>
<StgValue><ssdm name="zext_ln73_3"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:405 %add_ln73_3 = add i24 %trunc_ln73_3, i24 %zext_ln73_3

]]></Node>
<StgValue><ssdm name="add_ln73_3"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:406 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_3, i32 23

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:407 %xor_ln73_15 = xor i1 %tmp_103, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_15"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:408 %and_ln73_18 = and i1 %tmp_102, i1 %xor_ln73_15

]]></Node>
<StgValue><ssdm name="and_ln73_18"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:409 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_3, i32 40

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:410 %tmp_105 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_3, i32 41

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:411 %icmp_ln73_9 = icmp_eq  i7 %tmp_105, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_9"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:412 %tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_3, i32 40

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:413 %icmp_ln73_10 = icmp_eq  i8 %tmp_106, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_10"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:414 %icmp_ln73_11 = icmp_eq  i8 %tmp_106, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_11"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:415 %select_ln73_12 = select i1 %and_ln73_18, i1 %icmp_ln73_10, i1 %icmp_ln73_11

]]></Node>
<StgValue><ssdm name="select_ln73_12"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:416 %xor_ln73_16 = xor i1 %tmp_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_16"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:417 %and_ln73_19 = and i1 %icmp_ln73_9, i1 %xor_ln73_16

]]></Node>
<StgValue><ssdm name="and_ln73_19"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:418 %select_ln73_13 = select i1 %and_ln73_18, i1 %and_ln73_19, i1 %icmp_ln73_10

]]></Node>
<StgValue><ssdm name="select_ln73_13"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:419 %and_ln73_20 = and i1 %and_ln73_18, i1 %icmp_ln73_10

]]></Node>
<StgValue><ssdm name="and_ln73_20"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:420 %xor_ln73_17 = xor i1 %select_ln73_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_17"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:421 %or_ln73_6 = or i1 %tmp_103, i1 %xor_ln73_17

]]></Node>
<StgValue><ssdm name="or_ln73_6"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:422 %xor_ln73_18 = xor i1 %tmp_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_18"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:423 %and_ln73_21 = and i1 %or_ln73_6, i1 %xor_ln73_18

]]></Node>
<StgValue><ssdm name="and_ln73_21"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:424 %and_ln73_22 = and i1 %tmp_103, i1 %select_ln73_13

]]></Node>
<StgValue><ssdm name="and_ln73_22"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:425 %or_ln73_131 = or i1 %and_ln73_20, i1 %and_ln73_22

]]></Node>
<StgValue><ssdm name="or_ln73_131"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:426 %xor_ln73_19 = xor i1 %or_ln73_131, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_19"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:427 %and_ln73_23 = and i1 %tmp_100, i1 %xor_ln73_19

]]></Node>
<StgValue><ssdm name="and_ln73_23"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:428 %select_ln73_14 = select i1 %and_ln73_21, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_14"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:429 %or_ln73_7 = or i1 %and_ln73_21, i1 %and_ln73_23

]]></Node>
<StgValue><ssdm name="or_ln73_7"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:430 %select_ln73_15 = select i1 %or_ln73_7, i24 %select_ln73_14, i24 %add_ln73_3

]]></Node>
<StgValue><ssdm name="select_ln73_15"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:572 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:607 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:642 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:677 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_2

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:712 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:747 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:782 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:817 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_3

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:852 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:887 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:922 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:957 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:992 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1027 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1062 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1097 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:19 %tmp_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:20 %zext_ln73_70 = zext i12 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln73_70"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:21 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:22 %tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:23 %zext_ln73_71 = zext i12 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln73_71"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_71

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:55 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:56 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_71

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:71 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:72 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_71

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:87 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:88 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_71

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:103 %tmp_18 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 2

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:104 %zext_ln73_82 = zext i14 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln73_82"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:105 %C_addr_2 = getelementptr i24 %C, i64 0, i64 %zext_ln73_82

]]></Node>
<StgValue><ssdm name="C_addr_2"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:106 %tmp_19 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:107 %zext_ln73_83 = zext i14 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln73_83"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:108 %C_addr_3 = getelementptr i24 %C, i64 0, i64 %zext_ln73_83

]]></Node>
<StgValue><ssdm name="C_addr_3"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:396 %store_ln73 = store i24 %select_ln73_11, i14 %C_addr_2

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:431 %store_ln73 = store i24 %select_ln73_15, i14 %C_addr_3

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:433 %sext_ln73_4 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_1

]]></Node>
<StgValue><ssdm name="sext_ln73_4"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:434 %mul_ln73_4 = mul i48 %sext_ln73_4, i48 %conv7_i_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_4"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:435 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_4, i32 47

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:436 %trunc_ln73_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_4, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_4"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:437 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:438 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_4, i32 39

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:439 %zext_ln73_4 = zext i1 %tmp_108

]]></Node>
<StgValue><ssdm name="zext_ln73_4"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:440 %add_ln73_4 = add i24 %trunc_ln73_4, i24 %zext_ln73_4

]]></Node>
<StgValue><ssdm name="add_ln73_4"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:441 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_4, i32 23

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:442 %xor_ln73_20 = xor i1 %tmp_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_20"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:443 %and_ln73_24 = and i1 %tmp_109, i1 %xor_ln73_20

]]></Node>
<StgValue><ssdm name="and_ln73_24"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:444 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_4, i32 40

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:445 %tmp_112 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_4, i32 41

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:446 %icmp_ln73_12 = icmp_eq  i7 %tmp_112, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_12"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:447 %tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_4, i32 40

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:448 %icmp_ln73_13 = icmp_eq  i8 %tmp_113, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_13"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:449 %icmp_ln73_14 = icmp_eq  i8 %tmp_113, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_14"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:450 %select_ln73_16 = select i1 %and_ln73_24, i1 %icmp_ln73_13, i1 %icmp_ln73_14

]]></Node>
<StgValue><ssdm name="select_ln73_16"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:451 %xor_ln73_21 = xor i1 %tmp_111, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_21"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:452 %and_ln73_25 = and i1 %icmp_ln73_12, i1 %xor_ln73_21

]]></Node>
<StgValue><ssdm name="and_ln73_25"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:453 %select_ln73_17 = select i1 %and_ln73_24, i1 %and_ln73_25, i1 %icmp_ln73_13

]]></Node>
<StgValue><ssdm name="select_ln73_17"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:454 %and_ln73_26 = and i1 %and_ln73_24, i1 %icmp_ln73_13

]]></Node>
<StgValue><ssdm name="and_ln73_26"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:455 %xor_ln73_22 = xor i1 %select_ln73_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_22"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:456 %or_ln73_8 = or i1 %tmp_110, i1 %xor_ln73_22

]]></Node>
<StgValue><ssdm name="or_ln73_8"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:457 %xor_ln73_23 = xor i1 %tmp_107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_23"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:458 %and_ln73_27 = and i1 %or_ln73_8, i1 %xor_ln73_23

]]></Node>
<StgValue><ssdm name="and_ln73_27"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:459 %and_ln73_28 = and i1 %tmp_110, i1 %select_ln73_17

]]></Node>
<StgValue><ssdm name="and_ln73_28"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:460 %or_ln73_132 = or i1 %and_ln73_26, i1 %and_ln73_28

]]></Node>
<StgValue><ssdm name="or_ln73_132"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:461 %xor_ln73_24 = xor i1 %or_ln73_132, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_24"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:462 %and_ln73_29 = and i1 %tmp_107, i1 %xor_ln73_24

]]></Node>
<StgValue><ssdm name="and_ln73_29"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:463 %select_ln73_18 = select i1 %and_ln73_27, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_18"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:464 %or_ln73_9 = or i1 %and_ln73_27, i1 %and_ln73_29

]]></Node>
<StgValue><ssdm name="or_ln73_9"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:465 %select_ln73_19 = select i1 %or_ln73_9, i24 %select_ln73_18, i24 %add_ln73_4

]]></Node>
<StgValue><ssdm name="select_ln73_19"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:468 %sext_ln73_5 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_1

]]></Node>
<StgValue><ssdm name="sext_ln73_5"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:469 %mul_ln73_5 = mul i48 %sext_ln73_5, i48 %conv7_i_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_5"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:470 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_5, i32 47

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:471 %trunc_ln73_5 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_5, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_5"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:472 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:473 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_5, i32 39

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:474 %zext_ln73_5 = zext i1 %tmp_115

]]></Node>
<StgValue><ssdm name="zext_ln73_5"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:475 %add_ln73_5 = add i24 %trunc_ln73_5, i24 %zext_ln73_5

]]></Node>
<StgValue><ssdm name="add_ln73_5"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:476 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_5, i32 23

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:477 %xor_ln73_25 = xor i1 %tmp_117, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_25"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:478 %and_ln73_30 = and i1 %tmp_116, i1 %xor_ln73_25

]]></Node>
<StgValue><ssdm name="and_ln73_30"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:479 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_5, i32 40

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:480 %tmp_119 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_5, i32 41

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:481 %icmp_ln73_15 = icmp_eq  i7 %tmp_119, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_15"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:482 %tmp_120 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_5, i32 40

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:483 %icmp_ln73_16 = icmp_eq  i8 %tmp_120, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_16"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:484 %icmp_ln73_17 = icmp_eq  i8 %tmp_120, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_17"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:485 %select_ln73_20 = select i1 %and_ln73_30, i1 %icmp_ln73_16, i1 %icmp_ln73_17

]]></Node>
<StgValue><ssdm name="select_ln73_20"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:486 %xor_ln73_26 = xor i1 %tmp_118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_26"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:487 %and_ln73_31 = and i1 %icmp_ln73_15, i1 %xor_ln73_26

]]></Node>
<StgValue><ssdm name="and_ln73_31"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:488 %select_ln73_21 = select i1 %and_ln73_30, i1 %and_ln73_31, i1 %icmp_ln73_16

]]></Node>
<StgValue><ssdm name="select_ln73_21"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:489 %and_ln73_32 = and i1 %and_ln73_30, i1 %icmp_ln73_16

]]></Node>
<StgValue><ssdm name="and_ln73_32"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:490 %xor_ln73_27 = xor i1 %select_ln73_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_27"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:491 %or_ln73_10 = or i1 %tmp_117, i1 %xor_ln73_27

]]></Node>
<StgValue><ssdm name="or_ln73_10"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:492 %xor_ln73_28 = xor i1 %tmp_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_28"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:493 %and_ln73_33 = and i1 %or_ln73_10, i1 %xor_ln73_28

]]></Node>
<StgValue><ssdm name="and_ln73_33"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:494 %and_ln73_34 = and i1 %tmp_117, i1 %select_ln73_21

]]></Node>
<StgValue><ssdm name="and_ln73_34"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:495 %or_ln73_133 = or i1 %and_ln73_32, i1 %and_ln73_34

]]></Node>
<StgValue><ssdm name="or_ln73_133"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:496 %xor_ln73_29 = xor i1 %or_ln73_133, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_29"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:497 %and_ln73_35 = and i1 %tmp_114, i1 %xor_ln73_29

]]></Node>
<StgValue><ssdm name="and_ln73_35"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:498 %select_ln73_22 = select i1 %and_ln73_33, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_22"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:499 %or_ln73_11 = or i1 %and_ln73_33, i1 %and_ln73_35

]]></Node>
<StgValue><ssdm name="or_ln73_11"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:500 %select_ln73_23 = select i1 %or_ln73_11, i24 %select_ln73_22, i24 %add_ln73_5

]]></Node>
<StgValue><ssdm name="select_ln73_23"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:852 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:887 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:922 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:957 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_4

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:992 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1027 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1062 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1097 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_5

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1132 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1167 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1202 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1237 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1272 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1307 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1342 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1377 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:25 %tmp_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:26 %zext_ln73_72 = zext i12 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln73_72"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:27 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_72

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:28 %tmp_9 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 9

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:29 %zext_ln73_73 = zext i12 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln73_73"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:30 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_73

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:57 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_72

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:58 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_73

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:73 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_72

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:74 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_73

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:89 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_72

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:90 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_73

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:109 %tmp_20 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 4

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:110 %zext_ln73_84 = zext i14 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln73_84"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:111 %C_addr_4 = getelementptr i24 %C, i64 0, i64 %zext_ln73_84

]]></Node>
<StgValue><ssdm name="C_addr_4"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:112 %tmp_21 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 5

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:113 %zext_ln73_85 = zext i14 %tmp_21

]]></Node>
<StgValue><ssdm name="zext_ln73_85"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:114 %C_addr_5 = getelementptr i24 %C, i64 0, i64 %zext_ln73_85

]]></Node>
<StgValue><ssdm name="C_addr_5"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:466 %store_ln73 = store i24 %select_ln73_19, i14 %C_addr_4

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:501 %store_ln73 = store i24 %select_ln73_23, i14 %C_addr_5

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:503 %sext_ln73_6 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_1

]]></Node>
<StgValue><ssdm name="sext_ln73_6"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:504 %mul_ln73_6 = mul i48 %sext_ln73_6, i48 %conv7_i_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_6"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:505 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_6, i32 47

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:506 %trunc_ln73_6 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_6, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_6"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:507 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:508 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_6, i32 39

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:509 %zext_ln73_6 = zext i1 %tmp_122

]]></Node>
<StgValue><ssdm name="zext_ln73_6"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:510 %add_ln73_6 = add i24 %trunc_ln73_6, i24 %zext_ln73_6

]]></Node>
<StgValue><ssdm name="add_ln73_6"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:511 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_6, i32 23

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:512 %xor_ln73_30 = xor i1 %tmp_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_30"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:513 %and_ln73_36 = and i1 %tmp_123, i1 %xor_ln73_30

]]></Node>
<StgValue><ssdm name="and_ln73_36"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:514 %tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_6, i32 40

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:515 %tmp_126 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_6, i32 41

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:516 %icmp_ln73_18 = icmp_eq  i7 %tmp_126, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_18"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:517 %tmp_127 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_6, i32 40

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:518 %icmp_ln73_19 = icmp_eq  i8 %tmp_127, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_19"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:519 %icmp_ln73_20 = icmp_eq  i8 %tmp_127, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_20"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:520 %select_ln73_24 = select i1 %and_ln73_36, i1 %icmp_ln73_19, i1 %icmp_ln73_20

]]></Node>
<StgValue><ssdm name="select_ln73_24"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:521 %xor_ln73_31 = xor i1 %tmp_125, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_31"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:522 %and_ln73_37 = and i1 %icmp_ln73_18, i1 %xor_ln73_31

]]></Node>
<StgValue><ssdm name="and_ln73_37"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:523 %select_ln73_25 = select i1 %and_ln73_36, i1 %and_ln73_37, i1 %icmp_ln73_19

]]></Node>
<StgValue><ssdm name="select_ln73_25"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:524 %and_ln73_38 = and i1 %and_ln73_36, i1 %icmp_ln73_19

]]></Node>
<StgValue><ssdm name="and_ln73_38"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:525 %xor_ln73_32 = xor i1 %select_ln73_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_32"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:526 %or_ln73_12 = or i1 %tmp_124, i1 %xor_ln73_32

]]></Node>
<StgValue><ssdm name="or_ln73_12"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:527 %xor_ln73_33 = xor i1 %tmp_121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_33"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:528 %and_ln73_39 = and i1 %or_ln73_12, i1 %xor_ln73_33

]]></Node>
<StgValue><ssdm name="and_ln73_39"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:529 %and_ln73_40 = and i1 %tmp_124, i1 %select_ln73_25

]]></Node>
<StgValue><ssdm name="and_ln73_40"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:530 %or_ln73_134 = or i1 %and_ln73_38, i1 %and_ln73_40

]]></Node>
<StgValue><ssdm name="or_ln73_134"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:531 %xor_ln73_34 = xor i1 %or_ln73_134, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_34"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:532 %and_ln73_41 = and i1 %tmp_121, i1 %xor_ln73_34

]]></Node>
<StgValue><ssdm name="and_ln73_41"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:533 %select_ln73_26 = select i1 %and_ln73_39, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_26"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:534 %or_ln73_13 = or i1 %and_ln73_39, i1 %and_ln73_41

]]></Node>
<StgValue><ssdm name="or_ln73_13"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:535 %select_ln73_27 = select i1 %or_ln73_13, i24 %select_ln73_26, i24 %add_ln73_6

]]></Node>
<StgValue><ssdm name="select_ln73_27"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:538 %sext_ln73_7 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_1

]]></Node>
<StgValue><ssdm name="sext_ln73_7"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:539 %mul_ln73_7 = mul i48 %sext_ln73_7, i48 %conv7_i_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_7"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:540 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_7, i32 47

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:541 %trunc_ln73_7 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_7, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_7"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:542 %tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:543 %tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_7, i32 39

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:544 %zext_ln73_7 = zext i1 %tmp_129

]]></Node>
<StgValue><ssdm name="zext_ln73_7"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:545 %add_ln73_7 = add i24 %trunc_ln73_7, i24 %zext_ln73_7

]]></Node>
<StgValue><ssdm name="add_ln73_7"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:546 %tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:547 %xor_ln73_35 = xor i1 %tmp_131, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_35"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:548 %and_ln73_42 = and i1 %tmp_130, i1 %xor_ln73_35

]]></Node>
<StgValue><ssdm name="and_ln73_42"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:549 %tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_7, i32 40

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:550 %tmp_133 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_7, i32 41

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:551 %icmp_ln73_21 = icmp_eq  i7 %tmp_133, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_21"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:552 %tmp_134 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_7, i32 40

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:553 %icmp_ln73_22 = icmp_eq  i8 %tmp_134, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_22"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:554 %icmp_ln73_23 = icmp_eq  i8 %tmp_134, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_23"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:555 %select_ln73_28 = select i1 %and_ln73_42, i1 %icmp_ln73_22, i1 %icmp_ln73_23

]]></Node>
<StgValue><ssdm name="select_ln73_28"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:556 %xor_ln73_36 = xor i1 %tmp_132, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_36"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:557 %and_ln73_43 = and i1 %icmp_ln73_21, i1 %xor_ln73_36

]]></Node>
<StgValue><ssdm name="and_ln73_43"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:558 %select_ln73_29 = select i1 %and_ln73_42, i1 %and_ln73_43, i1 %icmp_ln73_22

]]></Node>
<StgValue><ssdm name="select_ln73_29"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:559 %and_ln73_44 = and i1 %and_ln73_42, i1 %icmp_ln73_22

]]></Node>
<StgValue><ssdm name="and_ln73_44"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:560 %xor_ln73_37 = xor i1 %select_ln73_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_37"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:561 %or_ln73_14 = or i1 %tmp_131, i1 %xor_ln73_37

]]></Node>
<StgValue><ssdm name="or_ln73_14"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:562 %xor_ln73_38 = xor i1 %tmp_128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_38"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:563 %and_ln73_45 = and i1 %or_ln73_14, i1 %xor_ln73_38

]]></Node>
<StgValue><ssdm name="and_ln73_45"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:564 %and_ln73_46 = and i1 %tmp_131, i1 %select_ln73_29

]]></Node>
<StgValue><ssdm name="and_ln73_46"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:565 %or_ln73_135 = or i1 %and_ln73_44, i1 %and_ln73_46

]]></Node>
<StgValue><ssdm name="or_ln73_135"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:566 %xor_ln73_39 = xor i1 %or_ln73_135, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_39"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:567 %and_ln73_47 = and i1 %tmp_128, i1 %xor_ln73_39

]]></Node>
<StgValue><ssdm name="and_ln73_47"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:568 %select_ln73_30 = select i1 %and_ln73_45, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_30"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:569 %or_ln73_15 = or i1 %and_ln73_45, i1 %and_ln73_47

]]></Node>
<StgValue><ssdm name="or_ln73_15"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:570 %select_ln73_31 = select i1 %or_ln73_15, i24 %select_ln73_30, i24 %add_ln73_7

]]></Node>
<StgValue><ssdm name="select_ln73_31"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1132 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1167 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1202 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1237 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_6

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1272 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1307 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1342 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1377 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_7

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1412 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1447 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1482 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1517 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1552 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1587 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1622 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1657 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="595" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:31 %tmp_10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 10

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:32 %zext_ln73_74 = zext i12 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln73_74"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:33 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_74

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:34 %tmp_11 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 11

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:35 %zext_ln73_75 = zext i12 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln73_75"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:36 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_75

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:59 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_74

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:60 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_75

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:75 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_74

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:76 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_75

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:91 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_74

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:92 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_75

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:115 %tmp_22 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 6

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:116 %zext_ln73_86 = zext i14 %tmp_22

]]></Node>
<StgValue><ssdm name="zext_ln73_86"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:117 %C_addr_6 = getelementptr i24 %C, i64 0, i64 %zext_ln73_86

]]></Node>
<StgValue><ssdm name="C_addr_6"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:118 %tmp_23 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 7

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:119 %zext_ln73_87 = zext i14 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln73_87"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:120 %C_addr_7 = getelementptr i24 %C, i64 0, i64 %zext_ln73_87

]]></Node>
<StgValue><ssdm name="C_addr_7"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:536 %store_ln73 = store i24 %select_ln73_27, i14 %C_addr_6

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:571 %store_ln73 = store i24 %select_ln73_31, i14 %C_addr_7

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:573 %sext_ln73_8 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_2

]]></Node>
<StgValue><ssdm name="sext_ln73_8"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:574 %mul_ln73_8 = mul i48 %sext_ln73_8, i48 %conv7_i_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_8"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:575 %tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_8, i32 47

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:576 %trunc_ln73_8 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_8, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_8"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:577 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:578 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:579 %zext_ln73_8 = zext i1 %tmp_136

]]></Node>
<StgValue><ssdm name="zext_ln73_8"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:580 %add_ln73_8 = add i24 %trunc_ln73_8, i24 %zext_ln73_8

]]></Node>
<StgValue><ssdm name="add_ln73_8"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:581 %tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:582 %xor_ln73_40 = xor i1 %tmp_138, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_40"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:583 %and_ln73_48 = and i1 %tmp_137, i1 %xor_ln73_40

]]></Node>
<StgValue><ssdm name="and_ln73_48"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:584 %tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_8, i32 40

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:585 %tmp_140 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_8, i32 41

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:586 %icmp_ln73_24 = icmp_eq  i7 %tmp_140, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_24"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:587 %tmp_141 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_8, i32 40

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:588 %icmp_ln73_25 = icmp_eq  i8 %tmp_141, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_25"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:589 %icmp_ln73_26 = icmp_eq  i8 %tmp_141, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_26"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:590 %select_ln73_32 = select i1 %and_ln73_48, i1 %icmp_ln73_25, i1 %icmp_ln73_26

]]></Node>
<StgValue><ssdm name="select_ln73_32"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:591 %xor_ln73_41 = xor i1 %tmp_139, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_41"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:592 %and_ln73_49 = and i1 %icmp_ln73_24, i1 %xor_ln73_41

]]></Node>
<StgValue><ssdm name="and_ln73_49"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:593 %select_ln73_33 = select i1 %and_ln73_48, i1 %and_ln73_49, i1 %icmp_ln73_25

]]></Node>
<StgValue><ssdm name="select_ln73_33"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:594 %and_ln73_50 = and i1 %and_ln73_48, i1 %icmp_ln73_25

]]></Node>
<StgValue><ssdm name="and_ln73_50"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:595 %xor_ln73_42 = xor i1 %select_ln73_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_42"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:596 %or_ln73_16 = or i1 %tmp_138, i1 %xor_ln73_42

]]></Node>
<StgValue><ssdm name="or_ln73_16"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:597 %xor_ln73_43 = xor i1 %tmp_135, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_43"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:598 %and_ln73_51 = and i1 %or_ln73_16, i1 %xor_ln73_43

]]></Node>
<StgValue><ssdm name="and_ln73_51"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:599 %and_ln73_52 = and i1 %tmp_138, i1 %select_ln73_33

]]></Node>
<StgValue><ssdm name="and_ln73_52"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:600 %or_ln73_136 = or i1 %and_ln73_50, i1 %and_ln73_52

]]></Node>
<StgValue><ssdm name="or_ln73_136"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:601 %xor_ln73_44 = xor i1 %or_ln73_136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_44"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:602 %and_ln73_53 = and i1 %tmp_135, i1 %xor_ln73_44

]]></Node>
<StgValue><ssdm name="and_ln73_53"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:603 %select_ln73_34 = select i1 %and_ln73_51, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_34"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:604 %or_ln73_17 = or i1 %and_ln73_51, i1 %and_ln73_53

]]></Node>
<StgValue><ssdm name="or_ln73_17"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:605 %select_ln73_35 = select i1 %or_ln73_17, i24 %select_ln73_34, i24 %add_ln73_8

]]></Node>
<StgValue><ssdm name="select_ln73_35"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:608 %sext_ln73_9 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_2

]]></Node>
<StgValue><ssdm name="sext_ln73_9"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:609 %mul_ln73_9 = mul i48 %sext_ln73_9, i48 %conv7_i_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_9"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:610 %tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_9, i32 47

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:611 %trunc_ln73_9 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_9, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_9"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:612 %tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_9, i32 15

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:613 %tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_9, i32 39

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:614 %zext_ln73_9 = zext i1 %tmp_143

]]></Node>
<StgValue><ssdm name="zext_ln73_9"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:615 %add_ln73_9 = add i24 %trunc_ln73_9, i24 %zext_ln73_9

]]></Node>
<StgValue><ssdm name="add_ln73_9"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:616 %tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:617 %xor_ln73_45 = xor i1 %tmp_145, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_45"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:618 %and_ln73_54 = and i1 %tmp_144, i1 %xor_ln73_45

]]></Node>
<StgValue><ssdm name="and_ln73_54"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:619 %tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_9, i32 40

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:620 %tmp_147 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_9, i32 41

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:621 %icmp_ln73_27 = icmp_eq  i7 %tmp_147, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_27"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:622 %tmp_148 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_9, i32 40

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:623 %icmp_ln73_28 = icmp_eq  i8 %tmp_148, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_28"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:624 %icmp_ln73_29 = icmp_eq  i8 %tmp_148, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_29"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:625 %select_ln73_36 = select i1 %and_ln73_54, i1 %icmp_ln73_28, i1 %icmp_ln73_29

]]></Node>
<StgValue><ssdm name="select_ln73_36"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:626 %xor_ln73_46 = xor i1 %tmp_146, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_46"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:627 %and_ln73_55 = and i1 %icmp_ln73_27, i1 %xor_ln73_46

]]></Node>
<StgValue><ssdm name="and_ln73_55"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:628 %select_ln73_37 = select i1 %and_ln73_54, i1 %and_ln73_55, i1 %icmp_ln73_28

]]></Node>
<StgValue><ssdm name="select_ln73_37"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:629 %and_ln73_56 = and i1 %and_ln73_54, i1 %icmp_ln73_28

]]></Node>
<StgValue><ssdm name="and_ln73_56"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:630 %xor_ln73_47 = xor i1 %select_ln73_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_47"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:631 %or_ln73_18 = or i1 %tmp_145, i1 %xor_ln73_47

]]></Node>
<StgValue><ssdm name="or_ln73_18"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:632 %xor_ln73_48 = xor i1 %tmp_142, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_48"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:633 %and_ln73_57 = and i1 %or_ln73_18, i1 %xor_ln73_48

]]></Node>
<StgValue><ssdm name="and_ln73_57"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:634 %and_ln73_58 = and i1 %tmp_145, i1 %select_ln73_37

]]></Node>
<StgValue><ssdm name="and_ln73_58"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:635 %or_ln73_137 = or i1 %and_ln73_56, i1 %and_ln73_58

]]></Node>
<StgValue><ssdm name="or_ln73_137"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:636 %xor_ln73_49 = xor i1 %or_ln73_137, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_49"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:637 %and_ln73_59 = and i1 %tmp_142, i1 %xor_ln73_49

]]></Node>
<StgValue><ssdm name="and_ln73_59"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:638 %select_ln73_38 = select i1 %and_ln73_57, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_38"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:639 %or_ln73_19 = or i1 %and_ln73_57, i1 %and_ln73_59

]]></Node>
<StgValue><ssdm name="or_ln73_19"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:640 %select_ln73_39 = select i1 %or_ln73_19, i24 %select_ln73_38, i24 %add_ln73_9

]]></Node>
<StgValue><ssdm name="select_ln73_39"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1412 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1447 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1482 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1517 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_8

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1552 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1587 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1622 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1657 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_9

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1692 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1727 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1762 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1797 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1832 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1867 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1902 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1937 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="697" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:37 %tmp_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="698" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:38 %zext_ln73_76 = zext i12 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln73_76"/></StgValue>
</operation>

<operation id="699" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:39 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_76

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12"/></StgValue>
</operation>

<operation id="700" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:40 %tmp_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="701" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:41 %zext_ln73_77 = zext i12 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln73_77"/></StgValue>
</operation>

<operation id="702" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:42 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_77

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13"/></StgValue>
</operation>

<operation id="703" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:61 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_76

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12"/></StgValue>
</operation>

<operation id="704" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:62 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_77

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13"/></StgValue>
</operation>

<operation id="705" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:77 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_76

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12"/></StgValue>
</operation>

<operation id="706" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:78 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_77

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13"/></StgValue>
</operation>

<operation id="707" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:93 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_76

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12"/></StgValue>
</operation>

<operation id="708" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:94 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_77

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13"/></StgValue>
</operation>

<operation id="709" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:121 %tmp_24 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 8

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="710" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:122 %zext_ln73_88 = zext i14 %tmp_24

]]></Node>
<StgValue><ssdm name="zext_ln73_88"/></StgValue>
</operation>

<operation id="711" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:123 %C_addr_8 = getelementptr i24 %C, i64 0, i64 %zext_ln73_88

]]></Node>
<StgValue><ssdm name="C_addr_8"/></StgValue>
</operation>

<operation id="712" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:124 %tmp_25 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 9

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="713" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:125 %zext_ln73_89 = zext i14 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln73_89"/></StgValue>
</operation>

<operation id="714" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:126 %C_addr_9 = getelementptr i24 %C, i64 0, i64 %zext_ln73_89

]]></Node>
<StgValue><ssdm name="C_addr_9"/></StgValue>
</operation>

<operation id="715" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:606 %store_ln73 = store i24 %select_ln73_35, i14 %C_addr_8

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="716" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:641 %store_ln73 = store i24 %select_ln73_39, i14 %C_addr_9

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="717" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:643 %sext_ln73_10 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_2

]]></Node>
<StgValue><ssdm name="sext_ln73_10"/></StgValue>
</operation>

<operation id="718" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:644 %mul_ln73_10 = mul i48 %sext_ln73_10, i48 %conv7_i_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_10"/></StgValue>
</operation>

<operation id="719" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:645 %tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_10, i32 47

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="720" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:646 %trunc_ln73_s = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_10, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_s"/></StgValue>
</operation>

<operation id="721" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:647 %tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="722" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:648 %tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_10, i32 39

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="723" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:649 %zext_ln73_10 = zext i1 %tmp_150

]]></Node>
<StgValue><ssdm name="zext_ln73_10"/></StgValue>
</operation>

<operation id="724" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:650 %add_ln73_10 = add i24 %trunc_ln73_s, i24 %zext_ln73_10

]]></Node>
<StgValue><ssdm name="add_ln73_10"/></StgValue>
</operation>

<operation id="725" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:651 %tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_10, i32 23

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="726" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:652 %xor_ln73_50 = xor i1 %tmp_152, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_50"/></StgValue>
</operation>

<operation id="727" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:653 %and_ln73_60 = and i1 %tmp_151, i1 %xor_ln73_50

]]></Node>
<StgValue><ssdm name="and_ln73_60"/></StgValue>
</operation>

<operation id="728" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:654 %tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_10, i32 40

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="729" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:655 %tmp_154 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_10, i32 41

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="730" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:656 %icmp_ln73_30 = icmp_eq  i7 %tmp_154, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_30"/></StgValue>
</operation>

<operation id="731" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:657 %tmp_155 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_10, i32 40

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="732" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:658 %icmp_ln73_31 = icmp_eq  i8 %tmp_155, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_31"/></StgValue>
</operation>

<operation id="733" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:659 %icmp_ln73_32 = icmp_eq  i8 %tmp_155, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_32"/></StgValue>
</operation>

<operation id="734" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:660 %select_ln73_40 = select i1 %and_ln73_60, i1 %icmp_ln73_31, i1 %icmp_ln73_32

]]></Node>
<StgValue><ssdm name="select_ln73_40"/></StgValue>
</operation>

<operation id="735" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:661 %xor_ln73_51 = xor i1 %tmp_153, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_51"/></StgValue>
</operation>

<operation id="736" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:662 %and_ln73_61 = and i1 %icmp_ln73_30, i1 %xor_ln73_51

]]></Node>
<StgValue><ssdm name="and_ln73_61"/></StgValue>
</operation>

<operation id="737" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:663 %select_ln73_41 = select i1 %and_ln73_60, i1 %and_ln73_61, i1 %icmp_ln73_31

]]></Node>
<StgValue><ssdm name="select_ln73_41"/></StgValue>
</operation>

<operation id="738" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:664 %and_ln73_62 = and i1 %and_ln73_60, i1 %icmp_ln73_31

]]></Node>
<StgValue><ssdm name="and_ln73_62"/></StgValue>
</operation>

<operation id="739" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:665 %xor_ln73_52 = xor i1 %select_ln73_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_52"/></StgValue>
</operation>

<operation id="740" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:666 %or_ln73_20 = or i1 %tmp_152, i1 %xor_ln73_52

]]></Node>
<StgValue><ssdm name="or_ln73_20"/></StgValue>
</operation>

<operation id="741" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:667 %xor_ln73_53 = xor i1 %tmp_149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_53"/></StgValue>
</operation>

<operation id="742" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:668 %and_ln73_63 = and i1 %or_ln73_20, i1 %xor_ln73_53

]]></Node>
<StgValue><ssdm name="and_ln73_63"/></StgValue>
</operation>

<operation id="743" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:669 %and_ln73_64 = and i1 %tmp_152, i1 %select_ln73_41

]]></Node>
<StgValue><ssdm name="and_ln73_64"/></StgValue>
</operation>

<operation id="744" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:670 %or_ln73_138 = or i1 %and_ln73_62, i1 %and_ln73_64

]]></Node>
<StgValue><ssdm name="or_ln73_138"/></StgValue>
</operation>

<operation id="745" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:671 %xor_ln73_54 = xor i1 %or_ln73_138, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_54"/></StgValue>
</operation>

<operation id="746" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:672 %and_ln73_65 = and i1 %tmp_149, i1 %xor_ln73_54

]]></Node>
<StgValue><ssdm name="and_ln73_65"/></StgValue>
</operation>

<operation id="747" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:673 %select_ln73_42 = select i1 %and_ln73_63, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_42"/></StgValue>
</operation>

<operation id="748" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:674 %or_ln73_21 = or i1 %and_ln73_63, i1 %and_ln73_65

]]></Node>
<StgValue><ssdm name="or_ln73_21"/></StgValue>
</operation>

<operation id="749" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:675 %select_ln73_43 = select i1 %or_ln73_21, i24 %select_ln73_42, i24 %add_ln73_10

]]></Node>
<StgValue><ssdm name="select_ln73_43"/></StgValue>
</operation>

<operation id="750" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:678 %sext_ln73_11 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_2

]]></Node>
<StgValue><ssdm name="sext_ln73_11"/></StgValue>
</operation>

<operation id="751" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:679 %mul_ln73_11 = mul i48 %sext_ln73_11, i48 %conv7_i_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_11"/></StgValue>
</operation>

<operation id="752" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:680 %tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_11, i32 47

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="753" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:681 %trunc_ln73_10 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_11, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_10"/></StgValue>
</operation>

<operation id="754" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:682 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_11, i32 15

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="755" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:683 %tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_11, i32 39

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="756" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:684 %zext_ln73_11 = zext i1 %tmp_157

]]></Node>
<StgValue><ssdm name="zext_ln73_11"/></StgValue>
</operation>

<operation id="757" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:685 %add_ln73_11 = add i24 %trunc_ln73_10, i24 %zext_ln73_11

]]></Node>
<StgValue><ssdm name="add_ln73_11"/></StgValue>
</operation>

<operation id="758" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:686 %tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_11, i32 23

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="759" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:687 %xor_ln73_55 = xor i1 %tmp_159, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_55"/></StgValue>
</operation>

<operation id="760" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:688 %and_ln73_66 = and i1 %tmp_158, i1 %xor_ln73_55

]]></Node>
<StgValue><ssdm name="and_ln73_66"/></StgValue>
</operation>

<operation id="761" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:689 %tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_11, i32 40

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="762" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:690 %tmp_161 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_11, i32 41

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="763" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:691 %icmp_ln73_33 = icmp_eq  i7 %tmp_161, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_33"/></StgValue>
</operation>

<operation id="764" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:692 %tmp_162 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_11, i32 40

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="765" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:693 %icmp_ln73_34 = icmp_eq  i8 %tmp_162, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_34"/></StgValue>
</operation>

<operation id="766" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:694 %icmp_ln73_35 = icmp_eq  i8 %tmp_162, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_35"/></StgValue>
</operation>

<operation id="767" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:695 %select_ln73_44 = select i1 %and_ln73_66, i1 %icmp_ln73_34, i1 %icmp_ln73_35

]]></Node>
<StgValue><ssdm name="select_ln73_44"/></StgValue>
</operation>

<operation id="768" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:696 %xor_ln73_56 = xor i1 %tmp_160, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_56"/></StgValue>
</operation>

<operation id="769" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:697 %and_ln73_67 = and i1 %icmp_ln73_33, i1 %xor_ln73_56

]]></Node>
<StgValue><ssdm name="and_ln73_67"/></StgValue>
</operation>

<operation id="770" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:698 %select_ln73_45 = select i1 %and_ln73_66, i1 %and_ln73_67, i1 %icmp_ln73_34

]]></Node>
<StgValue><ssdm name="select_ln73_45"/></StgValue>
</operation>

<operation id="771" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:699 %and_ln73_68 = and i1 %and_ln73_66, i1 %icmp_ln73_34

]]></Node>
<StgValue><ssdm name="and_ln73_68"/></StgValue>
</operation>

<operation id="772" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:700 %xor_ln73_57 = xor i1 %select_ln73_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_57"/></StgValue>
</operation>

<operation id="773" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:701 %or_ln73_22 = or i1 %tmp_159, i1 %xor_ln73_57

]]></Node>
<StgValue><ssdm name="or_ln73_22"/></StgValue>
</operation>

<operation id="774" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:702 %xor_ln73_58 = xor i1 %tmp_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_58"/></StgValue>
</operation>

<operation id="775" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:703 %and_ln73_69 = and i1 %or_ln73_22, i1 %xor_ln73_58

]]></Node>
<StgValue><ssdm name="and_ln73_69"/></StgValue>
</operation>

<operation id="776" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:704 %and_ln73_70 = and i1 %tmp_159, i1 %select_ln73_45

]]></Node>
<StgValue><ssdm name="and_ln73_70"/></StgValue>
</operation>

<operation id="777" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:705 %or_ln73_139 = or i1 %and_ln73_68, i1 %and_ln73_70

]]></Node>
<StgValue><ssdm name="or_ln73_139"/></StgValue>
</operation>

<operation id="778" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:706 %xor_ln73_59 = xor i1 %or_ln73_139, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_59"/></StgValue>
</operation>

<operation id="779" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:707 %and_ln73_71 = and i1 %tmp_156, i1 %xor_ln73_59

]]></Node>
<StgValue><ssdm name="and_ln73_71"/></StgValue>
</operation>

<operation id="780" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:708 %select_ln73_46 = select i1 %and_ln73_69, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_46"/></StgValue>
</operation>

<operation id="781" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:709 %or_ln73_23 = or i1 %and_ln73_69, i1 %and_ln73_71

]]></Node>
<StgValue><ssdm name="or_ln73_23"/></StgValue>
</operation>

<operation id="782" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:710 %select_ln73_47 = select i1 %or_ln73_23, i24 %select_ln73_46, i24 %add_ln73_11

]]></Node>
<StgValue><ssdm name="select_ln73_47"/></StgValue>
</operation>

<operation id="783" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1692 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10"/></StgValue>
</operation>

<operation id="784" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1727 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10"/></StgValue>
</operation>

<operation id="785" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1762 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10"/></StgValue>
</operation>

<operation id="786" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1797 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_10

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10"/></StgValue>
</operation>

<operation id="787" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1832 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11"/></StgValue>
</operation>

<operation id="788" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1867 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11"/></StgValue>
</operation>

<operation id="789" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1902 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11"/></StgValue>
</operation>

<operation id="790" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1937 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_11

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11"/></StgValue>
</operation>

<operation id="791" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1972 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12"/></StgValue>
</operation>

<operation id="792" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2007 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12"/></StgValue>
</operation>

<operation id="793" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2042 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12"/></StgValue>
</operation>

<operation id="794" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2077 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12"/></StgValue>
</operation>

<operation id="795" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2112 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13"/></StgValue>
</operation>

<operation id="796" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2147 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13"/></StgValue>
</operation>

<operation id="797" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2182 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13"/></StgValue>
</operation>

<operation id="798" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2217 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="799" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:43 %tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="800" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:44 %zext_ln73_78 = zext i12 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln73_78"/></StgValue>
</operation>

<operation id="801" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:45 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_78

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14"/></StgValue>
</operation>

<operation id="802" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
phase2_write_col.split:46 %tmp_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln65, i4 15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="803" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="12">
<![CDATA[
phase2_write_col.split:47 %zext_ln73_79 = zext i12 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln73_79"/></StgValue>
</operation>

<operation id="804" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:48 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln73_79

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15"/></StgValue>
</operation>

<operation id="805" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:63 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_78

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14"/></StgValue>
</operation>

<operation id="806" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:64 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln73_79

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15"/></StgValue>
</operation>

<operation id="807" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:79 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_78

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14"/></StgValue>
</operation>

<operation id="808" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:80 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln73_79

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15"/></StgValue>
</operation>

<operation id="809" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:95 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_78

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14"/></StgValue>
</operation>

<operation id="810" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="12" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:96 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15 = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln73_79

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15"/></StgValue>
</operation>

<operation id="811" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:127 %tmp_26 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 10

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="812" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:128 %zext_ln73_90 = zext i14 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln73_90"/></StgValue>
</operation>

<operation id="813" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:129 %C_addr_10 = getelementptr i24 %C, i64 0, i64 %zext_ln73_90

]]></Node>
<StgValue><ssdm name="C_addr_10"/></StgValue>
</operation>

<operation id="814" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:130 %tmp_27 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 11

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="815" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:131 %zext_ln73_91 = zext i14 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln73_91"/></StgValue>
</operation>

<operation id="816" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:132 %C_addr_11 = getelementptr i24 %C, i64 0, i64 %zext_ln73_91

]]></Node>
<StgValue><ssdm name="C_addr_11"/></StgValue>
</operation>

<operation id="817" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:676 %store_ln73 = store i24 %select_ln73_43, i14 %C_addr_10

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="818" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:711 %store_ln73 = store i24 %select_ln73_47, i14 %C_addr_11

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="819" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:713 %sext_ln73_12 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_3

]]></Node>
<StgValue><ssdm name="sext_ln73_12"/></StgValue>
</operation>

<operation id="820" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:714 %mul_ln73_12 = mul i48 %sext_ln73_12, i48 %conv7_i_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_12"/></StgValue>
</operation>

<operation id="821" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:715 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_12, i32 47

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="822" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:716 %trunc_ln73_11 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_12, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_11"/></StgValue>
</operation>

<operation id="823" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:717 %tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_12, i32 15

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="824" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:718 %tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_12, i32 39

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="825" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:719 %zext_ln73_12 = zext i1 %tmp_164

]]></Node>
<StgValue><ssdm name="zext_ln73_12"/></StgValue>
</operation>

<operation id="826" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:720 %add_ln73_12 = add i24 %trunc_ln73_11, i24 %zext_ln73_12

]]></Node>
<StgValue><ssdm name="add_ln73_12"/></StgValue>
</operation>

<operation id="827" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:721 %tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_12, i32 23

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="828" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:722 %xor_ln73_60 = xor i1 %tmp_166, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_60"/></StgValue>
</operation>

<operation id="829" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:723 %and_ln73_72 = and i1 %tmp_165, i1 %xor_ln73_60

]]></Node>
<StgValue><ssdm name="and_ln73_72"/></StgValue>
</operation>

<operation id="830" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:724 %tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_12, i32 40

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="831" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:725 %tmp_168 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_12, i32 41

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="832" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:726 %icmp_ln73_36 = icmp_eq  i7 %tmp_168, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_36"/></StgValue>
</operation>

<operation id="833" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:727 %tmp_169 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_12, i32 40

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="834" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:728 %icmp_ln73_37 = icmp_eq  i8 %tmp_169, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_37"/></StgValue>
</operation>

<operation id="835" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:729 %icmp_ln73_38 = icmp_eq  i8 %tmp_169, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_38"/></StgValue>
</operation>

<operation id="836" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:730 %select_ln73_48 = select i1 %and_ln73_72, i1 %icmp_ln73_37, i1 %icmp_ln73_38

]]></Node>
<StgValue><ssdm name="select_ln73_48"/></StgValue>
</operation>

<operation id="837" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:731 %xor_ln73_61 = xor i1 %tmp_167, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_61"/></StgValue>
</operation>

<operation id="838" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:732 %and_ln73_73 = and i1 %icmp_ln73_36, i1 %xor_ln73_61

]]></Node>
<StgValue><ssdm name="and_ln73_73"/></StgValue>
</operation>

<operation id="839" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:733 %select_ln73_49 = select i1 %and_ln73_72, i1 %and_ln73_73, i1 %icmp_ln73_37

]]></Node>
<StgValue><ssdm name="select_ln73_49"/></StgValue>
</operation>

<operation id="840" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:734 %and_ln73_74 = and i1 %and_ln73_72, i1 %icmp_ln73_37

]]></Node>
<StgValue><ssdm name="and_ln73_74"/></StgValue>
</operation>

<operation id="841" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:735 %xor_ln73_62 = xor i1 %select_ln73_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_62"/></StgValue>
</operation>

<operation id="842" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:736 %or_ln73_24 = or i1 %tmp_166, i1 %xor_ln73_62

]]></Node>
<StgValue><ssdm name="or_ln73_24"/></StgValue>
</operation>

<operation id="843" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:737 %xor_ln73_63 = xor i1 %tmp_163, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_63"/></StgValue>
</operation>

<operation id="844" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:738 %and_ln73_75 = and i1 %or_ln73_24, i1 %xor_ln73_63

]]></Node>
<StgValue><ssdm name="and_ln73_75"/></StgValue>
</operation>

<operation id="845" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:739 %and_ln73_76 = and i1 %tmp_166, i1 %select_ln73_49

]]></Node>
<StgValue><ssdm name="and_ln73_76"/></StgValue>
</operation>

<operation id="846" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:740 %or_ln73_140 = or i1 %and_ln73_74, i1 %and_ln73_76

]]></Node>
<StgValue><ssdm name="or_ln73_140"/></StgValue>
</operation>

<operation id="847" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:741 %xor_ln73_64 = xor i1 %or_ln73_140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_64"/></StgValue>
</operation>

<operation id="848" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:742 %and_ln73_77 = and i1 %tmp_163, i1 %xor_ln73_64

]]></Node>
<StgValue><ssdm name="and_ln73_77"/></StgValue>
</operation>

<operation id="849" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:743 %select_ln73_50 = select i1 %and_ln73_75, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_50"/></StgValue>
</operation>

<operation id="850" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:744 %or_ln73_25 = or i1 %and_ln73_75, i1 %and_ln73_77

]]></Node>
<StgValue><ssdm name="or_ln73_25"/></StgValue>
</operation>

<operation id="851" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:745 %select_ln73_51 = select i1 %or_ln73_25, i24 %select_ln73_50, i24 %add_ln73_12

]]></Node>
<StgValue><ssdm name="select_ln73_51"/></StgValue>
</operation>

<operation id="852" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:748 %sext_ln73_13 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_3

]]></Node>
<StgValue><ssdm name="sext_ln73_13"/></StgValue>
</operation>

<operation id="853" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:749 %mul_ln73_13 = mul i48 %sext_ln73_13, i48 %conv7_i_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_13"/></StgValue>
</operation>

<operation id="854" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:750 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_13, i32 47

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="855" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:751 %trunc_ln73_12 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_13, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_12"/></StgValue>
</operation>

<operation id="856" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:752 %tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="857" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:753 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_13, i32 39

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="858" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:754 %zext_ln73_13 = zext i1 %tmp_171

]]></Node>
<StgValue><ssdm name="zext_ln73_13"/></StgValue>
</operation>

<operation id="859" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:755 %add_ln73_13 = add i24 %trunc_ln73_12, i24 %zext_ln73_13

]]></Node>
<StgValue><ssdm name="add_ln73_13"/></StgValue>
</operation>

<operation id="860" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:756 %tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_13, i32 23

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="861" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:757 %xor_ln73_65 = xor i1 %tmp_173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_65"/></StgValue>
</operation>

<operation id="862" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:758 %and_ln73_78 = and i1 %tmp_172, i1 %xor_ln73_65

]]></Node>
<StgValue><ssdm name="and_ln73_78"/></StgValue>
</operation>

<operation id="863" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:759 %tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_13, i32 40

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="864" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:760 %tmp_175 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_13, i32 41

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="865" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:761 %icmp_ln73_39 = icmp_eq  i7 %tmp_175, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_39"/></StgValue>
</operation>

<operation id="866" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:762 %tmp_176 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_13, i32 40

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="867" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:763 %icmp_ln73_40 = icmp_eq  i8 %tmp_176, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_40"/></StgValue>
</operation>

<operation id="868" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:764 %icmp_ln73_41 = icmp_eq  i8 %tmp_176, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_41"/></StgValue>
</operation>

<operation id="869" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:765 %select_ln73_52 = select i1 %and_ln73_78, i1 %icmp_ln73_40, i1 %icmp_ln73_41

]]></Node>
<StgValue><ssdm name="select_ln73_52"/></StgValue>
</operation>

<operation id="870" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:766 %xor_ln73_66 = xor i1 %tmp_174, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_66"/></StgValue>
</operation>

<operation id="871" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:767 %and_ln73_79 = and i1 %icmp_ln73_39, i1 %xor_ln73_66

]]></Node>
<StgValue><ssdm name="and_ln73_79"/></StgValue>
</operation>

<operation id="872" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:768 %select_ln73_53 = select i1 %and_ln73_78, i1 %and_ln73_79, i1 %icmp_ln73_40

]]></Node>
<StgValue><ssdm name="select_ln73_53"/></StgValue>
</operation>

<operation id="873" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:769 %and_ln73_80 = and i1 %and_ln73_78, i1 %icmp_ln73_40

]]></Node>
<StgValue><ssdm name="and_ln73_80"/></StgValue>
</operation>

<operation id="874" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:770 %xor_ln73_67 = xor i1 %select_ln73_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_67"/></StgValue>
</operation>

<operation id="875" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:771 %or_ln73_26 = or i1 %tmp_173, i1 %xor_ln73_67

]]></Node>
<StgValue><ssdm name="or_ln73_26"/></StgValue>
</operation>

<operation id="876" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:772 %xor_ln73_68 = xor i1 %tmp_170, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_68"/></StgValue>
</operation>

<operation id="877" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:773 %and_ln73_81 = and i1 %or_ln73_26, i1 %xor_ln73_68

]]></Node>
<StgValue><ssdm name="and_ln73_81"/></StgValue>
</operation>

<operation id="878" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:774 %and_ln73_82 = and i1 %tmp_173, i1 %select_ln73_53

]]></Node>
<StgValue><ssdm name="and_ln73_82"/></StgValue>
</operation>

<operation id="879" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:775 %or_ln73_141 = or i1 %and_ln73_80, i1 %and_ln73_82

]]></Node>
<StgValue><ssdm name="or_ln73_141"/></StgValue>
</operation>

<operation id="880" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:776 %xor_ln73_69 = xor i1 %or_ln73_141, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_69"/></StgValue>
</operation>

<operation id="881" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:777 %and_ln73_83 = and i1 %tmp_170, i1 %xor_ln73_69

]]></Node>
<StgValue><ssdm name="and_ln73_83"/></StgValue>
</operation>

<operation id="882" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:778 %select_ln73_54 = select i1 %and_ln73_81, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_54"/></StgValue>
</operation>

<operation id="883" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:779 %or_ln73_27 = or i1 %and_ln73_81, i1 %and_ln73_83

]]></Node>
<StgValue><ssdm name="or_ln73_27"/></StgValue>
</operation>

<operation id="884" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:780 %select_ln73_55 = select i1 %or_ln73_27, i24 %select_ln73_54, i24 %add_ln73_13

]]></Node>
<StgValue><ssdm name="select_ln73_55"/></StgValue>
</operation>

<operation id="885" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:1972 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12"/></StgValue>
</operation>

<operation id="886" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2007 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12"/></StgValue>
</operation>

<operation id="887" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2042 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12"/></StgValue>
</operation>

<operation id="888" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2077 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_12

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12"/></StgValue>
</operation>

<operation id="889" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2112 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13"/></StgValue>
</operation>

<operation id="890" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2147 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13"/></StgValue>
</operation>

<operation id="891" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2182 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13"/></StgValue>
</operation>

<operation id="892" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2217 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_13

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13"/></StgValue>
</operation>

<operation id="893" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2252 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14"/></StgValue>
</operation>

<operation id="894" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2287 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14"/></StgValue>
</operation>

<operation id="895" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2322 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14"/></StgValue>
</operation>

<operation id="896" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2357 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14"/></StgValue>
</operation>

<operation id="897" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2392 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15"/></StgValue>
</operation>

<operation id="898" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2427 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15"/></StgValue>
</operation>

<operation id="899" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2462 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15"/></StgValue>
</operation>

<operation id="900" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2497 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="901" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:133 %tmp_28 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 12

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="902" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:134 %zext_ln73_92 = zext i14 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln73_92"/></StgValue>
</operation>

<operation id="903" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:135 %C_addr_12 = getelementptr i24 %C, i64 0, i64 %zext_ln73_92

]]></Node>
<StgValue><ssdm name="C_addr_12"/></StgValue>
</operation>

<operation id="904" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:136 %tmp_29 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 13

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="905" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:137 %zext_ln73_93 = zext i14 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln73_93"/></StgValue>
</operation>

<operation id="906" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:138 %C_addr_13 = getelementptr i24 %C, i64 0, i64 %zext_ln73_93

]]></Node>
<StgValue><ssdm name="C_addr_13"/></StgValue>
</operation>

<operation id="907" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:746 %store_ln73 = store i24 %select_ln73_51, i14 %C_addr_12

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="908" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:781 %store_ln73 = store i24 %select_ln73_55, i14 %C_addr_13

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="909" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:783 %sext_ln73_14 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_3

]]></Node>
<StgValue><ssdm name="sext_ln73_14"/></StgValue>
</operation>

<operation id="910" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:784 %mul_ln73_14 = mul i48 %sext_ln73_14, i48 %conv7_i_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_14"/></StgValue>
</operation>

<operation id="911" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:785 %tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_14, i32 47

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="912" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:786 %trunc_ln73_13 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_14, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_13"/></StgValue>
</operation>

<operation id="913" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:787 %tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="914" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:788 %tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_14, i32 39

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="915" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:789 %zext_ln73_14 = zext i1 %tmp_178

]]></Node>
<StgValue><ssdm name="zext_ln73_14"/></StgValue>
</operation>

<operation id="916" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:790 %add_ln73_14 = add i24 %trunc_ln73_13, i24 %zext_ln73_14

]]></Node>
<StgValue><ssdm name="add_ln73_14"/></StgValue>
</operation>

<operation id="917" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:791 %tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_14, i32 23

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="918" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:792 %xor_ln73_70 = xor i1 %tmp_180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_70"/></StgValue>
</operation>

<operation id="919" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:793 %and_ln73_84 = and i1 %tmp_179, i1 %xor_ln73_70

]]></Node>
<StgValue><ssdm name="and_ln73_84"/></StgValue>
</operation>

<operation id="920" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:794 %tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_14, i32 40

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="921" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:795 %tmp_182 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_14, i32 41

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="922" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:796 %icmp_ln73_42 = icmp_eq  i7 %tmp_182, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_42"/></StgValue>
</operation>

<operation id="923" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:797 %tmp_183 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_14, i32 40

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="924" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:798 %icmp_ln73_43 = icmp_eq  i8 %tmp_183, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_43"/></StgValue>
</operation>

<operation id="925" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:799 %icmp_ln73_44 = icmp_eq  i8 %tmp_183, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_44"/></StgValue>
</operation>

<operation id="926" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:800 %select_ln73_56 = select i1 %and_ln73_84, i1 %icmp_ln73_43, i1 %icmp_ln73_44

]]></Node>
<StgValue><ssdm name="select_ln73_56"/></StgValue>
</operation>

<operation id="927" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:801 %xor_ln73_71 = xor i1 %tmp_181, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_71"/></StgValue>
</operation>

<operation id="928" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:802 %and_ln73_85 = and i1 %icmp_ln73_42, i1 %xor_ln73_71

]]></Node>
<StgValue><ssdm name="and_ln73_85"/></StgValue>
</operation>

<operation id="929" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:803 %select_ln73_57 = select i1 %and_ln73_84, i1 %and_ln73_85, i1 %icmp_ln73_43

]]></Node>
<StgValue><ssdm name="select_ln73_57"/></StgValue>
</operation>

<operation id="930" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:804 %and_ln73_86 = and i1 %and_ln73_84, i1 %icmp_ln73_43

]]></Node>
<StgValue><ssdm name="and_ln73_86"/></StgValue>
</operation>

<operation id="931" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:805 %xor_ln73_72 = xor i1 %select_ln73_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_72"/></StgValue>
</operation>

<operation id="932" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:806 %or_ln73_28 = or i1 %tmp_180, i1 %xor_ln73_72

]]></Node>
<StgValue><ssdm name="or_ln73_28"/></StgValue>
</operation>

<operation id="933" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:807 %xor_ln73_73 = xor i1 %tmp_177, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_73"/></StgValue>
</operation>

<operation id="934" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:808 %and_ln73_87 = and i1 %or_ln73_28, i1 %xor_ln73_73

]]></Node>
<StgValue><ssdm name="and_ln73_87"/></StgValue>
</operation>

<operation id="935" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:809 %and_ln73_88 = and i1 %tmp_180, i1 %select_ln73_57

]]></Node>
<StgValue><ssdm name="and_ln73_88"/></StgValue>
</operation>

<operation id="936" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:810 %or_ln73_142 = or i1 %and_ln73_86, i1 %and_ln73_88

]]></Node>
<StgValue><ssdm name="or_ln73_142"/></StgValue>
</operation>

<operation id="937" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:811 %xor_ln73_74 = xor i1 %or_ln73_142, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_74"/></StgValue>
</operation>

<operation id="938" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:812 %and_ln73_89 = and i1 %tmp_177, i1 %xor_ln73_74

]]></Node>
<StgValue><ssdm name="and_ln73_89"/></StgValue>
</operation>

<operation id="939" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:813 %select_ln73_58 = select i1 %and_ln73_87, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_58"/></StgValue>
</operation>

<operation id="940" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:814 %or_ln73_29 = or i1 %and_ln73_87, i1 %and_ln73_89

]]></Node>
<StgValue><ssdm name="or_ln73_29"/></StgValue>
</operation>

<operation id="941" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:815 %select_ln73_59 = select i1 %or_ln73_29, i24 %select_ln73_58, i24 %add_ln73_14

]]></Node>
<StgValue><ssdm name="select_ln73_59"/></StgValue>
</operation>

<operation id="942" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:818 %sext_ln73_15 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_3

]]></Node>
<StgValue><ssdm name="sext_ln73_15"/></StgValue>
</operation>

<operation id="943" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:819 %mul_ln73_15 = mul i48 %sext_ln73_15, i48 %conv7_i_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_15"/></StgValue>
</operation>

<operation id="944" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:820 %tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_15, i32 47

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="945" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:821 %trunc_ln73_14 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_15, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_14"/></StgValue>
</operation>

<operation id="946" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:822 %tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_15, i32 15

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="947" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:823 %tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_15, i32 39

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="948" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:824 %zext_ln73_15 = zext i1 %tmp_185

]]></Node>
<StgValue><ssdm name="zext_ln73_15"/></StgValue>
</operation>

<operation id="949" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:825 %add_ln73_15 = add i24 %trunc_ln73_14, i24 %zext_ln73_15

]]></Node>
<StgValue><ssdm name="add_ln73_15"/></StgValue>
</operation>

<operation id="950" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:826 %tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_15, i32 23

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="951" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:827 %xor_ln73_75 = xor i1 %tmp_187, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_75"/></StgValue>
</operation>

<operation id="952" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:828 %and_ln73_90 = and i1 %tmp_186, i1 %xor_ln73_75

]]></Node>
<StgValue><ssdm name="and_ln73_90"/></StgValue>
</operation>

<operation id="953" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:829 %tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_15, i32 40

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="954" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:830 %tmp_189 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_15, i32 41

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="955" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:831 %icmp_ln73_45 = icmp_eq  i7 %tmp_189, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_45"/></StgValue>
</operation>

<operation id="956" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:832 %tmp_190 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_15, i32 40

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="957" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:833 %icmp_ln73_46 = icmp_eq  i8 %tmp_190, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_46"/></StgValue>
</operation>

<operation id="958" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:834 %icmp_ln73_47 = icmp_eq  i8 %tmp_190, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_47"/></StgValue>
</operation>

<operation id="959" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:835 %select_ln73_60 = select i1 %and_ln73_90, i1 %icmp_ln73_46, i1 %icmp_ln73_47

]]></Node>
<StgValue><ssdm name="select_ln73_60"/></StgValue>
</operation>

<operation id="960" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:836 %xor_ln73_76 = xor i1 %tmp_188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_76"/></StgValue>
</operation>

<operation id="961" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:837 %and_ln73_91 = and i1 %icmp_ln73_45, i1 %xor_ln73_76

]]></Node>
<StgValue><ssdm name="and_ln73_91"/></StgValue>
</operation>

<operation id="962" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:838 %select_ln73_61 = select i1 %and_ln73_90, i1 %and_ln73_91, i1 %icmp_ln73_46

]]></Node>
<StgValue><ssdm name="select_ln73_61"/></StgValue>
</operation>

<operation id="963" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:839 %and_ln73_92 = and i1 %and_ln73_90, i1 %icmp_ln73_46

]]></Node>
<StgValue><ssdm name="and_ln73_92"/></StgValue>
</operation>

<operation id="964" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:840 %xor_ln73_77 = xor i1 %select_ln73_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_77"/></StgValue>
</operation>

<operation id="965" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:841 %or_ln73_30 = or i1 %tmp_187, i1 %xor_ln73_77

]]></Node>
<StgValue><ssdm name="or_ln73_30"/></StgValue>
</operation>

<operation id="966" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:842 %xor_ln73_78 = xor i1 %tmp_184, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_78"/></StgValue>
</operation>

<operation id="967" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:843 %and_ln73_93 = and i1 %or_ln73_30, i1 %xor_ln73_78

]]></Node>
<StgValue><ssdm name="and_ln73_93"/></StgValue>
</operation>

<operation id="968" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:844 %and_ln73_94 = and i1 %tmp_187, i1 %select_ln73_61

]]></Node>
<StgValue><ssdm name="and_ln73_94"/></StgValue>
</operation>

<operation id="969" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:845 %or_ln73_143 = or i1 %and_ln73_92, i1 %and_ln73_94

]]></Node>
<StgValue><ssdm name="or_ln73_143"/></StgValue>
</operation>

<operation id="970" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:846 %xor_ln73_79 = xor i1 %or_ln73_143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_79"/></StgValue>
</operation>

<operation id="971" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:847 %and_ln73_95 = and i1 %tmp_184, i1 %xor_ln73_79

]]></Node>
<StgValue><ssdm name="and_ln73_95"/></StgValue>
</operation>

<operation id="972" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:848 %select_ln73_62 = select i1 %and_ln73_93, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_62"/></StgValue>
</operation>

<operation id="973" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:849 %or_ln73_31 = or i1 %and_ln73_93, i1 %and_ln73_95

]]></Node>
<StgValue><ssdm name="or_ln73_31"/></StgValue>
</operation>

<operation id="974" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:850 %select_ln73_63 = select i1 %or_ln73_31, i24 %select_ln73_62, i24 %add_ln73_15

]]></Node>
<StgValue><ssdm name="select_ln73_63"/></StgValue>
</operation>

<operation id="975" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2252 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14"/></StgValue>
</operation>

<operation id="976" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2287 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14"/></StgValue>
</operation>

<operation id="977" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2322 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14"/></StgValue>
</operation>

<operation id="978" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2357 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_14

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14"/></StgValue>
</operation>

<operation id="979" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2392 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15"/></StgValue>
</operation>

<operation id="980" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2427 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15"/></StgValue>
</operation>

<operation id="981" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2462 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15"/></StgValue>
</operation>

<operation id="982" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="24" op_0_bw="12">
<![CDATA[
phase2_write_col.split:2497 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15 = load i12 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr_15

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="983" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:139 %tmp_30 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 14

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="984" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:140 %zext_ln73_94 = zext i14 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln73_94"/></StgValue>
</operation>

<operation id="985" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:141 %C_addr_14 = getelementptr i24 %C, i64 0, i64 %zext_ln73_94

]]></Node>
<StgValue><ssdm name="C_addr_14"/></StgValue>
</operation>

<operation id="986" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:142 %tmp_31 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 15

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="987" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:143 %zext_ln73_95 = zext i14 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln73_95"/></StgValue>
</operation>

<operation id="988" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:144 %C_addr_15 = getelementptr i24 %C, i64 0, i64 %zext_ln73_95

]]></Node>
<StgValue><ssdm name="C_addr_15"/></StgValue>
</operation>

<operation id="989" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:816 %store_ln73 = store i24 %select_ln73_59, i14 %C_addr_14

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="990" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:851 %store_ln73 = store i24 %select_ln73_63, i14 %C_addr_15

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="991" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:853 %sext_ln73_16 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_4

]]></Node>
<StgValue><ssdm name="sext_ln73_16"/></StgValue>
</operation>

<operation id="992" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:854 %mul_ln73_16 = mul i48 %sext_ln73_16, i48 %conv7_i_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_16"/></StgValue>
</operation>

<operation id="993" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:855 %tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_16, i32 47

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="994" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:856 %trunc_ln73_15 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_16, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_15"/></StgValue>
</operation>

<operation id="995" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:857 %tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_16, i32 15

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="996" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:858 %tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_16, i32 39

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="997" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:859 %zext_ln73_16 = zext i1 %tmp_192

]]></Node>
<StgValue><ssdm name="zext_ln73_16"/></StgValue>
</operation>

<operation id="998" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:860 %add_ln73_16 = add i24 %trunc_ln73_15, i24 %zext_ln73_16

]]></Node>
<StgValue><ssdm name="add_ln73_16"/></StgValue>
</operation>

<operation id="999" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:861 %tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1000" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:862 %xor_ln73_80 = xor i1 %tmp_194, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_80"/></StgValue>
</operation>

<operation id="1001" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:863 %and_ln73_96 = and i1 %tmp_193, i1 %xor_ln73_80

]]></Node>
<StgValue><ssdm name="and_ln73_96"/></StgValue>
</operation>

<operation id="1002" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:864 %tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_16, i32 40

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1003" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:865 %tmp_196 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_16, i32 41

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1004" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:866 %icmp_ln73_48 = icmp_eq  i7 %tmp_196, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_48"/></StgValue>
</operation>

<operation id="1005" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:867 %tmp_197 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_16, i32 40

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1006" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:868 %icmp_ln73_49 = icmp_eq  i8 %tmp_197, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_49"/></StgValue>
</operation>

<operation id="1007" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:869 %icmp_ln73_50 = icmp_eq  i8 %tmp_197, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_50"/></StgValue>
</operation>

<operation id="1008" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:870 %select_ln73_64 = select i1 %and_ln73_96, i1 %icmp_ln73_49, i1 %icmp_ln73_50

]]></Node>
<StgValue><ssdm name="select_ln73_64"/></StgValue>
</operation>

<operation id="1009" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:871 %xor_ln73_81 = xor i1 %tmp_195, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_81"/></StgValue>
</operation>

<operation id="1010" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:872 %and_ln73_97 = and i1 %icmp_ln73_48, i1 %xor_ln73_81

]]></Node>
<StgValue><ssdm name="and_ln73_97"/></StgValue>
</operation>

<operation id="1011" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:873 %select_ln73_65 = select i1 %and_ln73_96, i1 %and_ln73_97, i1 %icmp_ln73_49

]]></Node>
<StgValue><ssdm name="select_ln73_65"/></StgValue>
</operation>

<operation id="1012" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:874 %and_ln73_98 = and i1 %and_ln73_96, i1 %icmp_ln73_49

]]></Node>
<StgValue><ssdm name="and_ln73_98"/></StgValue>
</operation>

<operation id="1013" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:875 %xor_ln73_82 = xor i1 %select_ln73_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_82"/></StgValue>
</operation>

<operation id="1014" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:876 %or_ln73_32 = or i1 %tmp_194, i1 %xor_ln73_82

]]></Node>
<StgValue><ssdm name="or_ln73_32"/></StgValue>
</operation>

<operation id="1015" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:877 %xor_ln73_83 = xor i1 %tmp_191, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_83"/></StgValue>
</operation>

<operation id="1016" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:878 %and_ln73_99 = and i1 %or_ln73_32, i1 %xor_ln73_83

]]></Node>
<StgValue><ssdm name="and_ln73_99"/></StgValue>
</operation>

<operation id="1017" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:879 %and_ln73_100 = and i1 %tmp_194, i1 %select_ln73_65

]]></Node>
<StgValue><ssdm name="and_ln73_100"/></StgValue>
</operation>

<operation id="1018" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:880 %or_ln73_144 = or i1 %and_ln73_98, i1 %and_ln73_100

]]></Node>
<StgValue><ssdm name="or_ln73_144"/></StgValue>
</operation>

<operation id="1019" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:881 %xor_ln73_84 = xor i1 %or_ln73_144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_84"/></StgValue>
</operation>

<operation id="1020" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:882 %and_ln73_101 = and i1 %tmp_191, i1 %xor_ln73_84

]]></Node>
<StgValue><ssdm name="and_ln73_101"/></StgValue>
</operation>

<operation id="1021" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:883 %select_ln73_66 = select i1 %and_ln73_99, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_66"/></StgValue>
</operation>

<operation id="1022" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:884 %or_ln73_33 = or i1 %and_ln73_99, i1 %and_ln73_101

]]></Node>
<StgValue><ssdm name="or_ln73_33"/></StgValue>
</operation>

<operation id="1023" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:885 %select_ln73_67 = select i1 %or_ln73_33, i24 %select_ln73_66, i24 %add_ln73_16

]]></Node>
<StgValue><ssdm name="select_ln73_67"/></StgValue>
</operation>

<operation id="1024" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:888 %sext_ln73_17 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_4

]]></Node>
<StgValue><ssdm name="sext_ln73_17"/></StgValue>
</operation>

<operation id="1025" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:889 %mul_ln73_17 = mul i48 %sext_ln73_17, i48 %conv7_i_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_17"/></StgValue>
</operation>

<operation id="1026" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:890 %tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_17, i32 47

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1027" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:891 %trunc_ln73_16 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_17, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_16"/></StgValue>
</operation>

<operation id="1028" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:892 %tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_17, i32 15

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1029" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:893 %tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_17, i32 39

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1030" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:894 %zext_ln73_17 = zext i1 %tmp_199

]]></Node>
<StgValue><ssdm name="zext_ln73_17"/></StgValue>
</operation>

<operation id="1031" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:895 %add_ln73_17 = add i24 %trunc_ln73_16, i24 %zext_ln73_17

]]></Node>
<StgValue><ssdm name="add_ln73_17"/></StgValue>
</operation>

<operation id="1032" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:896 %tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_17, i32 23

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1033" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:897 %xor_ln73_85 = xor i1 %tmp_201, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_85"/></StgValue>
</operation>

<operation id="1034" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:898 %and_ln73_102 = and i1 %tmp_200, i1 %xor_ln73_85

]]></Node>
<StgValue><ssdm name="and_ln73_102"/></StgValue>
</operation>

<operation id="1035" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:899 %tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_17, i32 40

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1036" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:900 %tmp_203 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_17, i32 41

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1037" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:901 %icmp_ln73_51 = icmp_eq  i7 %tmp_203, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_51"/></StgValue>
</operation>

<operation id="1038" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:902 %tmp_204 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_17, i32 40

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1039" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:903 %icmp_ln73_52 = icmp_eq  i8 %tmp_204, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_52"/></StgValue>
</operation>

<operation id="1040" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:904 %icmp_ln73_53 = icmp_eq  i8 %tmp_204, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_53"/></StgValue>
</operation>

<operation id="1041" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:905 %select_ln73_68 = select i1 %and_ln73_102, i1 %icmp_ln73_52, i1 %icmp_ln73_53

]]></Node>
<StgValue><ssdm name="select_ln73_68"/></StgValue>
</operation>

<operation id="1042" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:906 %xor_ln73_86 = xor i1 %tmp_202, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_86"/></StgValue>
</operation>

<operation id="1043" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:907 %and_ln73_103 = and i1 %icmp_ln73_51, i1 %xor_ln73_86

]]></Node>
<StgValue><ssdm name="and_ln73_103"/></StgValue>
</operation>

<operation id="1044" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:908 %select_ln73_69 = select i1 %and_ln73_102, i1 %and_ln73_103, i1 %icmp_ln73_52

]]></Node>
<StgValue><ssdm name="select_ln73_69"/></StgValue>
</operation>

<operation id="1045" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:909 %and_ln73_104 = and i1 %and_ln73_102, i1 %icmp_ln73_52

]]></Node>
<StgValue><ssdm name="and_ln73_104"/></StgValue>
</operation>

<operation id="1046" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:910 %xor_ln73_87 = xor i1 %select_ln73_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_87"/></StgValue>
</operation>

<operation id="1047" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:911 %or_ln73_34 = or i1 %tmp_201, i1 %xor_ln73_87

]]></Node>
<StgValue><ssdm name="or_ln73_34"/></StgValue>
</operation>

<operation id="1048" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:912 %xor_ln73_88 = xor i1 %tmp_198, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_88"/></StgValue>
</operation>

<operation id="1049" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:913 %and_ln73_105 = and i1 %or_ln73_34, i1 %xor_ln73_88

]]></Node>
<StgValue><ssdm name="and_ln73_105"/></StgValue>
</operation>

<operation id="1050" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:914 %and_ln73_106 = and i1 %tmp_201, i1 %select_ln73_69

]]></Node>
<StgValue><ssdm name="and_ln73_106"/></StgValue>
</operation>

<operation id="1051" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:915 %or_ln73_145 = or i1 %and_ln73_104, i1 %and_ln73_106

]]></Node>
<StgValue><ssdm name="or_ln73_145"/></StgValue>
</operation>

<operation id="1052" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:916 %xor_ln73_89 = xor i1 %or_ln73_145, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_89"/></StgValue>
</operation>

<operation id="1053" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:917 %and_ln73_107 = and i1 %tmp_198, i1 %xor_ln73_89

]]></Node>
<StgValue><ssdm name="and_ln73_107"/></StgValue>
</operation>

<operation id="1054" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:918 %select_ln73_70 = select i1 %and_ln73_105, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_70"/></StgValue>
</operation>

<operation id="1055" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:919 %or_ln73_35 = or i1 %and_ln73_105, i1 %and_ln73_107

]]></Node>
<StgValue><ssdm name="or_ln73_35"/></StgValue>
</operation>

<operation id="1056" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:920 %select_ln73_71 = select i1 %or_ln73_35, i24 %select_ln73_70, i24 %add_ln73_17

]]></Node>
<StgValue><ssdm name="select_ln73_71"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="1057" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:145 %tmp_32 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 16

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1058" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:146 %zext_ln73_96 = zext i14 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln73_96"/></StgValue>
</operation>

<operation id="1059" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:147 %C_addr_16 = getelementptr i24 %C, i64 0, i64 %zext_ln73_96

]]></Node>
<StgValue><ssdm name="C_addr_16"/></StgValue>
</operation>

<operation id="1060" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:148 %tmp_33 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 17

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1061" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:149 %zext_ln73_97 = zext i14 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln73_97"/></StgValue>
</operation>

<operation id="1062" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:150 %C_addr_17 = getelementptr i24 %C, i64 0, i64 %zext_ln73_97

]]></Node>
<StgValue><ssdm name="C_addr_17"/></StgValue>
</operation>

<operation id="1063" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:886 %store_ln73 = store i24 %select_ln73_67, i14 %C_addr_16

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1064" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:921 %store_ln73 = store i24 %select_ln73_71, i14 %C_addr_17

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1065" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:923 %sext_ln73_18 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_4

]]></Node>
<StgValue><ssdm name="sext_ln73_18"/></StgValue>
</operation>

<operation id="1066" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:924 %mul_ln73_18 = mul i48 %sext_ln73_18, i48 %conv7_i_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_18"/></StgValue>
</operation>

<operation id="1067" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:925 %tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_18, i32 47

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1068" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:926 %trunc_ln73_17 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_18, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_17"/></StgValue>
</operation>

<operation id="1069" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:927 %tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_18, i32 15

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1070" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:928 %tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_18, i32 39

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1071" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:929 %zext_ln73_18 = zext i1 %tmp_206

]]></Node>
<StgValue><ssdm name="zext_ln73_18"/></StgValue>
</operation>

<operation id="1072" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:930 %add_ln73_18 = add i24 %trunc_ln73_17, i24 %zext_ln73_18

]]></Node>
<StgValue><ssdm name="add_ln73_18"/></StgValue>
</operation>

<operation id="1073" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:931 %tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_18, i32 23

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1074" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:932 %xor_ln73_90 = xor i1 %tmp_208, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_90"/></StgValue>
</operation>

<operation id="1075" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:933 %and_ln73_108 = and i1 %tmp_207, i1 %xor_ln73_90

]]></Node>
<StgValue><ssdm name="and_ln73_108"/></StgValue>
</operation>

<operation id="1076" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:934 %tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_18, i32 40

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1077" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:935 %tmp_210 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_18, i32 41

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1078" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:936 %icmp_ln73_54 = icmp_eq  i7 %tmp_210, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_54"/></StgValue>
</operation>

<operation id="1079" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:937 %tmp_211 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_18, i32 40

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1080" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:938 %icmp_ln73_55 = icmp_eq  i8 %tmp_211, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_55"/></StgValue>
</operation>

<operation id="1081" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:939 %icmp_ln73_56 = icmp_eq  i8 %tmp_211, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_56"/></StgValue>
</operation>

<operation id="1082" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:940 %select_ln73_72 = select i1 %and_ln73_108, i1 %icmp_ln73_55, i1 %icmp_ln73_56

]]></Node>
<StgValue><ssdm name="select_ln73_72"/></StgValue>
</operation>

<operation id="1083" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:941 %xor_ln73_91 = xor i1 %tmp_209, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_91"/></StgValue>
</operation>

<operation id="1084" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:942 %and_ln73_109 = and i1 %icmp_ln73_54, i1 %xor_ln73_91

]]></Node>
<StgValue><ssdm name="and_ln73_109"/></StgValue>
</operation>

<operation id="1085" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:943 %select_ln73_73 = select i1 %and_ln73_108, i1 %and_ln73_109, i1 %icmp_ln73_55

]]></Node>
<StgValue><ssdm name="select_ln73_73"/></StgValue>
</operation>

<operation id="1086" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:944 %and_ln73_110 = and i1 %and_ln73_108, i1 %icmp_ln73_55

]]></Node>
<StgValue><ssdm name="and_ln73_110"/></StgValue>
</operation>

<operation id="1087" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:945 %xor_ln73_92 = xor i1 %select_ln73_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_92"/></StgValue>
</operation>

<operation id="1088" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:946 %or_ln73_36 = or i1 %tmp_208, i1 %xor_ln73_92

]]></Node>
<StgValue><ssdm name="or_ln73_36"/></StgValue>
</operation>

<operation id="1089" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:947 %xor_ln73_93 = xor i1 %tmp_205, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_93"/></StgValue>
</operation>

<operation id="1090" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:948 %and_ln73_111 = and i1 %or_ln73_36, i1 %xor_ln73_93

]]></Node>
<StgValue><ssdm name="and_ln73_111"/></StgValue>
</operation>

<operation id="1091" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:949 %and_ln73_112 = and i1 %tmp_208, i1 %select_ln73_73

]]></Node>
<StgValue><ssdm name="and_ln73_112"/></StgValue>
</operation>

<operation id="1092" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:950 %or_ln73_146 = or i1 %and_ln73_110, i1 %and_ln73_112

]]></Node>
<StgValue><ssdm name="or_ln73_146"/></StgValue>
</operation>

<operation id="1093" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:951 %xor_ln73_94 = xor i1 %or_ln73_146, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_94"/></StgValue>
</operation>

<operation id="1094" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:952 %and_ln73_113 = and i1 %tmp_205, i1 %xor_ln73_94

]]></Node>
<StgValue><ssdm name="and_ln73_113"/></StgValue>
</operation>

<operation id="1095" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:953 %select_ln73_74 = select i1 %and_ln73_111, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_74"/></StgValue>
</operation>

<operation id="1096" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:954 %or_ln73_37 = or i1 %and_ln73_111, i1 %and_ln73_113

]]></Node>
<StgValue><ssdm name="or_ln73_37"/></StgValue>
</operation>

<operation id="1097" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:955 %select_ln73_75 = select i1 %or_ln73_37, i24 %select_ln73_74, i24 %add_ln73_18

]]></Node>
<StgValue><ssdm name="select_ln73_75"/></StgValue>
</operation>

<operation id="1098" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:958 %sext_ln73_19 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_4

]]></Node>
<StgValue><ssdm name="sext_ln73_19"/></StgValue>
</operation>

<operation id="1099" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:959 %mul_ln73_19 = mul i48 %sext_ln73_19, i48 %conv7_i_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_19"/></StgValue>
</operation>

<operation id="1100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:960 %tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_19, i32 47

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:961 %trunc_ln73_18 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_19, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_18"/></StgValue>
</operation>

<operation id="1102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:962 %tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_19, i32 15

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:963 %tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_19, i32 39

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:964 %zext_ln73_19 = zext i1 %tmp_213

]]></Node>
<StgValue><ssdm name="zext_ln73_19"/></StgValue>
</operation>

<operation id="1105" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:965 %add_ln73_19 = add i24 %trunc_ln73_18, i24 %zext_ln73_19

]]></Node>
<StgValue><ssdm name="add_ln73_19"/></StgValue>
</operation>

<operation id="1106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:966 %tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_19, i32 23

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1107" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:967 %xor_ln73_95 = xor i1 %tmp_215, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_95"/></StgValue>
</operation>

<operation id="1108" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:968 %and_ln73_114 = and i1 %tmp_214, i1 %xor_ln73_95

]]></Node>
<StgValue><ssdm name="and_ln73_114"/></StgValue>
</operation>

<operation id="1109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:969 %tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_19, i32 40

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:970 %tmp_217 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_19, i32 41

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1111" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:971 %icmp_ln73_57 = icmp_eq  i7 %tmp_217, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_57"/></StgValue>
</operation>

<operation id="1112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:972 %tmp_218 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_19, i32 40

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1113" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:973 %icmp_ln73_58 = icmp_eq  i8 %tmp_218, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_58"/></StgValue>
</operation>

<operation id="1114" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:974 %icmp_ln73_59 = icmp_eq  i8 %tmp_218, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_59"/></StgValue>
</operation>

<operation id="1115" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:975 %select_ln73_76 = select i1 %and_ln73_114, i1 %icmp_ln73_58, i1 %icmp_ln73_59

]]></Node>
<StgValue><ssdm name="select_ln73_76"/></StgValue>
</operation>

<operation id="1116" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:976 %xor_ln73_96 = xor i1 %tmp_216, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_96"/></StgValue>
</operation>

<operation id="1117" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:977 %and_ln73_115 = and i1 %icmp_ln73_57, i1 %xor_ln73_96

]]></Node>
<StgValue><ssdm name="and_ln73_115"/></StgValue>
</operation>

<operation id="1118" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:978 %select_ln73_77 = select i1 %and_ln73_114, i1 %and_ln73_115, i1 %icmp_ln73_58

]]></Node>
<StgValue><ssdm name="select_ln73_77"/></StgValue>
</operation>

<operation id="1119" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:979 %and_ln73_116 = and i1 %and_ln73_114, i1 %icmp_ln73_58

]]></Node>
<StgValue><ssdm name="and_ln73_116"/></StgValue>
</operation>

<operation id="1120" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:980 %xor_ln73_97 = xor i1 %select_ln73_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_97"/></StgValue>
</operation>

<operation id="1121" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:981 %or_ln73_38 = or i1 %tmp_215, i1 %xor_ln73_97

]]></Node>
<StgValue><ssdm name="or_ln73_38"/></StgValue>
</operation>

<operation id="1122" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:982 %xor_ln73_98 = xor i1 %tmp_212, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_98"/></StgValue>
</operation>

<operation id="1123" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:983 %and_ln73_117 = and i1 %or_ln73_38, i1 %xor_ln73_98

]]></Node>
<StgValue><ssdm name="and_ln73_117"/></StgValue>
</operation>

<operation id="1124" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:984 %and_ln73_118 = and i1 %tmp_215, i1 %select_ln73_77

]]></Node>
<StgValue><ssdm name="and_ln73_118"/></StgValue>
</operation>

<operation id="1125" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:985 %or_ln73_147 = or i1 %and_ln73_116, i1 %and_ln73_118

]]></Node>
<StgValue><ssdm name="or_ln73_147"/></StgValue>
</operation>

<operation id="1126" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:986 %xor_ln73_99 = xor i1 %or_ln73_147, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_99"/></StgValue>
</operation>

<operation id="1127" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:987 %and_ln73_119 = and i1 %tmp_212, i1 %xor_ln73_99

]]></Node>
<StgValue><ssdm name="and_ln73_119"/></StgValue>
</operation>

<operation id="1128" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:988 %select_ln73_78 = select i1 %and_ln73_117, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_78"/></StgValue>
</operation>

<operation id="1129" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:989 %or_ln73_39 = or i1 %and_ln73_117, i1 %and_ln73_119

]]></Node>
<StgValue><ssdm name="or_ln73_39"/></StgValue>
</operation>

<operation id="1130" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:990 %select_ln73_79 = select i1 %or_ln73_39, i24 %select_ln73_78, i24 %add_ln73_19

]]></Node>
<StgValue><ssdm name="select_ln73_79"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="1131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:151 %tmp_34 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 18

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:152 %zext_ln73_98 = zext i14 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln73_98"/></StgValue>
</operation>

<operation id="1133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:153 %C_addr_18 = getelementptr i24 %C, i64 0, i64 %zext_ln73_98

]]></Node>
<StgValue><ssdm name="C_addr_18"/></StgValue>
</operation>

<operation id="1134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:154 %tmp_35 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 19

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:155 %zext_ln73_99 = zext i14 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln73_99"/></StgValue>
</operation>

<operation id="1136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:156 %C_addr_19 = getelementptr i24 %C, i64 0, i64 %zext_ln73_99

]]></Node>
<StgValue><ssdm name="C_addr_19"/></StgValue>
</operation>

<operation id="1137" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:956 %store_ln73 = store i24 %select_ln73_75, i14 %C_addr_18

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1138" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:991 %store_ln73 = store i24 %select_ln73_79, i14 %C_addr_19

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:993 %sext_ln73_20 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_5

]]></Node>
<StgValue><ssdm name="sext_ln73_20"/></StgValue>
</operation>

<operation id="1140" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:994 %mul_ln73_20 = mul i48 %sext_ln73_20, i48 %conv7_i_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_20"/></StgValue>
</operation>

<operation id="1141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:995 %tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_20, i32 47

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:996 %trunc_ln73_19 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_20, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_19"/></StgValue>
</operation>

<operation id="1143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:997 %tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_20, i32 15

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:998 %tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_20, i32 39

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:999 %zext_ln73_20 = zext i1 %tmp_220

]]></Node>
<StgValue><ssdm name="zext_ln73_20"/></StgValue>
</operation>

<operation id="1146" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1000 %add_ln73_20 = add i24 %trunc_ln73_19, i24 %zext_ln73_20

]]></Node>
<StgValue><ssdm name="add_ln73_20"/></StgValue>
</operation>

<operation id="1147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1001 %tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_20, i32 23

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1148" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1002 %xor_ln73_100 = xor i1 %tmp_222, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_100"/></StgValue>
</operation>

<operation id="1149" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1003 %and_ln73_120 = and i1 %tmp_221, i1 %xor_ln73_100

]]></Node>
<StgValue><ssdm name="and_ln73_120"/></StgValue>
</operation>

<operation id="1150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1004 %tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_20, i32 40

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1005 %tmp_224 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_20, i32 41

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1152" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1006 %icmp_ln73_60 = icmp_eq  i7 %tmp_224, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_60"/></StgValue>
</operation>

<operation id="1153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1007 %tmp_225 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_20, i32 40

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1154" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1008 %icmp_ln73_61 = icmp_eq  i8 %tmp_225, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_61"/></StgValue>
</operation>

<operation id="1155" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1009 %icmp_ln73_62 = icmp_eq  i8 %tmp_225, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_62"/></StgValue>
</operation>

<operation id="1156" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1010 %select_ln73_80 = select i1 %and_ln73_120, i1 %icmp_ln73_61, i1 %icmp_ln73_62

]]></Node>
<StgValue><ssdm name="select_ln73_80"/></StgValue>
</operation>

<operation id="1157" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1011 %xor_ln73_101 = xor i1 %tmp_223, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_101"/></StgValue>
</operation>

<operation id="1158" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1012 %and_ln73_121 = and i1 %icmp_ln73_60, i1 %xor_ln73_101

]]></Node>
<StgValue><ssdm name="and_ln73_121"/></StgValue>
</operation>

<operation id="1159" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1013 %select_ln73_81 = select i1 %and_ln73_120, i1 %and_ln73_121, i1 %icmp_ln73_61

]]></Node>
<StgValue><ssdm name="select_ln73_81"/></StgValue>
</operation>

<operation id="1160" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1014 %and_ln73_122 = and i1 %and_ln73_120, i1 %icmp_ln73_61

]]></Node>
<StgValue><ssdm name="and_ln73_122"/></StgValue>
</operation>

<operation id="1161" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1015 %xor_ln73_102 = xor i1 %select_ln73_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_102"/></StgValue>
</operation>

<operation id="1162" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1016 %or_ln73_40 = or i1 %tmp_222, i1 %xor_ln73_102

]]></Node>
<StgValue><ssdm name="or_ln73_40"/></StgValue>
</operation>

<operation id="1163" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1017 %xor_ln73_103 = xor i1 %tmp_219, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_103"/></StgValue>
</operation>

<operation id="1164" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1018 %and_ln73_123 = and i1 %or_ln73_40, i1 %xor_ln73_103

]]></Node>
<StgValue><ssdm name="and_ln73_123"/></StgValue>
</operation>

<operation id="1165" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1019 %and_ln73_124 = and i1 %tmp_222, i1 %select_ln73_81

]]></Node>
<StgValue><ssdm name="and_ln73_124"/></StgValue>
</operation>

<operation id="1166" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1020 %or_ln73_148 = or i1 %and_ln73_122, i1 %and_ln73_124

]]></Node>
<StgValue><ssdm name="or_ln73_148"/></StgValue>
</operation>

<operation id="1167" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1021 %xor_ln73_104 = xor i1 %or_ln73_148, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_104"/></StgValue>
</operation>

<operation id="1168" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1022 %and_ln73_125 = and i1 %tmp_219, i1 %xor_ln73_104

]]></Node>
<StgValue><ssdm name="and_ln73_125"/></StgValue>
</operation>

<operation id="1169" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1023 %select_ln73_82 = select i1 %and_ln73_123, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_82"/></StgValue>
</operation>

<operation id="1170" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1024 %or_ln73_41 = or i1 %and_ln73_123, i1 %and_ln73_125

]]></Node>
<StgValue><ssdm name="or_ln73_41"/></StgValue>
</operation>

<operation id="1171" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1025 %select_ln73_83 = select i1 %or_ln73_41, i24 %select_ln73_82, i24 %add_ln73_20

]]></Node>
<StgValue><ssdm name="select_ln73_83"/></StgValue>
</operation>

<operation id="1172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1028 %sext_ln73_21 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_5

]]></Node>
<StgValue><ssdm name="sext_ln73_21"/></StgValue>
</operation>

<operation id="1173" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1029 %mul_ln73_21 = mul i48 %sext_ln73_21, i48 %conv7_i_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_21"/></StgValue>
</operation>

<operation id="1174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1030 %tmp_226 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_21, i32 47

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1031 %trunc_ln73_20 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_21, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_20"/></StgValue>
</operation>

<operation id="1176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1032 %tmp_227 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_21, i32 15

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1033 %tmp_228 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_21, i32 39

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1034 %zext_ln73_21 = zext i1 %tmp_227

]]></Node>
<StgValue><ssdm name="zext_ln73_21"/></StgValue>
</operation>

<operation id="1179" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1035 %add_ln73_21 = add i24 %trunc_ln73_20, i24 %zext_ln73_21

]]></Node>
<StgValue><ssdm name="add_ln73_21"/></StgValue>
</operation>

<operation id="1180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1036 %tmp_229 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_21, i32 23

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1181" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1037 %xor_ln73_105 = xor i1 %tmp_229, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_105"/></StgValue>
</operation>

<operation id="1182" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1038 %and_ln73_126 = and i1 %tmp_228, i1 %xor_ln73_105

]]></Node>
<StgValue><ssdm name="and_ln73_126"/></StgValue>
</operation>

<operation id="1183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1039 %tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_21, i32 40

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1040 %tmp_231 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_21, i32 41

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1185" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1041 %icmp_ln73_63 = icmp_eq  i7 %tmp_231, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_63"/></StgValue>
</operation>

<operation id="1186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1042 %tmp_232 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_21, i32 40

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1187" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1043 %icmp_ln73_64 = icmp_eq  i8 %tmp_232, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_64"/></StgValue>
</operation>

<operation id="1188" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1044 %icmp_ln73_65 = icmp_eq  i8 %tmp_232, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_65"/></StgValue>
</operation>

<operation id="1189" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1045 %select_ln73_84 = select i1 %and_ln73_126, i1 %icmp_ln73_64, i1 %icmp_ln73_65

]]></Node>
<StgValue><ssdm name="select_ln73_84"/></StgValue>
</operation>

<operation id="1190" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1046 %xor_ln73_106 = xor i1 %tmp_230, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_106"/></StgValue>
</operation>

<operation id="1191" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1047 %and_ln73_127 = and i1 %icmp_ln73_63, i1 %xor_ln73_106

]]></Node>
<StgValue><ssdm name="and_ln73_127"/></StgValue>
</operation>

<operation id="1192" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1048 %select_ln73_85 = select i1 %and_ln73_126, i1 %and_ln73_127, i1 %icmp_ln73_64

]]></Node>
<StgValue><ssdm name="select_ln73_85"/></StgValue>
</operation>

<operation id="1193" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1049 %and_ln73_128 = and i1 %and_ln73_126, i1 %icmp_ln73_64

]]></Node>
<StgValue><ssdm name="and_ln73_128"/></StgValue>
</operation>

<operation id="1194" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1050 %xor_ln73_107 = xor i1 %select_ln73_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_107"/></StgValue>
</operation>

<operation id="1195" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1051 %or_ln73_42 = or i1 %tmp_229, i1 %xor_ln73_107

]]></Node>
<StgValue><ssdm name="or_ln73_42"/></StgValue>
</operation>

<operation id="1196" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1052 %xor_ln73_108 = xor i1 %tmp_226, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_108"/></StgValue>
</operation>

<operation id="1197" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1053 %and_ln73_129 = and i1 %or_ln73_42, i1 %xor_ln73_108

]]></Node>
<StgValue><ssdm name="and_ln73_129"/></StgValue>
</operation>

<operation id="1198" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1054 %and_ln73_130 = and i1 %tmp_229, i1 %select_ln73_85

]]></Node>
<StgValue><ssdm name="and_ln73_130"/></StgValue>
</operation>

<operation id="1199" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1055 %or_ln73_149 = or i1 %and_ln73_128, i1 %and_ln73_130

]]></Node>
<StgValue><ssdm name="or_ln73_149"/></StgValue>
</operation>

<operation id="1200" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1056 %xor_ln73_109 = xor i1 %or_ln73_149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_109"/></StgValue>
</operation>

<operation id="1201" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1057 %and_ln73_131 = and i1 %tmp_226, i1 %xor_ln73_109

]]></Node>
<StgValue><ssdm name="and_ln73_131"/></StgValue>
</operation>

<operation id="1202" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1058 %select_ln73_86 = select i1 %and_ln73_129, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_86"/></StgValue>
</operation>

<operation id="1203" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1059 %or_ln73_43 = or i1 %and_ln73_129, i1 %and_ln73_131

]]></Node>
<StgValue><ssdm name="or_ln73_43"/></StgValue>
</operation>

<operation id="1204" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1060 %select_ln73_87 = select i1 %or_ln73_43, i24 %select_ln73_86, i24 %add_ln73_21

]]></Node>
<StgValue><ssdm name="select_ln73_87"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="1205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:157 %tmp_36 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 20

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:158 %zext_ln73_100 = zext i14 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln73_100"/></StgValue>
</operation>

<operation id="1207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:159 %C_addr_20 = getelementptr i24 %C, i64 0, i64 %zext_ln73_100

]]></Node>
<StgValue><ssdm name="C_addr_20"/></StgValue>
</operation>

<operation id="1208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:160 %tmp_37 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 21

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:161 %zext_ln73_101 = zext i14 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln73_101"/></StgValue>
</operation>

<operation id="1210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:162 %C_addr_21 = getelementptr i24 %C, i64 0, i64 %zext_ln73_101

]]></Node>
<StgValue><ssdm name="C_addr_21"/></StgValue>
</operation>

<operation id="1211" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1026 %store_ln73 = store i24 %select_ln73_83, i14 %C_addr_20

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1212" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1061 %store_ln73 = store i24 %select_ln73_87, i14 %C_addr_21

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1063 %sext_ln73_22 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_5

]]></Node>
<StgValue><ssdm name="sext_ln73_22"/></StgValue>
</operation>

<operation id="1214" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1064 %mul_ln73_22 = mul i48 %sext_ln73_22, i48 %conv7_i_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_22"/></StgValue>
</operation>

<operation id="1215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1065 %tmp_233 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_22, i32 47

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1066 %trunc_ln73_21 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_22, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_21"/></StgValue>
</operation>

<operation id="1217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1067 %tmp_234 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_22, i32 15

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1068 %tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_22, i32 39

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1069 %zext_ln73_22 = zext i1 %tmp_234

]]></Node>
<StgValue><ssdm name="zext_ln73_22"/></StgValue>
</operation>

<operation id="1220" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1070 %add_ln73_22 = add i24 %trunc_ln73_21, i24 %zext_ln73_22

]]></Node>
<StgValue><ssdm name="add_ln73_22"/></StgValue>
</operation>

<operation id="1221" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1071 %tmp_236 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_22, i32 23

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1222" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1072 %xor_ln73_110 = xor i1 %tmp_236, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_110"/></StgValue>
</operation>

<operation id="1223" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1073 %and_ln73_132 = and i1 %tmp_235, i1 %xor_ln73_110

]]></Node>
<StgValue><ssdm name="and_ln73_132"/></StgValue>
</operation>

<operation id="1224" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1074 %tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_22, i32 40

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1075 %tmp_238 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_22, i32 41

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1226" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1076 %icmp_ln73_66 = icmp_eq  i7 %tmp_238, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_66"/></StgValue>
</operation>

<operation id="1227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1077 %tmp_239 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_22, i32 40

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1228" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1078 %icmp_ln73_67 = icmp_eq  i8 %tmp_239, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_67"/></StgValue>
</operation>

<operation id="1229" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1079 %icmp_ln73_68 = icmp_eq  i8 %tmp_239, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_68"/></StgValue>
</operation>

<operation id="1230" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1080 %select_ln73_88 = select i1 %and_ln73_132, i1 %icmp_ln73_67, i1 %icmp_ln73_68

]]></Node>
<StgValue><ssdm name="select_ln73_88"/></StgValue>
</operation>

<operation id="1231" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1081 %xor_ln73_111 = xor i1 %tmp_237, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_111"/></StgValue>
</operation>

<operation id="1232" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1082 %and_ln73_133 = and i1 %icmp_ln73_66, i1 %xor_ln73_111

]]></Node>
<StgValue><ssdm name="and_ln73_133"/></StgValue>
</operation>

<operation id="1233" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1083 %select_ln73_89 = select i1 %and_ln73_132, i1 %and_ln73_133, i1 %icmp_ln73_67

]]></Node>
<StgValue><ssdm name="select_ln73_89"/></StgValue>
</operation>

<operation id="1234" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1084 %and_ln73_134 = and i1 %and_ln73_132, i1 %icmp_ln73_67

]]></Node>
<StgValue><ssdm name="and_ln73_134"/></StgValue>
</operation>

<operation id="1235" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1085 %xor_ln73_112 = xor i1 %select_ln73_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_112"/></StgValue>
</operation>

<operation id="1236" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1086 %or_ln73_44 = or i1 %tmp_236, i1 %xor_ln73_112

]]></Node>
<StgValue><ssdm name="or_ln73_44"/></StgValue>
</operation>

<operation id="1237" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1087 %xor_ln73_113 = xor i1 %tmp_233, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_113"/></StgValue>
</operation>

<operation id="1238" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1088 %and_ln73_135 = and i1 %or_ln73_44, i1 %xor_ln73_113

]]></Node>
<StgValue><ssdm name="and_ln73_135"/></StgValue>
</operation>

<operation id="1239" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1089 %and_ln73_136 = and i1 %tmp_236, i1 %select_ln73_89

]]></Node>
<StgValue><ssdm name="and_ln73_136"/></StgValue>
</operation>

<operation id="1240" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1090 %or_ln73_150 = or i1 %and_ln73_134, i1 %and_ln73_136

]]></Node>
<StgValue><ssdm name="or_ln73_150"/></StgValue>
</operation>

<operation id="1241" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1091 %xor_ln73_114 = xor i1 %or_ln73_150, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_114"/></StgValue>
</operation>

<operation id="1242" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1092 %and_ln73_137 = and i1 %tmp_233, i1 %xor_ln73_114

]]></Node>
<StgValue><ssdm name="and_ln73_137"/></StgValue>
</operation>

<operation id="1243" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1093 %select_ln73_90 = select i1 %and_ln73_135, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_90"/></StgValue>
</operation>

<operation id="1244" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1094 %or_ln73_45 = or i1 %and_ln73_135, i1 %and_ln73_137

]]></Node>
<StgValue><ssdm name="or_ln73_45"/></StgValue>
</operation>

<operation id="1245" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1095 %select_ln73_91 = select i1 %or_ln73_45, i24 %select_ln73_90, i24 %add_ln73_22

]]></Node>
<StgValue><ssdm name="select_ln73_91"/></StgValue>
</operation>

<operation id="1246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1098 %sext_ln73_23 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_5

]]></Node>
<StgValue><ssdm name="sext_ln73_23"/></StgValue>
</operation>

<operation id="1247" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1099 %mul_ln73_23 = mul i48 %sext_ln73_23, i48 %conv7_i_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_23"/></StgValue>
</operation>

<operation id="1248" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1100 %tmp_240 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_23, i32 47

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1249" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1101 %trunc_ln73_22 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_23, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_22"/></StgValue>
</operation>

<operation id="1250" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1102 %tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_23, i32 15

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1103 %tmp_242 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_23, i32 39

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1104 %zext_ln73_23 = zext i1 %tmp_241

]]></Node>
<StgValue><ssdm name="zext_ln73_23"/></StgValue>
</operation>

<operation id="1253" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1105 %add_ln73_23 = add i24 %trunc_ln73_22, i24 %zext_ln73_23

]]></Node>
<StgValue><ssdm name="add_ln73_23"/></StgValue>
</operation>

<operation id="1254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1106 %tmp_243 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_23, i32 23

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1255" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1107 %xor_ln73_115 = xor i1 %tmp_243, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_115"/></StgValue>
</operation>

<operation id="1256" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1108 %and_ln73_138 = and i1 %tmp_242, i1 %xor_ln73_115

]]></Node>
<StgValue><ssdm name="and_ln73_138"/></StgValue>
</operation>

<operation id="1257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1109 %tmp_244 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_23, i32 40

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1110 %tmp_245 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_23, i32 41

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1259" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1111 %icmp_ln73_69 = icmp_eq  i7 %tmp_245, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_69"/></StgValue>
</operation>

<operation id="1260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1112 %tmp_246 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_23, i32 40

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1261" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1113 %icmp_ln73_70 = icmp_eq  i8 %tmp_246, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_70"/></StgValue>
</operation>

<operation id="1262" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1114 %icmp_ln73_71 = icmp_eq  i8 %tmp_246, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_71"/></StgValue>
</operation>

<operation id="1263" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1115 %select_ln73_92 = select i1 %and_ln73_138, i1 %icmp_ln73_70, i1 %icmp_ln73_71

]]></Node>
<StgValue><ssdm name="select_ln73_92"/></StgValue>
</operation>

<operation id="1264" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1116 %xor_ln73_116 = xor i1 %tmp_244, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_116"/></StgValue>
</operation>

<operation id="1265" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1117 %and_ln73_139 = and i1 %icmp_ln73_69, i1 %xor_ln73_116

]]></Node>
<StgValue><ssdm name="and_ln73_139"/></StgValue>
</operation>

<operation id="1266" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1118 %select_ln73_93 = select i1 %and_ln73_138, i1 %and_ln73_139, i1 %icmp_ln73_70

]]></Node>
<StgValue><ssdm name="select_ln73_93"/></StgValue>
</operation>

<operation id="1267" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1119 %and_ln73_140 = and i1 %and_ln73_138, i1 %icmp_ln73_70

]]></Node>
<StgValue><ssdm name="and_ln73_140"/></StgValue>
</operation>

<operation id="1268" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1120 %xor_ln73_117 = xor i1 %select_ln73_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_117"/></StgValue>
</operation>

<operation id="1269" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1121 %or_ln73_46 = or i1 %tmp_243, i1 %xor_ln73_117

]]></Node>
<StgValue><ssdm name="or_ln73_46"/></StgValue>
</operation>

<operation id="1270" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1122 %xor_ln73_118 = xor i1 %tmp_240, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_118"/></StgValue>
</operation>

<operation id="1271" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1123 %and_ln73_141 = and i1 %or_ln73_46, i1 %xor_ln73_118

]]></Node>
<StgValue><ssdm name="and_ln73_141"/></StgValue>
</operation>

<operation id="1272" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1124 %and_ln73_142 = and i1 %tmp_243, i1 %select_ln73_93

]]></Node>
<StgValue><ssdm name="and_ln73_142"/></StgValue>
</operation>

<operation id="1273" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1125 %or_ln73_151 = or i1 %and_ln73_140, i1 %and_ln73_142

]]></Node>
<StgValue><ssdm name="or_ln73_151"/></StgValue>
</operation>

<operation id="1274" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1126 %xor_ln73_119 = xor i1 %or_ln73_151, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_119"/></StgValue>
</operation>

<operation id="1275" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1127 %and_ln73_143 = and i1 %tmp_240, i1 %xor_ln73_119

]]></Node>
<StgValue><ssdm name="and_ln73_143"/></StgValue>
</operation>

<operation id="1276" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1128 %select_ln73_94 = select i1 %and_ln73_141, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_94"/></StgValue>
</operation>

<operation id="1277" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1129 %or_ln73_47 = or i1 %and_ln73_141, i1 %and_ln73_143

]]></Node>
<StgValue><ssdm name="or_ln73_47"/></StgValue>
</operation>

<operation id="1278" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1130 %select_ln73_95 = select i1 %or_ln73_47, i24 %select_ln73_94, i24 %add_ln73_23

]]></Node>
<StgValue><ssdm name="select_ln73_95"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="1279" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:163 %tmp_38 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 22

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:164 %zext_ln73_102 = zext i14 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln73_102"/></StgValue>
</operation>

<operation id="1281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:165 %C_addr_22 = getelementptr i24 %C, i64 0, i64 %zext_ln73_102

]]></Node>
<StgValue><ssdm name="C_addr_22"/></StgValue>
</operation>

<operation id="1282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:166 %tmp_39 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 23

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:167 %zext_ln73_103 = zext i14 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln73_103"/></StgValue>
</operation>

<operation id="1284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:168 %C_addr_23 = getelementptr i24 %C, i64 0, i64 %zext_ln73_103

]]></Node>
<StgValue><ssdm name="C_addr_23"/></StgValue>
</operation>

<operation id="1285" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1096 %store_ln73 = store i24 %select_ln73_91, i14 %C_addr_22

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1286" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1131 %store_ln73 = store i24 %select_ln73_95, i14 %C_addr_23

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1287" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1133 %sext_ln73_24 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_6

]]></Node>
<StgValue><ssdm name="sext_ln73_24"/></StgValue>
</operation>

<operation id="1288" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1134 %mul_ln73_24 = mul i48 %sext_ln73_24, i48 %conv7_i_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_24"/></StgValue>
</operation>

<operation id="1289" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1135 %tmp_247 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_24, i32 47

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1136 %trunc_ln73_23 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_24, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_23"/></StgValue>
</operation>

<operation id="1291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1137 %tmp_248 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_24, i32 15

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1138 %tmp_249 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1139 %zext_ln73_24 = zext i1 %tmp_248

]]></Node>
<StgValue><ssdm name="zext_ln73_24"/></StgValue>
</operation>

<operation id="1294" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1140 %add_ln73_24 = add i24 %trunc_ln73_23, i24 %zext_ln73_24

]]></Node>
<StgValue><ssdm name="add_ln73_24"/></StgValue>
</operation>

<operation id="1295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1141 %tmp_250 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_24, i32 23

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1296" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1142 %xor_ln73_120 = xor i1 %tmp_250, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_120"/></StgValue>
</operation>

<operation id="1297" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1143 %and_ln73_144 = and i1 %tmp_249, i1 %xor_ln73_120

]]></Node>
<StgValue><ssdm name="and_ln73_144"/></StgValue>
</operation>

<operation id="1298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1144 %tmp_251 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_24, i32 40

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1299" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1145 %tmp_252 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_24, i32 41

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1300" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1146 %icmp_ln73_72 = icmp_eq  i7 %tmp_252, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_72"/></StgValue>
</operation>

<operation id="1301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1147 %tmp_253 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_24, i32 40

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1302" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1148 %icmp_ln73_73 = icmp_eq  i8 %tmp_253, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_73"/></StgValue>
</operation>

<operation id="1303" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1149 %icmp_ln73_74 = icmp_eq  i8 %tmp_253, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_74"/></StgValue>
</operation>

<operation id="1304" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1150 %select_ln73_96 = select i1 %and_ln73_144, i1 %icmp_ln73_73, i1 %icmp_ln73_74

]]></Node>
<StgValue><ssdm name="select_ln73_96"/></StgValue>
</operation>

<operation id="1305" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1151 %xor_ln73_121 = xor i1 %tmp_251, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_121"/></StgValue>
</operation>

<operation id="1306" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1152 %and_ln73_145 = and i1 %icmp_ln73_72, i1 %xor_ln73_121

]]></Node>
<StgValue><ssdm name="and_ln73_145"/></StgValue>
</operation>

<operation id="1307" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1153 %select_ln73_97 = select i1 %and_ln73_144, i1 %and_ln73_145, i1 %icmp_ln73_73

]]></Node>
<StgValue><ssdm name="select_ln73_97"/></StgValue>
</operation>

<operation id="1308" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1154 %and_ln73_146 = and i1 %and_ln73_144, i1 %icmp_ln73_73

]]></Node>
<StgValue><ssdm name="and_ln73_146"/></StgValue>
</operation>

<operation id="1309" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1155 %xor_ln73_122 = xor i1 %select_ln73_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_122"/></StgValue>
</operation>

<operation id="1310" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1156 %or_ln73_48 = or i1 %tmp_250, i1 %xor_ln73_122

]]></Node>
<StgValue><ssdm name="or_ln73_48"/></StgValue>
</operation>

<operation id="1311" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1157 %xor_ln73_123 = xor i1 %tmp_247, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_123"/></StgValue>
</operation>

<operation id="1312" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1158 %and_ln73_147 = and i1 %or_ln73_48, i1 %xor_ln73_123

]]></Node>
<StgValue><ssdm name="and_ln73_147"/></StgValue>
</operation>

<operation id="1313" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1159 %and_ln73_148 = and i1 %tmp_250, i1 %select_ln73_97

]]></Node>
<StgValue><ssdm name="and_ln73_148"/></StgValue>
</operation>

<operation id="1314" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1160 %or_ln73_152 = or i1 %and_ln73_146, i1 %and_ln73_148

]]></Node>
<StgValue><ssdm name="or_ln73_152"/></StgValue>
</operation>

<operation id="1315" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1161 %xor_ln73_124 = xor i1 %or_ln73_152, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_124"/></StgValue>
</operation>

<operation id="1316" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1162 %and_ln73_149 = and i1 %tmp_247, i1 %xor_ln73_124

]]></Node>
<StgValue><ssdm name="and_ln73_149"/></StgValue>
</operation>

<operation id="1317" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1163 %select_ln73_98 = select i1 %and_ln73_147, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_98"/></StgValue>
</operation>

<operation id="1318" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1164 %or_ln73_49 = or i1 %and_ln73_147, i1 %and_ln73_149

]]></Node>
<StgValue><ssdm name="or_ln73_49"/></StgValue>
</operation>

<operation id="1319" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1165 %select_ln73_99 = select i1 %or_ln73_49, i24 %select_ln73_98, i24 %add_ln73_24

]]></Node>
<StgValue><ssdm name="select_ln73_99"/></StgValue>
</operation>

<operation id="1320" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1168 %sext_ln73_25 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_6

]]></Node>
<StgValue><ssdm name="sext_ln73_25"/></StgValue>
</operation>

<operation id="1321" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1169 %mul_ln73_25 = mul i48 %sext_ln73_25, i48 %conv7_i_25_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_25"/></StgValue>
</operation>

<operation id="1322" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1170 %tmp_254 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_25, i32 47

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1323" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1171 %trunc_ln73_24 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_25, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_24"/></StgValue>
</operation>

<operation id="1324" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1172 %tmp_255 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_25, i32 15

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1325" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1173 %tmp_256 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_25, i32 39

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="1326" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1174 %zext_ln73_25 = zext i1 %tmp_255

]]></Node>
<StgValue><ssdm name="zext_ln73_25"/></StgValue>
</operation>

<operation id="1327" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1175 %add_ln73_25 = add i24 %trunc_ln73_24, i24 %zext_ln73_25

]]></Node>
<StgValue><ssdm name="add_ln73_25"/></StgValue>
</operation>

<operation id="1328" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1176 %tmp_257 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_25, i32 23

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1329" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1177 %xor_ln73_125 = xor i1 %tmp_257, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_125"/></StgValue>
</operation>

<operation id="1330" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1178 %and_ln73_150 = and i1 %tmp_256, i1 %xor_ln73_125

]]></Node>
<StgValue><ssdm name="and_ln73_150"/></StgValue>
</operation>

<operation id="1331" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1179 %tmp_258 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_25, i32 40

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1180 %tmp_259 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_25, i32 41

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1333" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1181 %icmp_ln73_75 = icmp_eq  i7 %tmp_259, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_75"/></StgValue>
</operation>

<operation id="1334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1182 %tmp_260 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_25, i32 40

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1335" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1183 %icmp_ln73_76 = icmp_eq  i8 %tmp_260, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_76"/></StgValue>
</operation>

<operation id="1336" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1184 %icmp_ln73_77 = icmp_eq  i8 %tmp_260, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_77"/></StgValue>
</operation>

<operation id="1337" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1185 %select_ln73_100 = select i1 %and_ln73_150, i1 %icmp_ln73_76, i1 %icmp_ln73_77

]]></Node>
<StgValue><ssdm name="select_ln73_100"/></StgValue>
</operation>

<operation id="1338" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1186 %xor_ln73_126 = xor i1 %tmp_258, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_126"/></StgValue>
</operation>

<operation id="1339" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1187 %and_ln73_151 = and i1 %icmp_ln73_75, i1 %xor_ln73_126

]]></Node>
<StgValue><ssdm name="and_ln73_151"/></StgValue>
</operation>

<operation id="1340" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1188 %select_ln73_101 = select i1 %and_ln73_150, i1 %and_ln73_151, i1 %icmp_ln73_76

]]></Node>
<StgValue><ssdm name="select_ln73_101"/></StgValue>
</operation>

<operation id="1341" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1189 %and_ln73_152 = and i1 %and_ln73_150, i1 %icmp_ln73_76

]]></Node>
<StgValue><ssdm name="and_ln73_152"/></StgValue>
</operation>

<operation id="1342" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1190 %xor_ln73_127 = xor i1 %select_ln73_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_127"/></StgValue>
</operation>

<operation id="1343" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1191 %or_ln73_50 = or i1 %tmp_257, i1 %xor_ln73_127

]]></Node>
<StgValue><ssdm name="or_ln73_50"/></StgValue>
</operation>

<operation id="1344" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1192 %xor_ln73_128 = xor i1 %tmp_254, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_128"/></StgValue>
</operation>

<operation id="1345" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1193 %and_ln73_153 = and i1 %or_ln73_50, i1 %xor_ln73_128

]]></Node>
<StgValue><ssdm name="and_ln73_153"/></StgValue>
</operation>

<operation id="1346" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1194 %and_ln73_154 = and i1 %tmp_257, i1 %select_ln73_101

]]></Node>
<StgValue><ssdm name="and_ln73_154"/></StgValue>
</operation>

<operation id="1347" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1195 %or_ln73_153 = or i1 %and_ln73_152, i1 %and_ln73_154

]]></Node>
<StgValue><ssdm name="or_ln73_153"/></StgValue>
</operation>

<operation id="1348" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1196 %xor_ln73_129 = xor i1 %or_ln73_153, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_129"/></StgValue>
</operation>

<operation id="1349" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1197 %and_ln73_155 = and i1 %tmp_254, i1 %xor_ln73_129

]]></Node>
<StgValue><ssdm name="and_ln73_155"/></StgValue>
</operation>

<operation id="1350" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1198 %select_ln73_102 = select i1 %and_ln73_153, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_102"/></StgValue>
</operation>

<operation id="1351" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1199 %or_ln73_51 = or i1 %and_ln73_153, i1 %and_ln73_155

]]></Node>
<StgValue><ssdm name="or_ln73_51"/></StgValue>
</operation>

<operation id="1352" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1200 %select_ln73_103 = select i1 %or_ln73_51, i24 %select_ln73_102, i24 %add_ln73_25

]]></Node>
<StgValue><ssdm name="select_ln73_103"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="1353" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:169 %tmp_40 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 24

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:170 %zext_ln73_104 = zext i14 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln73_104"/></StgValue>
</operation>

<operation id="1355" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:171 %C_addr_24 = getelementptr i24 %C, i64 0, i64 %zext_ln73_104

]]></Node>
<StgValue><ssdm name="C_addr_24"/></StgValue>
</operation>

<operation id="1356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:172 %tmp_41 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 25

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1357" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:173 %zext_ln73_105 = zext i14 %tmp_41

]]></Node>
<StgValue><ssdm name="zext_ln73_105"/></StgValue>
</operation>

<operation id="1358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:174 %C_addr_25 = getelementptr i24 %C, i64 0, i64 %zext_ln73_105

]]></Node>
<StgValue><ssdm name="C_addr_25"/></StgValue>
</operation>

<operation id="1359" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1166 %store_ln73 = store i24 %select_ln73_99, i14 %C_addr_24

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1360" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1201 %store_ln73 = store i24 %select_ln73_103, i14 %C_addr_25

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1361" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1203 %sext_ln73_26 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_6

]]></Node>
<StgValue><ssdm name="sext_ln73_26"/></StgValue>
</operation>

<operation id="1362" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1204 %mul_ln73_26 = mul i48 %sext_ln73_26, i48 %conv7_i_26_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_26"/></StgValue>
</operation>

<operation id="1363" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1205 %tmp_261 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_26, i32 47

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1364" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1206 %trunc_ln73_25 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_26, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_25"/></StgValue>
</operation>

<operation id="1365" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1207 %tmp_262 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_26, i32 15

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="1366" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1208 %tmp_263 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_26, i32 39

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1367" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1209 %zext_ln73_26 = zext i1 %tmp_262

]]></Node>
<StgValue><ssdm name="zext_ln73_26"/></StgValue>
</operation>

<operation id="1368" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1210 %add_ln73_26 = add i24 %trunc_ln73_25, i24 %zext_ln73_26

]]></Node>
<StgValue><ssdm name="add_ln73_26"/></StgValue>
</operation>

<operation id="1369" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1211 %tmp_264 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_26, i32 23

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="1370" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1212 %xor_ln73_130 = xor i1 %tmp_264, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_130"/></StgValue>
</operation>

<operation id="1371" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1213 %and_ln73_156 = and i1 %tmp_263, i1 %xor_ln73_130

]]></Node>
<StgValue><ssdm name="and_ln73_156"/></StgValue>
</operation>

<operation id="1372" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1214 %tmp_265 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_26, i32 40

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1215 %tmp_266 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_26, i32 41

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1374" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1216 %icmp_ln73_78 = icmp_eq  i7 %tmp_266, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_78"/></StgValue>
</operation>

<operation id="1375" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1217 %tmp_267 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_26, i32 40

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1376" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1218 %icmp_ln73_79 = icmp_eq  i8 %tmp_267, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_79"/></StgValue>
</operation>

<operation id="1377" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1219 %icmp_ln73_80 = icmp_eq  i8 %tmp_267, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_80"/></StgValue>
</operation>

<operation id="1378" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1220 %select_ln73_104 = select i1 %and_ln73_156, i1 %icmp_ln73_79, i1 %icmp_ln73_80

]]></Node>
<StgValue><ssdm name="select_ln73_104"/></StgValue>
</operation>

<operation id="1379" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1221 %xor_ln73_131 = xor i1 %tmp_265, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_131"/></StgValue>
</operation>

<operation id="1380" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1222 %and_ln73_157 = and i1 %icmp_ln73_78, i1 %xor_ln73_131

]]></Node>
<StgValue><ssdm name="and_ln73_157"/></StgValue>
</operation>

<operation id="1381" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1223 %select_ln73_105 = select i1 %and_ln73_156, i1 %and_ln73_157, i1 %icmp_ln73_79

]]></Node>
<StgValue><ssdm name="select_ln73_105"/></StgValue>
</operation>

<operation id="1382" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1224 %and_ln73_158 = and i1 %and_ln73_156, i1 %icmp_ln73_79

]]></Node>
<StgValue><ssdm name="and_ln73_158"/></StgValue>
</operation>

<operation id="1383" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1225 %xor_ln73_132 = xor i1 %select_ln73_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_132"/></StgValue>
</operation>

<operation id="1384" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1226 %or_ln73_52 = or i1 %tmp_264, i1 %xor_ln73_132

]]></Node>
<StgValue><ssdm name="or_ln73_52"/></StgValue>
</operation>

<operation id="1385" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1227 %xor_ln73_133 = xor i1 %tmp_261, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_133"/></StgValue>
</operation>

<operation id="1386" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1228 %and_ln73_159 = and i1 %or_ln73_52, i1 %xor_ln73_133

]]></Node>
<StgValue><ssdm name="and_ln73_159"/></StgValue>
</operation>

<operation id="1387" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1229 %and_ln73_160 = and i1 %tmp_264, i1 %select_ln73_105

]]></Node>
<StgValue><ssdm name="and_ln73_160"/></StgValue>
</operation>

<operation id="1388" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1230 %or_ln73_154 = or i1 %and_ln73_158, i1 %and_ln73_160

]]></Node>
<StgValue><ssdm name="or_ln73_154"/></StgValue>
</operation>

<operation id="1389" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1231 %xor_ln73_134 = xor i1 %or_ln73_154, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_134"/></StgValue>
</operation>

<operation id="1390" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1232 %and_ln73_161 = and i1 %tmp_261, i1 %xor_ln73_134

]]></Node>
<StgValue><ssdm name="and_ln73_161"/></StgValue>
</operation>

<operation id="1391" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1233 %select_ln73_106 = select i1 %and_ln73_159, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_106"/></StgValue>
</operation>

<operation id="1392" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1234 %or_ln73_53 = or i1 %and_ln73_159, i1 %and_ln73_161

]]></Node>
<StgValue><ssdm name="or_ln73_53"/></StgValue>
</operation>

<operation id="1393" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1235 %select_ln73_107 = select i1 %or_ln73_53, i24 %select_ln73_106, i24 %add_ln73_26

]]></Node>
<StgValue><ssdm name="select_ln73_107"/></StgValue>
</operation>

<operation id="1394" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1238 %sext_ln73_27 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_6

]]></Node>
<StgValue><ssdm name="sext_ln73_27"/></StgValue>
</operation>

<operation id="1395" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1239 %mul_ln73_27 = mul i48 %sext_ln73_27, i48 %conv7_i_27_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_27"/></StgValue>
</operation>

<operation id="1396" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1240 %tmp_268 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_27, i32 47

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1397" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1241 %trunc_ln73_26 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_27, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_26"/></StgValue>
</operation>

<operation id="1398" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1242 %tmp_269 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_27, i32 15

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1399" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1243 %tmp_270 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_27, i32 39

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1400" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1244 %zext_ln73_27 = zext i1 %tmp_269

]]></Node>
<StgValue><ssdm name="zext_ln73_27"/></StgValue>
</operation>

<operation id="1401" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1245 %add_ln73_27 = add i24 %trunc_ln73_26, i24 %zext_ln73_27

]]></Node>
<StgValue><ssdm name="add_ln73_27"/></StgValue>
</operation>

<operation id="1402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1246 %tmp_271 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_27, i32 23

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1403" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1247 %xor_ln73_135 = xor i1 %tmp_271, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_135"/></StgValue>
</operation>

<operation id="1404" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1248 %and_ln73_162 = and i1 %tmp_270, i1 %xor_ln73_135

]]></Node>
<StgValue><ssdm name="and_ln73_162"/></StgValue>
</operation>

<operation id="1405" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1249 %tmp_272 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_27, i32 40

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1406" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1250 %tmp_273 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_27, i32 41

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1407" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1251 %icmp_ln73_81 = icmp_eq  i7 %tmp_273, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_81"/></StgValue>
</operation>

<operation id="1408" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1252 %tmp_274 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_27, i32 40

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1409" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1253 %icmp_ln73_82 = icmp_eq  i8 %tmp_274, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_82"/></StgValue>
</operation>

<operation id="1410" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1254 %icmp_ln73_83 = icmp_eq  i8 %tmp_274, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_83"/></StgValue>
</operation>

<operation id="1411" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1255 %select_ln73_108 = select i1 %and_ln73_162, i1 %icmp_ln73_82, i1 %icmp_ln73_83

]]></Node>
<StgValue><ssdm name="select_ln73_108"/></StgValue>
</operation>

<operation id="1412" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1256 %xor_ln73_136 = xor i1 %tmp_272, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_136"/></StgValue>
</operation>

<operation id="1413" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1257 %and_ln73_163 = and i1 %icmp_ln73_81, i1 %xor_ln73_136

]]></Node>
<StgValue><ssdm name="and_ln73_163"/></StgValue>
</operation>

<operation id="1414" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1258 %select_ln73_109 = select i1 %and_ln73_162, i1 %and_ln73_163, i1 %icmp_ln73_82

]]></Node>
<StgValue><ssdm name="select_ln73_109"/></StgValue>
</operation>

<operation id="1415" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1259 %and_ln73_164 = and i1 %and_ln73_162, i1 %icmp_ln73_82

]]></Node>
<StgValue><ssdm name="and_ln73_164"/></StgValue>
</operation>

<operation id="1416" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1260 %xor_ln73_137 = xor i1 %select_ln73_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_137"/></StgValue>
</operation>

<operation id="1417" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1261 %or_ln73_54 = or i1 %tmp_271, i1 %xor_ln73_137

]]></Node>
<StgValue><ssdm name="or_ln73_54"/></StgValue>
</operation>

<operation id="1418" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1262 %xor_ln73_138 = xor i1 %tmp_268, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_138"/></StgValue>
</operation>

<operation id="1419" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1263 %and_ln73_165 = and i1 %or_ln73_54, i1 %xor_ln73_138

]]></Node>
<StgValue><ssdm name="and_ln73_165"/></StgValue>
</operation>

<operation id="1420" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1264 %and_ln73_166 = and i1 %tmp_271, i1 %select_ln73_109

]]></Node>
<StgValue><ssdm name="and_ln73_166"/></StgValue>
</operation>

<operation id="1421" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1265 %or_ln73_155 = or i1 %and_ln73_164, i1 %and_ln73_166

]]></Node>
<StgValue><ssdm name="or_ln73_155"/></StgValue>
</operation>

<operation id="1422" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1266 %xor_ln73_139 = xor i1 %or_ln73_155, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_139"/></StgValue>
</operation>

<operation id="1423" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1267 %and_ln73_167 = and i1 %tmp_268, i1 %xor_ln73_139

]]></Node>
<StgValue><ssdm name="and_ln73_167"/></StgValue>
</operation>

<operation id="1424" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1268 %select_ln73_110 = select i1 %and_ln73_165, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_110"/></StgValue>
</operation>

<operation id="1425" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1269 %or_ln73_55 = or i1 %and_ln73_165, i1 %and_ln73_167

]]></Node>
<StgValue><ssdm name="or_ln73_55"/></StgValue>
</operation>

<operation id="1426" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1270 %select_ln73_111 = select i1 %or_ln73_55, i24 %select_ln73_110, i24 %add_ln73_27

]]></Node>
<StgValue><ssdm name="select_ln73_111"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="1427" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:175 %tmp_42 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 26

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1428" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:176 %zext_ln73_106 = zext i14 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln73_106"/></StgValue>
</operation>

<operation id="1429" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:177 %C_addr_26 = getelementptr i24 %C, i64 0, i64 %zext_ln73_106

]]></Node>
<StgValue><ssdm name="C_addr_26"/></StgValue>
</operation>

<operation id="1430" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:178 %tmp_43 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 27

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1431" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:179 %zext_ln73_107 = zext i14 %tmp_43

]]></Node>
<StgValue><ssdm name="zext_ln73_107"/></StgValue>
</operation>

<operation id="1432" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:180 %C_addr_27 = getelementptr i24 %C, i64 0, i64 %zext_ln73_107

]]></Node>
<StgValue><ssdm name="C_addr_27"/></StgValue>
</operation>

<operation id="1433" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1236 %store_ln73 = store i24 %select_ln73_107, i14 %C_addr_26

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1434" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1271 %store_ln73 = store i24 %select_ln73_111, i14 %C_addr_27

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1435" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1273 %sext_ln73_28 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_7

]]></Node>
<StgValue><ssdm name="sext_ln73_28"/></StgValue>
</operation>

<operation id="1436" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1274 %mul_ln73_28 = mul i48 %sext_ln73_28, i48 %conv7_i_28_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_28"/></StgValue>
</operation>

<operation id="1437" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1275 %tmp_275 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_28, i32 47

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="1438" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1276 %trunc_ln73_27 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_28, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_27"/></StgValue>
</operation>

<operation id="1439" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1277 %tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_28, i32 15

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1440" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1278 %tmp_277 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_28, i32 39

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1441" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1279 %zext_ln73_28 = zext i1 %tmp_276

]]></Node>
<StgValue><ssdm name="zext_ln73_28"/></StgValue>
</operation>

<operation id="1442" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1280 %add_ln73_28 = add i24 %trunc_ln73_27, i24 %zext_ln73_28

]]></Node>
<StgValue><ssdm name="add_ln73_28"/></StgValue>
</operation>

<operation id="1443" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1281 %tmp_278 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_28, i32 23

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="1444" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1282 %xor_ln73_140 = xor i1 %tmp_278, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_140"/></StgValue>
</operation>

<operation id="1445" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1283 %and_ln73_168 = and i1 %tmp_277, i1 %xor_ln73_140

]]></Node>
<StgValue><ssdm name="and_ln73_168"/></StgValue>
</operation>

<operation id="1446" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1284 %tmp_279 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_28, i32 40

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1447" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1285 %tmp_280 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_28, i32 41

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1448" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1286 %icmp_ln73_84 = icmp_eq  i7 %tmp_280, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_84"/></StgValue>
</operation>

<operation id="1449" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1287 %tmp_281 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_28, i32 40

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1450" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1288 %icmp_ln73_85 = icmp_eq  i8 %tmp_281, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_85"/></StgValue>
</operation>

<operation id="1451" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1289 %icmp_ln73_86 = icmp_eq  i8 %tmp_281, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_86"/></StgValue>
</operation>

<operation id="1452" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1290 %select_ln73_112 = select i1 %and_ln73_168, i1 %icmp_ln73_85, i1 %icmp_ln73_86

]]></Node>
<StgValue><ssdm name="select_ln73_112"/></StgValue>
</operation>

<operation id="1453" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1291 %xor_ln73_141 = xor i1 %tmp_279, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_141"/></StgValue>
</operation>

<operation id="1454" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1292 %and_ln73_169 = and i1 %icmp_ln73_84, i1 %xor_ln73_141

]]></Node>
<StgValue><ssdm name="and_ln73_169"/></StgValue>
</operation>

<operation id="1455" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1293 %select_ln73_113 = select i1 %and_ln73_168, i1 %and_ln73_169, i1 %icmp_ln73_85

]]></Node>
<StgValue><ssdm name="select_ln73_113"/></StgValue>
</operation>

<operation id="1456" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1294 %and_ln73_170 = and i1 %and_ln73_168, i1 %icmp_ln73_85

]]></Node>
<StgValue><ssdm name="and_ln73_170"/></StgValue>
</operation>

<operation id="1457" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1295 %xor_ln73_142 = xor i1 %select_ln73_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_142"/></StgValue>
</operation>

<operation id="1458" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1296 %or_ln73_56 = or i1 %tmp_278, i1 %xor_ln73_142

]]></Node>
<StgValue><ssdm name="or_ln73_56"/></StgValue>
</operation>

<operation id="1459" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1297 %xor_ln73_143 = xor i1 %tmp_275, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_143"/></StgValue>
</operation>

<operation id="1460" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1298 %and_ln73_171 = and i1 %or_ln73_56, i1 %xor_ln73_143

]]></Node>
<StgValue><ssdm name="and_ln73_171"/></StgValue>
</operation>

<operation id="1461" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1299 %and_ln73_172 = and i1 %tmp_278, i1 %select_ln73_113

]]></Node>
<StgValue><ssdm name="and_ln73_172"/></StgValue>
</operation>

<operation id="1462" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1300 %or_ln73_156 = or i1 %and_ln73_170, i1 %and_ln73_172

]]></Node>
<StgValue><ssdm name="or_ln73_156"/></StgValue>
</operation>

<operation id="1463" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1301 %xor_ln73_144 = xor i1 %or_ln73_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_144"/></StgValue>
</operation>

<operation id="1464" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1302 %and_ln73_173 = and i1 %tmp_275, i1 %xor_ln73_144

]]></Node>
<StgValue><ssdm name="and_ln73_173"/></StgValue>
</operation>

<operation id="1465" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1303 %select_ln73_114 = select i1 %and_ln73_171, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_114"/></StgValue>
</operation>

<operation id="1466" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1304 %or_ln73_57 = or i1 %and_ln73_171, i1 %and_ln73_173

]]></Node>
<StgValue><ssdm name="or_ln73_57"/></StgValue>
</operation>

<operation id="1467" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1305 %select_ln73_115 = select i1 %or_ln73_57, i24 %select_ln73_114, i24 %add_ln73_28

]]></Node>
<StgValue><ssdm name="select_ln73_115"/></StgValue>
</operation>

<operation id="1468" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1308 %sext_ln73_29 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_7

]]></Node>
<StgValue><ssdm name="sext_ln73_29"/></StgValue>
</operation>

<operation id="1469" st_id="16" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1309 %mul_ln73_29 = mul i48 %sext_ln73_29, i48 %conv7_i_29_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_29"/></StgValue>
</operation>

<operation id="1470" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1310 %tmp_282 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_29, i32 47

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="1471" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1311 %trunc_ln73_28 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_29, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_28"/></StgValue>
</operation>

<operation id="1472" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1312 %tmp_283 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_29, i32 15

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1473" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1313 %tmp_284 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_29, i32 39

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1474" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1314 %zext_ln73_29 = zext i1 %tmp_283

]]></Node>
<StgValue><ssdm name="zext_ln73_29"/></StgValue>
</operation>

<operation id="1475" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1315 %add_ln73_29 = add i24 %trunc_ln73_28, i24 %zext_ln73_29

]]></Node>
<StgValue><ssdm name="add_ln73_29"/></StgValue>
</operation>

<operation id="1476" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1316 %tmp_285 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_29, i32 23

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1477" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1317 %xor_ln73_145 = xor i1 %tmp_285, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_145"/></StgValue>
</operation>

<operation id="1478" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1318 %and_ln73_174 = and i1 %tmp_284, i1 %xor_ln73_145

]]></Node>
<StgValue><ssdm name="and_ln73_174"/></StgValue>
</operation>

<operation id="1479" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1319 %tmp_286 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_29, i32 40

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1480" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1320 %tmp_287 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_29, i32 41

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1481" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1321 %icmp_ln73_87 = icmp_eq  i7 %tmp_287, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_87"/></StgValue>
</operation>

<operation id="1482" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1322 %tmp_288 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_29, i32 40

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1483" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1323 %icmp_ln73_88 = icmp_eq  i8 %tmp_288, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_88"/></StgValue>
</operation>

<operation id="1484" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1324 %icmp_ln73_89 = icmp_eq  i8 %tmp_288, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_89"/></StgValue>
</operation>

<operation id="1485" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1325 %select_ln73_116 = select i1 %and_ln73_174, i1 %icmp_ln73_88, i1 %icmp_ln73_89

]]></Node>
<StgValue><ssdm name="select_ln73_116"/></StgValue>
</operation>

<operation id="1486" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1326 %xor_ln73_146 = xor i1 %tmp_286, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_146"/></StgValue>
</operation>

<operation id="1487" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1327 %and_ln73_175 = and i1 %icmp_ln73_87, i1 %xor_ln73_146

]]></Node>
<StgValue><ssdm name="and_ln73_175"/></StgValue>
</operation>

<operation id="1488" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1328 %select_ln73_117 = select i1 %and_ln73_174, i1 %and_ln73_175, i1 %icmp_ln73_88

]]></Node>
<StgValue><ssdm name="select_ln73_117"/></StgValue>
</operation>

<operation id="1489" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1329 %and_ln73_176 = and i1 %and_ln73_174, i1 %icmp_ln73_88

]]></Node>
<StgValue><ssdm name="and_ln73_176"/></StgValue>
</operation>

<operation id="1490" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1330 %xor_ln73_147 = xor i1 %select_ln73_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_147"/></StgValue>
</operation>

<operation id="1491" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1331 %or_ln73_58 = or i1 %tmp_285, i1 %xor_ln73_147

]]></Node>
<StgValue><ssdm name="or_ln73_58"/></StgValue>
</operation>

<operation id="1492" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1332 %xor_ln73_148 = xor i1 %tmp_282, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_148"/></StgValue>
</operation>

<operation id="1493" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1333 %and_ln73_177 = and i1 %or_ln73_58, i1 %xor_ln73_148

]]></Node>
<StgValue><ssdm name="and_ln73_177"/></StgValue>
</operation>

<operation id="1494" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1334 %and_ln73_178 = and i1 %tmp_285, i1 %select_ln73_117

]]></Node>
<StgValue><ssdm name="and_ln73_178"/></StgValue>
</operation>

<operation id="1495" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1335 %or_ln73_157 = or i1 %and_ln73_176, i1 %and_ln73_178

]]></Node>
<StgValue><ssdm name="or_ln73_157"/></StgValue>
</operation>

<operation id="1496" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1336 %xor_ln73_149 = xor i1 %or_ln73_157, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_149"/></StgValue>
</operation>

<operation id="1497" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1337 %and_ln73_179 = and i1 %tmp_282, i1 %xor_ln73_149

]]></Node>
<StgValue><ssdm name="and_ln73_179"/></StgValue>
</operation>

<operation id="1498" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1338 %select_ln73_118 = select i1 %and_ln73_177, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_118"/></StgValue>
</operation>

<operation id="1499" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1339 %or_ln73_59 = or i1 %and_ln73_177, i1 %and_ln73_179

]]></Node>
<StgValue><ssdm name="or_ln73_59"/></StgValue>
</operation>

<operation id="1500" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1340 %select_ln73_119 = select i1 %or_ln73_59, i24 %select_ln73_118, i24 %add_ln73_29

]]></Node>
<StgValue><ssdm name="select_ln73_119"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="1501" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:181 %tmp_44 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 28

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1502" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:182 %zext_ln73_108 = zext i14 %tmp_44

]]></Node>
<StgValue><ssdm name="zext_ln73_108"/></StgValue>
</operation>

<operation id="1503" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:183 %C_addr_28 = getelementptr i24 %C, i64 0, i64 %zext_ln73_108

]]></Node>
<StgValue><ssdm name="C_addr_28"/></StgValue>
</operation>

<operation id="1504" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:184 %tmp_45 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 29

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1505" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:185 %zext_ln73_109 = zext i14 %tmp_45

]]></Node>
<StgValue><ssdm name="zext_ln73_109"/></StgValue>
</operation>

<operation id="1506" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:186 %C_addr_29 = getelementptr i24 %C, i64 0, i64 %zext_ln73_109

]]></Node>
<StgValue><ssdm name="C_addr_29"/></StgValue>
</operation>

<operation id="1507" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1306 %store_ln73 = store i24 %select_ln73_115, i14 %C_addr_28

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1508" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1341 %store_ln73 = store i24 %select_ln73_119, i14 %C_addr_29

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1509" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1343 %sext_ln73_30 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_7

]]></Node>
<StgValue><ssdm name="sext_ln73_30"/></StgValue>
</operation>

<operation id="1510" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1344 %mul_ln73_30 = mul i48 %sext_ln73_30, i48 %conv7_i_30_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_30"/></StgValue>
</operation>

<operation id="1511" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1345 %tmp_289 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_30, i32 47

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1512" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1346 %trunc_ln73_29 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_30, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_29"/></StgValue>
</operation>

<operation id="1513" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1347 %tmp_290 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_30, i32 15

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1514" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1348 %tmp_291 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_30, i32 39

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1515" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1349 %zext_ln73_30 = zext i1 %tmp_290

]]></Node>
<StgValue><ssdm name="zext_ln73_30"/></StgValue>
</operation>

<operation id="1516" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1350 %add_ln73_30 = add i24 %trunc_ln73_29, i24 %zext_ln73_30

]]></Node>
<StgValue><ssdm name="add_ln73_30"/></StgValue>
</operation>

<operation id="1517" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1351 %tmp_292 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_30, i32 23

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1518" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1352 %xor_ln73_150 = xor i1 %tmp_292, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_150"/></StgValue>
</operation>

<operation id="1519" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1353 %and_ln73_180 = and i1 %tmp_291, i1 %xor_ln73_150

]]></Node>
<StgValue><ssdm name="and_ln73_180"/></StgValue>
</operation>

<operation id="1520" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1354 %tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_30, i32 40

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1521" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1355 %tmp_294 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_30, i32 41

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1522" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1356 %icmp_ln73_90 = icmp_eq  i7 %tmp_294, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_90"/></StgValue>
</operation>

<operation id="1523" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1357 %tmp_295 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_30, i32 40

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1524" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1358 %icmp_ln73_91 = icmp_eq  i8 %tmp_295, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_91"/></StgValue>
</operation>

<operation id="1525" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1359 %icmp_ln73_92 = icmp_eq  i8 %tmp_295, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_92"/></StgValue>
</operation>

<operation id="1526" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1360 %select_ln73_120 = select i1 %and_ln73_180, i1 %icmp_ln73_91, i1 %icmp_ln73_92

]]></Node>
<StgValue><ssdm name="select_ln73_120"/></StgValue>
</operation>

<operation id="1527" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1361 %xor_ln73_151 = xor i1 %tmp_293, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_151"/></StgValue>
</operation>

<operation id="1528" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1362 %and_ln73_181 = and i1 %icmp_ln73_90, i1 %xor_ln73_151

]]></Node>
<StgValue><ssdm name="and_ln73_181"/></StgValue>
</operation>

<operation id="1529" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1363 %select_ln73_121 = select i1 %and_ln73_180, i1 %and_ln73_181, i1 %icmp_ln73_91

]]></Node>
<StgValue><ssdm name="select_ln73_121"/></StgValue>
</operation>

<operation id="1530" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1364 %and_ln73_182 = and i1 %and_ln73_180, i1 %icmp_ln73_91

]]></Node>
<StgValue><ssdm name="and_ln73_182"/></StgValue>
</operation>

<operation id="1531" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1365 %xor_ln73_152 = xor i1 %select_ln73_120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_152"/></StgValue>
</operation>

<operation id="1532" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1366 %or_ln73_60 = or i1 %tmp_292, i1 %xor_ln73_152

]]></Node>
<StgValue><ssdm name="or_ln73_60"/></StgValue>
</operation>

<operation id="1533" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1367 %xor_ln73_153 = xor i1 %tmp_289, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_153"/></StgValue>
</operation>

<operation id="1534" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1368 %and_ln73_183 = and i1 %or_ln73_60, i1 %xor_ln73_153

]]></Node>
<StgValue><ssdm name="and_ln73_183"/></StgValue>
</operation>

<operation id="1535" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1369 %and_ln73_184 = and i1 %tmp_292, i1 %select_ln73_121

]]></Node>
<StgValue><ssdm name="and_ln73_184"/></StgValue>
</operation>

<operation id="1536" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1370 %or_ln73_158 = or i1 %and_ln73_182, i1 %and_ln73_184

]]></Node>
<StgValue><ssdm name="or_ln73_158"/></StgValue>
</operation>

<operation id="1537" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1371 %xor_ln73_154 = xor i1 %or_ln73_158, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_154"/></StgValue>
</operation>

<operation id="1538" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1372 %and_ln73_185 = and i1 %tmp_289, i1 %xor_ln73_154

]]></Node>
<StgValue><ssdm name="and_ln73_185"/></StgValue>
</operation>

<operation id="1539" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1373 %select_ln73_122 = select i1 %and_ln73_183, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_122"/></StgValue>
</operation>

<operation id="1540" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1374 %or_ln73_61 = or i1 %and_ln73_183, i1 %and_ln73_185

]]></Node>
<StgValue><ssdm name="or_ln73_61"/></StgValue>
</operation>

<operation id="1541" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1375 %select_ln73_123 = select i1 %or_ln73_61, i24 %select_ln73_122, i24 %add_ln73_30

]]></Node>
<StgValue><ssdm name="select_ln73_123"/></StgValue>
</operation>

<operation id="1542" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1378 %sext_ln73_31 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_7

]]></Node>
<StgValue><ssdm name="sext_ln73_31"/></StgValue>
</operation>

<operation id="1543" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1379 %mul_ln73_31 = mul i48 %sext_ln73_31, i48 %conv7_i_31_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_31"/></StgValue>
</operation>

<operation id="1544" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1380 %tmp_296 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_31, i32 47

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1545" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1381 %trunc_ln73_30 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_31, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_30"/></StgValue>
</operation>

<operation id="1546" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1382 %tmp_297 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_31, i32 15

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1547" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1383 %tmp_298 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_31, i32 39

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1548" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1384 %zext_ln73_31 = zext i1 %tmp_297

]]></Node>
<StgValue><ssdm name="zext_ln73_31"/></StgValue>
</operation>

<operation id="1549" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1385 %add_ln73_31 = add i24 %trunc_ln73_30, i24 %zext_ln73_31

]]></Node>
<StgValue><ssdm name="add_ln73_31"/></StgValue>
</operation>

<operation id="1550" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1386 %tmp_299 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_31, i32 23

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1551" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1387 %xor_ln73_155 = xor i1 %tmp_299, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_155"/></StgValue>
</operation>

<operation id="1552" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1388 %and_ln73_186 = and i1 %tmp_298, i1 %xor_ln73_155

]]></Node>
<StgValue><ssdm name="and_ln73_186"/></StgValue>
</operation>

<operation id="1553" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1389 %tmp_300 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_31, i32 40

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1554" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1390 %tmp_301 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_31, i32 41

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1555" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1391 %icmp_ln73_93 = icmp_eq  i7 %tmp_301, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_93"/></StgValue>
</operation>

<operation id="1556" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1392 %tmp_302 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_31, i32 40

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1557" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1393 %icmp_ln73_94 = icmp_eq  i8 %tmp_302, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_94"/></StgValue>
</operation>

<operation id="1558" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1394 %icmp_ln73_95 = icmp_eq  i8 %tmp_302, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_95"/></StgValue>
</operation>

<operation id="1559" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1395 %select_ln73_124 = select i1 %and_ln73_186, i1 %icmp_ln73_94, i1 %icmp_ln73_95

]]></Node>
<StgValue><ssdm name="select_ln73_124"/></StgValue>
</operation>

<operation id="1560" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1396 %xor_ln73_156 = xor i1 %tmp_300, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_156"/></StgValue>
</operation>

<operation id="1561" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1397 %and_ln73_187 = and i1 %icmp_ln73_93, i1 %xor_ln73_156

]]></Node>
<StgValue><ssdm name="and_ln73_187"/></StgValue>
</operation>

<operation id="1562" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1398 %select_ln73_125 = select i1 %and_ln73_186, i1 %and_ln73_187, i1 %icmp_ln73_94

]]></Node>
<StgValue><ssdm name="select_ln73_125"/></StgValue>
</operation>

<operation id="1563" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1399 %and_ln73_188 = and i1 %and_ln73_186, i1 %icmp_ln73_94

]]></Node>
<StgValue><ssdm name="and_ln73_188"/></StgValue>
</operation>

<operation id="1564" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1400 %xor_ln73_157 = xor i1 %select_ln73_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_157"/></StgValue>
</operation>

<operation id="1565" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1401 %or_ln73_62 = or i1 %tmp_299, i1 %xor_ln73_157

]]></Node>
<StgValue><ssdm name="or_ln73_62"/></StgValue>
</operation>

<operation id="1566" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1402 %xor_ln73_158 = xor i1 %tmp_296, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_158"/></StgValue>
</operation>

<operation id="1567" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1403 %and_ln73_189 = and i1 %or_ln73_62, i1 %xor_ln73_158

]]></Node>
<StgValue><ssdm name="and_ln73_189"/></StgValue>
</operation>

<operation id="1568" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1404 %and_ln73_190 = and i1 %tmp_299, i1 %select_ln73_125

]]></Node>
<StgValue><ssdm name="and_ln73_190"/></StgValue>
</operation>

<operation id="1569" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1405 %or_ln73_159 = or i1 %and_ln73_188, i1 %and_ln73_190

]]></Node>
<StgValue><ssdm name="or_ln73_159"/></StgValue>
</operation>

<operation id="1570" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1406 %xor_ln73_159 = xor i1 %or_ln73_159, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_159"/></StgValue>
</operation>

<operation id="1571" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1407 %and_ln73_191 = and i1 %tmp_296, i1 %xor_ln73_159

]]></Node>
<StgValue><ssdm name="and_ln73_191"/></StgValue>
</operation>

<operation id="1572" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1408 %select_ln73_126 = select i1 %and_ln73_189, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_126"/></StgValue>
</operation>

<operation id="1573" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1409 %or_ln73_63 = or i1 %and_ln73_189, i1 %and_ln73_191

]]></Node>
<StgValue><ssdm name="or_ln73_63"/></StgValue>
</operation>

<operation id="1574" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1410 %select_ln73_127 = select i1 %or_ln73_63, i24 %select_ln73_126, i24 %add_ln73_31

]]></Node>
<StgValue><ssdm name="select_ln73_127"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="1575" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:187 %tmp_46 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 30

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1576" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:188 %zext_ln73_110 = zext i14 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln73_110"/></StgValue>
</operation>

<operation id="1577" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:189 %C_addr_30 = getelementptr i24 %C, i64 0, i64 %zext_ln73_110

]]></Node>
<StgValue><ssdm name="C_addr_30"/></StgValue>
</operation>

<operation id="1578" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:190 %tmp_47 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 31

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1579" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:191 %zext_ln73_111 = zext i14 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln73_111"/></StgValue>
</operation>

<operation id="1580" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:192 %C_addr_31 = getelementptr i24 %C, i64 0, i64 %zext_ln73_111

]]></Node>
<StgValue><ssdm name="C_addr_31"/></StgValue>
</operation>

<operation id="1581" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1376 %store_ln73 = store i24 %select_ln73_123, i14 %C_addr_30

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1582" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1411 %store_ln73 = store i24 %select_ln73_127, i14 %C_addr_31

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1583" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1413 %sext_ln73_32 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_8

]]></Node>
<StgValue><ssdm name="sext_ln73_32"/></StgValue>
</operation>

<operation id="1584" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1414 %mul_ln73_32 = mul i48 %sext_ln73_32, i48 %conv7_i_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_32"/></StgValue>
</operation>

<operation id="1585" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1415 %tmp_303 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1586" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1416 %trunc_ln73_31 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_32, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_31"/></StgValue>
</operation>

<operation id="1587" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1417 %tmp_304 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_32, i32 15

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1588" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1418 %tmp_305 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1589" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1419 %zext_ln73_32 = zext i1 %tmp_304

]]></Node>
<StgValue><ssdm name="zext_ln73_32"/></StgValue>
</operation>

<operation id="1590" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1420 %add_ln73_32 = add i24 %trunc_ln73_31, i24 %zext_ln73_32

]]></Node>
<StgValue><ssdm name="add_ln73_32"/></StgValue>
</operation>

<operation id="1591" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1421 %tmp_306 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_32, i32 23

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1592" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1422 %xor_ln73_160 = xor i1 %tmp_306, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_160"/></StgValue>
</operation>

<operation id="1593" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1423 %and_ln73_192 = and i1 %tmp_305, i1 %xor_ln73_160

]]></Node>
<StgValue><ssdm name="and_ln73_192"/></StgValue>
</operation>

<operation id="1594" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1424 %tmp_307 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_32, i32 40

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1595" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1425 %tmp_308 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_32, i32 41

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1596" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1426 %icmp_ln73_96 = icmp_eq  i7 %tmp_308, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_96"/></StgValue>
</operation>

<operation id="1597" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1427 %tmp_309 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_32, i32 40

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1598" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1428 %icmp_ln73_97 = icmp_eq  i8 %tmp_309, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_97"/></StgValue>
</operation>

<operation id="1599" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1429 %icmp_ln73_98 = icmp_eq  i8 %tmp_309, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_98"/></StgValue>
</operation>

<operation id="1600" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1430 %select_ln73_128 = select i1 %and_ln73_192, i1 %icmp_ln73_97, i1 %icmp_ln73_98

]]></Node>
<StgValue><ssdm name="select_ln73_128"/></StgValue>
</operation>

<operation id="1601" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1431 %xor_ln73_161 = xor i1 %tmp_307, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_161"/></StgValue>
</operation>

<operation id="1602" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1432 %and_ln73_193 = and i1 %icmp_ln73_96, i1 %xor_ln73_161

]]></Node>
<StgValue><ssdm name="and_ln73_193"/></StgValue>
</operation>

<operation id="1603" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1433 %select_ln73_129 = select i1 %and_ln73_192, i1 %and_ln73_193, i1 %icmp_ln73_97

]]></Node>
<StgValue><ssdm name="select_ln73_129"/></StgValue>
</operation>

<operation id="1604" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1434 %and_ln73_194 = and i1 %and_ln73_192, i1 %icmp_ln73_97

]]></Node>
<StgValue><ssdm name="and_ln73_194"/></StgValue>
</operation>

<operation id="1605" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1435 %xor_ln73_162 = xor i1 %select_ln73_128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_162"/></StgValue>
</operation>

<operation id="1606" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1436 %or_ln73_64 = or i1 %tmp_306, i1 %xor_ln73_162

]]></Node>
<StgValue><ssdm name="or_ln73_64"/></StgValue>
</operation>

<operation id="1607" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1437 %xor_ln73_163 = xor i1 %tmp_303, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_163"/></StgValue>
</operation>

<operation id="1608" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1438 %and_ln73_195 = and i1 %or_ln73_64, i1 %xor_ln73_163

]]></Node>
<StgValue><ssdm name="and_ln73_195"/></StgValue>
</operation>

<operation id="1609" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1439 %and_ln73_196 = and i1 %tmp_306, i1 %select_ln73_129

]]></Node>
<StgValue><ssdm name="and_ln73_196"/></StgValue>
</operation>

<operation id="1610" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1440 %or_ln73_160 = or i1 %and_ln73_194, i1 %and_ln73_196

]]></Node>
<StgValue><ssdm name="or_ln73_160"/></StgValue>
</operation>

<operation id="1611" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1441 %xor_ln73_164 = xor i1 %or_ln73_160, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_164"/></StgValue>
</operation>

<operation id="1612" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1442 %and_ln73_197 = and i1 %tmp_303, i1 %xor_ln73_164

]]></Node>
<StgValue><ssdm name="and_ln73_197"/></StgValue>
</operation>

<operation id="1613" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1443 %select_ln73_130 = select i1 %and_ln73_195, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_130"/></StgValue>
</operation>

<operation id="1614" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1444 %or_ln73_65 = or i1 %and_ln73_195, i1 %and_ln73_197

]]></Node>
<StgValue><ssdm name="or_ln73_65"/></StgValue>
</operation>

<operation id="1615" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1445 %select_ln73_131 = select i1 %or_ln73_65, i24 %select_ln73_130, i24 %add_ln73_32

]]></Node>
<StgValue><ssdm name="select_ln73_131"/></StgValue>
</operation>

<operation id="1616" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1448 %sext_ln73_33 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_8

]]></Node>
<StgValue><ssdm name="sext_ln73_33"/></StgValue>
</operation>

<operation id="1617" st_id="18" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1449 %mul_ln73_33 = mul i48 %sext_ln73_33, i48 %conv7_i_33_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_33"/></StgValue>
</operation>

<operation id="1618" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1450 %tmp_310 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_33, i32 47

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1619" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1451 %trunc_ln73_32 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_33, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_32"/></StgValue>
</operation>

<operation id="1620" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1452 %tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_33, i32 15

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1621" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1453 %tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_33, i32 39

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1622" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1454 %zext_ln73_33 = zext i1 %tmp_311

]]></Node>
<StgValue><ssdm name="zext_ln73_33"/></StgValue>
</operation>

<operation id="1623" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1455 %add_ln73_33 = add i24 %trunc_ln73_32, i24 %zext_ln73_33

]]></Node>
<StgValue><ssdm name="add_ln73_33"/></StgValue>
</operation>

<operation id="1624" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1456 %tmp_313 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_33, i32 23

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1625" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1457 %xor_ln73_165 = xor i1 %tmp_313, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_165"/></StgValue>
</operation>

<operation id="1626" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1458 %and_ln73_198 = and i1 %tmp_312, i1 %xor_ln73_165

]]></Node>
<StgValue><ssdm name="and_ln73_198"/></StgValue>
</operation>

<operation id="1627" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1459 %tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_33, i32 40

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1628" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1460 %tmp_315 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_33, i32 41

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="1629" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1461 %icmp_ln73_99 = icmp_eq  i7 %tmp_315, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_99"/></StgValue>
</operation>

<operation id="1630" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1462 %tmp_316 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_33, i32 40

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1631" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1463 %icmp_ln73_100 = icmp_eq  i8 %tmp_316, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_100"/></StgValue>
</operation>

<operation id="1632" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1464 %icmp_ln73_101 = icmp_eq  i8 %tmp_316, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_101"/></StgValue>
</operation>

<operation id="1633" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1465 %select_ln73_132 = select i1 %and_ln73_198, i1 %icmp_ln73_100, i1 %icmp_ln73_101

]]></Node>
<StgValue><ssdm name="select_ln73_132"/></StgValue>
</operation>

<operation id="1634" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1466 %xor_ln73_166 = xor i1 %tmp_314, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_166"/></StgValue>
</operation>

<operation id="1635" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1467 %and_ln73_199 = and i1 %icmp_ln73_99, i1 %xor_ln73_166

]]></Node>
<StgValue><ssdm name="and_ln73_199"/></StgValue>
</operation>

<operation id="1636" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1468 %select_ln73_133 = select i1 %and_ln73_198, i1 %and_ln73_199, i1 %icmp_ln73_100

]]></Node>
<StgValue><ssdm name="select_ln73_133"/></StgValue>
</operation>

<operation id="1637" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1469 %and_ln73_200 = and i1 %and_ln73_198, i1 %icmp_ln73_100

]]></Node>
<StgValue><ssdm name="and_ln73_200"/></StgValue>
</operation>

<operation id="1638" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1470 %xor_ln73_167 = xor i1 %select_ln73_132, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_167"/></StgValue>
</operation>

<operation id="1639" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1471 %or_ln73_66 = or i1 %tmp_313, i1 %xor_ln73_167

]]></Node>
<StgValue><ssdm name="or_ln73_66"/></StgValue>
</operation>

<operation id="1640" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1472 %xor_ln73_168 = xor i1 %tmp_310, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_168"/></StgValue>
</operation>

<operation id="1641" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1473 %and_ln73_201 = and i1 %or_ln73_66, i1 %xor_ln73_168

]]></Node>
<StgValue><ssdm name="and_ln73_201"/></StgValue>
</operation>

<operation id="1642" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1474 %and_ln73_202 = and i1 %tmp_313, i1 %select_ln73_133

]]></Node>
<StgValue><ssdm name="and_ln73_202"/></StgValue>
</operation>

<operation id="1643" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1475 %or_ln73_161 = or i1 %and_ln73_200, i1 %and_ln73_202

]]></Node>
<StgValue><ssdm name="or_ln73_161"/></StgValue>
</operation>

<operation id="1644" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1476 %xor_ln73_169 = xor i1 %or_ln73_161, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_169"/></StgValue>
</operation>

<operation id="1645" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1477 %and_ln73_203 = and i1 %tmp_310, i1 %xor_ln73_169

]]></Node>
<StgValue><ssdm name="and_ln73_203"/></StgValue>
</operation>

<operation id="1646" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1478 %select_ln73_134 = select i1 %and_ln73_201, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_134"/></StgValue>
</operation>

<operation id="1647" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1479 %or_ln73_67 = or i1 %and_ln73_201, i1 %and_ln73_203

]]></Node>
<StgValue><ssdm name="or_ln73_67"/></StgValue>
</operation>

<operation id="1648" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1480 %select_ln73_135 = select i1 %or_ln73_67, i24 %select_ln73_134, i24 %add_ln73_33

]]></Node>
<StgValue><ssdm name="select_ln73_135"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="1649" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:193 %tmp_48 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 32

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1650" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:194 %zext_ln73_112 = zext i14 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln73_112"/></StgValue>
</operation>

<operation id="1651" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:195 %C_addr_32 = getelementptr i24 %C, i64 0, i64 %zext_ln73_112

]]></Node>
<StgValue><ssdm name="C_addr_32"/></StgValue>
</operation>

<operation id="1652" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:196 %tmp_49 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 33

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1653" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:197 %zext_ln73_113 = zext i14 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln73_113"/></StgValue>
</operation>

<operation id="1654" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:198 %C_addr_33 = getelementptr i24 %C, i64 0, i64 %zext_ln73_113

]]></Node>
<StgValue><ssdm name="C_addr_33"/></StgValue>
</operation>

<operation id="1655" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1446 %store_ln73 = store i24 %select_ln73_131, i14 %C_addr_32

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1656" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1481 %store_ln73 = store i24 %select_ln73_135, i14 %C_addr_33

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1657" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1483 %sext_ln73_34 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_8

]]></Node>
<StgValue><ssdm name="sext_ln73_34"/></StgValue>
</operation>

<operation id="1658" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1484 %mul_ln73_34 = mul i48 %sext_ln73_34, i48 %conv7_i_34_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_34"/></StgValue>
</operation>

<operation id="1659" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1485 %tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_34, i32 47

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1660" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1486 %trunc_ln73_33 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_34, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_33"/></StgValue>
</operation>

<operation id="1661" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1487 %tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_34, i32 15

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1662" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1488 %tmp_319 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_34, i32 39

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="1663" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1489 %zext_ln73_34 = zext i1 %tmp_318

]]></Node>
<StgValue><ssdm name="zext_ln73_34"/></StgValue>
</operation>

<operation id="1664" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1490 %add_ln73_34 = add i24 %trunc_ln73_33, i24 %zext_ln73_34

]]></Node>
<StgValue><ssdm name="add_ln73_34"/></StgValue>
</operation>

<operation id="1665" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1491 %tmp_320 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_34, i32 23

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="1666" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1492 %xor_ln73_170 = xor i1 %tmp_320, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_170"/></StgValue>
</operation>

<operation id="1667" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1493 %and_ln73_204 = and i1 %tmp_319, i1 %xor_ln73_170

]]></Node>
<StgValue><ssdm name="and_ln73_204"/></StgValue>
</operation>

<operation id="1668" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1494 %tmp_321 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_34, i32 40

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="1669" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1495 %tmp_322 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_34, i32 41

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="1670" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1496 %icmp_ln73_102 = icmp_eq  i7 %tmp_322, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_102"/></StgValue>
</operation>

<operation id="1671" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1497 %tmp_323 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_34, i32 40

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="1672" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1498 %icmp_ln73_103 = icmp_eq  i8 %tmp_323, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_103"/></StgValue>
</operation>

<operation id="1673" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1499 %icmp_ln73_104 = icmp_eq  i8 %tmp_323, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_104"/></StgValue>
</operation>

<operation id="1674" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1500 %select_ln73_136 = select i1 %and_ln73_204, i1 %icmp_ln73_103, i1 %icmp_ln73_104

]]></Node>
<StgValue><ssdm name="select_ln73_136"/></StgValue>
</operation>

<operation id="1675" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1501 %xor_ln73_171 = xor i1 %tmp_321, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_171"/></StgValue>
</operation>

<operation id="1676" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1502 %and_ln73_205 = and i1 %icmp_ln73_102, i1 %xor_ln73_171

]]></Node>
<StgValue><ssdm name="and_ln73_205"/></StgValue>
</operation>

<operation id="1677" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1503 %select_ln73_137 = select i1 %and_ln73_204, i1 %and_ln73_205, i1 %icmp_ln73_103

]]></Node>
<StgValue><ssdm name="select_ln73_137"/></StgValue>
</operation>

<operation id="1678" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1504 %and_ln73_206 = and i1 %and_ln73_204, i1 %icmp_ln73_103

]]></Node>
<StgValue><ssdm name="and_ln73_206"/></StgValue>
</operation>

<operation id="1679" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1505 %xor_ln73_172 = xor i1 %select_ln73_136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_172"/></StgValue>
</operation>

<operation id="1680" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1506 %or_ln73_68 = or i1 %tmp_320, i1 %xor_ln73_172

]]></Node>
<StgValue><ssdm name="or_ln73_68"/></StgValue>
</operation>

<operation id="1681" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1507 %xor_ln73_173 = xor i1 %tmp_317, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_173"/></StgValue>
</operation>

<operation id="1682" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1508 %and_ln73_207 = and i1 %or_ln73_68, i1 %xor_ln73_173

]]></Node>
<StgValue><ssdm name="and_ln73_207"/></StgValue>
</operation>

<operation id="1683" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1509 %and_ln73_208 = and i1 %tmp_320, i1 %select_ln73_137

]]></Node>
<StgValue><ssdm name="and_ln73_208"/></StgValue>
</operation>

<operation id="1684" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1510 %or_ln73_162 = or i1 %and_ln73_206, i1 %and_ln73_208

]]></Node>
<StgValue><ssdm name="or_ln73_162"/></StgValue>
</operation>

<operation id="1685" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1511 %xor_ln73_174 = xor i1 %or_ln73_162, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_174"/></StgValue>
</operation>

<operation id="1686" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1512 %and_ln73_209 = and i1 %tmp_317, i1 %xor_ln73_174

]]></Node>
<StgValue><ssdm name="and_ln73_209"/></StgValue>
</operation>

<operation id="1687" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1513 %select_ln73_138 = select i1 %and_ln73_207, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_138"/></StgValue>
</operation>

<operation id="1688" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1514 %or_ln73_69 = or i1 %and_ln73_207, i1 %and_ln73_209

]]></Node>
<StgValue><ssdm name="or_ln73_69"/></StgValue>
</operation>

<operation id="1689" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1515 %select_ln73_139 = select i1 %or_ln73_69, i24 %select_ln73_138, i24 %add_ln73_34

]]></Node>
<StgValue><ssdm name="select_ln73_139"/></StgValue>
</operation>

<operation id="1690" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1518 %sext_ln73_35 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_8

]]></Node>
<StgValue><ssdm name="sext_ln73_35"/></StgValue>
</operation>

<operation id="1691" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1519 %mul_ln73_35 = mul i48 %sext_ln73_35, i48 %conv7_i_35_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_35"/></StgValue>
</operation>

<operation id="1692" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1520 %tmp_324 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_35, i32 47

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="1693" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1521 %trunc_ln73_34 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_35, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_34"/></StgValue>
</operation>

<operation id="1694" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1522 %tmp_325 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_35, i32 15

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="1695" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1523 %tmp_326 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_35, i32 39

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="1696" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1524 %zext_ln73_35 = zext i1 %tmp_325

]]></Node>
<StgValue><ssdm name="zext_ln73_35"/></StgValue>
</operation>

<operation id="1697" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1525 %add_ln73_35 = add i24 %trunc_ln73_34, i24 %zext_ln73_35

]]></Node>
<StgValue><ssdm name="add_ln73_35"/></StgValue>
</operation>

<operation id="1698" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1526 %tmp_327 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_35, i32 23

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="1699" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1527 %xor_ln73_175 = xor i1 %tmp_327, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_175"/></StgValue>
</operation>

<operation id="1700" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1528 %and_ln73_210 = and i1 %tmp_326, i1 %xor_ln73_175

]]></Node>
<StgValue><ssdm name="and_ln73_210"/></StgValue>
</operation>

<operation id="1701" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1529 %tmp_328 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_35, i32 40

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="1702" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1530 %tmp_329 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_35, i32 41

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="1703" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1531 %icmp_ln73_105 = icmp_eq  i7 %tmp_329, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_105"/></StgValue>
</operation>

<operation id="1704" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1532 %tmp_330 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_35, i32 40

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="1705" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1533 %icmp_ln73_106 = icmp_eq  i8 %tmp_330, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_106"/></StgValue>
</operation>

<operation id="1706" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1534 %icmp_ln73_107 = icmp_eq  i8 %tmp_330, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_107"/></StgValue>
</operation>

<operation id="1707" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1535 %select_ln73_140 = select i1 %and_ln73_210, i1 %icmp_ln73_106, i1 %icmp_ln73_107

]]></Node>
<StgValue><ssdm name="select_ln73_140"/></StgValue>
</operation>

<operation id="1708" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1536 %xor_ln73_176 = xor i1 %tmp_328, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_176"/></StgValue>
</operation>

<operation id="1709" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1537 %and_ln73_211 = and i1 %icmp_ln73_105, i1 %xor_ln73_176

]]></Node>
<StgValue><ssdm name="and_ln73_211"/></StgValue>
</operation>

<operation id="1710" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1538 %select_ln73_141 = select i1 %and_ln73_210, i1 %and_ln73_211, i1 %icmp_ln73_106

]]></Node>
<StgValue><ssdm name="select_ln73_141"/></StgValue>
</operation>

<operation id="1711" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1539 %and_ln73_212 = and i1 %and_ln73_210, i1 %icmp_ln73_106

]]></Node>
<StgValue><ssdm name="and_ln73_212"/></StgValue>
</operation>

<operation id="1712" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1540 %xor_ln73_177 = xor i1 %select_ln73_140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_177"/></StgValue>
</operation>

<operation id="1713" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1541 %or_ln73_70 = or i1 %tmp_327, i1 %xor_ln73_177

]]></Node>
<StgValue><ssdm name="or_ln73_70"/></StgValue>
</operation>

<operation id="1714" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1542 %xor_ln73_178 = xor i1 %tmp_324, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_178"/></StgValue>
</operation>

<operation id="1715" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1543 %and_ln73_213 = and i1 %or_ln73_70, i1 %xor_ln73_178

]]></Node>
<StgValue><ssdm name="and_ln73_213"/></StgValue>
</operation>

<operation id="1716" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1544 %and_ln73_214 = and i1 %tmp_327, i1 %select_ln73_141

]]></Node>
<StgValue><ssdm name="and_ln73_214"/></StgValue>
</operation>

<operation id="1717" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1545 %or_ln73_163 = or i1 %and_ln73_212, i1 %and_ln73_214

]]></Node>
<StgValue><ssdm name="or_ln73_163"/></StgValue>
</operation>

<operation id="1718" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1546 %xor_ln73_179 = xor i1 %or_ln73_163, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_179"/></StgValue>
</operation>

<operation id="1719" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1547 %and_ln73_215 = and i1 %tmp_324, i1 %xor_ln73_179

]]></Node>
<StgValue><ssdm name="and_ln73_215"/></StgValue>
</operation>

<operation id="1720" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1548 %select_ln73_142 = select i1 %and_ln73_213, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_142"/></StgValue>
</operation>

<operation id="1721" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1549 %or_ln73_71 = or i1 %and_ln73_213, i1 %and_ln73_215

]]></Node>
<StgValue><ssdm name="or_ln73_71"/></StgValue>
</operation>

<operation id="1722" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1550 %select_ln73_143 = select i1 %or_ln73_71, i24 %select_ln73_142, i24 %add_ln73_35

]]></Node>
<StgValue><ssdm name="select_ln73_143"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="1723" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:199 %tmp_50 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 34

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1724" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:200 %zext_ln73_114 = zext i14 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln73_114"/></StgValue>
</operation>

<operation id="1725" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:201 %C_addr_34 = getelementptr i24 %C, i64 0, i64 %zext_ln73_114

]]></Node>
<StgValue><ssdm name="C_addr_34"/></StgValue>
</operation>

<operation id="1726" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:202 %tmp_51 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 35

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1727" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:203 %zext_ln73_115 = zext i14 %tmp_51

]]></Node>
<StgValue><ssdm name="zext_ln73_115"/></StgValue>
</operation>

<operation id="1728" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:204 %C_addr_35 = getelementptr i24 %C, i64 0, i64 %zext_ln73_115

]]></Node>
<StgValue><ssdm name="C_addr_35"/></StgValue>
</operation>

<operation id="1729" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1516 %store_ln73 = store i24 %select_ln73_139, i14 %C_addr_34

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1730" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1551 %store_ln73 = store i24 %select_ln73_143, i14 %C_addr_35

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1731" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1553 %sext_ln73_36 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_9

]]></Node>
<StgValue><ssdm name="sext_ln73_36"/></StgValue>
</operation>

<operation id="1732" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1554 %mul_ln73_36 = mul i48 %sext_ln73_36, i48 %conv7_i_36_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_36"/></StgValue>
</operation>

<operation id="1733" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1555 %tmp_331 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_36, i32 47

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="1734" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1556 %trunc_ln73_35 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_36, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_35"/></StgValue>
</operation>

<operation id="1735" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1557 %tmp_332 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_36, i32 15

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="1736" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1558 %tmp_333 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_36, i32 39

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="1737" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1559 %zext_ln73_36 = zext i1 %tmp_332

]]></Node>
<StgValue><ssdm name="zext_ln73_36"/></StgValue>
</operation>

<operation id="1738" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1560 %add_ln73_36 = add i24 %trunc_ln73_35, i24 %zext_ln73_36

]]></Node>
<StgValue><ssdm name="add_ln73_36"/></StgValue>
</operation>

<operation id="1739" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1561 %tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_36, i32 23

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1740" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1562 %xor_ln73_180 = xor i1 %tmp_334, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_180"/></StgValue>
</operation>

<operation id="1741" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1563 %and_ln73_216 = and i1 %tmp_333, i1 %xor_ln73_180

]]></Node>
<StgValue><ssdm name="and_ln73_216"/></StgValue>
</operation>

<operation id="1742" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1564 %tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_36, i32 40

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="1743" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1565 %tmp_336 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_36, i32 41

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1744" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1566 %icmp_ln73_108 = icmp_eq  i7 %tmp_336, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_108"/></StgValue>
</operation>

<operation id="1745" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1567 %tmp_337 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_36, i32 40

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="1746" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1568 %icmp_ln73_109 = icmp_eq  i8 %tmp_337, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_109"/></StgValue>
</operation>

<operation id="1747" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1569 %icmp_ln73_110 = icmp_eq  i8 %tmp_337, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_110"/></StgValue>
</operation>

<operation id="1748" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1570 %select_ln73_144 = select i1 %and_ln73_216, i1 %icmp_ln73_109, i1 %icmp_ln73_110

]]></Node>
<StgValue><ssdm name="select_ln73_144"/></StgValue>
</operation>

<operation id="1749" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1571 %xor_ln73_181 = xor i1 %tmp_335, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_181"/></StgValue>
</operation>

<operation id="1750" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1572 %and_ln73_217 = and i1 %icmp_ln73_108, i1 %xor_ln73_181

]]></Node>
<StgValue><ssdm name="and_ln73_217"/></StgValue>
</operation>

<operation id="1751" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1573 %select_ln73_145 = select i1 %and_ln73_216, i1 %and_ln73_217, i1 %icmp_ln73_109

]]></Node>
<StgValue><ssdm name="select_ln73_145"/></StgValue>
</operation>

<operation id="1752" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1574 %and_ln73_218 = and i1 %and_ln73_216, i1 %icmp_ln73_109

]]></Node>
<StgValue><ssdm name="and_ln73_218"/></StgValue>
</operation>

<operation id="1753" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1575 %xor_ln73_182 = xor i1 %select_ln73_144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_182"/></StgValue>
</operation>

<operation id="1754" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1576 %or_ln73_72 = or i1 %tmp_334, i1 %xor_ln73_182

]]></Node>
<StgValue><ssdm name="or_ln73_72"/></StgValue>
</operation>

<operation id="1755" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1577 %xor_ln73_183 = xor i1 %tmp_331, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_183"/></StgValue>
</operation>

<operation id="1756" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1578 %and_ln73_219 = and i1 %or_ln73_72, i1 %xor_ln73_183

]]></Node>
<StgValue><ssdm name="and_ln73_219"/></StgValue>
</operation>

<operation id="1757" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1579 %and_ln73_220 = and i1 %tmp_334, i1 %select_ln73_145

]]></Node>
<StgValue><ssdm name="and_ln73_220"/></StgValue>
</operation>

<operation id="1758" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1580 %or_ln73_164 = or i1 %and_ln73_218, i1 %and_ln73_220

]]></Node>
<StgValue><ssdm name="or_ln73_164"/></StgValue>
</operation>

<operation id="1759" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1581 %xor_ln73_184 = xor i1 %or_ln73_164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_184"/></StgValue>
</operation>

<operation id="1760" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1582 %and_ln73_221 = and i1 %tmp_331, i1 %xor_ln73_184

]]></Node>
<StgValue><ssdm name="and_ln73_221"/></StgValue>
</operation>

<operation id="1761" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1583 %select_ln73_146 = select i1 %and_ln73_219, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_146"/></StgValue>
</operation>

<operation id="1762" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1584 %or_ln73_73 = or i1 %and_ln73_219, i1 %and_ln73_221

]]></Node>
<StgValue><ssdm name="or_ln73_73"/></StgValue>
</operation>

<operation id="1763" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1585 %select_ln73_147 = select i1 %or_ln73_73, i24 %select_ln73_146, i24 %add_ln73_36

]]></Node>
<StgValue><ssdm name="select_ln73_147"/></StgValue>
</operation>

<operation id="1764" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1588 %sext_ln73_37 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_9

]]></Node>
<StgValue><ssdm name="sext_ln73_37"/></StgValue>
</operation>

<operation id="1765" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1589 %mul_ln73_37 = mul i48 %sext_ln73_37, i48 %conv7_i_37_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_37"/></StgValue>
</operation>

<operation id="1766" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1590 %tmp_338 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_37, i32 47

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="1767" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1591 %trunc_ln73_36 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_37, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_36"/></StgValue>
</operation>

<operation id="1768" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1592 %tmp_339 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_37, i32 15

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="1769" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1593 %tmp_340 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_37, i32 39

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1770" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1594 %zext_ln73_37 = zext i1 %tmp_339

]]></Node>
<StgValue><ssdm name="zext_ln73_37"/></StgValue>
</operation>

<operation id="1771" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1595 %add_ln73_37 = add i24 %trunc_ln73_36, i24 %zext_ln73_37

]]></Node>
<StgValue><ssdm name="add_ln73_37"/></StgValue>
</operation>

<operation id="1772" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1596 %tmp_341 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_37, i32 23

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="1773" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1597 %xor_ln73_185 = xor i1 %tmp_341, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_185"/></StgValue>
</operation>

<operation id="1774" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1598 %and_ln73_222 = and i1 %tmp_340, i1 %xor_ln73_185

]]></Node>
<StgValue><ssdm name="and_ln73_222"/></StgValue>
</operation>

<operation id="1775" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1599 %tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_37, i32 40

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1776" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1600 %tmp_343 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_37, i32 41

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="1777" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1601 %icmp_ln73_111 = icmp_eq  i7 %tmp_343, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_111"/></StgValue>
</operation>

<operation id="1778" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1602 %tmp_344 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_37, i32 40

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1779" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1603 %icmp_ln73_112 = icmp_eq  i8 %tmp_344, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_112"/></StgValue>
</operation>

<operation id="1780" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1604 %icmp_ln73_113 = icmp_eq  i8 %tmp_344, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_113"/></StgValue>
</operation>

<operation id="1781" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1605 %select_ln73_148 = select i1 %and_ln73_222, i1 %icmp_ln73_112, i1 %icmp_ln73_113

]]></Node>
<StgValue><ssdm name="select_ln73_148"/></StgValue>
</operation>

<operation id="1782" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1606 %xor_ln73_186 = xor i1 %tmp_342, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_186"/></StgValue>
</operation>

<operation id="1783" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1607 %and_ln73_223 = and i1 %icmp_ln73_111, i1 %xor_ln73_186

]]></Node>
<StgValue><ssdm name="and_ln73_223"/></StgValue>
</operation>

<operation id="1784" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1608 %select_ln73_149 = select i1 %and_ln73_222, i1 %and_ln73_223, i1 %icmp_ln73_112

]]></Node>
<StgValue><ssdm name="select_ln73_149"/></StgValue>
</operation>

<operation id="1785" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1609 %and_ln73_224 = and i1 %and_ln73_222, i1 %icmp_ln73_112

]]></Node>
<StgValue><ssdm name="and_ln73_224"/></StgValue>
</operation>

<operation id="1786" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1610 %xor_ln73_187 = xor i1 %select_ln73_148, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_187"/></StgValue>
</operation>

<operation id="1787" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1611 %or_ln73_74 = or i1 %tmp_341, i1 %xor_ln73_187

]]></Node>
<StgValue><ssdm name="or_ln73_74"/></StgValue>
</operation>

<operation id="1788" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1612 %xor_ln73_188 = xor i1 %tmp_338, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_188"/></StgValue>
</operation>

<operation id="1789" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1613 %and_ln73_225 = and i1 %or_ln73_74, i1 %xor_ln73_188

]]></Node>
<StgValue><ssdm name="and_ln73_225"/></StgValue>
</operation>

<operation id="1790" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1614 %and_ln73_226 = and i1 %tmp_341, i1 %select_ln73_149

]]></Node>
<StgValue><ssdm name="and_ln73_226"/></StgValue>
</operation>

<operation id="1791" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1615 %or_ln73_165 = or i1 %and_ln73_224, i1 %and_ln73_226

]]></Node>
<StgValue><ssdm name="or_ln73_165"/></StgValue>
</operation>

<operation id="1792" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1616 %xor_ln73_189 = xor i1 %or_ln73_165, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_189"/></StgValue>
</operation>

<operation id="1793" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1617 %and_ln73_227 = and i1 %tmp_338, i1 %xor_ln73_189

]]></Node>
<StgValue><ssdm name="and_ln73_227"/></StgValue>
</operation>

<operation id="1794" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1618 %select_ln73_150 = select i1 %and_ln73_225, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_150"/></StgValue>
</operation>

<operation id="1795" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1619 %or_ln73_75 = or i1 %and_ln73_225, i1 %and_ln73_227

]]></Node>
<StgValue><ssdm name="or_ln73_75"/></StgValue>
</operation>

<operation id="1796" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1620 %select_ln73_151 = select i1 %or_ln73_75, i24 %select_ln73_150, i24 %add_ln73_37

]]></Node>
<StgValue><ssdm name="select_ln73_151"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="1797" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:205 %tmp_52 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 36

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1798" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:206 %zext_ln73_116 = zext i14 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln73_116"/></StgValue>
</operation>

<operation id="1799" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:207 %C_addr_36 = getelementptr i24 %C, i64 0, i64 %zext_ln73_116

]]></Node>
<StgValue><ssdm name="C_addr_36"/></StgValue>
</operation>

<operation id="1800" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:208 %tmp_53 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 37

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1801" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:209 %zext_ln73_117 = zext i14 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln73_117"/></StgValue>
</operation>

<operation id="1802" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:210 %C_addr_37 = getelementptr i24 %C, i64 0, i64 %zext_ln73_117

]]></Node>
<StgValue><ssdm name="C_addr_37"/></StgValue>
</operation>

<operation id="1803" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1586 %store_ln73 = store i24 %select_ln73_147, i14 %C_addr_36

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1804" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1621 %store_ln73 = store i24 %select_ln73_151, i14 %C_addr_37

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1805" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1623 %sext_ln73_38 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_9

]]></Node>
<StgValue><ssdm name="sext_ln73_38"/></StgValue>
</operation>

<operation id="1806" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1624 %mul_ln73_38 = mul i48 %sext_ln73_38, i48 %conv7_i_38_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_38"/></StgValue>
</operation>

<operation id="1807" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1625 %tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_38, i32 47

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="1808" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1626 %trunc_ln73_37 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_38, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_37"/></StgValue>
</operation>

<operation id="1809" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1627 %tmp_346 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_38, i32 15

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1810" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1628 %tmp_347 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_38, i32 39

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="1811" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1629 %zext_ln73_38 = zext i1 %tmp_346

]]></Node>
<StgValue><ssdm name="zext_ln73_38"/></StgValue>
</operation>

<operation id="1812" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1630 %add_ln73_38 = add i24 %trunc_ln73_37, i24 %zext_ln73_38

]]></Node>
<StgValue><ssdm name="add_ln73_38"/></StgValue>
</operation>

<operation id="1813" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1631 %tmp_348 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_38, i32 23

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1814" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1632 %xor_ln73_190 = xor i1 %tmp_348, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_190"/></StgValue>
</operation>

<operation id="1815" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1633 %and_ln73_228 = and i1 %tmp_347, i1 %xor_ln73_190

]]></Node>
<StgValue><ssdm name="and_ln73_228"/></StgValue>
</operation>

<operation id="1816" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1634 %tmp_349 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="1817" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1635 %tmp_350 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_38, i32 41

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="1818" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1636 %icmp_ln73_114 = icmp_eq  i7 %tmp_350, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_114"/></StgValue>
</operation>

<operation id="1819" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1637 %tmp_351 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="1820" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1638 %icmp_ln73_115 = icmp_eq  i8 %tmp_351, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_115"/></StgValue>
</operation>

<operation id="1821" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1639 %icmp_ln73_116 = icmp_eq  i8 %tmp_351, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_116"/></StgValue>
</operation>

<operation id="1822" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1640 %select_ln73_152 = select i1 %and_ln73_228, i1 %icmp_ln73_115, i1 %icmp_ln73_116

]]></Node>
<StgValue><ssdm name="select_ln73_152"/></StgValue>
</operation>

<operation id="1823" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1641 %xor_ln73_191 = xor i1 %tmp_349, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_191"/></StgValue>
</operation>

<operation id="1824" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1642 %and_ln73_229 = and i1 %icmp_ln73_114, i1 %xor_ln73_191

]]></Node>
<StgValue><ssdm name="and_ln73_229"/></StgValue>
</operation>

<operation id="1825" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1643 %select_ln73_153 = select i1 %and_ln73_228, i1 %and_ln73_229, i1 %icmp_ln73_115

]]></Node>
<StgValue><ssdm name="select_ln73_153"/></StgValue>
</operation>

<operation id="1826" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1644 %and_ln73_230 = and i1 %and_ln73_228, i1 %icmp_ln73_115

]]></Node>
<StgValue><ssdm name="and_ln73_230"/></StgValue>
</operation>

<operation id="1827" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1645 %xor_ln73_192 = xor i1 %select_ln73_152, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_192"/></StgValue>
</operation>

<operation id="1828" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1646 %or_ln73_76 = or i1 %tmp_348, i1 %xor_ln73_192

]]></Node>
<StgValue><ssdm name="or_ln73_76"/></StgValue>
</operation>

<operation id="1829" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1647 %xor_ln73_193 = xor i1 %tmp_345, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_193"/></StgValue>
</operation>

<operation id="1830" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1648 %and_ln73_231 = and i1 %or_ln73_76, i1 %xor_ln73_193

]]></Node>
<StgValue><ssdm name="and_ln73_231"/></StgValue>
</operation>

<operation id="1831" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1649 %and_ln73_232 = and i1 %tmp_348, i1 %select_ln73_153

]]></Node>
<StgValue><ssdm name="and_ln73_232"/></StgValue>
</operation>

<operation id="1832" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1650 %or_ln73_166 = or i1 %and_ln73_230, i1 %and_ln73_232

]]></Node>
<StgValue><ssdm name="or_ln73_166"/></StgValue>
</operation>

<operation id="1833" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1651 %xor_ln73_194 = xor i1 %or_ln73_166, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_194"/></StgValue>
</operation>

<operation id="1834" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1652 %and_ln73_233 = and i1 %tmp_345, i1 %xor_ln73_194

]]></Node>
<StgValue><ssdm name="and_ln73_233"/></StgValue>
</operation>

<operation id="1835" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1653 %select_ln73_154 = select i1 %and_ln73_231, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_154"/></StgValue>
</operation>

<operation id="1836" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1654 %or_ln73_77 = or i1 %and_ln73_231, i1 %and_ln73_233

]]></Node>
<StgValue><ssdm name="or_ln73_77"/></StgValue>
</operation>

<operation id="1837" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1655 %select_ln73_155 = select i1 %or_ln73_77, i24 %select_ln73_154, i24 %add_ln73_38

]]></Node>
<StgValue><ssdm name="select_ln73_155"/></StgValue>
</operation>

<operation id="1838" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1658 %sext_ln73_39 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_9

]]></Node>
<StgValue><ssdm name="sext_ln73_39"/></StgValue>
</operation>

<operation id="1839" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1659 %mul_ln73_39 = mul i48 %sext_ln73_39, i48 %conv7_i_39_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_39"/></StgValue>
</operation>

<operation id="1840" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1660 %tmp_352 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_39, i32 47

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="1841" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1661 %trunc_ln73_38 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_39, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_38"/></StgValue>
</operation>

<operation id="1842" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1662 %tmp_353 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_39, i32 15

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="1843" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1663 %tmp_354 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_39, i32 39

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="1844" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1664 %zext_ln73_39 = zext i1 %tmp_353

]]></Node>
<StgValue><ssdm name="zext_ln73_39"/></StgValue>
</operation>

<operation id="1845" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1665 %add_ln73_39 = add i24 %trunc_ln73_38, i24 %zext_ln73_39

]]></Node>
<StgValue><ssdm name="add_ln73_39"/></StgValue>
</operation>

<operation id="1846" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1666 %tmp_355 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_39, i32 23

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="1847" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1667 %xor_ln73_195 = xor i1 %tmp_355, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_195"/></StgValue>
</operation>

<operation id="1848" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1668 %and_ln73_234 = and i1 %tmp_354, i1 %xor_ln73_195

]]></Node>
<StgValue><ssdm name="and_ln73_234"/></StgValue>
</operation>

<operation id="1849" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1669 %tmp_356 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="1850" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1670 %tmp_357 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_39, i32 41

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="1851" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1671 %icmp_ln73_117 = icmp_eq  i7 %tmp_357, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_117"/></StgValue>
</operation>

<operation id="1852" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1672 %tmp_358 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="1853" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1673 %icmp_ln73_118 = icmp_eq  i8 %tmp_358, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_118"/></StgValue>
</operation>

<operation id="1854" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1674 %icmp_ln73_119 = icmp_eq  i8 %tmp_358, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_119"/></StgValue>
</operation>

<operation id="1855" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1675 %select_ln73_156 = select i1 %and_ln73_234, i1 %icmp_ln73_118, i1 %icmp_ln73_119

]]></Node>
<StgValue><ssdm name="select_ln73_156"/></StgValue>
</operation>

<operation id="1856" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1676 %xor_ln73_196 = xor i1 %tmp_356, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_196"/></StgValue>
</operation>

<operation id="1857" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1677 %and_ln73_235 = and i1 %icmp_ln73_117, i1 %xor_ln73_196

]]></Node>
<StgValue><ssdm name="and_ln73_235"/></StgValue>
</operation>

<operation id="1858" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1678 %select_ln73_157 = select i1 %and_ln73_234, i1 %and_ln73_235, i1 %icmp_ln73_118

]]></Node>
<StgValue><ssdm name="select_ln73_157"/></StgValue>
</operation>

<operation id="1859" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1679 %and_ln73_236 = and i1 %and_ln73_234, i1 %icmp_ln73_118

]]></Node>
<StgValue><ssdm name="and_ln73_236"/></StgValue>
</operation>

<operation id="1860" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1680 %xor_ln73_197 = xor i1 %select_ln73_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_197"/></StgValue>
</operation>

<operation id="1861" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1681 %or_ln73_78 = or i1 %tmp_355, i1 %xor_ln73_197

]]></Node>
<StgValue><ssdm name="or_ln73_78"/></StgValue>
</operation>

<operation id="1862" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1682 %xor_ln73_198 = xor i1 %tmp_352, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_198"/></StgValue>
</operation>

<operation id="1863" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1683 %and_ln73_237 = and i1 %or_ln73_78, i1 %xor_ln73_198

]]></Node>
<StgValue><ssdm name="and_ln73_237"/></StgValue>
</operation>

<operation id="1864" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1684 %and_ln73_238 = and i1 %tmp_355, i1 %select_ln73_157

]]></Node>
<StgValue><ssdm name="and_ln73_238"/></StgValue>
</operation>

<operation id="1865" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1685 %or_ln73_167 = or i1 %and_ln73_236, i1 %and_ln73_238

]]></Node>
<StgValue><ssdm name="or_ln73_167"/></StgValue>
</operation>

<operation id="1866" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1686 %xor_ln73_199 = xor i1 %or_ln73_167, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_199"/></StgValue>
</operation>

<operation id="1867" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1687 %and_ln73_239 = and i1 %tmp_352, i1 %xor_ln73_199

]]></Node>
<StgValue><ssdm name="and_ln73_239"/></StgValue>
</operation>

<operation id="1868" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1688 %select_ln73_158 = select i1 %and_ln73_237, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_158"/></StgValue>
</operation>

<operation id="1869" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1689 %or_ln73_79 = or i1 %and_ln73_237, i1 %and_ln73_239

]]></Node>
<StgValue><ssdm name="or_ln73_79"/></StgValue>
</operation>

<operation id="1870" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1690 %select_ln73_159 = select i1 %or_ln73_79, i24 %select_ln73_158, i24 %add_ln73_39

]]></Node>
<StgValue><ssdm name="select_ln73_159"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="1871" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:211 %tmp_54 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 38

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1872" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:212 %zext_ln73_118 = zext i14 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln73_118"/></StgValue>
</operation>

<operation id="1873" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:213 %C_addr_38 = getelementptr i24 %C, i64 0, i64 %zext_ln73_118

]]></Node>
<StgValue><ssdm name="C_addr_38"/></StgValue>
</operation>

<operation id="1874" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:214 %tmp_55 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 39

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1875" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:215 %zext_ln73_119 = zext i14 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln73_119"/></StgValue>
</operation>

<operation id="1876" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:216 %C_addr_39 = getelementptr i24 %C, i64 0, i64 %zext_ln73_119

]]></Node>
<StgValue><ssdm name="C_addr_39"/></StgValue>
</operation>

<operation id="1877" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1656 %store_ln73 = store i24 %select_ln73_155, i14 %C_addr_38

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1878" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1691 %store_ln73 = store i24 %select_ln73_159, i14 %C_addr_39

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1879" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1693 %sext_ln73_40 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_10

]]></Node>
<StgValue><ssdm name="sext_ln73_40"/></StgValue>
</operation>

<operation id="1880" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1694 %mul_ln73_40 = mul i48 %sext_ln73_40, i48 %conv7_i_40_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_40"/></StgValue>
</operation>

<operation id="1881" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1695 %tmp_359 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="1882" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1696 %trunc_ln73_39 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_40, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_39"/></StgValue>
</operation>

<operation id="1883" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1697 %tmp_360 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_40, i32 15

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="1884" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1698 %tmp_361 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_40, i32 39

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1885" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1699 %zext_ln73_40 = zext i1 %tmp_360

]]></Node>
<StgValue><ssdm name="zext_ln73_40"/></StgValue>
</operation>

<operation id="1886" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1700 %add_ln73_40 = add i24 %trunc_ln73_39, i24 %zext_ln73_40

]]></Node>
<StgValue><ssdm name="add_ln73_40"/></StgValue>
</operation>

<operation id="1887" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1701 %tmp_362 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_40, i32 23

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="1888" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1702 %xor_ln73_200 = xor i1 %tmp_362, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_200"/></StgValue>
</operation>

<operation id="1889" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1703 %and_ln73_240 = and i1 %tmp_361, i1 %xor_ln73_200

]]></Node>
<StgValue><ssdm name="and_ln73_240"/></StgValue>
</operation>

<operation id="1890" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1704 %tmp_363 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_40, i32 40

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="1891" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1913" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1705 %tmp_364 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_40, i32 41

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="1892" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1706 %icmp_ln73_120 = icmp_eq  i7 %tmp_364, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_120"/></StgValue>
</operation>

<operation id="1893" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1707 %tmp_365 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_40, i32 40

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="1894" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1708 %icmp_ln73_121 = icmp_eq  i8 %tmp_365, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_121"/></StgValue>
</operation>

<operation id="1895" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1709 %icmp_ln73_122 = icmp_eq  i8 %tmp_365, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_122"/></StgValue>
</operation>

<operation id="1896" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1710 %select_ln73_160 = select i1 %and_ln73_240, i1 %icmp_ln73_121, i1 %icmp_ln73_122

]]></Node>
<StgValue><ssdm name="select_ln73_160"/></StgValue>
</operation>

<operation id="1897" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1711 %xor_ln73_201 = xor i1 %tmp_363, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_201"/></StgValue>
</operation>

<operation id="1898" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1712 %and_ln73_241 = and i1 %icmp_ln73_120, i1 %xor_ln73_201

]]></Node>
<StgValue><ssdm name="and_ln73_241"/></StgValue>
</operation>

<operation id="1899" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1713 %select_ln73_161 = select i1 %and_ln73_240, i1 %and_ln73_241, i1 %icmp_ln73_121

]]></Node>
<StgValue><ssdm name="select_ln73_161"/></StgValue>
</operation>

<operation id="1900" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1714 %and_ln73_242 = and i1 %and_ln73_240, i1 %icmp_ln73_121

]]></Node>
<StgValue><ssdm name="and_ln73_242"/></StgValue>
</operation>

<operation id="1901" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1715 %xor_ln73_202 = xor i1 %select_ln73_160, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_202"/></StgValue>
</operation>

<operation id="1902" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1716 %or_ln73_80 = or i1 %tmp_362, i1 %xor_ln73_202

]]></Node>
<StgValue><ssdm name="or_ln73_80"/></StgValue>
</operation>

<operation id="1903" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1717 %xor_ln73_203 = xor i1 %tmp_359, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_203"/></StgValue>
</operation>

<operation id="1904" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1718 %and_ln73_243 = and i1 %or_ln73_80, i1 %xor_ln73_203

]]></Node>
<StgValue><ssdm name="and_ln73_243"/></StgValue>
</operation>

<operation id="1905" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1719 %and_ln73_244 = and i1 %tmp_362, i1 %select_ln73_161

]]></Node>
<StgValue><ssdm name="and_ln73_244"/></StgValue>
</operation>

<operation id="1906" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1720 %or_ln73_168 = or i1 %and_ln73_242, i1 %and_ln73_244

]]></Node>
<StgValue><ssdm name="or_ln73_168"/></StgValue>
</operation>

<operation id="1907" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1721 %xor_ln73_204 = xor i1 %or_ln73_168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_204"/></StgValue>
</operation>

<operation id="1908" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1722 %and_ln73_245 = and i1 %tmp_359, i1 %xor_ln73_204

]]></Node>
<StgValue><ssdm name="and_ln73_245"/></StgValue>
</operation>

<operation id="1909" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1723 %select_ln73_162 = select i1 %and_ln73_243, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_162"/></StgValue>
</operation>

<operation id="1910" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1724 %or_ln73_81 = or i1 %and_ln73_243, i1 %and_ln73_245

]]></Node>
<StgValue><ssdm name="or_ln73_81"/></StgValue>
</operation>

<operation id="1911" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1725 %select_ln73_163 = select i1 %or_ln73_81, i24 %select_ln73_162, i24 %add_ln73_40

]]></Node>
<StgValue><ssdm name="select_ln73_163"/></StgValue>
</operation>

<operation id="1912" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1728 %sext_ln73_41 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_10

]]></Node>
<StgValue><ssdm name="sext_ln73_41"/></StgValue>
</operation>

<operation id="1913" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1729 %mul_ln73_41 = mul i48 %sext_ln73_41, i48 %conv7_i_41_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_41"/></StgValue>
</operation>

<operation id="1914" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1730 %tmp_366 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_41, i32 47

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="1915" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1731 %trunc_ln73_40 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_41, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_40"/></StgValue>
</operation>

<operation id="1916" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1732 %tmp_367 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_41, i32 15

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="1917" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1733 %tmp_368 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_41, i32 39

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="1918" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1734 %zext_ln73_41 = zext i1 %tmp_367

]]></Node>
<StgValue><ssdm name="zext_ln73_41"/></StgValue>
</operation>

<operation id="1919" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1735 %add_ln73_41 = add i24 %trunc_ln73_40, i24 %zext_ln73_41

]]></Node>
<StgValue><ssdm name="add_ln73_41"/></StgValue>
</operation>

<operation id="1920" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1736 %tmp_369 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_41, i32 23

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="1921" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1737 %xor_ln73_205 = xor i1 %tmp_369, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_205"/></StgValue>
</operation>

<operation id="1922" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1738 %and_ln73_246 = and i1 %tmp_368, i1 %xor_ln73_205

]]></Node>
<StgValue><ssdm name="and_ln73_246"/></StgValue>
</operation>

<operation id="1923" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1739 %tmp_370 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_41, i32 40

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="1924" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1740 %tmp_371 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_41, i32 41

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="1925" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1741 %icmp_ln73_123 = icmp_eq  i7 %tmp_371, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_123"/></StgValue>
</operation>

<operation id="1926" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1742 %tmp_372 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_41, i32 40

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="1927" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1743 %icmp_ln73_124 = icmp_eq  i8 %tmp_372, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_124"/></StgValue>
</operation>

<operation id="1928" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1744 %icmp_ln73_125 = icmp_eq  i8 %tmp_372, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_125"/></StgValue>
</operation>

<operation id="1929" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1745 %select_ln73_164 = select i1 %and_ln73_246, i1 %icmp_ln73_124, i1 %icmp_ln73_125

]]></Node>
<StgValue><ssdm name="select_ln73_164"/></StgValue>
</operation>

<operation id="1930" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1746 %xor_ln73_206 = xor i1 %tmp_370, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_206"/></StgValue>
</operation>

<operation id="1931" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1747 %and_ln73_247 = and i1 %icmp_ln73_123, i1 %xor_ln73_206

]]></Node>
<StgValue><ssdm name="and_ln73_247"/></StgValue>
</operation>

<operation id="1932" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1748 %select_ln73_165 = select i1 %and_ln73_246, i1 %and_ln73_247, i1 %icmp_ln73_124

]]></Node>
<StgValue><ssdm name="select_ln73_165"/></StgValue>
</operation>

<operation id="1933" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1749 %and_ln73_248 = and i1 %and_ln73_246, i1 %icmp_ln73_124

]]></Node>
<StgValue><ssdm name="and_ln73_248"/></StgValue>
</operation>

<operation id="1934" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1750 %xor_ln73_207 = xor i1 %select_ln73_164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_207"/></StgValue>
</operation>

<operation id="1935" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1751 %or_ln73_82 = or i1 %tmp_369, i1 %xor_ln73_207

]]></Node>
<StgValue><ssdm name="or_ln73_82"/></StgValue>
</operation>

<operation id="1936" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1752 %xor_ln73_208 = xor i1 %tmp_366, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_208"/></StgValue>
</operation>

<operation id="1937" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1753 %and_ln73_249 = and i1 %or_ln73_82, i1 %xor_ln73_208

]]></Node>
<StgValue><ssdm name="and_ln73_249"/></StgValue>
</operation>

<operation id="1938" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1754 %and_ln73_250 = and i1 %tmp_369, i1 %select_ln73_165

]]></Node>
<StgValue><ssdm name="and_ln73_250"/></StgValue>
</operation>

<operation id="1939" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1755 %or_ln73_169 = or i1 %and_ln73_248, i1 %and_ln73_250

]]></Node>
<StgValue><ssdm name="or_ln73_169"/></StgValue>
</operation>

<operation id="1940" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1756 %xor_ln73_209 = xor i1 %or_ln73_169, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_209"/></StgValue>
</operation>

<operation id="1941" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1757 %and_ln73_251 = and i1 %tmp_366, i1 %xor_ln73_209

]]></Node>
<StgValue><ssdm name="and_ln73_251"/></StgValue>
</operation>

<operation id="1942" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1758 %select_ln73_166 = select i1 %and_ln73_249, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_166"/></StgValue>
</operation>

<operation id="1943" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1759 %or_ln73_83 = or i1 %and_ln73_249, i1 %and_ln73_251

]]></Node>
<StgValue><ssdm name="or_ln73_83"/></StgValue>
</operation>

<operation id="1944" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1760 %select_ln73_167 = select i1 %or_ln73_83, i24 %select_ln73_166, i24 %add_ln73_41

]]></Node>
<StgValue><ssdm name="select_ln73_167"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="1945" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:217 %tmp_56 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 40

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1946" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:218 %zext_ln73_120 = zext i14 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln73_120"/></StgValue>
</operation>

<operation id="1947" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:219 %C_addr_40 = getelementptr i24 %C, i64 0, i64 %zext_ln73_120

]]></Node>
<StgValue><ssdm name="C_addr_40"/></StgValue>
</operation>

<operation id="1948" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:220 %tmp_57 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 41

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1949" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:221 %zext_ln73_121 = zext i14 %tmp_57

]]></Node>
<StgValue><ssdm name="zext_ln73_121"/></StgValue>
</operation>

<operation id="1950" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:222 %C_addr_41 = getelementptr i24 %C, i64 0, i64 %zext_ln73_121

]]></Node>
<StgValue><ssdm name="C_addr_41"/></StgValue>
</operation>

<operation id="1951" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1726 %store_ln73 = store i24 %select_ln73_163, i14 %C_addr_40

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1952" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1761 %store_ln73 = store i24 %select_ln73_167, i14 %C_addr_41

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="1953" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1763 %sext_ln73_42 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_10

]]></Node>
<StgValue><ssdm name="sext_ln73_42"/></StgValue>
</operation>

<operation id="1954" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1764 %mul_ln73_42 = mul i48 %sext_ln73_42, i48 %conv7_i_42_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_42"/></StgValue>
</operation>

<operation id="1955" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1765 %tmp_373 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_42, i32 47

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="1956" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1766 %trunc_ln73_41 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_42, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_41"/></StgValue>
</operation>

<operation id="1957" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1767 %tmp_374 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_42, i32 15

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="1958" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1768 %tmp_375 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_42, i32 39

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1959" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1769 %zext_ln73_42 = zext i1 %tmp_374

]]></Node>
<StgValue><ssdm name="zext_ln73_42"/></StgValue>
</operation>

<operation id="1960" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1770 %add_ln73_42 = add i24 %trunc_ln73_41, i24 %zext_ln73_42

]]></Node>
<StgValue><ssdm name="add_ln73_42"/></StgValue>
</operation>

<operation id="1961" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1771 %tmp_376 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_42, i32 23

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1962" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1772 %xor_ln73_210 = xor i1 %tmp_376, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_210"/></StgValue>
</operation>

<operation id="1963" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1773 %and_ln73_252 = and i1 %tmp_375, i1 %xor_ln73_210

]]></Node>
<StgValue><ssdm name="and_ln73_252"/></StgValue>
</operation>

<operation id="1964" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1774 %tmp_377 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_42, i32 40

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="1965" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1775 %tmp_378 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_42, i32 41

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="1966" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1776 %icmp_ln73_126 = icmp_eq  i7 %tmp_378, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_126"/></StgValue>
</operation>

<operation id="1967" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1777 %tmp_379 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_42, i32 40

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="1968" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1778 %icmp_ln73_127 = icmp_eq  i8 %tmp_379, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_127"/></StgValue>
</operation>

<operation id="1969" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1779 %icmp_ln73_128 = icmp_eq  i8 %tmp_379, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_128"/></StgValue>
</operation>

<operation id="1970" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1780 %select_ln73_168 = select i1 %and_ln73_252, i1 %icmp_ln73_127, i1 %icmp_ln73_128

]]></Node>
<StgValue><ssdm name="select_ln73_168"/></StgValue>
</operation>

<operation id="1971" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1781 %xor_ln73_211 = xor i1 %tmp_377, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_211"/></StgValue>
</operation>

<operation id="1972" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1782 %and_ln73_253 = and i1 %icmp_ln73_126, i1 %xor_ln73_211

]]></Node>
<StgValue><ssdm name="and_ln73_253"/></StgValue>
</operation>

<operation id="1973" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1783 %select_ln73_169 = select i1 %and_ln73_252, i1 %and_ln73_253, i1 %icmp_ln73_127

]]></Node>
<StgValue><ssdm name="select_ln73_169"/></StgValue>
</operation>

<operation id="1974" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1784 %and_ln73_254 = and i1 %and_ln73_252, i1 %icmp_ln73_127

]]></Node>
<StgValue><ssdm name="and_ln73_254"/></StgValue>
</operation>

<operation id="1975" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1785 %xor_ln73_212 = xor i1 %select_ln73_168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_212"/></StgValue>
</operation>

<operation id="1976" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1786 %or_ln73_84 = or i1 %tmp_376, i1 %xor_ln73_212

]]></Node>
<StgValue><ssdm name="or_ln73_84"/></StgValue>
</operation>

<operation id="1977" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1787 %xor_ln73_213 = xor i1 %tmp_373, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_213"/></StgValue>
</operation>

<operation id="1978" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1788 %and_ln73_255 = and i1 %or_ln73_84, i1 %xor_ln73_213

]]></Node>
<StgValue><ssdm name="and_ln73_255"/></StgValue>
</operation>

<operation id="1979" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1789 %and_ln73_256 = and i1 %tmp_376, i1 %select_ln73_169

]]></Node>
<StgValue><ssdm name="and_ln73_256"/></StgValue>
</operation>

<operation id="1980" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1790 %or_ln73_170 = or i1 %and_ln73_254, i1 %and_ln73_256

]]></Node>
<StgValue><ssdm name="or_ln73_170"/></StgValue>
</operation>

<operation id="1981" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1791 %xor_ln73_214 = xor i1 %or_ln73_170, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_214"/></StgValue>
</operation>

<operation id="1982" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1792 %and_ln73_257 = and i1 %tmp_373, i1 %xor_ln73_214

]]></Node>
<StgValue><ssdm name="and_ln73_257"/></StgValue>
</operation>

<operation id="1983" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1793 %select_ln73_170 = select i1 %and_ln73_255, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_170"/></StgValue>
</operation>

<operation id="1984" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1794 %or_ln73_85 = or i1 %and_ln73_255, i1 %and_ln73_257

]]></Node>
<StgValue><ssdm name="or_ln73_85"/></StgValue>
</operation>

<operation id="1985" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1795 %select_ln73_171 = select i1 %or_ln73_85, i24 %select_ln73_170, i24 %add_ln73_42

]]></Node>
<StgValue><ssdm name="select_ln73_171"/></StgValue>
</operation>

<operation id="1986" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1798 %sext_ln73_43 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_10

]]></Node>
<StgValue><ssdm name="sext_ln73_43"/></StgValue>
</operation>

<operation id="1987" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1799 %mul_ln73_43 = mul i48 %sext_ln73_43, i48 %conv7_i_43_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_43"/></StgValue>
</operation>

<operation id="1988" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1800 %tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_43, i32 47

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="1989" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1801 %trunc_ln73_42 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_43, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_42"/></StgValue>
</operation>

<operation id="1990" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1802 %tmp_381 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_43, i32 15

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="1991" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1803 %tmp_382 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_43, i32 39

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="1992" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1804 %zext_ln73_43 = zext i1 %tmp_381

]]></Node>
<StgValue><ssdm name="zext_ln73_43"/></StgValue>
</operation>

<operation id="1993" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1805 %add_ln73_43 = add i24 %trunc_ln73_42, i24 %zext_ln73_43

]]></Node>
<StgValue><ssdm name="add_ln73_43"/></StgValue>
</operation>

<operation id="1994" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1806 %tmp_383 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_43, i32 23

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="1995" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1807 %xor_ln73_215 = xor i1 %tmp_383, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_215"/></StgValue>
</operation>

<operation id="1996" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1808 %and_ln73_258 = and i1 %tmp_382, i1 %xor_ln73_215

]]></Node>
<StgValue><ssdm name="and_ln73_258"/></StgValue>
</operation>

<operation id="1997" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1809 %tmp_384 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_43, i32 40

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="1998" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1810 %tmp_385 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_43, i32 41

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="1999" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1811 %icmp_ln73_129 = icmp_eq  i7 %tmp_385, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_129"/></StgValue>
</operation>

<operation id="2000" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1812 %tmp_386 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_43, i32 40

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="2001" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1813 %icmp_ln73_130 = icmp_eq  i8 %tmp_386, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_130"/></StgValue>
</operation>

<operation id="2002" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1814 %icmp_ln73_131 = icmp_eq  i8 %tmp_386, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_131"/></StgValue>
</operation>

<operation id="2003" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1815 %select_ln73_172 = select i1 %and_ln73_258, i1 %icmp_ln73_130, i1 %icmp_ln73_131

]]></Node>
<StgValue><ssdm name="select_ln73_172"/></StgValue>
</operation>

<operation id="2004" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1816 %xor_ln73_216 = xor i1 %tmp_384, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_216"/></StgValue>
</operation>

<operation id="2005" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1817 %and_ln73_259 = and i1 %icmp_ln73_129, i1 %xor_ln73_216

]]></Node>
<StgValue><ssdm name="and_ln73_259"/></StgValue>
</operation>

<operation id="2006" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1818 %select_ln73_173 = select i1 %and_ln73_258, i1 %and_ln73_259, i1 %icmp_ln73_130

]]></Node>
<StgValue><ssdm name="select_ln73_173"/></StgValue>
</operation>

<operation id="2007" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1819 %and_ln73_260 = and i1 %and_ln73_258, i1 %icmp_ln73_130

]]></Node>
<StgValue><ssdm name="and_ln73_260"/></StgValue>
</operation>

<operation id="2008" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1820 %xor_ln73_217 = xor i1 %select_ln73_172, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_217"/></StgValue>
</operation>

<operation id="2009" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1821 %or_ln73_86 = or i1 %tmp_383, i1 %xor_ln73_217

]]></Node>
<StgValue><ssdm name="or_ln73_86"/></StgValue>
</operation>

<operation id="2010" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1822 %xor_ln73_218 = xor i1 %tmp_380, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_218"/></StgValue>
</operation>

<operation id="2011" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1823 %and_ln73_261 = and i1 %or_ln73_86, i1 %xor_ln73_218

]]></Node>
<StgValue><ssdm name="and_ln73_261"/></StgValue>
</operation>

<operation id="2012" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1824 %and_ln73_262 = and i1 %tmp_383, i1 %select_ln73_173

]]></Node>
<StgValue><ssdm name="and_ln73_262"/></StgValue>
</operation>

<operation id="2013" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1825 %or_ln73_171 = or i1 %and_ln73_260, i1 %and_ln73_262

]]></Node>
<StgValue><ssdm name="or_ln73_171"/></StgValue>
</operation>

<operation id="2014" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1826 %xor_ln73_219 = xor i1 %or_ln73_171, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_219"/></StgValue>
</operation>

<operation id="2015" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1827 %and_ln73_263 = and i1 %tmp_380, i1 %xor_ln73_219

]]></Node>
<StgValue><ssdm name="and_ln73_263"/></StgValue>
</operation>

<operation id="2016" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1828 %select_ln73_174 = select i1 %and_ln73_261, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_174"/></StgValue>
</operation>

<operation id="2017" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1829 %or_ln73_87 = or i1 %and_ln73_261, i1 %and_ln73_263

]]></Node>
<StgValue><ssdm name="or_ln73_87"/></StgValue>
</operation>

<operation id="2018" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1830 %select_ln73_175 = select i1 %or_ln73_87, i24 %select_ln73_174, i24 %add_ln73_43

]]></Node>
<StgValue><ssdm name="select_ln73_175"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="2019" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:223 %tmp_58 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 42

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="2020" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:224 %zext_ln73_122 = zext i14 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln73_122"/></StgValue>
</operation>

<operation id="2021" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:225 %C_addr_42 = getelementptr i24 %C, i64 0, i64 %zext_ln73_122

]]></Node>
<StgValue><ssdm name="C_addr_42"/></StgValue>
</operation>

<operation id="2022" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:226 %tmp_59 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 43

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2023" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:227 %zext_ln73_123 = zext i14 %tmp_59

]]></Node>
<StgValue><ssdm name="zext_ln73_123"/></StgValue>
</operation>

<operation id="2024" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:228 %C_addr_43 = getelementptr i24 %C, i64 0, i64 %zext_ln73_123

]]></Node>
<StgValue><ssdm name="C_addr_43"/></StgValue>
</operation>

<operation id="2025" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1796 %store_ln73 = store i24 %select_ln73_171, i14 %C_addr_42

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2026" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1831 %store_ln73 = store i24 %select_ln73_175, i14 %C_addr_43

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2027" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1833 %sext_ln73_44 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_11

]]></Node>
<StgValue><ssdm name="sext_ln73_44"/></StgValue>
</operation>

<operation id="2028" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1834 %mul_ln73_44 = mul i48 %sext_ln73_44, i48 %conv7_i_44_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_44"/></StgValue>
</operation>

<operation id="2029" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1835 %tmp_387 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_44, i32 47

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="2030" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1836 %trunc_ln73_43 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_44, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_43"/></StgValue>
</operation>

<operation id="2031" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1837 %tmp_388 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_44, i32 15

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="2032" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1838 %tmp_389 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_44, i32 39

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="2033" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1839 %zext_ln73_44 = zext i1 %tmp_388

]]></Node>
<StgValue><ssdm name="zext_ln73_44"/></StgValue>
</operation>

<operation id="2034" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1840 %add_ln73_44 = add i24 %trunc_ln73_43, i24 %zext_ln73_44

]]></Node>
<StgValue><ssdm name="add_ln73_44"/></StgValue>
</operation>

<operation id="2035" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1841 %tmp_390 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_44, i32 23

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="2036" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1842 %xor_ln73_220 = xor i1 %tmp_390, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_220"/></StgValue>
</operation>

<operation id="2037" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1843 %and_ln73_264 = and i1 %tmp_389, i1 %xor_ln73_220

]]></Node>
<StgValue><ssdm name="and_ln73_264"/></StgValue>
</operation>

<operation id="2038" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1844 %tmp_391 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_44, i32 40

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="2039" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1845 %tmp_392 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_44, i32 41

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="2040" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1846 %icmp_ln73_132 = icmp_eq  i7 %tmp_392, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_132"/></StgValue>
</operation>

<operation id="2041" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1847 %tmp_393 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_44, i32 40

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="2042" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1848 %icmp_ln73_133 = icmp_eq  i8 %tmp_393, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_133"/></StgValue>
</operation>

<operation id="2043" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1849 %icmp_ln73_134 = icmp_eq  i8 %tmp_393, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_134"/></StgValue>
</operation>

<operation id="2044" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1850 %select_ln73_176 = select i1 %and_ln73_264, i1 %icmp_ln73_133, i1 %icmp_ln73_134

]]></Node>
<StgValue><ssdm name="select_ln73_176"/></StgValue>
</operation>

<operation id="2045" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1851 %xor_ln73_221 = xor i1 %tmp_391, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_221"/></StgValue>
</operation>

<operation id="2046" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1852 %and_ln73_265 = and i1 %icmp_ln73_132, i1 %xor_ln73_221

]]></Node>
<StgValue><ssdm name="and_ln73_265"/></StgValue>
</operation>

<operation id="2047" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1853 %select_ln73_177 = select i1 %and_ln73_264, i1 %and_ln73_265, i1 %icmp_ln73_133

]]></Node>
<StgValue><ssdm name="select_ln73_177"/></StgValue>
</operation>

<operation id="2048" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1854 %and_ln73_266 = and i1 %and_ln73_264, i1 %icmp_ln73_133

]]></Node>
<StgValue><ssdm name="and_ln73_266"/></StgValue>
</operation>

<operation id="2049" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1855 %xor_ln73_222 = xor i1 %select_ln73_176, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_222"/></StgValue>
</operation>

<operation id="2050" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1856 %or_ln73_88 = or i1 %tmp_390, i1 %xor_ln73_222

]]></Node>
<StgValue><ssdm name="or_ln73_88"/></StgValue>
</operation>

<operation id="2051" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1857 %xor_ln73_223 = xor i1 %tmp_387, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_223"/></StgValue>
</operation>

<operation id="2052" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1858 %and_ln73_267 = and i1 %or_ln73_88, i1 %xor_ln73_223

]]></Node>
<StgValue><ssdm name="and_ln73_267"/></StgValue>
</operation>

<operation id="2053" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1859 %and_ln73_268 = and i1 %tmp_390, i1 %select_ln73_177

]]></Node>
<StgValue><ssdm name="and_ln73_268"/></StgValue>
</operation>

<operation id="2054" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1860 %or_ln73_172 = or i1 %and_ln73_266, i1 %and_ln73_268

]]></Node>
<StgValue><ssdm name="or_ln73_172"/></StgValue>
</operation>

<operation id="2055" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1861 %xor_ln73_224 = xor i1 %or_ln73_172, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_224"/></StgValue>
</operation>

<operation id="2056" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1862 %and_ln73_269 = and i1 %tmp_387, i1 %xor_ln73_224

]]></Node>
<StgValue><ssdm name="and_ln73_269"/></StgValue>
</operation>

<operation id="2057" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1863 %select_ln73_178 = select i1 %and_ln73_267, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_178"/></StgValue>
</operation>

<operation id="2058" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1864 %or_ln73_89 = or i1 %and_ln73_267, i1 %and_ln73_269

]]></Node>
<StgValue><ssdm name="or_ln73_89"/></StgValue>
</operation>

<operation id="2059" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1865 %select_ln73_179 = select i1 %or_ln73_89, i24 %select_ln73_178, i24 %add_ln73_44

]]></Node>
<StgValue><ssdm name="select_ln73_179"/></StgValue>
</operation>

<operation id="2060" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1868 %sext_ln73_45 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_11

]]></Node>
<StgValue><ssdm name="sext_ln73_45"/></StgValue>
</operation>

<operation id="2061" st_id="24" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1869 %mul_ln73_45 = mul i48 %sext_ln73_45, i48 %conv7_i_45_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_45"/></StgValue>
</operation>

<operation id="2062" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1870 %tmp_394 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_45, i32 47

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="2063" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1871 %trunc_ln73_44 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_45, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_44"/></StgValue>
</operation>

<operation id="2064" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1872 %tmp_395 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_45, i32 15

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="2065" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1873 %tmp_396 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_45, i32 39

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="2066" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1874 %zext_ln73_45 = zext i1 %tmp_395

]]></Node>
<StgValue><ssdm name="zext_ln73_45"/></StgValue>
</operation>

<operation id="2067" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1875 %add_ln73_45 = add i24 %trunc_ln73_44, i24 %zext_ln73_45

]]></Node>
<StgValue><ssdm name="add_ln73_45"/></StgValue>
</operation>

<operation id="2068" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1876 %tmp_397 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_45, i32 23

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="2069" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1877 %xor_ln73_225 = xor i1 %tmp_397, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_225"/></StgValue>
</operation>

<operation id="2070" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1878 %and_ln73_270 = and i1 %tmp_396, i1 %xor_ln73_225

]]></Node>
<StgValue><ssdm name="and_ln73_270"/></StgValue>
</operation>

<operation id="2071" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1879 %tmp_398 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_45, i32 40

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="2072" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1880 %tmp_399 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_45, i32 41

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="2073" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1881 %icmp_ln73_135 = icmp_eq  i7 %tmp_399, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_135"/></StgValue>
</operation>

<operation id="2074" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1882 %tmp_400 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_45, i32 40

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="2075" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1883 %icmp_ln73_136 = icmp_eq  i8 %tmp_400, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_136"/></StgValue>
</operation>

<operation id="2076" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1884 %icmp_ln73_137 = icmp_eq  i8 %tmp_400, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_137"/></StgValue>
</operation>

<operation id="2077" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1885 %select_ln73_180 = select i1 %and_ln73_270, i1 %icmp_ln73_136, i1 %icmp_ln73_137

]]></Node>
<StgValue><ssdm name="select_ln73_180"/></StgValue>
</operation>

<operation id="2078" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1886 %xor_ln73_226 = xor i1 %tmp_398, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_226"/></StgValue>
</operation>

<operation id="2079" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1887 %and_ln73_271 = and i1 %icmp_ln73_135, i1 %xor_ln73_226

]]></Node>
<StgValue><ssdm name="and_ln73_271"/></StgValue>
</operation>

<operation id="2080" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1888 %select_ln73_181 = select i1 %and_ln73_270, i1 %and_ln73_271, i1 %icmp_ln73_136

]]></Node>
<StgValue><ssdm name="select_ln73_181"/></StgValue>
</operation>

<operation id="2081" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1889 %and_ln73_272 = and i1 %and_ln73_270, i1 %icmp_ln73_136

]]></Node>
<StgValue><ssdm name="and_ln73_272"/></StgValue>
</operation>

<operation id="2082" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1890 %xor_ln73_227 = xor i1 %select_ln73_180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_227"/></StgValue>
</operation>

<operation id="2083" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1891 %or_ln73_90 = or i1 %tmp_397, i1 %xor_ln73_227

]]></Node>
<StgValue><ssdm name="or_ln73_90"/></StgValue>
</operation>

<operation id="2084" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1892 %xor_ln73_228 = xor i1 %tmp_394, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_228"/></StgValue>
</operation>

<operation id="2085" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1893 %and_ln73_273 = and i1 %or_ln73_90, i1 %xor_ln73_228

]]></Node>
<StgValue><ssdm name="and_ln73_273"/></StgValue>
</operation>

<operation id="2086" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1894 %and_ln73_274 = and i1 %tmp_397, i1 %select_ln73_181

]]></Node>
<StgValue><ssdm name="and_ln73_274"/></StgValue>
</operation>

<operation id="2087" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1895 %or_ln73_173 = or i1 %and_ln73_272, i1 %and_ln73_274

]]></Node>
<StgValue><ssdm name="or_ln73_173"/></StgValue>
</operation>

<operation id="2088" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1896 %xor_ln73_229 = xor i1 %or_ln73_173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_229"/></StgValue>
</operation>

<operation id="2089" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1897 %and_ln73_275 = and i1 %tmp_394, i1 %xor_ln73_229

]]></Node>
<StgValue><ssdm name="and_ln73_275"/></StgValue>
</operation>

<operation id="2090" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1898 %select_ln73_182 = select i1 %and_ln73_273, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_182"/></StgValue>
</operation>

<operation id="2091" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1899 %or_ln73_91 = or i1 %and_ln73_273, i1 %and_ln73_275

]]></Node>
<StgValue><ssdm name="or_ln73_91"/></StgValue>
</operation>

<operation id="2092" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1900 %select_ln73_183 = select i1 %or_ln73_91, i24 %select_ln73_182, i24 %add_ln73_45

]]></Node>
<StgValue><ssdm name="select_ln73_183"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="2093" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:229 %tmp_60 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 44

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2094" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:230 %zext_ln73_124 = zext i14 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln73_124"/></StgValue>
</operation>

<operation id="2095" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:231 %C_addr_44 = getelementptr i24 %C, i64 0, i64 %zext_ln73_124

]]></Node>
<StgValue><ssdm name="C_addr_44"/></StgValue>
</operation>

<operation id="2096" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:232 %tmp_61 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 45

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="2097" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:233 %zext_ln73_125 = zext i14 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln73_125"/></StgValue>
</operation>

<operation id="2098" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:234 %C_addr_45 = getelementptr i24 %C, i64 0, i64 %zext_ln73_125

]]></Node>
<StgValue><ssdm name="C_addr_45"/></StgValue>
</operation>

<operation id="2099" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1866 %store_ln73 = store i24 %select_ln73_179, i14 %C_addr_44

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2100" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1901 %store_ln73 = store i24 %select_ln73_183, i14 %C_addr_45

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2101" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1903 %sext_ln73_46 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_11

]]></Node>
<StgValue><ssdm name="sext_ln73_46"/></StgValue>
</operation>

<operation id="2102" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1904 %mul_ln73_46 = mul i48 %sext_ln73_46, i48 %conv7_i_46_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_46"/></StgValue>
</operation>

<operation id="2103" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1905 %tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_46, i32 47

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="2104" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1906 %trunc_ln73_45 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_46, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_45"/></StgValue>
</operation>

<operation id="2105" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1907 %tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_46, i32 15

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="2106" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1908 %tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_46, i32 39

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="2107" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1909 %zext_ln73_46 = zext i1 %tmp_402

]]></Node>
<StgValue><ssdm name="zext_ln73_46"/></StgValue>
</operation>

<operation id="2108" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1910 %add_ln73_46 = add i24 %trunc_ln73_45, i24 %zext_ln73_46

]]></Node>
<StgValue><ssdm name="add_ln73_46"/></StgValue>
</operation>

<operation id="2109" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1911 %tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_46, i32 23

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="2110" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1912 %xor_ln73_230 = xor i1 %tmp_404, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_230"/></StgValue>
</operation>

<operation id="2111" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1913 %and_ln73_276 = and i1 %tmp_403, i1 %xor_ln73_230

]]></Node>
<StgValue><ssdm name="and_ln73_276"/></StgValue>
</operation>

<operation id="2112" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1914 %tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_46, i32 40

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="2113" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1915 %tmp_406 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_46, i32 41

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="2114" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1916 %icmp_ln73_138 = icmp_eq  i7 %tmp_406, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_138"/></StgValue>
</operation>

<operation id="2115" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1917 %tmp_407 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_46, i32 40

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="2116" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1918 %icmp_ln73_139 = icmp_eq  i8 %tmp_407, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_139"/></StgValue>
</operation>

<operation id="2117" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1919 %icmp_ln73_140 = icmp_eq  i8 %tmp_407, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_140"/></StgValue>
</operation>

<operation id="2118" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1920 %select_ln73_184 = select i1 %and_ln73_276, i1 %icmp_ln73_139, i1 %icmp_ln73_140

]]></Node>
<StgValue><ssdm name="select_ln73_184"/></StgValue>
</operation>

<operation id="2119" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1921 %xor_ln73_231 = xor i1 %tmp_405, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_231"/></StgValue>
</operation>

<operation id="2120" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1922 %and_ln73_277 = and i1 %icmp_ln73_138, i1 %xor_ln73_231

]]></Node>
<StgValue><ssdm name="and_ln73_277"/></StgValue>
</operation>

<operation id="2121" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1923 %select_ln73_185 = select i1 %and_ln73_276, i1 %and_ln73_277, i1 %icmp_ln73_139

]]></Node>
<StgValue><ssdm name="select_ln73_185"/></StgValue>
</operation>

<operation id="2122" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1924 %and_ln73_278 = and i1 %and_ln73_276, i1 %icmp_ln73_139

]]></Node>
<StgValue><ssdm name="and_ln73_278"/></StgValue>
</operation>

<operation id="2123" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1925 %xor_ln73_232 = xor i1 %select_ln73_184, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_232"/></StgValue>
</operation>

<operation id="2124" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1926 %or_ln73_92 = or i1 %tmp_404, i1 %xor_ln73_232

]]></Node>
<StgValue><ssdm name="or_ln73_92"/></StgValue>
</operation>

<operation id="2125" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1927 %xor_ln73_233 = xor i1 %tmp_401, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_233"/></StgValue>
</operation>

<operation id="2126" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1928 %and_ln73_279 = and i1 %or_ln73_92, i1 %xor_ln73_233

]]></Node>
<StgValue><ssdm name="and_ln73_279"/></StgValue>
</operation>

<operation id="2127" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1929 %and_ln73_280 = and i1 %tmp_404, i1 %select_ln73_185

]]></Node>
<StgValue><ssdm name="and_ln73_280"/></StgValue>
</operation>

<operation id="2128" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1930 %or_ln73_174 = or i1 %and_ln73_278, i1 %and_ln73_280

]]></Node>
<StgValue><ssdm name="or_ln73_174"/></StgValue>
</operation>

<operation id="2129" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1931 %xor_ln73_234 = xor i1 %or_ln73_174, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_234"/></StgValue>
</operation>

<operation id="2130" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1932 %and_ln73_281 = and i1 %tmp_401, i1 %xor_ln73_234

]]></Node>
<StgValue><ssdm name="and_ln73_281"/></StgValue>
</operation>

<operation id="2131" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1933 %select_ln73_186 = select i1 %and_ln73_279, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_186"/></StgValue>
</operation>

<operation id="2132" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1934 %or_ln73_93 = or i1 %and_ln73_279, i1 %and_ln73_281

]]></Node>
<StgValue><ssdm name="or_ln73_93"/></StgValue>
</operation>

<operation id="2133" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1935 %select_ln73_187 = select i1 %or_ln73_93, i24 %select_ln73_186, i24 %add_ln73_46

]]></Node>
<StgValue><ssdm name="select_ln73_187"/></StgValue>
</operation>

<operation id="2134" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1938 %sext_ln73_47 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_11

]]></Node>
<StgValue><ssdm name="sext_ln73_47"/></StgValue>
</operation>

<operation id="2135" st_id="25" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1939 %mul_ln73_47 = mul i48 %sext_ln73_47, i48 %conv7_i_47_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_47"/></StgValue>
</operation>

<operation id="2136" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1940 %tmp_408 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_47, i32 47

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2137" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1941 %trunc_ln73_46 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_47, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_46"/></StgValue>
</operation>

<operation id="2138" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1942 %tmp_409 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_47, i32 15

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="2139" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1943 %tmp_410 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_47, i32 39

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="2140" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1944 %zext_ln73_47 = zext i1 %tmp_409

]]></Node>
<StgValue><ssdm name="zext_ln73_47"/></StgValue>
</operation>

<operation id="2141" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1945 %add_ln73_47 = add i24 %trunc_ln73_46, i24 %zext_ln73_47

]]></Node>
<StgValue><ssdm name="add_ln73_47"/></StgValue>
</operation>

<operation id="2142" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1946 %tmp_411 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_47, i32 23

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="2143" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1947 %xor_ln73_235 = xor i1 %tmp_411, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_235"/></StgValue>
</operation>

<operation id="2144" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1948 %and_ln73_282 = and i1 %tmp_410, i1 %xor_ln73_235

]]></Node>
<StgValue><ssdm name="and_ln73_282"/></StgValue>
</operation>

<operation id="2145" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1949 %tmp_412 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_47, i32 40

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2146" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1950 %tmp_413 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_47, i32 41

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="2147" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1951 %icmp_ln73_141 = icmp_eq  i7 %tmp_413, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_141"/></StgValue>
</operation>

<operation id="2148" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1952 %tmp_414 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_47, i32 40

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="2149" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1953 %icmp_ln73_142 = icmp_eq  i8 %tmp_414, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_142"/></StgValue>
</operation>

<operation id="2150" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1954 %icmp_ln73_143 = icmp_eq  i8 %tmp_414, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_143"/></StgValue>
</operation>

<operation id="2151" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1955 %select_ln73_188 = select i1 %and_ln73_282, i1 %icmp_ln73_142, i1 %icmp_ln73_143

]]></Node>
<StgValue><ssdm name="select_ln73_188"/></StgValue>
</operation>

<operation id="2152" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1956 %xor_ln73_236 = xor i1 %tmp_412, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_236"/></StgValue>
</operation>

<operation id="2153" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1957 %and_ln73_283 = and i1 %icmp_ln73_141, i1 %xor_ln73_236

]]></Node>
<StgValue><ssdm name="and_ln73_283"/></StgValue>
</operation>

<operation id="2154" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1958 %select_ln73_189 = select i1 %and_ln73_282, i1 %and_ln73_283, i1 %icmp_ln73_142

]]></Node>
<StgValue><ssdm name="select_ln73_189"/></StgValue>
</operation>

<operation id="2155" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1959 %and_ln73_284 = and i1 %and_ln73_282, i1 %icmp_ln73_142

]]></Node>
<StgValue><ssdm name="and_ln73_284"/></StgValue>
</operation>

<operation id="2156" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1960 %xor_ln73_237 = xor i1 %select_ln73_188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_237"/></StgValue>
</operation>

<operation id="2157" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1961 %or_ln73_94 = or i1 %tmp_411, i1 %xor_ln73_237

]]></Node>
<StgValue><ssdm name="or_ln73_94"/></StgValue>
</operation>

<operation id="2158" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1962 %xor_ln73_238 = xor i1 %tmp_408, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_238"/></StgValue>
</operation>

<operation id="2159" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1963 %and_ln73_285 = and i1 %or_ln73_94, i1 %xor_ln73_238

]]></Node>
<StgValue><ssdm name="and_ln73_285"/></StgValue>
</operation>

<operation id="2160" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1964 %and_ln73_286 = and i1 %tmp_411, i1 %select_ln73_189

]]></Node>
<StgValue><ssdm name="and_ln73_286"/></StgValue>
</operation>

<operation id="2161" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1965 %or_ln73_175 = or i1 %and_ln73_284, i1 %and_ln73_286

]]></Node>
<StgValue><ssdm name="or_ln73_175"/></StgValue>
</operation>

<operation id="2162" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1966 %xor_ln73_239 = xor i1 %or_ln73_175, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_239"/></StgValue>
</operation>

<operation id="2163" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1967 %and_ln73_287 = and i1 %tmp_408, i1 %xor_ln73_239

]]></Node>
<StgValue><ssdm name="and_ln73_287"/></StgValue>
</operation>

<operation id="2164" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1968 %select_ln73_190 = select i1 %and_ln73_285, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_190"/></StgValue>
</operation>

<operation id="2165" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1969 %or_ln73_95 = or i1 %and_ln73_285, i1 %and_ln73_287

]]></Node>
<StgValue><ssdm name="or_ln73_95"/></StgValue>
</operation>

<operation id="2166" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:1970 %select_ln73_191 = select i1 %or_ln73_95, i24 %select_ln73_190, i24 %add_ln73_47

]]></Node>
<StgValue><ssdm name="select_ln73_191"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="2167" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:235 %tmp_62 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 46

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="2168" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:236 %zext_ln73_126 = zext i14 %tmp_62

]]></Node>
<StgValue><ssdm name="zext_ln73_126"/></StgValue>
</operation>

<operation id="2169" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:237 %C_addr_46 = getelementptr i24 %C, i64 0, i64 %zext_ln73_126

]]></Node>
<StgValue><ssdm name="C_addr_46"/></StgValue>
</operation>

<operation id="2170" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:238 %tmp_63 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 47

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="2171" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:239 %zext_ln73_127 = zext i14 %tmp_63

]]></Node>
<StgValue><ssdm name="zext_ln73_127"/></StgValue>
</operation>

<operation id="2172" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:240 %C_addr_47 = getelementptr i24 %C, i64 0, i64 %zext_ln73_127

]]></Node>
<StgValue><ssdm name="C_addr_47"/></StgValue>
</operation>

<operation id="2173" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1936 %store_ln73 = store i24 %select_ln73_187, i14 %C_addr_46

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2174" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:1971 %store_ln73 = store i24 %select_ln73_191, i14 %C_addr_47

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2175" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:1973 %sext_ln73_48 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_12

]]></Node>
<StgValue><ssdm name="sext_ln73_48"/></StgValue>
</operation>

<operation id="2176" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:1974 %mul_ln73_48 = mul i48 %sext_ln73_48, i48 %conv7_i_48_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_48"/></StgValue>
</operation>

<operation id="2177" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1975 %tmp_415 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_48, i32 47

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2178" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:1976 %trunc_ln73_47 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_48, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_47"/></StgValue>
</operation>

<operation id="2179" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1977 %tmp_416 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_48, i32 15

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="2180" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1978 %tmp_417 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_48, i32 39

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="2181" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:1979 %zext_ln73_48 = zext i1 %tmp_416

]]></Node>
<StgValue><ssdm name="zext_ln73_48"/></StgValue>
</operation>

<operation id="2182" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:1980 %add_ln73_48 = add i24 %trunc_ln73_47, i24 %zext_ln73_48

]]></Node>
<StgValue><ssdm name="add_ln73_48"/></StgValue>
</operation>

<operation id="2183" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1981 %tmp_418 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_48, i32 23

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2184" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1982 %xor_ln73_240 = xor i1 %tmp_418, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_240"/></StgValue>
</operation>

<operation id="2185" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1983 %and_ln73_288 = and i1 %tmp_417, i1 %xor_ln73_240

]]></Node>
<StgValue><ssdm name="and_ln73_288"/></StgValue>
</operation>

<operation id="2186" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1984 %tmp_419 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_48, i32 40

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="2187" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1985 %tmp_420 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_48, i32 41

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="2188" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:1986 %icmp_ln73_144 = icmp_eq  i7 %tmp_420, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_144"/></StgValue>
</operation>

<operation id="2189" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:1987 %tmp_421 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_48, i32 40

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2190" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1988 %icmp_ln73_145 = icmp_eq  i8 %tmp_421, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_145"/></StgValue>
</operation>

<operation id="2191" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:1989 %icmp_ln73_146 = icmp_eq  i8 %tmp_421, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_146"/></StgValue>
</operation>

<operation id="2192" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1990 %select_ln73_192 = select i1 %and_ln73_288, i1 %icmp_ln73_145, i1 %icmp_ln73_146

]]></Node>
<StgValue><ssdm name="select_ln73_192"/></StgValue>
</operation>

<operation id="2193" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1991 %xor_ln73_241 = xor i1 %tmp_419, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_241"/></StgValue>
</operation>

<operation id="2194" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1992 %and_ln73_289 = and i1 %icmp_ln73_144, i1 %xor_ln73_241

]]></Node>
<StgValue><ssdm name="and_ln73_289"/></StgValue>
</operation>

<operation id="2195" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:1993 %select_ln73_193 = select i1 %and_ln73_288, i1 %and_ln73_289, i1 %icmp_ln73_145

]]></Node>
<StgValue><ssdm name="select_ln73_193"/></StgValue>
</operation>

<operation id="2196" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1994 %and_ln73_290 = and i1 %and_ln73_288, i1 %icmp_ln73_145

]]></Node>
<StgValue><ssdm name="and_ln73_290"/></StgValue>
</operation>

<operation id="2197" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1995 %xor_ln73_242 = xor i1 %select_ln73_192, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_242"/></StgValue>
</operation>

<operation id="2198" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1996 %or_ln73_96 = or i1 %tmp_418, i1 %xor_ln73_242

]]></Node>
<StgValue><ssdm name="or_ln73_96"/></StgValue>
</operation>

<operation id="2199" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1997 %xor_ln73_243 = xor i1 %tmp_415, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_243"/></StgValue>
</operation>

<operation id="2200" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1998 %and_ln73_291 = and i1 %or_ln73_96, i1 %xor_ln73_243

]]></Node>
<StgValue><ssdm name="and_ln73_291"/></StgValue>
</operation>

<operation id="2201" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:1999 %and_ln73_292 = and i1 %tmp_418, i1 %select_ln73_193

]]></Node>
<StgValue><ssdm name="and_ln73_292"/></StgValue>
</operation>

<operation id="2202" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2000 %or_ln73_176 = or i1 %and_ln73_290, i1 %and_ln73_292

]]></Node>
<StgValue><ssdm name="or_ln73_176"/></StgValue>
</operation>

<operation id="2203" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2001 %xor_ln73_244 = xor i1 %or_ln73_176, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_244"/></StgValue>
</operation>

<operation id="2204" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2002 %and_ln73_293 = and i1 %tmp_415, i1 %xor_ln73_244

]]></Node>
<StgValue><ssdm name="and_ln73_293"/></StgValue>
</operation>

<operation id="2205" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2003 %select_ln73_194 = select i1 %and_ln73_291, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_194"/></StgValue>
</operation>

<operation id="2206" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2004 %or_ln73_97 = or i1 %and_ln73_291, i1 %and_ln73_293

]]></Node>
<StgValue><ssdm name="or_ln73_97"/></StgValue>
</operation>

<operation id="2207" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2005 %select_ln73_195 = select i1 %or_ln73_97, i24 %select_ln73_194, i24 %add_ln73_48

]]></Node>
<StgValue><ssdm name="select_ln73_195"/></StgValue>
</operation>

<operation id="2208" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:2008 %sext_ln73_49 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_12

]]></Node>
<StgValue><ssdm name="sext_ln73_49"/></StgValue>
</operation>

<operation id="2209" st_id="26" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:2009 %mul_ln73_49 = mul i48 %sext_ln73_49, i48 %conv7_i_49_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_49"/></StgValue>
</operation>

<operation id="2210" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2010 %tmp_422 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_49, i32 47

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="2211" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:2011 %trunc_ln73_48 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_49, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_48"/></StgValue>
</operation>

<operation id="2212" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2012 %tmp_423 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_49, i32 15

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="2213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2013 %tmp_424 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_49, i32 39

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2214" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:2014 %zext_ln73_49 = zext i1 %tmp_423

]]></Node>
<StgValue><ssdm name="zext_ln73_49"/></StgValue>
</operation>

<operation id="2215" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:2015 %add_ln73_49 = add i24 %trunc_ln73_48, i24 %zext_ln73_49

]]></Node>
<StgValue><ssdm name="add_ln73_49"/></StgValue>
</operation>

<operation id="2216" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2016 %tmp_425 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_49, i32 23

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="2217" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2017 %xor_ln73_245 = xor i1 %tmp_425, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_245"/></StgValue>
</operation>

<operation id="2218" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2018 %and_ln73_294 = and i1 %tmp_424, i1 %xor_ln73_245

]]></Node>
<StgValue><ssdm name="and_ln73_294"/></StgValue>
</operation>

<operation id="2219" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2019 %tmp_426 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_49, i32 40

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="2220" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2020 %tmp_427 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_49, i32 41

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2221" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:2021 %icmp_ln73_147 = icmp_eq  i7 %tmp_427, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_147"/></StgValue>
</operation>

<operation id="2222" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2022 %tmp_428 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_49, i32 40

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="2223" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2023 %icmp_ln73_148 = icmp_eq  i8 %tmp_428, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_148"/></StgValue>
</operation>

<operation id="2224" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2024 %icmp_ln73_149 = icmp_eq  i8 %tmp_428, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_149"/></StgValue>
</operation>

<operation id="2225" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2025 %select_ln73_196 = select i1 %and_ln73_294, i1 %icmp_ln73_148, i1 %icmp_ln73_149

]]></Node>
<StgValue><ssdm name="select_ln73_196"/></StgValue>
</operation>

<operation id="2226" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2026 %xor_ln73_246 = xor i1 %tmp_426, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_246"/></StgValue>
</operation>

<operation id="2227" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2027 %and_ln73_295 = and i1 %icmp_ln73_147, i1 %xor_ln73_246

]]></Node>
<StgValue><ssdm name="and_ln73_295"/></StgValue>
</operation>

<operation id="2228" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2028 %select_ln73_197 = select i1 %and_ln73_294, i1 %and_ln73_295, i1 %icmp_ln73_148

]]></Node>
<StgValue><ssdm name="select_ln73_197"/></StgValue>
</operation>

<operation id="2229" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2029 %and_ln73_296 = and i1 %and_ln73_294, i1 %icmp_ln73_148

]]></Node>
<StgValue><ssdm name="and_ln73_296"/></StgValue>
</operation>

<operation id="2230" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2030 %xor_ln73_247 = xor i1 %select_ln73_196, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_247"/></StgValue>
</operation>

<operation id="2231" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2031 %or_ln73_98 = or i1 %tmp_425, i1 %xor_ln73_247

]]></Node>
<StgValue><ssdm name="or_ln73_98"/></StgValue>
</operation>

<operation id="2232" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2032 %xor_ln73_248 = xor i1 %tmp_422, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_248"/></StgValue>
</operation>

<operation id="2233" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2033 %and_ln73_297 = and i1 %or_ln73_98, i1 %xor_ln73_248

]]></Node>
<StgValue><ssdm name="and_ln73_297"/></StgValue>
</operation>

<operation id="2234" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2034 %and_ln73_298 = and i1 %tmp_425, i1 %select_ln73_197

]]></Node>
<StgValue><ssdm name="and_ln73_298"/></StgValue>
</operation>

<operation id="2235" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2035 %or_ln73_177 = or i1 %and_ln73_296, i1 %and_ln73_298

]]></Node>
<StgValue><ssdm name="or_ln73_177"/></StgValue>
</operation>

<operation id="2236" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2036 %xor_ln73_249 = xor i1 %or_ln73_177, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_249"/></StgValue>
</operation>

<operation id="2237" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2037 %and_ln73_299 = and i1 %tmp_422, i1 %xor_ln73_249

]]></Node>
<StgValue><ssdm name="and_ln73_299"/></StgValue>
</operation>

<operation id="2238" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2038 %select_ln73_198 = select i1 %and_ln73_297, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_198"/></StgValue>
</operation>

<operation id="2239" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2039 %or_ln73_99 = or i1 %and_ln73_297, i1 %and_ln73_299

]]></Node>
<StgValue><ssdm name="or_ln73_99"/></StgValue>
</operation>

<operation id="2240" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2040 %select_ln73_199 = select i1 %or_ln73_99, i24 %select_ln73_198, i24 %add_ln73_49

]]></Node>
<StgValue><ssdm name="select_ln73_199"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="2241" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:241 %tmp_64 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 48

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="2242" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:242 %zext_ln73_128 = zext i14 %tmp_64

]]></Node>
<StgValue><ssdm name="zext_ln73_128"/></StgValue>
</operation>

<operation id="2243" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:243 %C_addr_48 = getelementptr i24 %C, i64 0, i64 %zext_ln73_128

]]></Node>
<StgValue><ssdm name="C_addr_48"/></StgValue>
</operation>

<operation id="2244" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:244 %tmp_65 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 49

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="2245" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:245 %zext_ln73_129 = zext i14 %tmp_65

]]></Node>
<StgValue><ssdm name="zext_ln73_129"/></StgValue>
</operation>

<operation id="2246" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:246 %C_addr_49 = getelementptr i24 %C, i64 0, i64 %zext_ln73_129

]]></Node>
<StgValue><ssdm name="C_addr_49"/></StgValue>
</operation>

<operation id="2247" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2006 %store_ln73 = store i24 %select_ln73_195, i14 %C_addr_48

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2248" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2041 %store_ln73 = store i24 %select_ln73_199, i14 %C_addr_49

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2249" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:2043 %sext_ln73_50 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_12

]]></Node>
<StgValue><ssdm name="sext_ln73_50"/></StgValue>
</operation>

<operation id="2250" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:2044 %mul_ln73_50 = mul i48 %sext_ln73_50, i48 %conv7_i_50_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_50"/></StgValue>
</operation>

<operation id="2251" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2045 %tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_50, i32 47

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="2252" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:2046 %trunc_ln73_49 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_50, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_49"/></StgValue>
</operation>

<operation id="2253" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2047 %tmp_430 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_50, i32 15

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2254" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2048 %tmp_431 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_50, i32 39

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="2255" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:2049 %zext_ln73_50 = zext i1 %tmp_430

]]></Node>
<StgValue><ssdm name="zext_ln73_50"/></StgValue>
</operation>

<operation id="2256" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:2050 %add_ln73_50 = add i24 %trunc_ln73_49, i24 %zext_ln73_50

]]></Node>
<StgValue><ssdm name="add_ln73_50"/></StgValue>
</operation>

<operation id="2257" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2051 %tmp_432 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_50, i32 23

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="2258" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2052 %xor_ln73_250 = xor i1 %tmp_432, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_250"/></StgValue>
</operation>

<operation id="2259" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2053 %and_ln73_300 = and i1 %tmp_431, i1 %xor_ln73_250

]]></Node>
<StgValue><ssdm name="and_ln73_300"/></StgValue>
</operation>

<operation id="2260" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2054 %tmp_433 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_50, i32 40

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2261" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2055 %tmp_434 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_50, i32 41

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="2262" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:2056 %icmp_ln73_150 = icmp_eq  i7 %tmp_434, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_150"/></StgValue>
</operation>

<operation id="2263" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2057 %tmp_435 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_50, i32 40

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="2264" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2058 %icmp_ln73_151 = icmp_eq  i8 %tmp_435, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_151"/></StgValue>
</operation>

<operation id="2265" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2059 %icmp_ln73_152 = icmp_eq  i8 %tmp_435, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_152"/></StgValue>
</operation>

<operation id="2266" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2060 %select_ln73_200 = select i1 %and_ln73_300, i1 %icmp_ln73_151, i1 %icmp_ln73_152

]]></Node>
<StgValue><ssdm name="select_ln73_200"/></StgValue>
</operation>

<operation id="2267" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2061 %xor_ln73_251 = xor i1 %tmp_433, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_251"/></StgValue>
</operation>

<operation id="2268" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2062 %and_ln73_301 = and i1 %icmp_ln73_150, i1 %xor_ln73_251

]]></Node>
<StgValue><ssdm name="and_ln73_301"/></StgValue>
</operation>

<operation id="2269" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2063 %select_ln73_201 = select i1 %and_ln73_300, i1 %and_ln73_301, i1 %icmp_ln73_151

]]></Node>
<StgValue><ssdm name="select_ln73_201"/></StgValue>
</operation>

<operation id="2270" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2064 %and_ln73_302 = and i1 %and_ln73_300, i1 %icmp_ln73_151

]]></Node>
<StgValue><ssdm name="and_ln73_302"/></StgValue>
</operation>

<operation id="2271" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2065 %xor_ln73_252 = xor i1 %select_ln73_200, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_252"/></StgValue>
</operation>

<operation id="2272" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2066 %or_ln73_100 = or i1 %tmp_432, i1 %xor_ln73_252

]]></Node>
<StgValue><ssdm name="or_ln73_100"/></StgValue>
</operation>

<operation id="2273" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2067 %xor_ln73_253 = xor i1 %tmp_429, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_253"/></StgValue>
</operation>

<operation id="2274" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2068 %and_ln73_303 = and i1 %or_ln73_100, i1 %xor_ln73_253

]]></Node>
<StgValue><ssdm name="and_ln73_303"/></StgValue>
</operation>

<operation id="2275" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2069 %and_ln73_304 = and i1 %tmp_432, i1 %select_ln73_201

]]></Node>
<StgValue><ssdm name="and_ln73_304"/></StgValue>
</operation>

<operation id="2276" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2070 %or_ln73_178 = or i1 %and_ln73_302, i1 %and_ln73_304

]]></Node>
<StgValue><ssdm name="or_ln73_178"/></StgValue>
</operation>

<operation id="2277" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2071 %xor_ln73_254 = xor i1 %or_ln73_178, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_254"/></StgValue>
</operation>

<operation id="2278" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2072 %and_ln73_305 = and i1 %tmp_429, i1 %xor_ln73_254

]]></Node>
<StgValue><ssdm name="and_ln73_305"/></StgValue>
</operation>

<operation id="2279" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2073 %select_ln73_202 = select i1 %and_ln73_303, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_202"/></StgValue>
</operation>

<operation id="2280" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2074 %or_ln73_101 = or i1 %and_ln73_303, i1 %and_ln73_305

]]></Node>
<StgValue><ssdm name="or_ln73_101"/></StgValue>
</operation>

<operation id="2281" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2075 %select_ln73_203 = select i1 %or_ln73_101, i24 %select_ln73_202, i24 %add_ln73_50

]]></Node>
<StgValue><ssdm name="select_ln73_203"/></StgValue>
</operation>

<operation id="2282" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:2078 %sext_ln73_51 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_12

]]></Node>
<StgValue><ssdm name="sext_ln73_51"/></StgValue>
</operation>

<operation id="2283" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:2079 %mul_ln73_51 = mul i48 %sext_ln73_51, i48 %conv7_i_51_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_51"/></StgValue>
</operation>

<operation id="2284" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2080 %tmp_436 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_51, i32 47

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2285" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:2081 %trunc_ln73_50 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_51, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_50"/></StgValue>
</operation>

<operation id="2286" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2082 %tmp_437 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_51, i32 15

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="2287" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2083 %tmp_438 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_51, i32 39

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="2288" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:2084 %zext_ln73_51 = zext i1 %tmp_437

]]></Node>
<StgValue><ssdm name="zext_ln73_51"/></StgValue>
</operation>

<operation id="2289" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:2085 %add_ln73_51 = add i24 %trunc_ln73_50, i24 %zext_ln73_51

]]></Node>
<StgValue><ssdm name="add_ln73_51"/></StgValue>
</operation>

<operation id="2290" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2086 %tmp_439 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_51, i32 23

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2291" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2087 %xor_ln73_255 = xor i1 %tmp_439, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_255"/></StgValue>
</operation>

<operation id="2292" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2088 %and_ln73_306 = and i1 %tmp_438, i1 %xor_ln73_255

]]></Node>
<StgValue><ssdm name="and_ln73_306"/></StgValue>
</operation>

<operation id="2293" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2089 %tmp_440 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_51, i32 40

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="2294" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2090 %tmp_441 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_51, i32 41

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="2295" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:2091 %icmp_ln73_153 = icmp_eq  i7 %tmp_441, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_153"/></StgValue>
</operation>

<operation id="2296" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2092 %tmp_442 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_51, i32 40

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2297" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2093 %icmp_ln73_154 = icmp_eq  i8 %tmp_442, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_154"/></StgValue>
</operation>

<operation id="2298" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2094 %icmp_ln73_155 = icmp_eq  i8 %tmp_442, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_155"/></StgValue>
</operation>

<operation id="2299" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2095 %select_ln73_204 = select i1 %and_ln73_306, i1 %icmp_ln73_154, i1 %icmp_ln73_155

]]></Node>
<StgValue><ssdm name="select_ln73_204"/></StgValue>
</operation>

<operation id="2300" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2096 %xor_ln73_256 = xor i1 %tmp_440, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_256"/></StgValue>
</operation>

<operation id="2301" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2097 %and_ln73_307 = and i1 %icmp_ln73_153, i1 %xor_ln73_256

]]></Node>
<StgValue><ssdm name="and_ln73_307"/></StgValue>
</operation>

<operation id="2302" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2098 %select_ln73_205 = select i1 %and_ln73_306, i1 %and_ln73_307, i1 %icmp_ln73_154

]]></Node>
<StgValue><ssdm name="select_ln73_205"/></StgValue>
</operation>

<operation id="2303" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2099 %and_ln73_308 = and i1 %and_ln73_306, i1 %icmp_ln73_154

]]></Node>
<StgValue><ssdm name="and_ln73_308"/></StgValue>
</operation>

<operation id="2304" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2100 %xor_ln73_257 = xor i1 %select_ln73_204, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_257"/></StgValue>
</operation>

<operation id="2305" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2101 %or_ln73_102 = or i1 %tmp_439, i1 %xor_ln73_257

]]></Node>
<StgValue><ssdm name="or_ln73_102"/></StgValue>
</operation>

<operation id="2306" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2102 %xor_ln73_258 = xor i1 %tmp_436, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_258"/></StgValue>
</operation>

<operation id="2307" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2103 %and_ln73_309 = and i1 %or_ln73_102, i1 %xor_ln73_258

]]></Node>
<StgValue><ssdm name="and_ln73_309"/></StgValue>
</operation>

<operation id="2308" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2104 %and_ln73_310 = and i1 %tmp_439, i1 %select_ln73_205

]]></Node>
<StgValue><ssdm name="and_ln73_310"/></StgValue>
</operation>

<operation id="2309" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2105 %or_ln73_179 = or i1 %and_ln73_308, i1 %and_ln73_310

]]></Node>
<StgValue><ssdm name="or_ln73_179"/></StgValue>
</operation>

<operation id="2310" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2106 %xor_ln73_259 = xor i1 %or_ln73_179, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_259"/></StgValue>
</operation>

<operation id="2311" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2107 %and_ln73_311 = and i1 %tmp_436, i1 %xor_ln73_259

]]></Node>
<StgValue><ssdm name="and_ln73_311"/></StgValue>
</operation>

<operation id="2312" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2108 %select_ln73_206 = select i1 %and_ln73_309, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_206"/></StgValue>
</operation>

<operation id="2313" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2109 %or_ln73_103 = or i1 %and_ln73_309, i1 %and_ln73_311

]]></Node>
<StgValue><ssdm name="or_ln73_103"/></StgValue>
</operation>

<operation id="2314" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2110 %select_ln73_207 = select i1 %or_ln73_103, i24 %select_ln73_206, i24 %add_ln73_51

]]></Node>
<StgValue><ssdm name="select_ln73_207"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="2315" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:247 %tmp_66 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 50

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="2316" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:248 %zext_ln73_130 = zext i14 %tmp_66

]]></Node>
<StgValue><ssdm name="zext_ln73_130"/></StgValue>
</operation>

<operation id="2317" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:249 %C_addr_50 = getelementptr i24 %C, i64 0, i64 %zext_ln73_130

]]></Node>
<StgValue><ssdm name="C_addr_50"/></StgValue>
</operation>

<operation id="2318" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:250 %tmp_67 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 51

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2319" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:251 %zext_ln73_131 = zext i14 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln73_131"/></StgValue>
</operation>

<operation id="2320" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:252 %C_addr_51 = getelementptr i24 %C, i64 0, i64 %zext_ln73_131

]]></Node>
<StgValue><ssdm name="C_addr_51"/></StgValue>
</operation>

<operation id="2321" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2076 %store_ln73 = store i24 %select_ln73_203, i14 %C_addr_50

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2322" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2111 %store_ln73 = store i24 %select_ln73_207, i14 %C_addr_51

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2323" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:2113 %sext_ln73_52 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_13

]]></Node>
<StgValue><ssdm name="sext_ln73_52"/></StgValue>
</operation>

<operation id="2324" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:2114 %mul_ln73_52 = mul i48 %sext_ln73_52, i48 %conv7_i_52_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_52"/></StgValue>
</operation>

<operation id="2325" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2115 %tmp_443 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_52, i32 47

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="2326" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:2116 %trunc_ln73_51 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_52, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_51"/></StgValue>
</operation>

<operation id="2327" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2117 %tmp_444 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_52, i32 15

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="2328" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2118 %tmp_445 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_52, i32 39

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2329" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:2119 %zext_ln73_52 = zext i1 %tmp_444

]]></Node>
<StgValue><ssdm name="zext_ln73_52"/></StgValue>
</operation>

<operation id="2330" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:2120 %add_ln73_52 = add i24 %trunc_ln73_51, i24 %zext_ln73_52

]]></Node>
<StgValue><ssdm name="add_ln73_52"/></StgValue>
</operation>

<operation id="2331" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2121 %tmp_446 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_52, i32 23

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="2332" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2122 %xor_ln73_260 = xor i1 %tmp_446, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_260"/></StgValue>
</operation>

<operation id="2333" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2123 %and_ln73_312 = and i1 %tmp_445, i1 %xor_ln73_260

]]></Node>
<StgValue><ssdm name="and_ln73_312"/></StgValue>
</operation>

<operation id="2334" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2124 %tmp_447 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_52, i32 40

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="2335" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2125 %tmp_448 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_52, i32 41

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2336" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:2126 %icmp_ln73_156 = icmp_eq  i7 %tmp_448, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_156"/></StgValue>
</operation>

<operation id="2337" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2127 %tmp_449 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_52, i32 40

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="2338" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2128 %icmp_ln73_157 = icmp_eq  i8 %tmp_449, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_157"/></StgValue>
</operation>

<operation id="2339" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2129 %icmp_ln73_158 = icmp_eq  i8 %tmp_449, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_158"/></StgValue>
</operation>

<operation id="2340" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2130 %select_ln73_208 = select i1 %and_ln73_312, i1 %icmp_ln73_157, i1 %icmp_ln73_158

]]></Node>
<StgValue><ssdm name="select_ln73_208"/></StgValue>
</operation>

<operation id="2341" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2131 %xor_ln73_261 = xor i1 %tmp_447, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_261"/></StgValue>
</operation>

<operation id="2342" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2132 %and_ln73_313 = and i1 %icmp_ln73_156, i1 %xor_ln73_261

]]></Node>
<StgValue><ssdm name="and_ln73_313"/></StgValue>
</operation>

<operation id="2343" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2133 %select_ln73_209 = select i1 %and_ln73_312, i1 %and_ln73_313, i1 %icmp_ln73_157

]]></Node>
<StgValue><ssdm name="select_ln73_209"/></StgValue>
</operation>

<operation id="2344" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2134 %and_ln73_314 = and i1 %and_ln73_312, i1 %icmp_ln73_157

]]></Node>
<StgValue><ssdm name="and_ln73_314"/></StgValue>
</operation>

<operation id="2345" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2135 %xor_ln73_262 = xor i1 %select_ln73_208, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_262"/></StgValue>
</operation>

<operation id="2346" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2136 %or_ln73_104 = or i1 %tmp_446, i1 %xor_ln73_262

]]></Node>
<StgValue><ssdm name="or_ln73_104"/></StgValue>
</operation>

<operation id="2347" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2137 %xor_ln73_263 = xor i1 %tmp_443, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_263"/></StgValue>
</operation>

<operation id="2348" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2138 %and_ln73_315 = and i1 %or_ln73_104, i1 %xor_ln73_263

]]></Node>
<StgValue><ssdm name="and_ln73_315"/></StgValue>
</operation>

<operation id="2349" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2139 %and_ln73_316 = and i1 %tmp_446, i1 %select_ln73_209

]]></Node>
<StgValue><ssdm name="and_ln73_316"/></StgValue>
</operation>

<operation id="2350" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2140 %or_ln73_180 = or i1 %and_ln73_314, i1 %and_ln73_316

]]></Node>
<StgValue><ssdm name="or_ln73_180"/></StgValue>
</operation>

<operation id="2351" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2141 %xor_ln73_264 = xor i1 %or_ln73_180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_264"/></StgValue>
</operation>

<operation id="2352" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2142 %and_ln73_317 = and i1 %tmp_443, i1 %xor_ln73_264

]]></Node>
<StgValue><ssdm name="and_ln73_317"/></StgValue>
</operation>

<operation id="2353" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2143 %select_ln73_210 = select i1 %and_ln73_315, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_210"/></StgValue>
</operation>

<operation id="2354" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2144 %or_ln73_105 = or i1 %and_ln73_315, i1 %and_ln73_317

]]></Node>
<StgValue><ssdm name="or_ln73_105"/></StgValue>
</operation>

<operation id="2355" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2145 %select_ln73_211 = select i1 %or_ln73_105, i24 %select_ln73_210, i24 %add_ln73_52

]]></Node>
<StgValue><ssdm name="select_ln73_211"/></StgValue>
</operation>

<operation id="2356" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:2148 %sext_ln73_53 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_13

]]></Node>
<StgValue><ssdm name="sext_ln73_53"/></StgValue>
</operation>

<operation id="2357" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:2149 %mul_ln73_53 = mul i48 %sext_ln73_53, i48 %conv7_i_53_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_53"/></StgValue>
</operation>

<operation id="2358" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2150 %tmp_450 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_53, i32 47

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="2359" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:2151 %trunc_ln73_52 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_53, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_52"/></StgValue>
</operation>

<operation id="2360" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2152 %tmp_451 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_53, i32 15

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2361" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2153 %tmp_452 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_53, i32 39

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="2362" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:2154 %zext_ln73_53 = zext i1 %tmp_451

]]></Node>
<StgValue><ssdm name="zext_ln73_53"/></StgValue>
</operation>

<operation id="2363" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:2155 %add_ln73_53 = add i24 %trunc_ln73_52, i24 %zext_ln73_53

]]></Node>
<StgValue><ssdm name="add_ln73_53"/></StgValue>
</operation>

<operation id="2364" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2156 %tmp_453 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_53, i32 23

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="2365" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2157 %xor_ln73_265 = xor i1 %tmp_453, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_265"/></StgValue>
</operation>

<operation id="2366" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2158 %and_ln73_318 = and i1 %tmp_452, i1 %xor_ln73_265

]]></Node>
<StgValue><ssdm name="and_ln73_318"/></StgValue>
</operation>

<operation id="2367" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2159 %tmp_454 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_53, i32 40

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="2368" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2160 %tmp_455 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_53, i32 41

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="2369" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:2161 %icmp_ln73_159 = icmp_eq  i7 %tmp_455, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_159"/></StgValue>
</operation>

<operation id="2370" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2162 %tmp_456 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_53, i32 40

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="2371" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2163 %icmp_ln73_160 = icmp_eq  i8 %tmp_456, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_160"/></StgValue>
</operation>

<operation id="2372" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2164 %icmp_ln73_161 = icmp_eq  i8 %tmp_456, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_161"/></StgValue>
</operation>

<operation id="2373" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2165 %select_ln73_212 = select i1 %and_ln73_318, i1 %icmp_ln73_160, i1 %icmp_ln73_161

]]></Node>
<StgValue><ssdm name="select_ln73_212"/></StgValue>
</operation>

<operation id="2374" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2166 %xor_ln73_266 = xor i1 %tmp_454, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_266"/></StgValue>
</operation>

<operation id="2375" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2167 %and_ln73_319 = and i1 %icmp_ln73_159, i1 %xor_ln73_266

]]></Node>
<StgValue><ssdm name="and_ln73_319"/></StgValue>
</operation>

<operation id="2376" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2168 %select_ln73_213 = select i1 %and_ln73_318, i1 %and_ln73_319, i1 %icmp_ln73_160

]]></Node>
<StgValue><ssdm name="select_ln73_213"/></StgValue>
</operation>

<operation id="2377" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2169 %and_ln73_320 = and i1 %and_ln73_318, i1 %icmp_ln73_160

]]></Node>
<StgValue><ssdm name="and_ln73_320"/></StgValue>
</operation>

<operation id="2378" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2170 %xor_ln73_267 = xor i1 %select_ln73_212, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_267"/></StgValue>
</operation>

<operation id="2379" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2171 %or_ln73_106 = or i1 %tmp_453, i1 %xor_ln73_267

]]></Node>
<StgValue><ssdm name="or_ln73_106"/></StgValue>
</operation>

<operation id="2380" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2172 %xor_ln73_268 = xor i1 %tmp_450, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_268"/></StgValue>
</operation>

<operation id="2381" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2173 %and_ln73_321 = and i1 %or_ln73_106, i1 %xor_ln73_268

]]></Node>
<StgValue><ssdm name="and_ln73_321"/></StgValue>
</operation>

<operation id="2382" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2174 %and_ln73_322 = and i1 %tmp_453, i1 %select_ln73_213

]]></Node>
<StgValue><ssdm name="and_ln73_322"/></StgValue>
</operation>

<operation id="2383" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2175 %or_ln73_181 = or i1 %and_ln73_320, i1 %and_ln73_322

]]></Node>
<StgValue><ssdm name="or_ln73_181"/></StgValue>
</operation>

<operation id="2384" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2176 %xor_ln73_269 = xor i1 %or_ln73_181, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_269"/></StgValue>
</operation>

<operation id="2385" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2177 %and_ln73_323 = and i1 %tmp_450, i1 %xor_ln73_269

]]></Node>
<StgValue><ssdm name="and_ln73_323"/></StgValue>
</operation>

<operation id="2386" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2178 %select_ln73_214 = select i1 %and_ln73_321, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_214"/></StgValue>
</operation>

<operation id="2387" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2179 %or_ln73_107 = or i1 %and_ln73_321, i1 %and_ln73_323

]]></Node>
<StgValue><ssdm name="or_ln73_107"/></StgValue>
</operation>

<operation id="2388" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2180 %select_ln73_215 = select i1 %or_ln73_107, i24 %select_ln73_214, i24 %add_ln73_53

]]></Node>
<StgValue><ssdm name="select_ln73_215"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="2389" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:253 %tmp_68 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 52

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="2390" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:254 %zext_ln73_132 = zext i14 %tmp_68

]]></Node>
<StgValue><ssdm name="zext_ln73_132"/></StgValue>
</operation>

<operation id="2391" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:255 %C_addr_52 = getelementptr i24 %C, i64 0, i64 %zext_ln73_132

]]></Node>
<StgValue><ssdm name="C_addr_52"/></StgValue>
</operation>

<operation id="2392" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:256 %tmp_69 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 53

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="2393" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:257 %zext_ln73_133 = zext i14 %tmp_69

]]></Node>
<StgValue><ssdm name="zext_ln73_133"/></StgValue>
</operation>

<operation id="2394" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:258 %C_addr_53 = getelementptr i24 %C, i64 0, i64 %zext_ln73_133

]]></Node>
<StgValue><ssdm name="C_addr_53"/></StgValue>
</operation>

<operation id="2395" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2146 %store_ln73 = store i24 %select_ln73_211, i14 %C_addr_52

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2396" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2181 %store_ln73 = store i24 %select_ln73_215, i14 %C_addr_53

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2397" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:2183 %sext_ln73_54 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_13

]]></Node>
<StgValue><ssdm name="sext_ln73_54"/></StgValue>
</operation>

<operation id="2398" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:2184 %mul_ln73_54 = mul i48 %sext_ln73_54, i48 %conv7_i_54_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_54"/></StgValue>
</operation>

<operation id="2399" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2185 %tmp_457 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_54, i32 47

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="2400" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:2186 %trunc_ln73_53 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_54, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_53"/></StgValue>
</operation>

<operation id="2401" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2187 %tmp_458 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_54, i32 15

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="2402" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2188 %tmp_459 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_54, i32 39

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="2403" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:2189 %zext_ln73_54 = zext i1 %tmp_458

]]></Node>
<StgValue><ssdm name="zext_ln73_54"/></StgValue>
</operation>

<operation id="2404" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:2190 %add_ln73_54 = add i24 %trunc_ln73_53, i24 %zext_ln73_54

]]></Node>
<StgValue><ssdm name="add_ln73_54"/></StgValue>
</operation>

<operation id="2405" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2191 %tmp_460 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_54, i32 23

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="2406" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2192 %xor_ln73_270 = xor i1 %tmp_460, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_270"/></StgValue>
</operation>

<operation id="2407" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2193 %and_ln73_324 = and i1 %tmp_459, i1 %xor_ln73_270

]]></Node>
<StgValue><ssdm name="and_ln73_324"/></StgValue>
</operation>

<operation id="2408" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2194 %tmp_461 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_54, i32 40

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="2409" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2195 %tmp_462 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_54, i32 41

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="2410" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:2196 %icmp_ln73_162 = icmp_eq  i7 %tmp_462, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_162"/></StgValue>
</operation>

<operation id="2411" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2197 %tmp_463 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_54, i32 40

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="2412" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2198 %icmp_ln73_163 = icmp_eq  i8 %tmp_463, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_163"/></StgValue>
</operation>

<operation id="2413" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2199 %icmp_ln73_164 = icmp_eq  i8 %tmp_463, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_164"/></StgValue>
</operation>

<operation id="2414" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2200 %select_ln73_216 = select i1 %and_ln73_324, i1 %icmp_ln73_163, i1 %icmp_ln73_164

]]></Node>
<StgValue><ssdm name="select_ln73_216"/></StgValue>
</operation>

<operation id="2415" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2201 %xor_ln73_271 = xor i1 %tmp_461, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_271"/></StgValue>
</operation>

<operation id="2416" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2202 %and_ln73_325 = and i1 %icmp_ln73_162, i1 %xor_ln73_271

]]></Node>
<StgValue><ssdm name="and_ln73_325"/></StgValue>
</operation>

<operation id="2417" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2203 %select_ln73_217 = select i1 %and_ln73_324, i1 %and_ln73_325, i1 %icmp_ln73_163

]]></Node>
<StgValue><ssdm name="select_ln73_217"/></StgValue>
</operation>

<operation id="2418" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2204 %and_ln73_326 = and i1 %and_ln73_324, i1 %icmp_ln73_163

]]></Node>
<StgValue><ssdm name="and_ln73_326"/></StgValue>
</operation>

<operation id="2419" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2205 %xor_ln73_272 = xor i1 %select_ln73_216, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_272"/></StgValue>
</operation>

<operation id="2420" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2206 %or_ln73_108 = or i1 %tmp_460, i1 %xor_ln73_272

]]></Node>
<StgValue><ssdm name="or_ln73_108"/></StgValue>
</operation>

<operation id="2421" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2207 %xor_ln73_273 = xor i1 %tmp_457, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_273"/></StgValue>
</operation>

<operation id="2422" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2208 %and_ln73_327 = and i1 %or_ln73_108, i1 %xor_ln73_273

]]></Node>
<StgValue><ssdm name="and_ln73_327"/></StgValue>
</operation>

<operation id="2423" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2209 %and_ln73_328 = and i1 %tmp_460, i1 %select_ln73_217

]]></Node>
<StgValue><ssdm name="and_ln73_328"/></StgValue>
</operation>

<operation id="2424" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2210 %or_ln73_182 = or i1 %and_ln73_326, i1 %and_ln73_328

]]></Node>
<StgValue><ssdm name="or_ln73_182"/></StgValue>
</operation>

<operation id="2425" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2211 %xor_ln73_274 = xor i1 %or_ln73_182, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_274"/></StgValue>
</operation>

<operation id="2426" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2212 %and_ln73_329 = and i1 %tmp_457, i1 %xor_ln73_274

]]></Node>
<StgValue><ssdm name="and_ln73_329"/></StgValue>
</operation>

<operation id="2427" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2213 %select_ln73_218 = select i1 %and_ln73_327, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_218"/></StgValue>
</operation>

<operation id="2428" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2214 %or_ln73_109 = or i1 %and_ln73_327, i1 %and_ln73_329

]]></Node>
<StgValue><ssdm name="or_ln73_109"/></StgValue>
</operation>

<operation id="2429" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2215 %select_ln73_219 = select i1 %or_ln73_109, i24 %select_ln73_218, i24 %add_ln73_54

]]></Node>
<StgValue><ssdm name="select_ln73_219"/></StgValue>
</operation>

<operation id="2430" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:2218 %sext_ln73_55 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_13

]]></Node>
<StgValue><ssdm name="sext_ln73_55"/></StgValue>
</operation>

<operation id="2431" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:2219 %mul_ln73_55 = mul i48 %sext_ln73_55, i48 %conv7_i_55_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_55"/></StgValue>
</operation>

<operation id="2432" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2220 %tmp_464 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_55, i32 47

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>

<operation id="2433" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:2221 %trunc_ln73_54 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_55, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_54"/></StgValue>
</operation>

<operation id="2434" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2222 %tmp_465 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_55, i32 15

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="2435" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2223 %tmp_466 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_55, i32 39

]]></Node>
<StgValue><ssdm name="tmp_466"/></StgValue>
</operation>

<operation id="2436" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:2224 %zext_ln73_55 = zext i1 %tmp_465

]]></Node>
<StgValue><ssdm name="zext_ln73_55"/></StgValue>
</operation>

<operation id="2437" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:2225 %add_ln73_55 = add i24 %trunc_ln73_54, i24 %zext_ln73_55

]]></Node>
<StgValue><ssdm name="add_ln73_55"/></StgValue>
</operation>

<operation id="2438" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2226 %tmp_467 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_55, i32 23

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="2439" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2227 %xor_ln73_275 = xor i1 %tmp_467, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_275"/></StgValue>
</operation>

<operation id="2440" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2228 %and_ln73_330 = and i1 %tmp_466, i1 %xor_ln73_275

]]></Node>
<StgValue><ssdm name="and_ln73_330"/></StgValue>
</operation>

<operation id="2441" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2229 %tmp_468 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_55, i32 40

]]></Node>
<StgValue><ssdm name="tmp_468"/></StgValue>
</operation>

<operation id="2442" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2230 %tmp_469 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_55, i32 41

]]></Node>
<StgValue><ssdm name="tmp_469"/></StgValue>
</operation>

<operation id="2443" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:2231 %icmp_ln73_165 = icmp_eq  i7 %tmp_469, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_165"/></StgValue>
</operation>

<operation id="2444" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2232 %tmp_470 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_55, i32 40

]]></Node>
<StgValue><ssdm name="tmp_470"/></StgValue>
</operation>

<operation id="2445" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2233 %icmp_ln73_166 = icmp_eq  i8 %tmp_470, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_166"/></StgValue>
</operation>

<operation id="2446" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2234 %icmp_ln73_167 = icmp_eq  i8 %tmp_470, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_167"/></StgValue>
</operation>

<operation id="2447" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2235 %select_ln73_220 = select i1 %and_ln73_330, i1 %icmp_ln73_166, i1 %icmp_ln73_167

]]></Node>
<StgValue><ssdm name="select_ln73_220"/></StgValue>
</operation>

<operation id="2448" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2236 %xor_ln73_276 = xor i1 %tmp_468, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_276"/></StgValue>
</operation>

<operation id="2449" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2237 %and_ln73_331 = and i1 %icmp_ln73_165, i1 %xor_ln73_276

]]></Node>
<StgValue><ssdm name="and_ln73_331"/></StgValue>
</operation>

<operation id="2450" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2238 %select_ln73_221 = select i1 %and_ln73_330, i1 %and_ln73_331, i1 %icmp_ln73_166

]]></Node>
<StgValue><ssdm name="select_ln73_221"/></StgValue>
</operation>

<operation id="2451" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2239 %and_ln73_332 = and i1 %and_ln73_330, i1 %icmp_ln73_166

]]></Node>
<StgValue><ssdm name="and_ln73_332"/></StgValue>
</operation>

<operation id="2452" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2240 %xor_ln73_277 = xor i1 %select_ln73_220, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_277"/></StgValue>
</operation>

<operation id="2453" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2241 %or_ln73_110 = or i1 %tmp_467, i1 %xor_ln73_277

]]></Node>
<StgValue><ssdm name="or_ln73_110"/></StgValue>
</operation>

<operation id="2454" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2242 %xor_ln73_278 = xor i1 %tmp_464, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_278"/></StgValue>
</operation>

<operation id="2455" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2243 %and_ln73_333 = and i1 %or_ln73_110, i1 %xor_ln73_278

]]></Node>
<StgValue><ssdm name="and_ln73_333"/></StgValue>
</operation>

<operation id="2456" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2244 %and_ln73_334 = and i1 %tmp_467, i1 %select_ln73_221

]]></Node>
<StgValue><ssdm name="and_ln73_334"/></StgValue>
</operation>

<operation id="2457" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2245 %or_ln73_183 = or i1 %and_ln73_332, i1 %and_ln73_334

]]></Node>
<StgValue><ssdm name="or_ln73_183"/></StgValue>
</operation>

<operation id="2458" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2246 %xor_ln73_279 = xor i1 %or_ln73_183, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_279"/></StgValue>
</operation>

<operation id="2459" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2247 %and_ln73_335 = and i1 %tmp_464, i1 %xor_ln73_279

]]></Node>
<StgValue><ssdm name="and_ln73_335"/></StgValue>
</operation>

<operation id="2460" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2248 %select_ln73_222 = select i1 %and_ln73_333, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_222"/></StgValue>
</operation>

<operation id="2461" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2249 %or_ln73_111 = or i1 %and_ln73_333, i1 %and_ln73_335

]]></Node>
<StgValue><ssdm name="or_ln73_111"/></StgValue>
</operation>

<operation id="2462" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2250 %select_ln73_223 = select i1 %or_ln73_111, i24 %select_ln73_222, i24 %add_ln73_55

]]></Node>
<StgValue><ssdm name="select_ln73_223"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="2463" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:259 %tmp_70 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 54

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="2464" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:260 %zext_ln73_134 = zext i14 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln73_134"/></StgValue>
</operation>

<operation id="2465" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:261 %C_addr_54 = getelementptr i24 %C, i64 0, i64 %zext_ln73_134

]]></Node>
<StgValue><ssdm name="C_addr_54"/></StgValue>
</operation>

<operation id="2466" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:262 %tmp_71 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 55

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="2467" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:263 %zext_ln73_135 = zext i14 %tmp_71

]]></Node>
<StgValue><ssdm name="zext_ln73_135"/></StgValue>
</operation>

<operation id="2468" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:264 %C_addr_55 = getelementptr i24 %C, i64 0, i64 %zext_ln73_135

]]></Node>
<StgValue><ssdm name="C_addr_55"/></StgValue>
</operation>

<operation id="2469" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2216 %store_ln73 = store i24 %select_ln73_219, i14 %C_addr_54

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2470" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2251 %store_ln73 = store i24 %select_ln73_223, i14 %C_addr_55

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2471" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:2253 %sext_ln73_56 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_14

]]></Node>
<StgValue><ssdm name="sext_ln73_56"/></StgValue>
</operation>

<operation id="2472" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:2254 %mul_ln73_56 = mul i48 %sext_ln73_56, i48 %conv7_i_56_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_56"/></StgValue>
</operation>

<operation id="2473" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2255 %tmp_471 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_56, i32 47

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="2474" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:2256 %trunc_ln73_55 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_56, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_55"/></StgValue>
</operation>

<operation id="2475" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2257 %tmp_472 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_56, i32 15

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="2476" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2258 %tmp_473 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_56, i32 39

]]></Node>
<StgValue><ssdm name="tmp_473"/></StgValue>
</operation>

<operation id="2477" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:2259 %zext_ln73_56 = zext i1 %tmp_472

]]></Node>
<StgValue><ssdm name="zext_ln73_56"/></StgValue>
</operation>

<operation id="2478" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:2260 %add_ln73_56 = add i24 %trunc_ln73_55, i24 %zext_ln73_56

]]></Node>
<StgValue><ssdm name="add_ln73_56"/></StgValue>
</operation>

<operation id="2479" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2261 %tmp_474 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_56, i32 23

]]></Node>
<StgValue><ssdm name="tmp_474"/></StgValue>
</operation>

<operation id="2480" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2262 %xor_ln73_280 = xor i1 %tmp_474, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_280"/></StgValue>
</operation>

<operation id="2481" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2263 %and_ln73_336 = and i1 %tmp_473, i1 %xor_ln73_280

]]></Node>
<StgValue><ssdm name="and_ln73_336"/></StgValue>
</operation>

<operation id="2482" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2264 %tmp_475 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_56, i32 40

]]></Node>
<StgValue><ssdm name="tmp_475"/></StgValue>
</operation>

<operation id="2483" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2265 %tmp_476 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_56, i32 41

]]></Node>
<StgValue><ssdm name="tmp_476"/></StgValue>
</operation>

<operation id="2484" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:2266 %icmp_ln73_168 = icmp_eq  i7 %tmp_476, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_168"/></StgValue>
</operation>

<operation id="2485" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2267 %tmp_477 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_56, i32 40

]]></Node>
<StgValue><ssdm name="tmp_477"/></StgValue>
</operation>

<operation id="2486" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2268 %icmp_ln73_169 = icmp_eq  i8 %tmp_477, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_169"/></StgValue>
</operation>

<operation id="2487" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2269 %icmp_ln73_170 = icmp_eq  i8 %tmp_477, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_170"/></StgValue>
</operation>

<operation id="2488" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2270 %select_ln73_224 = select i1 %and_ln73_336, i1 %icmp_ln73_169, i1 %icmp_ln73_170

]]></Node>
<StgValue><ssdm name="select_ln73_224"/></StgValue>
</operation>

<operation id="2489" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2271 %xor_ln73_281 = xor i1 %tmp_475, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_281"/></StgValue>
</operation>

<operation id="2490" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2272 %and_ln73_337 = and i1 %icmp_ln73_168, i1 %xor_ln73_281

]]></Node>
<StgValue><ssdm name="and_ln73_337"/></StgValue>
</operation>

<operation id="2491" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2273 %select_ln73_225 = select i1 %and_ln73_336, i1 %and_ln73_337, i1 %icmp_ln73_169

]]></Node>
<StgValue><ssdm name="select_ln73_225"/></StgValue>
</operation>

<operation id="2492" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2274 %and_ln73_338 = and i1 %and_ln73_336, i1 %icmp_ln73_169

]]></Node>
<StgValue><ssdm name="and_ln73_338"/></StgValue>
</operation>

<operation id="2493" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2275 %xor_ln73_282 = xor i1 %select_ln73_224, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_282"/></StgValue>
</operation>

<operation id="2494" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2276 %or_ln73_112 = or i1 %tmp_474, i1 %xor_ln73_282

]]></Node>
<StgValue><ssdm name="or_ln73_112"/></StgValue>
</operation>

<operation id="2495" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2277 %xor_ln73_283 = xor i1 %tmp_471, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_283"/></StgValue>
</operation>

<operation id="2496" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2278 %and_ln73_339 = and i1 %or_ln73_112, i1 %xor_ln73_283

]]></Node>
<StgValue><ssdm name="and_ln73_339"/></StgValue>
</operation>

<operation id="2497" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2279 %and_ln73_340 = and i1 %tmp_474, i1 %select_ln73_225

]]></Node>
<StgValue><ssdm name="and_ln73_340"/></StgValue>
</operation>

<operation id="2498" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2280 %or_ln73_184 = or i1 %and_ln73_338, i1 %and_ln73_340

]]></Node>
<StgValue><ssdm name="or_ln73_184"/></StgValue>
</operation>

<operation id="2499" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2281 %xor_ln73_284 = xor i1 %or_ln73_184, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_284"/></StgValue>
</operation>

<operation id="2500" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2282 %and_ln73_341 = and i1 %tmp_471, i1 %xor_ln73_284

]]></Node>
<StgValue><ssdm name="and_ln73_341"/></StgValue>
</operation>

<operation id="2501" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2283 %select_ln73_226 = select i1 %and_ln73_339, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_226"/></StgValue>
</operation>

<operation id="2502" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2284 %or_ln73_113 = or i1 %and_ln73_339, i1 %and_ln73_341

]]></Node>
<StgValue><ssdm name="or_ln73_113"/></StgValue>
</operation>

<operation id="2503" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2285 %select_ln73_227 = select i1 %or_ln73_113, i24 %select_ln73_226, i24 %add_ln73_56

]]></Node>
<StgValue><ssdm name="select_ln73_227"/></StgValue>
</operation>

<operation id="2504" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:2288 %sext_ln73_57 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_14

]]></Node>
<StgValue><ssdm name="sext_ln73_57"/></StgValue>
</operation>

<operation id="2505" st_id="30" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:2289 %mul_ln73_57 = mul i48 %sext_ln73_57, i48 %conv7_i_57_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_57"/></StgValue>
</operation>

<operation id="2506" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2290 %tmp_478 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_57, i32 47

]]></Node>
<StgValue><ssdm name="tmp_478"/></StgValue>
</operation>

<operation id="2507" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:2291 %trunc_ln73_56 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_57, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_56"/></StgValue>
</operation>

<operation id="2508" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2292 %tmp_479 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_57, i32 15

]]></Node>
<StgValue><ssdm name="tmp_479"/></StgValue>
</operation>

<operation id="2509" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2293 %tmp_480 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_57, i32 39

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="2510" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:2294 %zext_ln73_57 = zext i1 %tmp_479

]]></Node>
<StgValue><ssdm name="zext_ln73_57"/></StgValue>
</operation>

<operation id="2511" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:2295 %add_ln73_57 = add i24 %trunc_ln73_56, i24 %zext_ln73_57

]]></Node>
<StgValue><ssdm name="add_ln73_57"/></StgValue>
</operation>

<operation id="2512" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2296 %tmp_481 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_57, i32 23

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="2513" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2297 %xor_ln73_285 = xor i1 %tmp_481, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_285"/></StgValue>
</operation>

<operation id="2514" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2298 %and_ln73_342 = and i1 %tmp_480, i1 %xor_ln73_285

]]></Node>
<StgValue><ssdm name="and_ln73_342"/></StgValue>
</operation>

<operation id="2515" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2299 %tmp_482 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_57, i32 40

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="2516" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2300 %tmp_483 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_57, i32 41

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="2517" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:2301 %icmp_ln73_171 = icmp_eq  i7 %tmp_483, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_171"/></StgValue>
</operation>

<operation id="2518" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2302 %tmp_484 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_57, i32 40

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="2519" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2303 %icmp_ln73_172 = icmp_eq  i8 %tmp_484, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_172"/></StgValue>
</operation>

<operation id="2520" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2304 %icmp_ln73_173 = icmp_eq  i8 %tmp_484, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_173"/></StgValue>
</operation>

<operation id="2521" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2305 %select_ln73_228 = select i1 %and_ln73_342, i1 %icmp_ln73_172, i1 %icmp_ln73_173

]]></Node>
<StgValue><ssdm name="select_ln73_228"/></StgValue>
</operation>

<operation id="2522" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2306 %xor_ln73_286 = xor i1 %tmp_482, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_286"/></StgValue>
</operation>

<operation id="2523" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2307 %and_ln73_343 = and i1 %icmp_ln73_171, i1 %xor_ln73_286

]]></Node>
<StgValue><ssdm name="and_ln73_343"/></StgValue>
</operation>

<operation id="2524" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2308 %select_ln73_229 = select i1 %and_ln73_342, i1 %and_ln73_343, i1 %icmp_ln73_172

]]></Node>
<StgValue><ssdm name="select_ln73_229"/></StgValue>
</operation>

<operation id="2525" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2309 %and_ln73_344 = and i1 %and_ln73_342, i1 %icmp_ln73_172

]]></Node>
<StgValue><ssdm name="and_ln73_344"/></StgValue>
</operation>

<operation id="2526" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2310 %xor_ln73_287 = xor i1 %select_ln73_228, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_287"/></StgValue>
</operation>

<operation id="2527" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2311 %or_ln73_114 = or i1 %tmp_481, i1 %xor_ln73_287

]]></Node>
<StgValue><ssdm name="or_ln73_114"/></StgValue>
</operation>

<operation id="2528" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2312 %xor_ln73_288 = xor i1 %tmp_478, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_288"/></StgValue>
</operation>

<operation id="2529" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2313 %and_ln73_345 = and i1 %or_ln73_114, i1 %xor_ln73_288

]]></Node>
<StgValue><ssdm name="and_ln73_345"/></StgValue>
</operation>

<operation id="2530" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2314 %and_ln73_346 = and i1 %tmp_481, i1 %select_ln73_229

]]></Node>
<StgValue><ssdm name="and_ln73_346"/></StgValue>
</operation>

<operation id="2531" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2315 %or_ln73_185 = or i1 %and_ln73_344, i1 %and_ln73_346

]]></Node>
<StgValue><ssdm name="or_ln73_185"/></StgValue>
</operation>

<operation id="2532" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2316 %xor_ln73_289 = xor i1 %or_ln73_185, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_289"/></StgValue>
</operation>

<operation id="2533" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2317 %and_ln73_347 = and i1 %tmp_478, i1 %xor_ln73_289

]]></Node>
<StgValue><ssdm name="and_ln73_347"/></StgValue>
</operation>

<operation id="2534" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2318 %select_ln73_230 = select i1 %and_ln73_345, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_230"/></StgValue>
</operation>

<operation id="2535" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2319 %or_ln73_115 = or i1 %and_ln73_345, i1 %and_ln73_347

]]></Node>
<StgValue><ssdm name="or_ln73_115"/></StgValue>
</operation>

<operation id="2536" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2320 %select_ln73_231 = select i1 %or_ln73_115, i24 %select_ln73_230, i24 %add_ln73_57

]]></Node>
<StgValue><ssdm name="select_ln73_231"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="2537" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:265 %tmp_72 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 56

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="2538" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:266 %zext_ln73_136 = zext i14 %tmp_72

]]></Node>
<StgValue><ssdm name="zext_ln73_136"/></StgValue>
</operation>

<operation id="2539" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:267 %C_addr_56 = getelementptr i24 %C, i64 0, i64 %zext_ln73_136

]]></Node>
<StgValue><ssdm name="C_addr_56"/></StgValue>
</operation>

<operation id="2540" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:268 %tmp_73 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 57

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="2541" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:269 %zext_ln73_137 = zext i14 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln73_137"/></StgValue>
</operation>

<operation id="2542" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:270 %C_addr_57 = getelementptr i24 %C, i64 0, i64 %zext_ln73_137

]]></Node>
<StgValue><ssdm name="C_addr_57"/></StgValue>
</operation>

<operation id="2543" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2286 %store_ln73 = store i24 %select_ln73_227, i14 %C_addr_56

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2544" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2321 %store_ln73 = store i24 %select_ln73_231, i14 %C_addr_57

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2545" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:2323 %sext_ln73_58 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_14

]]></Node>
<StgValue><ssdm name="sext_ln73_58"/></StgValue>
</operation>

<operation id="2546" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:2324 %mul_ln73_58 = mul i48 %sext_ln73_58, i48 %conv7_i_58_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_58"/></StgValue>
</operation>

<operation id="2547" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2325 %tmp_485 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_58, i32 47

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="2548" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:2326 %trunc_ln73_57 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_58, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_57"/></StgValue>
</operation>

<operation id="2549" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2327 %tmp_486 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_58, i32 15

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="2550" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2328 %tmp_487 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_58, i32 39

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="2551" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:2329 %zext_ln73_58 = zext i1 %tmp_486

]]></Node>
<StgValue><ssdm name="zext_ln73_58"/></StgValue>
</operation>

<operation id="2552" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:2330 %add_ln73_58 = add i24 %trunc_ln73_57, i24 %zext_ln73_58

]]></Node>
<StgValue><ssdm name="add_ln73_58"/></StgValue>
</operation>

<operation id="2553" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2331 %tmp_488 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_58, i32 23

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="2554" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2332 %xor_ln73_290 = xor i1 %tmp_488, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_290"/></StgValue>
</operation>

<operation id="2555" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2333 %and_ln73_348 = and i1 %tmp_487, i1 %xor_ln73_290

]]></Node>
<StgValue><ssdm name="and_ln73_348"/></StgValue>
</operation>

<operation id="2556" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2334 %tmp_489 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_58, i32 40

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="2557" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2335 %tmp_490 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_58, i32 41

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="2558" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:2336 %icmp_ln73_174 = icmp_eq  i7 %tmp_490, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_174"/></StgValue>
</operation>

<operation id="2559" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2337 %tmp_491 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_58, i32 40

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="2560" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2338 %icmp_ln73_175 = icmp_eq  i8 %tmp_491, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_175"/></StgValue>
</operation>

<operation id="2561" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2339 %icmp_ln73_176 = icmp_eq  i8 %tmp_491, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_176"/></StgValue>
</operation>

<operation id="2562" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2340 %select_ln73_232 = select i1 %and_ln73_348, i1 %icmp_ln73_175, i1 %icmp_ln73_176

]]></Node>
<StgValue><ssdm name="select_ln73_232"/></StgValue>
</operation>

<operation id="2563" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2341 %xor_ln73_291 = xor i1 %tmp_489, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_291"/></StgValue>
</operation>

<operation id="2564" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2342 %and_ln73_349 = and i1 %icmp_ln73_174, i1 %xor_ln73_291

]]></Node>
<StgValue><ssdm name="and_ln73_349"/></StgValue>
</operation>

<operation id="2565" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2343 %select_ln73_233 = select i1 %and_ln73_348, i1 %and_ln73_349, i1 %icmp_ln73_175

]]></Node>
<StgValue><ssdm name="select_ln73_233"/></StgValue>
</operation>

<operation id="2566" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2344 %and_ln73_350 = and i1 %and_ln73_348, i1 %icmp_ln73_175

]]></Node>
<StgValue><ssdm name="and_ln73_350"/></StgValue>
</operation>

<operation id="2567" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2345 %xor_ln73_292 = xor i1 %select_ln73_232, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_292"/></StgValue>
</operation>

<operation id="2568" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2346 %or_ln73_116 = or i1 %tmp_488, i1 %xor_ln73_292

]]></Node>
<StgValue><ssdm name="or_ln73_116"/></StgValue>
</operation>

<operation id="2569" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2347 %xor_ln73_293 = xor i1 %tmp_485, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_293"/></StgValue>
</operation>

<operation id="2570" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2348 %and_ln73_351 = and i1 %or_ln73_116, i1 %xor_ln73_293

]]></Node>
<StgValue><ssdm name="and_ln73_351"/></StgValue>
</operation>

<operation id="2571" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2349 %and_ln73_352 = and i1 %tmp_488, i1 %select_ln73_233

]]></Node>
<StgValue><ssdm name="and_ln73_352"/></StgValue>
</operation>

<operation id="2572" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2350 %or_ln73_186 = or i1 %and_ln73_350, i1 %and_ln73_352

]]></Node>
<StgValue><ssdm name="or_ln73_186"/></StgValue>
</operation>

<operation id="2573" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2351 %xor_ln73_294 = xor i1 %or_ln73_186, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_294"/></StgValue>
</operation>

<operation id="2574" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2352 %and_ln73_353 = and i1 %tmp_485, i1 %xor_ln73_294

]]></Node>
<StgValue><ssdm name="and_ln73_353"/></StgValue>
</operation>

<operation id="2575" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2353 %select_ln73_234 = select i1 %and_ln73_351, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_234"/></StgValue>
</operation>

<operation id="2576" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2354 %or_ln73_117 = or i1 %and_ln73_351, i1 %and_ln73_353

]]></Node>
<StgValue><ssdm name="or_ln73_117"/></StgValue>
</operation>

<operation id="2577" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2355 %select_ln73_235 = select i1 %or_ln73_117, i24 %select_ln73_234, i24 %add_ln73_58

]]></Node>
<StgValue><ssdm name="select_ln73_235"/></StgValue>
</operation>

<operation id="2578" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:2358 %sext_ln73_59 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_14

]]></Node>
<StgValue><ssdm name="sext_ln73_59"/></StgValue>
</operation>

<operation id="2579" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:2359 %mul_ln73_59 = mul i48 %sext_ln73_59, i48 %conv7_i_59_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_59"/></StgValue>
</operation>

<operation id="2580" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2360 %tmp_492 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_59, i32 47

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="2581" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:2361 %trunc_ln73_58 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_59, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_58"/></StgValue>
</operation>

<operation id="2582" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2362 %tmp_493 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_59, i32 15

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="2583" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2363 %tmp_494 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_59, i32 39

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="2584" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:2364 %zext_ln73_59 = zext i1 %tmp_493

]]></Node>
<StgValue><ssdm name="zext_ln73_59"/></StgValue>
</operation>

<operation id="2585" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:2365 %add_ln73_59 = add i24 %trunc_ln73_58, i24 %zext_ln73_59

]]></Node>
<StgValue><ssdm name="add_ln73_59"/></StgValue>
</operation>

<operation id="2586" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2366 %tmp_495 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_59, i32 23

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="2587" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2367 %xor_ln73_295 = xor i1 %tmp_495, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_295"/></StgValue>
</operation>

<operation id="2588" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2368 %and_ln73_354 = and i1 %tmp_494, i1 %xor_ln73_295

]]></Node>
<StgValue><ssdm name="and_ln73_354"/></StgValue>
</operation>

<operation id="2589" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2369 %tmp_496 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_59, i32 40

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="2590" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2370 %tmp_497 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_59, i32 41

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="2591" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:2371 %icmp_ln73_177 = icmp_eq  i7 %tmp_497, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_177"/></StgValue>
</operation>

<operation id="2592" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2372 %tmp_498 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_59, i32 40

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="2593" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2373 %icmp_ln73_178 = icmp_eq  i8 %tmp_498, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_178"/></StgValue>
</operation>

<operation id="2594" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2374 %icmp_ln73_179 = icmp_eq  i8 %tmp_498, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_179"/></StgValue>
</operation>

<operation id="2595" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2375 %select_ln73_236 = select i1 %and_ln73_354, i1 %icmp_ln73_178, i1 %icmp_ln73_179

]]></Node>
<StgValue><ssdm name="select_ln73_236"/></StgValue>
</operation>

<operation id="2596" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2376 %xor_ln73_296 = xor i1 %tmp_496, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_296"/></StgValue>
</operation>

<operation id="2597" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2377 %and_ln73_355 = and i1 %icmp_ln73_177, i1 %xor_ln73_296

]]></Node>
<StgValue><ssdm name="and_ln73_355"/></StgValue>
</operation>

<operation id="2598" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2378 %select_ln73_237 = select i1 %and_ln73_354, i1 %and_ln73_355, i1 %icmp_ln73_178

]]></Node>
<StgValue><ssdm name="select_ln73_237"/></StgValue>
</operation>

<operation id="2599" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2379 %and_ln73_356 = and i1 %and_ln73_354, i1 %icmp_ln73_178

]]></Node>
<StgValue><ssdm name="and_ln73_356"/></StgValue>
</operation>

<operation id="2600" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2380 %xor_ln73_297 = xor i1 %select_ln73_236, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_297"/></StgValue>
</operation>

<operation id="2601" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2381 %or_ln73_118 = or i1 %tmp_495, i1 %xor_ln73_297

]]></Node>
<StgValue><ssdm name="or_ln73_118"/></StgValue>
</operation>

<operation id="2602" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2382 %xor_ln73_298 = xor i1 %tmp_492, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_298"/></StgValue>
</operation>

<operation id="2603" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2383 %and_ln73_357 = and i1 %or_ln73_118, i1 %xor_ln73_298

]]></Node>
<StgValue><ssdm name="and_ln73_357"/></StgValue>
</operation>

<operation id="2604" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2384 %and_ln73_358 = and i1 %tmp_495, i1 %select_ln73_237

]]></Node>
<StgValue><ssdm name="and_ln73_358"/></StgValue>
</operation>

<operation id="2605" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2385 %or_ln73_187 = or i1 %and_ln73_356, i1 %and_ln73_358

]]></Node>
<StgValue><ssdm name="or_ln73_187"/></StgValue>
</operation>

<operation id="2606" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2386 %xor_ln73_299 = xor i1 %or_ln73_187, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_299"/></StgValue>
</operation>

<operation id="2607" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2387 %and_ln73_359 = and i1 %tmp_492, i1 %xor_ln73_299

]]></Node>
<StgValue><ssdm name="and_ln73_359"/></StgValue>
</operation>

<operation id="2608" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2388 %select_ln73_238 = select i1 %and_ln73_357, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_238"/></StgValue>
</operation>

<operation id="2609" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2389 %or_ln73_119 = or i1 %and_ln73_357, i1 %and_ln73_359

]]></Node>
<StgValue><ssdm name="or_ln73_119"/></StgValue>
</operation>

<operation id="2610" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2390 %select_ln73_239 = select i1 %or_ln73_119, i24 %select_ln73_238, i24 %add_ln73_59

]]></Node>
<StgValue><ssdm name="select_ln73_239"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="2611" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:271 %tmp_74 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 58

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="2612" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:272 %zext_ln73_138 = zext i14 %tmp_74

]]></Node>
<StgValue><ssdm name="zext_ln73_138"/></StgValue>
</operation>

<operation id="2613" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:273 %C_addr_58 = getelementptr i24 %C, i64 0, i64 %zext_ln73_138

]]></Node>
<StgValue><ssdm name="C_addr_58"/></StgValue>
</operation>

<operation id="2614" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:274 %tmp_75 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 59

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="2615" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:275 %zext_ln73_139 = zext i14 %tmp_75

]]></Node>
<StgValue><ssdm name="zext_ln73_139"/></StgValue>
</operation>

<operation id="2616" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:276 %C_addr_59 = getelementptr i24 %C, i64 0, i64 %zext_ln73_139

]]></Node>
<StgValue><ssdm name="C_addr_59"/></StgValue>
</operation>

<operation id="2617" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2356 %store_ln73 = store i24 %select_ln73_235, i14 %C_addr_58

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2618" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2391 %store_ln73 = store i24 %select_ln73_239, i14 %C_addr_59

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2619" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:2393 %sext_ln73_60 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load_15

]]></Node>
<StgValue><ssdm name="sext_ln73_60"/></StgValue>
</operation>

<operation id="2620" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:2394 %mul_ln73_60 = mul i48 %sext_ln73_60, i48 %conv7_i_60_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_60"/></StgValue>
</operation>

<operation id="2621" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2395 %tmp_499 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_60, i32 47

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="2622" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:2396 %trunc_ln73_59 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_60, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_59"/></StgValue>
</operation>

<operation id="2623" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2397 %tmp_500 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_60, i32 15

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="2624" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2398 %tmp_501 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_60, i32 39

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="2625" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:2399 %zext_ln73_60 = zext i1 %tmp_500

]]></Node>
<StgValue><ssdm name="zext_ln73_60"/></StgValue>
</operation>

<operation id="2626" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:2400 %add_ln73_60 = add i24 %trunc_ln73_59, i24 %zext_ln73_60

]]></Node>
<StgValue><ssdm name="add_ln73_60"/></StgValue>
</operation>

<operation id="2627" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2401 %tmp_502 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_60, i32 23

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="2628" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2402 %xor_ln73_300 = xor i1 %tmp_502, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_300"/></StgValue>
</operation>

<operation id="2629" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2403 %and_ln73_360 = and i1 %tmp_501, i1 %xor_ln73_300

]]></Node>
<StgValue><ssdm name="and_ln73_360"/></StgValue>
</operation>

<operation id="2630" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2404 %tmp_503 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_60, i32 40

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="2631" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2405 %tmp_504 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_60, i32 41

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="2632" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:2406 %icmp_ln73_180 = icmp_eq  i7 %tmp_504, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_180"/></StgValue>
</operation>

<operation id="2633" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2407 %tmp_505 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_60, i32 40

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="2634" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2408 %icmp_ln73_181 = icmp_eq  i8 %tmp_505, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_181"/></StgValue>
</operation>

<operation id="2635" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2409 %icmp_ln73_182 = icmp_eq  i8 %tmp_505, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_182"/></StgValue>
</operation>

<operation id="2636" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2410 %select_ln73_240 = select i1 %and_ln73_360, i1 %icmp_ln73_181, i1 %icmp_ln73_182

]]></Node>
<StgValue><ssdm name="select_ln73_240"/></StgValue>
</operation>

<operation id="2637" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2411 %xor_ln73_301 = xor i1 %tmp_503, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_301"/></StgValue>
</operation>

<operation id="2638" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2412 %and_ln73_361 = and i1 %icmp_ln73_180, i1 %xor_ln73_301

]]></Node>
<StgValue><ssdm name="and_ln73_361"/></StgValue>
</operation>

<operation id="2639" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2413 %select_ln73_241 = select i1 %and_ln73_360, i1 %and_ln73_361, i1 %icmp_ln73_181

]]></Node>
<StgValue><ssdm name="select_ln73_241"/></StgValue>
</operation>

<operation id="2640" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2414 %and_ln73_362 = and i1 %and_ln73_360, i1 %icmp_ln73_181

]]></Node>
<StgValue><ssdm name="and_ln73_362"/></StgValue>
</operation>

<operation id="2641" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2415 %xor_ln73_302 = xor i1 %select_ln73_240, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_302"/></StgValue>
</operation>

<operation id="2642" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2416 %or_ln73_120 = or i1 %tmp_502, i1 %xor_ln73_302

]]></Node>
<StgValue><ssdm name="or_ln73_120"/></StgValue>
</operation>

<operation id="2643" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2417 %xor_ln73_303 = xor i1 %tmp_499, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_303"/></StgValue>
</operation>

<operation id="2644" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2418 %and_ln73_363 = and i1 %or_ln73_120, i1 %xor_ln73_303

]]></Node>
<StgValue><ssdm name="and_ln73_363"/></StgValue>
</operation>

<operation id="2645" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2419 %and_ln73_364 = and i1 %tmp_502, i1 %select_ln73_241

]]></Node>
<StgValue><ssdm name="and_ln73_364"/></StgValue>
</operation>

<operation id="2646" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2420 %or_ln73_188 = or i1 %and_ln73_362, i1 %and_ln73_364

]]></Node>
<StgValue><ssdm name="or_ln73_188"/></StgValue>
</operation>

<operation id="2647" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2421 %xor_ln73_304 = xor i1 %or_ln73_188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_304"/></StgValue>
</operation>

<operation id="2648" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2422 %and_ln73_365 = and i1 %tmp_499, i1 %xor_ln73_304

]]></Node>
<StgValue><ssdm name="and_ln73_365"/></StgValue>
</operation>

<operation id="2649" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2423 %select_ln73_242 = select i1 %and_ln73_363, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_242"/></StgValue>
</operation>

<operation id="2650" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2424 %or_ln73_121 = or i1 %and_ln73_363, i1 %and_ln73_365

]]></Node>
<StgValue><ssdm name="or_ln73_121"/></StgValue>
</operation>

<operation id="2651" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2425 %select_ln73_243 = select i1 %or_ln73_121, i24 %select_ln73_242, i24 %add_ln73_60

]]></Node>
<StgValue><ssdm name="select_ln73_243"/></StgValue>
</operation>

<operation id="2652" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:2428 %sext_ln73_61 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load_15

]]></Node>
<StgValue><ssdm name="sext_ln73_61"/></StgValue>
</operation>

<operation id="2653" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:2429 %mul_ln73_61 = mul i48 %sext_ln73_61, i48 %conv7_i_61_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_61"/></StgValue>
</operation>

<operation id="2654" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2430 %tmp_506 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_61, i32 47

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="2655" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:2431 %trunc_ln73_60 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_61, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_60"/></StgValue>
</operation>

<operation id="2656" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2432 %tmp_507 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_61, i32 15

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="2657" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2433 %tmp_508 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_61, i32 39

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="2658" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:2434 %zext_ln73_61 = zext i1 %tmp_507

]]></Node>
<StgValue><ssdm name="zext_ln73_61"/></StgValue>
</operation>

<operation id="2659" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:2435 %add_ln73_61 = add i24 %trunc_ln73_60, i24 %zext_ln73_61

]]></Node>
<StgValue><ssdm name="add_ln73_61"/></StgValue>
</operation>

<operation id="2660" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2436 %tmp_509 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_61, i32 23

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="2661" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2437 %xor_ln73_305 = xor i1 %tmp_509, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_305"/></StgValue>
</operation>

<operation id="2662" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2438 %and_ln73_366 = and i1 %tmp_508, i1 %xor_ln73_305

]]></Node>
<StgValue><ssdm name="and_ln73_366"/></StgValue>
</operation>

<operation id="2663" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2439 %tmp_510 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_61, i32 40

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="2664" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2440 %tmp_511 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_61, i32 41

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="2665" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:2441 %icmp_ln73_183 = icmp_eq  i7 %tmp_511, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_183"/></StgValue>
</operation>

<operation id="2666" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2442 %tmp_512 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_61, i32 40

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="2667" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2443 %icmp_ln73_184 = icmp_eq  i8 %tmp_512, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_184"/></StgValue>
</operation>

<operation id="2668" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2444 %icmp_ln73_185 = icmp_eq  i8 %tmp_512, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_185"/></StgValue>
</operation>

<operation id="2669" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2445 %select_ln73_244 = select i1 %and_ln73_366, i1 %icmp_ln73_184, i1 %icmp_ln73_185

]]></Node>
<StgValue><ssdm name="select_ln73_244"/></StgValue>
</operation>

<operation id="2670" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2446 %xor_ln73_306 = xor i1 %tmp_510, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_306"/></StgValue>
</operation>

<operation id="2671" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2447 %and_ln73_367 = and i1 %icmp_ln73_183, i1 %xor_ln73_306

]]></Node>
<StgValue><ssdm name="and_ln73_367"/></StgValue>
</operation>

<operation id="2672" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2448 %select_ln73_245 = select i1 %and_ln73_366, i1 %and_ln73_367, i1 %icmp_ln73_184

]]></Node>
<StgValue><ssdm name="select_ln73_245"/></StgValue>
</operation>

<operation id="2673" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2449 %and_ln73_368 = and i1 %and_ln73_366, i1 %icmp_ln73_184

]]></Node>
<StgValue><ssdm name="and_ln73_368"/></StgValue>
</operation>

<operation id="2674" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2450 %xor_ln73_307 = xor i1 %select_ln73_244, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_307"/></StgValue>
</operation>

<operation id="2675" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2451 %or_ln73_122 = or i1 %tmp_509, i1 %xor_ln73_307

]]></Node>
<StgValue><ssdm name="or_ln73_122"/></StgValue>
</operation>

<operation id="2676" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2452 %xor_ln73_308 = xor i1 %tmp_506, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_308"/></StgValue>
</operation>

<operation id="2677" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2453 %and_ln73_369 = and i1 %or_ln73_122, i1 %xor_ln73_308

]]></Node>
<StgValue><ssdm name="and_ln73_369"/></StgValue>
</operation>

<operation id="2678" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2454 %and_ln73_370 = and i1 %tmp_509, i1 %select_ln73_245

]]></Node>
<StgValue><ssdm name="and_ln73_370"/></StgValue>
</operation>

<operation id="2679" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2455 %or_ln73_189 = or i1 %and_ln73_368, i1 %and_ln73_370

]]></Node>
<StgValue><ssdm name="or_ln73_189"/></StgValue>
</operation>

<operation id="2680" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2456 %xor_ln73_309 = xor i1 %or_ln73_189, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_309"/></StgValue>
</operation>

<operation id="2681" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2457 %and_ln73_371 = and i1 %tmp_506, i1 %xor_ln73_309

]]></Node>
<StgValue><ssdm name="and_ln73_371"/></StgValue>
</operation>

<operation id="2682" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2458 %select_ln73_246 = select i1 %and_ln73_369, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_246"/></StgValue>
</operation>

<operation id="2683" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2459 %or_ln73_123 = or i1 %and_ln73_369, i1 %and_ln73_371

]]></Node>
<StgValue><ssdm name="or_ln73_123"/></StgValue>
</operation>

<operation id="2684" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2460 %select_ln73_247 = select i1 %or_ln73_123, i24 %select_ln73_246, i24 %add_ln73_61

]]></Node>
<StgValue><ssdm name="select_ln73_247"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="2685" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:277 %tmp_76 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 60

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="2686" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:278 %zext_ln73_140 = zext i14 %tmp_76

]]></Node>
<StgValue><ssdm name="zext_ln73_140"/></StgValue>
</operation>

<operation id="2687" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:279 %C_addr_60 = getelementptr i24 %C, i64 0, i64 %zext_ln73_140

]]></Node>
<StgValue><ssdm name="C_addr_60"/></StgValue>
</operation>

<operation id="2688" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:280 %tmp_77 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 61

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="2689" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:281 %zext_ln73_141 = zext i14 %tmp_77

]]></Node>
<StgValue><ssdm name="zext_ln73_141"/></StgValue>
</operation>

<operation id="2690" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:282 %C_addr_61 = getelementptr i24 %C, i64 0, i64 %zext_ln73_141

]]></Node>
<StgValue><ssdm name="C_addr_61"/></StgValue>
</operation>

<operation id="2691" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2426 %store_ln73 = store i24 %select_ln73_243, i14 %C_addr_60

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2692" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2461 %store_ln73 = store i24 %select_ln73_247, i14 %C_addr_61

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2693" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:2463 %sext_ln73_62 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load_15

]]></Node>
<StgValue><ssdm name="sext_ln73_62"/></StgValue>
</operation>

<operation id="2694" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:2464 %mul_ln73_62 = mul i48 %sext_ln73_62, i48 %conv7_i_62_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_62"/></StgValue>
</operation>

<operation id="2695" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2465 %tmp_513 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_62, i32 47

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="2696" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:2466 %trunc_ln73_61 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_62, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_61"/></StgValue>
</operation>

<operation id="2697" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2467 %tmp_514 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_62, i32 15

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="2698" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2468 %tmp_515 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_62, i32 39

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="2699" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:2469 %zext_ln73_62 = zext i1 %tmp_514

]]></Node>
<StgValue><ssdm name="zext_ln73_62"/></StgValue>
</operation>

<operation id="2700" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:2470 %add_ln73_62 = add i24 %trunc_ln73_61, i24 %zext_ln73_62

]]></Node>
<StgValue><ssdm name="add_ln73_62"/></StgValue>
</operation>

<operation id="2701" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2471 %tmp_516 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_62, i32 23

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="2702" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2472 %xor_ln73_310 = xor i1 %tmp_516, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_310"/></StgValue>
</operation>

<operation id="2703" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2473 %and_ln73_372 = and i1 %tmp_515, i1 %xor_ln73_310

]]></Node>
<StgValue><ssdm name="and_ln73_372"/></StgValue>
</operation>

<operation id="2704" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2474 %tmp_517 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_62, i32 40

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="2705" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2475 %tmp_518 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_62, i32 41

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="2706" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:2476 %icmp_ln73_186 = icmp_eq  i7 %tmp_518, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_186"/></StgValue>
</operation>

<operation id="2707" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2477 %tmp_519 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_62, i32 40

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="2708" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2478 %icmp_ln73_187 = icmp_eq  i8 %tmp_519, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_187"/></StgValue>
</operation>

<operation id="2709" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2479 %icmp_ln73_188 = icmp_eq  i8 %tmp_519, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_188"/></StgValue>
</operation>

<operation id="2710" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2480 %select_ln73_248 = select i1 %and_ln73_372, i1 %icmp_ln73_187, i1 %icmp_ln73_188

]]></Node>
<StgValue><ssdm name="select_ln73_248"/></StgValue>
</operation>

<operation id="2711" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2481 %xor_ln73_311 = xor i1 %tmp_517, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_311"/></StgValue>
</operation>

<operation id="2712" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2482 %and_ln73_373 = and i1 %icmp_ln73_186, i1 %xor_ln73_311

]]></Node>
<StgValue><ssdm name="and_ln73_373"/></StgValue>
</operation>

<operation id="2713" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2483 %select_ln73_249 = select i1 %and_ln73_372, i1 %and_ln73_373, i1 %icmp_ln73_187

]]></Node>
<StgValue><ssdm name="select_ln73_249"/></StgValue>
</operation>

<operation id="2714" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2484 %and_ln73_374 = and i1 %and_ln73_372, i1 %icmp_ln73_187

]]></Node>
<StgValue><ssdm name="and_ln73_374"/></StgValue>
</operation>

<operation id="2715" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2485 %xor_ln73_312 = xor i1 %select_ln73_248, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_312"/></StgValue>
</operation>

<operation id="2716" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2486 %or_ln73_124 = or i1 %tmp_516, i1 %xor_ln73_312

]]></Node>
<StgValue><ssdm name="or_ln73_124"/></StgValue>
</operation>

<operation id="2717" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2487 %xor_ln73_313 = xor i1 %tmp_513, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_313"/></StgValue>
</operation>

<operation id="2718" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2488 %and_ln73_375 = and i1 %or_ln73_124, i1 %xor_ln73_313

]]></Node>
<StgValue><ssdm name="and_ln73_375"/></StgValue>
</operation>

<operation id="2719" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2489 %and_ln73_376 = and i1 %tmp_516, i1 %select_ln73_249

]]></Node>
<StgValue><ssdm name="and_ln73_376"/></StgValue>
</operation>

<operation id="2720" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2490 %or_ln73_190 = or i1 %and_ln73_374, i1 %and_ln73_376

]]></Node>
<StgValue><ssdm name="or_ln73_190"/></StgValue>
</operation>

<operation id="2721" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2491 %xor_ln73_314 = xor i1 %or_ln73_190, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_314"/></StgValue>
</operation>

<operation id="2722" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2492 %and_ln73_377 = and i1 %tmp_513, i1 %xor_ln73_314

]]></Node>
<StgValue><ssdm name="and_ln73_377"/></StgValue>
</operation>

<operation id="2723" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2493 %select_ln73_250 = select i1 %and_ln73_375, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_250"/></StgValue>
</operation>

<operation id="2724" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2494 %or_ln73_125 = or i1 %and_ln73_375, i1 %and_ln73_377

]]></Node>
<StgValue><ssdm name="or_ln73_125"/></StgValue>
</operation>

<operation id="2725" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2495 %select_ln73_251 = select i1 %or_ln73_125, i24 %select_ln73_250, i24 %add_ln73_62

]]></Node>
<StgValue><ssdm name="select_ln73_251"/></StgValue>
</operation>

<operation id="2726" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="48" op_0_bw="24">
<![CDATA[
phase2_write_col.split:2498 %sext_ln73_63 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load_15

]]></Node>
<StgValue><ssdm name="sext_ln73_63"/></StgValue>
</operation>

<operation id="2727" st_id="33" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
phase2_write_col.split:2499 %mul_ln73_63 = mul i48 %sext_ln73_63, i48 %conv7_i_63_cast

]]></Node>
<StgValue><ssdm name="mul_ln73_63"/></StgValue>
</operation>

<operation id="2728" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2500 %tmp_520 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_63, i32 47

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="2729" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
phase2_write_col.split:2501 %trunc_ln73_62 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln73_63, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln73_62"/></StgValue>
</operation>

<operation id="2730" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2502 %tmp_521 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_63, i32 15

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="2731" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2503 %tmp_522 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_63, i32 39

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="2732" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="24" op_0_bw="1">
<![CDATA[
phase2_write_col.split:2504 %zext_ln73_63 = zext i1 %tmp_521

]]></Node>
<StgValue><ssdm name="zext_ln73_63"/></StgValue>
</operation>

<operation id="2733" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
phase2_write_col.split:2505 %add_ln73_63 = add i24 %trunc_ln73_62, i24 %zext_ln73_63

]]></Node>
<StgValue><ssdm name="add_ln73_63"/></StgValue>
</operation>

<operation id="2734" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2506 %tmp_523 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln73_63, i32 23

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="2735" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2507 %xor_ln73_315 = xor i1 %tmp_523, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_315"/></StgValue>
</operation>

<operation id="2736" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2508 %and_ln73_378 = and i1 %tmp_522, i1 %xor_ln73_315

]]></Node>
<StgValue><ssdm name="and_ln73_378"/></StgValue>
</operation>

<operation id="2737" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2509 %tmp_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln73_63, i32 40

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="2738" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2510 %tmp_525 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln73_63, i32 41

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="2739" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
phase2_write_col.split:2511 %icmp_ln73_189 = icmp_eq  i7 %tmp_525, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln73_189"/></StgValue>
</operation>

<operation id="2740" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
phase2_write_col.split:2512 %tmp_526 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln73_63, i32 40

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="2741" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2513 %icmp_ln73_190 = icmp_eq  i8 %tmp_526, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln73_190"/></StgValue>
</operation>

<operation id="2742" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
phase2_write_col.split:2514 %icmp_ln73_191 = icmp_eq  i8 %tmp_526, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_191"/></StgValue>
</operation>

<operation id="2743" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2515 %select_ln73_252 = select i1 %and_ln73_378, i1 %icmp_ln73_190, i1 %icmp_ln73_191

]]></Node>
<StgValue><ssdm name="select_ln73_252"/></StgValue>
</operation>

<operation id="2744" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2516 %xor_ln73_316 = xor i1 %tmp_524, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_316"/></StgValue>
</operation>

<operation id="2745" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2517 %and_ln73_379 = and i1 %icmp_ln73_189, i1 %xor_ln73_316

]]></Node>
<StgValue><ssdm name="and_ln73_379"/></StgValue>
</operation>

<operation id="2746" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
phase2_write_col.split:2518 %select_ln73_253 = select i1 %and_ln73_378, i1 %and_ln73_379, i1 %icmp_ln73_190

]]></Node>
<StgValue><ssdm name="select_ln73_253"/></StgValue>
</operation>

<operation id="2747" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2519 %and_ln73_380 = and i1 %and_ln73_378, i1 %icmp_ln73_190

]]></Node>
<StgValue><ssdm name="and_ln73_380"/></StgValue>
</operation>

<operation id="2748" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2520 %xor_ln73_317 = xor i1 %select_ln73_252, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_317"/></StgValue>
</operation>

<operation id="2749" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2521 %or_ln73_126 = or i1 %tmp_523, i1 %xor_ln73_317

]]></Node>
<StgValue><ssdm name="or_ln73_126"/></StgValue>
</operation>

<operation id="2750" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2522 %xor_ln73_318 = xor i1 %tmp_520, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_318"/></StgValue>
</operation>

<operation id="2751" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2523 %and_ln73_381 = and i1 %or_ln73_126, i1 %xor_ln73_318

]]></Node>
<StgValue><ssdm name="and_ln73_381"/></StgValue>
</operation>

<operation id="2752" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2524 %and_ln73_382 = and i1 %tmp_523, i1 %select_ln73_253

]]></Node>
<StgValue><ssdm name="and_ln73_382"/></StgValue>
</operation>

<operation id="2753" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2525 %or_ln73_191 = or i1 %and_ln73_380, i1 %and_ln73_382

]]></Node>
<StgValue><ssdm name="or_ln73_191"/></StgValue>
</operation>

<operation id="2754" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2526 %xor_ln73_319 = xor i1 %or_ln73_191, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73_319"/></StgValue>
</operation>

<operation id="2755" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2527 %and_ln73_383 = and i1 %tmp_520, i1 %xor_ln73_319

]]></Node>
<StgValue><ssdm name="and_ln73_383"/></StgValue>
</operation>

<operation id="2756" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2528 %select_ln73_254 = select i1 %and_ln73_381, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln73_254"/></StgValue>
</operation>

<operation id="2757" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
phase2_write_col.split:2529 %or_ln73_127 = or i1 %and_ln73_381, i1 %and_ln73_383

]]></Node>
<StgValue><ssdm name="or_ln73_127"/></StgValue>
</operation>

<operation id="2758" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
phase2_write_col.split:2530 %select_ln73_255 = select i1 %or_ln73_127, i24 %select_ln73_254, i24 %add_ln73_63

]]></Node>
<StgValue><ssdm name="select_ln73_255"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="2759" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:283 %tmp_78 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 62

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="2760" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:284 %zext_ln73_142 = zext i14 %tmp_78

]]></Node>
<StgValue><ssdm name="zext_ln73_142"/></StgValue>
</operation>

<operation id="2761" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:285 %C_addr_62 = getelementptr i24 %C, i64 0, i64 %zext_ln73_142

]]></Node>
<StgValue><ssdm name="C_addr_62"/></StgValue>
</operation>

<operation id="2762" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
phase2_write_col.split:286 %tmp_79 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln65, i6 63

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="2763" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="14">
<![CDATA[
phase2_write_col.split:287 %zext_ln73_143 = zext i14 %tmp_79

]]></Node>
<StgValue><ssdm name="zext_ln73_143"/></StgValue>
</operation>

<operation id="2764" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="14" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
phase2_write_col.split:288 %C_addr_63 = getelementptr i24 %C, i64 0, i64 %zext_ln73_143

]]></Node>
<StgValue><ssdm name="C_addr_63"/></StgValue>
</operation>

<operation id="2765" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
phase2_write_col.split:289 %specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln66"/></StgValue>
</operation>

<operation id="2766" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
phase2_write_col.split:290 %speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln65"/></StgValue>
</operation>

<operation id="2767" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
phase2_write_col.split:291 %specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln65"/></StgValue>
</operation>

<operation id="2768" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2496 %store_ln73 = store i24 %select_ln73_251, i14 %C_addr_62

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2769" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="0" op_0_bw="24" op_1_bw="14">
<![CDATA[
phase2_write_col.split:2531 %store_ln73 = store i24 %select_ln73_255, i14 %C_addr_63

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2770" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="0" op_0_bw="0">
<![CDATA[
phase2_write_col.split:2533 %br_ln65 = br void %phase2_write_col

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
