Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 354ab0d422f04791b68dba22713899f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot boardtest_behav xil_defaultlib.boardtest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.B2BCD
Compiling module xil_defaultlib.displayinterface
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.boardtest
Compiling module xil_defaultlib.glbl
Built simulation snapshot boardtest_behav
