// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="vc1_inv_trans_8x8_c,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.328000,HLS_SYN_LAT=146,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=1330,HLS_SYN_LUT=3747,HLS_VERSION=2019_1}" *)

module vc1_inv_trans_8x8_c (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        block_r_address0,
        block_r_ce0,
        block_r_we0,
        block_r_d0,
        block_r_q0,
        block_r_address1,
        block_r_ce1,
        block_r_we1,
        block_r_d1,
        block_r_q1
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_state2 = 19'd2;
parameter    ap_ST_fsm_state3 = 19'd4;
parameter    ap_ST_fsm_state4 = 19'd8;
parameter    ap_ST_fsm_state5 = 19'd16;
parameter    ap_ST_fsm_state6 = 19'd32;
parameter    ap_ST_fsm_state7 = 19'd64;
parameter    ap_ST_fsm_state8 = 19'd128;
parameter    ap_ST_fsm_state9 = 19'd256;
parameter    ap_ST_fsm_state10 = 19'd512;
parameter    ap_ST_fsm_state11 = 19'd1024;
parameter    ap_ST_fsm_state12 = 19'd2048;
parameter    ap_ST_fsm_state13 = 19'd4096;
parameter    ap_ST_fsm_state14 = 19'd8192;
parameter    ap_ST_fsm_state15 = 19'd16384;
parameter    ap_ST_fsm_state16 = 19'd32768;
parameter    ap_ST_fsm_state17 = 19'd65536;
parameter    ap_ST_fsm_state18 = 19'd131072;
parameter    ap_ST_fsm_state19 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] block_r_address0;
output   block_r_ce0;
output   block_r_we0;
output  [31:0] block_r_d0;
input  [31:0] block_r_q0;
output  [5:0] block_r_address1;
output   block_r_ce1;
output   block_r_we1;
output  [31:0] block_r_d1;
input  [31:0] block_r_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] block_r_address0;
reg block_r_ce0;
reg block_r_we0;
reg[31:0] block_r_d0;
reg[5:0] block_r_address1;
reg block_r_ce1;
reg block_r_we1;
reg[31:0] block_r_d1;

(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] src_0_rec_cast17_fu_381_p1;
reg   [5:0] src_0_rec_cast17_reg_1729;
wire    ap_CS_fsm_state2;
reg   [5:0] temp_addr_reg_1734;
wire   [3:0] i_fu_401_p2;
reg   [3:0] i_reg_1747;
wire   [0:0] icmp_ln24_fu_395_p2;
wire   [5:0] empty_5_fu_420_p1;
reg   [5:0] empty_5_reg_1757;
wire   [6:0] add_ln50_fu_424_p2;
reg   [6:0] add_ln50_reg_1768;
reg   [31:0] block_load_reg_1773;
wire    ap_CS_fsm_state3;
reg   [31:0] block_load_1_reg_1779;
reg   [31:0] block_load_2_reg_1795;
wire    ap_CS_fsm_state4;
reg   [31:0] block_load_3_reg_1802;
wire  signed [3:0] xor_ln35_fu_452_p2;
reg  signed [3:0] xor_ln35_reg_1809;
reg   [31:0] block_load_4_reg_1824;
wire    ap_CS_fsm_state5;
reg   [31:0] block_load_5_reg_1833;
wire   [31:0] t1_fu_512_p2;
reg   [31:0] t1_reg_1852;
wire    ap_CS_fsm_state6;
wire   [31:0] t2_fu_540_p2;
reg   [31:0] t2_reg_1858;
wire   [31:0] t3_fu_567_p2;
reg   [31:0] t3_reg_1864;
wire   [31:0] t4_fu_594_p2;
reg   [31:0] t4_reg_1870;
wire   [31:0] t1_1_fu_645_p2;
reg   [31:0] t1_1_reg_1876;
wire   [31:0] t2_1_fu_697_p2;
reg   [31:0] t2_1_reg_1882;
wire   [31:0] shl_ln37_2_fu_719_p2;
reg   [31:0] shl_ln37_2_reg_1888;
wire   [31:0] t3_1_fu_743_p2;
reg   [31:0] t3_1_reg_1893;
wire   [31:0] add_ln38_fu_771_p2;
reg   [31:0] add_ln38_reg_1899;
reg   [28:0] trunc_ln2_reg_1904;
wire    ap_CS_fsm_state7;
reg   [28:0] trunc_ln3_reg_1909;
reg   [28:0] trunc_ln4_reg_1914;
reg   [28:0] trunc_ln5_reg_1919;
reg   [28:0] trunc_ln6_reg_1924;
reg   [28:0] trunc_ln7_reg_1929;
wire   [5:0] src_1_rec_cast14_fu_1002_p1;
reg   [5:0] src_1_rec_cast14_reg_1934;
wire    ap_CS_fsm_state11;
reg   [5:0] block_addr_1_reg_1939;
wire   [3:0] i_1_fu_1018_p2;
reg   [3:0] i_1_reg_1952;
wire   [63:0] zext_ln56_fu_1032_p1;
reg   [63:0] zext_ln56_reg_1957;
wire   [0:0] icmp_ln55_fu_1012_p2;
wire   [28:0] temp_q0;
reg   [28:0] temp_load_reg_1967;
wire    ap_CS_fsm_state12;
wire   [28:0] temp_q1;
reg   [28:0] temp_load_1_reg_1972;
wire   [63:0] zext_ln58_fu_1045_p1;
reg   [63:0] zext_ln58_reg_1977;
wire   [63:0] zext_ln58_1_fu_1054_p1;
reg   [63:0] zext_ln58_1_reg_1987;
wire   [31:0] t3_2_fu_1097_p2;
reg   [31:0] t3_2_reg_1997;
wire    ap_CS_fsm_state13;
wire   [31:0] t4_2_fu_1141_p2;
reg   [31:0] t4_2_reg_2003;
wire  signed [3:0] xor_ln66_fu_1147_p2;
reg  signed [3:0] xor_ln66_reg_2009;
wire   [63:0] zext_ln66_fu_1153_p1;
reg   [63:0] zext_ln66_reg_2014;
wire   [63:0] zext_ln66_1_fu_1162_p1;
reg   [63:0] zext_ln66_1_reg_2024;
reg  signed [28:0] temp_load_4_reg_2034;
wire    ap_CS_fsm_state14;
wire   [27:0] trunc_ln66_fu_1167_p1;
reg   [27:0] trunc_ln66_reg_2041;
reg  signed [28:0] temp_load_5_reg_2046;
wire   [27:0] trunc_ln66_1_fu_1171_p1;
reg   [27:0] trunc_ln66_1_reg_2053;
wire   [63:0] zext_ln66_2_fu_1180_p1;
reg   [63:0] zext_ln66_2_reg_2058;
wire   [63:0] zext_ln66_3_fu_1188_p1;
reg   [63:0] zext_ln66_3_reg_2068;
wire   [31:0] t1_2_fu_1231_p2;
reg   [31:0] t1_2_reg_2078;
wire    ap_CS_fsm_state15;
wire   [31:0] t2_2_fu_1269_p2;
reg   [31:0] t2_2_reg_2084;
wire   [31:0] t1_3_fu_1347_p2;
reg   [31:0] t1_3_reg_2090;
wire   [31:0] t2_3_fu_1414_p2;
reg   [31:0] t2_3_reg_2096;
wire   [31:0] t3_3_fu_1475_p2;
reg   [31:0] t3_3_reg_2102;
wire   [31:0] t4_3_fu_1529_p2;
reg   [31:0] t4_3_reg_2108;
reg   [24:0] trunc_ln8_reg_2114;
wire    ap_CS_fsm_state16;
reg   [24:0] trunc_ln11_reg_2119;
reg   [24:0] trunc_ln12_reg_2124;
reg   [24:0] trunc_ln13_reg_2129;
reg   [24:0] trunc_ln14_reg_2134;
reg   [24:0] trunc_ln15_reg_2139;
reg   [5:0] temp_address0;
reg    temp_ce0;
reg    temp_we0;
reg   [28:0] temp_d0;
reg   [5:0] temp_address1;
reg    temp_ce1;
reg    temp_we1;
reg   [28:0] temp_d1;
reg   [3:0] src_0_rec_reg_346;
wire    ap_CS_fsm_state10;
reg   [6:0] dst_0_rec_reg_358;
reg   [3:0] src_1_rec_reg_369;
wire    ap_CS_fsm_state19;
wire   [63:0] dst_0_rec_cast_fu_390_p1;
wire   [63:0] src_0_rec_cast_fu_385_p1;
wire   [63:0] zext_ln25_fu_415_p1;
wire   [63:0] zext_ln27_fu_438_p1;
wire   [63:0] zext_ln27_1_fu_447_p1;
wire   [63:0] zext_ln35_fu_458_p1;
wire   [63:0] zext_ln35_1_fu_467_p1;
wire   [63:0] zext_ln35_2_fu_477_p1;
wire   [63:0] zext_ln35_3_fu_485_p1;
wire   [63:0] zext_ln41_fu_845_p1;
wire   [63:0] zext_ln42_fu_947_p1;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln43_fu_957_p1;
wire   [63:0] zext_ln44_fu_967_p1;
wire    ap_CS_fsm_state9;
wire   [63:0] zext_ln45_fu_977_p1;
wire   [63:0] zext_ln46_fu_987_p1;
wire   [63:0] zext_ln47_fu_997_p1;
wire   [63:0] src_1_rec_cast_fu_1006_p1;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire  signed [31:0] sext_ln72_fu_1581_p1;
wire  signed [31:0] sext_ln73_fu_1601_p1;
wire  signed [31:0] sext_ln71_fu_1705_p1;
wire  signed [31:0] sext_ln74_fu_1709_p1;
wire  signed [31:0] sext_ln75_fu_1713_p1;
wire  signed [31:0] sext_ln76_fu_1717_p1;
wire  signed [31:0] sext_ln77_fu_1721_p1;
wire  signed [31:0] sext_ln78_fu_1725_p1;
wire   [5:0] or_ln_fu_407_p3;
wire  signed [4:0] or_ln1_fu_430_p3;
wire  signed [5:0] sext_ln27_fu_443_p1;
wire  signed [4:0] sext_ln35_fu_463_p1;
wire   [5:0] add_ln35_fu_472_p2;
wire  signed [5:0] sext_ln35_1_fu_482_p1;
wire   [31:0] add_ln25_fu_490_p2;
wire   [31:0] shl_ln25_fu_494_p2;
wire   [31:0] shl_ln25_1_fu_500_p2;
wire   [31:0] sub_ln25_fu_506_p2;
wire   [31:0] sub_ln26_fu_518_p2;
wire   [31:0] shl_ln26_fu_522_p2;
wire   [31:0] shl_ln26_1_fu_528_p2;
wire   [31:0] sub_ln26_1_fu_534_p2;
wire   [31:0] shl_ln27_1_fu_551_p2;
wire   [31:0] shl_ln27_2_fu_556_p2;
wire   [31:0] sub_ln27_fu_561_p2;
wire   [31:0] shl_ln27_fu_546_p2;
wire   [31:0] shl_ln28_fu_573_p2;
wire   [31:0] shl_ln28_1_fu_578_p2;
wire   [31:0] sub_ln28_fu_583_p2;
wire   [31:0] shl_ln28_2_fu_589_p2;
wire   [31:0] shl_ln35_1_fu_605_p2;
wire   [31:0] sub_ln35_fu_610_p2;
wire   [31:0] shl_ln35_3_fu_621_p2;
wire   [31:0] shl_ln35_2_fu_615_p2;
wire   [31:0] shl_ln35_fu_600_p2;
wire   [31:0] add_ln35_2_fu_633_p2;
wire   [31:0] add_ln35_1_fu_627_p2;
wire   [31:0] add_ln35_3_fu_639_p2;
wire   [31:0] shl_ln36_2_fu_667_p2;
wire   [31:0] sub_ln36_1_fu_673_p2;
wire   [31:0] sub_ln36_fu_651_p2;
wire   [31:0] shl_ln36_fu_656_p2;
wire   [31:0] sub_ln36_3_fu_685_p2;
wire   [31:0] shl_ln36_1_fu_661_p2;
wire   [31:0] sub_ln36_4_fu_691_p2;
wire   [31:0] sub_ln36_2_fu_679_p2;
wire   [31:0] shl_ln37_fu_703_p2;
wire   [31:0] add_ln37_fu_708_p2;
wire   [31:0] sub_ln37_fu_725_p2;
wire   [31:0] sub_ln37_1_fu_731_p2;
wire   [31:0] shl_ln37_1_fu_713_p2;
wire   [31:0] add_ln37_1_fu_737_p2;
wire   [31:0] shl_ln38_1_fu_749_p2;
wire   [31:0] sub_ln38_fu_754_p2;
wire   [31:0] sub_ln38_2_fu_765_p2;
wire   [31:0] sub_ln38_1_fu_760_p2;
wire   [31:0] shl_ln38_fu_793_p2;
wire   [31:0] add_ln38_1_fu_798_p2;
wire   [31:0] t5_fu_777_p2;
wire   [31:0] add_ln40_fu_808_p2;
wire   [31:0] t6_fu_781_p2;
wire   [31:0] add_ln41_fu_824_p2;
wire   [5:0] or_ln41_fu_840_p2;
wire   [31:0] t7_fu_785_p2;
wire   [31:0] add_ln42_fu_850_p2;
wire   [31:0] t4_1_fu_803_p2;
wire   [31:0] t8_fu_789_p2;
wire   [31:0] add_ln43_fu_865_p2;
wire   [31:0] sub_ln44_fu_881_p2;
wire   [31:0] sub_ln45_fu_897_p2;
wire   [31:0] sub_ln46_fu_912_p2;
wire   [31:0] sub_ln47_fu_927_p2;
wire   [5:0] or_ln42_fu_942_p2;
wire   [5:0] or_ln43_fu_952_p2;
wire   [5:0] or_ln44_fu_962_p2;
wire   [5:0] or_ln45_fu_972_p2;
wire   [5:0] or_ln46_fu_982_p2;
wire   [5:0] or_ln47_fu_992_p2;
wire   [5:0] or_ln2_fu_1024_p3;
wire  signed [4:0] or_ln3_fu_1037_p3;
wire  signed [5:0] sext_ln58_fu_1050_p1;
wire   [27:0] trunc_ln58_fu_1059_p1;
wire   [29:0] shl_ln58_2_fu_1079_p3;
wire   [31:0] shl_ln58_1_fu_1071_p3;
wire  signed [31:0] sext_ln58_1_fu_1087_p1;
wire   [31:0] shl_ln_fu_1063_p3;
wire   [31:0] sub_ln58_fu_1091_p2;
wire   [29:0] shl_ln59_2_fu_1111_p3;
wire   [31:0] shl_ln59_1_fu_1103_p3;
wire  signed [31:0] sext_ln59_fu_1119_p1;
wire   [27:0] trunc_ln59_fu_1129_p1;
wire   [31:0] sub_ln59_fu_1123_p2;
wire   [31:0] shl_ln1_fu_1133_p3;
wire  signed [4:0] sext_ln66_1_fu_1158_p1;
wire  signed [28:0] trunc_ln66_fu_1167_p0;
wire  signed [28:0] trunc_ln66_1_fu_1171_p0;
wire   [5:0] add_ln66_fu_1175_p2;
wire  signed [5:0] sext_ln66_4_fu_1185_p1;
wire  signed [29:0] sext_ln56_fu_1193_p1;
wire  signed [29:0] sext_ln56_1_fu_1196_p1;
wire   [29:0] add_ln56_fu_1199_p2;
wire   [27:0] trunc_ln56_fu_1205_p1;
wire   [31:0] shl_ln8_fu_1209_p3;
wire   [31:0] shl_ln56_1_fu_1217_p3;
wire   [31:0] sub_ln56_fu_1225_p2;
wire   [29:0] sub_ln57_fu_1237_p2;
wire   [27:0] trunc_ln57_fu_1243_p1;
wire   [31:0] shl_ln9_fu_1247_p3;
wire   [31:0] shl_ln57_1_fu_1255_p3;
wire   [31:0] sub_ln57_1_fu_1263_p2;
wire   [31:0] shl_ln66_2_fu_1288_p3;
wire  signed [31:0] sext_ln66_2_fu_1285_p1;
wire  signed [28:0] sext_ln66_3_fu_1301_p0;
wire  signed [28:0] shl_ln66_3_fu_1305_p1;
wire  signed [28:0] sext_ln66_5_fu_1313_p0;
wire  signed [28:0] shl_ln2_fu_1317_p1;
wire   [30:0] shl_ln2_fu_1317_p3;
wire  signed [31:0] sext_ln66_3_fu_1301_p1;
wire   [31:0] sub_ln66_fu_1295_p2;
wire   [31:0] shl_ln66_3_fu_1305_p3;
wire  signed [31:0] sext_ln66_6_fu_1325_p1;
wire   [31:0] add_ln66_2_fu_1335_p2;
wire   [31:0] shl_ln66_1_fu_1278_p3;
wire   [31:0] add_ln66_3_fu_1341_p2;
wire   [31:0] add_ln66_1_fu_1329_p2;
wire  signed [31:0] sext_ln66_fu_1275_p1;
wire   [30:0] shl_ln3_fu_1359_p3;
wire  signed [28:0] trunc_ln67_fu_1370_p0;
wire   [27:0] trunc_ln67_fu_1370_p1;
wire  signed [28:0] shl_ln67_2_fu_1382_p1;
wire   [31:0] shl_ln67_2_fu_1382_p3;
wire   [31:0] sub_ln67_1_fu_1390_p2;
wire  signed [31:0] sext_ln66_5_fu_1313_p1;
wire   [31:0] sub_ln67_fu_1353_p2;
wire  signed [31:0] sext_ln67_fu_1366_p1;
wire   [31:0] sub_ln67_3_fu_1402_p2;
wire   [31:0] shl_ln67_1_fu_1374_p3;
wire   [31:0] sub_ln67_2_fu_1396_p2;
wire   [31:0] sub_ln67_4_fu_1408_p2;
wire   [31:0] shl_ln4_fu_1420_p3;
wire  signed [28:0] shl_ln68_1_fu_1433_p1;
wire   [30:0] shl_ln68_1_fu_1433_p3;
wire  signed [28:0] trunc_ln68_fu_1445_p0;
wire   [27:0] trunc_ln68_fu_1445_p1;
wire   [31:0] shl_ln68_2_fu_1449_p3;
wire   [31:0] add_ln68_fu_1427_p2;
wire   [31:0] sub_ln68_1_fu_1463_p2;
wire   [31:0] sub_ln68_fu_1457_p2;
wire   [31:0] add_ln68_1_fu_1469_p2;
wire  signed [31:0] sext_ln68_fu_1441_p1;
wire   [30:0] shl_ln5_fu_1481_p3;
wire   [31:0] shl_ln69_1_fu_1492_p3;
wire   [31:0] sub_ln69_fu_1499_p2;
wire   [31:0] sub_ln69_1_fu_1505_p2;
wire   [31:0] sub_ln69_2_fu_1511_p2;
wire   [31:0] add_ln69_fu_1517_p2;
wire  signed [31:0] sext_ln69_fu_1488_p1;
wire   [31:0] add_ln69_1_fu_1523_p2;
wire   [31:0] t5_1_fu_1535_p2;
wire   [31:0] add_ln71_fu_1551_p2;
wire   [31:0] t6_1_fu_1539_p2;
wire   [31:0] add_ln72_fu_1566_p2;
wire   [24:0] trunc_ln9_fu_1571_p4;
wire   [31:0] t7_1_fu_1543_p2;
wire   [31:0] add_ln73_fu_1586_p2;
wire   [24:0] trunc_ln10_fu_1591_p4;
wire   [31:0] t8_1_fu_1547_p2;
wire   [31:0] add_ln74_fu_1606_p2;
wire   [31:0] or_ln75_fu_1621_p2;
wire   [31:0] sub_ln75_fu_1627_p2;
wire   [31:0] or_ln76_fu_1642_p2;
wire   [31:0] sub_ln76_fu_1648_p2;
wire   [31:0] or_ln77_fu_1663_p2;
wire   [31:0] sub_ln77_fu_1669_p2;
wire   [31:0] or_ln78_fu_1684_p2;
wire   [31:0] sub_ln78_fu_1690_p2;
reg   [18:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
end

vc1_inv_trans_8x8_c_temp #(
    .DataWidth( 29 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
temp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(temp_address0),
    .ce0(temp_ce0),
    .we0(temp_we0),
    .d0(temp_d0),
    .q0(temp_q0),
    .address1(temp_address1),
    .ce1(temp_ce1),
    .we1(temp_we1),
    .d1(temp_d1),
    .q1(temp_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        dst_0_rec_reg_358 <= add_ln50_reg_1768;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        dst_0_rec_reg_358 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        src_0_rec_reg_346 <= i_reg_1747;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        src_0_rec_reg_346 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_fu_395_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        src_1_rec_reg_369 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        src_1_rec_reg_369 <= i_1_reg_1952;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln38_reg_1899 <= add_ln38_fu_771_p2;
        shl_ln37_2_reg_1888[31 : 4] <= shl_ln37_2_fu_719_p2[31 : 4];
        t1_1_reg_1876 <= t1_1_fu_645_p2;
        t1_reg_1852[31 : 2] <= t1_fu_512_p2[31 : 2];
        t2_1_reg_1882 <= t2_1_fu_697_p2;
        t2_reg_1858[31 : 2] <= t2_fu_540_p2[31 : 2];
        t3_1_reg_1893 <= t3_1_fu_743_p2;
        t3_reg_1864[31 : 1] <= t3_fu_567_p2[31 : 1];
        t4_reg_1870[31 : 1] <= t4_fu_594_p2[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln24_fu_395_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln50_reg_1768 <= add_ln50_fu_424_p2;
        empty_5_reg_1757 <= empty_5_fu_420_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        block_addr_1_reg_1939[3 : 0] <= src_1_rec_cast_fu_1006_p1[3 : 0];
        i_1_reg_1952 <= i_1_fu_1018_p2;
        src_1_rec_cast14_reg_1934[3 : 0] <= src_1_rec_cast14_fu_1002_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        block_load_1_reg_1779 <= block_r_q1;
        block_load_reg_1773 <= block_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        block_load_2_reg_1795 <= block_r_q0;
        block_load_3_reg_1802 <= block_r_q1;
        xor_ln35_reg_1809 <= xor_ln35_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        block_load_4_reg_1824 <= block_r_q0;
        block_load_5_reg_1833 <= block_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_1747 <= i_fu_401_p2;
        src_0_rec_cast17_reg_1729[3 : 0] <= src_0_rec_cast17_fu_381_p1[3 : 0];
        temp_addr_reg_1734 <= dst_0_rec_cast_fu_390_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        t1_2_reg_2078[31 : 2] <= t1_2_fu_1231_p2[31 : 2];
        t1_3_reg_2090 <= t1_3_fu_1347_p2;
        t2_2_reg_2084[31 : 2] <= t2_2_fu_1269_p2[31 : 2];
        t2_3_reg_2096 <= t2_3_fu_1414_p2;
        t3_3_reg_2102 <= t3_3_fu_1475_p2;
        t4_3_reg_2108 <= t4_3_fu_1529_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        t3_2_reg_1997[31 : 1] <= t3_2_fu_1097_p2[31 : 1];
        t4_2_reg_2003[31 : 1] <= t4_2_fu_1141_p2[31 : 1];
        xor_ln66_reg_2009 <= xor_ln66_fu_1147_p2;
        zext_ln66_1_reg_2024[4 : 0] <= zext_ln66_1_fu_1162_p1[4 : 0];
        zext_ln66_reg_2014[3 : 0] <= zext_ln66_fu_1153_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        temp_load_1_reg_1972 <= temp_q1;
        temp_load_reg_1967 <= temp_q0;
        zext_ln58_1_reg_1987[3 : 0] <= zext_ln58_1_fu_1054_p1[3 : 0];
        zext_ln58_reg_1977[3 : 0] <= zext_ln58_fu_1045_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        temp_load_4_reg_2034 <= temp_q0;
        temp_load_5_reg_2046 <= temp_q1;
        trunc_ln66_1_reg_2053 <= trunc_ln66_1_fu_1171_p1;
        trunc_ln66_reg_2041 <= trunc_ln66_fu_1167_p1;
        zext_ln66_2_reg_2058[5 : 0] <= zext_ln66_2_fu_1180_p1[5 : 0];
        zext_ln66_3_reg_2068[5 : 0] <= zext_ln66_3_fu_1188_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        trunc_ln11_reg_2119 <= {{add_ln74_fu_1606_p2[31:7]}};
        trunc_ln12_reg_2124 <= {{sub_ln75_fu_1627_p2[31:7]}};
        trunc_ln13_reg_2129 <= {{sub_ln76_fu_1648_p2[31:7]}};
        trunc_ln14_reg_2134 <= {{sub_ln77_fu_1669_p2[31:7]}};
        trunc_ln15_reg_2139 <= {{sub_ln78_fu_1690_p2[31:7]}};
        trunc_ln8_reg_2114 <= {{add_ln71_fu_1551_p2[31:7]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln2_reg_1904 <= {{add_ln42_fu_850_p2[31:3]}};
        trunc_ln3_reg_1909 <= {{add_ln43_fu_865_p2[31:3]}};
        trunc_ln4_reg_1914 <= {{sub_ln44_fu_881_p2[31:3]}};
        trunc_ln5_reg_1919 <= {{sub_ln45_fu_897_p2[31:3]}};
        trunc_ln6_reg_1924 <= {{sub_ln46_fu_912_p2[31:3]}};
        trunc_ln7_reg_1929 <= {{sub_ln47_fu_927_p2[31:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_fu_1012_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        zext_ln56_reg_1957[3 : 0] <= zext_ln56_fu_1032_p1[3 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln55_fu_1012_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln55_fu_1012_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        block_r_address0 = zext_ln58_1_reg_1987;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        block_r_address0 = zext_ln56_reg_1957;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        block_r_address0 = block_addr_1_reg_1939;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        block_r_address0 = zext_ln66_reg_2014;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        block_r_address0 = zext_ln35_2_fu_477_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        block_r_address0 = zext_ln35_fu_458_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        block_r_address0 = zext_ln27_fu_438_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        block_r_address0 = src_0_rec_cast_fu_385_p1;
    end else begin
        block_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        block_r_address1 = zext_ln66_3_reg_2068;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        block_r_address1 = zext_ln66_2_reg_2058;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        block_r_address1 = zext_ln66_1_reg_2024;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        block_r_address1 = zext_ln58_reg_1977;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        block_r_address1 = zext_ln35_3_fu_485_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        block_r_address1 = zext_ln35_1_fu_467_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        block_r_address1 = zext_ln27_1_fu_447_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        block_r_address1 = zext_ln25_fu_415_p1;
    end else begin
        block_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state5))) begin
        block_r_ce0 = 1'b1;
    end else begin
        block_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state5))) begin
        block_r_ce1 = 1'b1;
    end else begin
        block_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        block_r_d0 = sext_ln77_fu_1721_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        block_r_d0 = sext_ln75_fu_1713_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        block_r_d0 = sext_ln71_fu_1705_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        block_r_d0 = sext_ln72_fu_1581_p1;
    end else begin
        block_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        block_r_d1 = sext_ln78_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        block_r_d1 = sext_ln76_fu_1717_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        block_r_d1 = sext_ln74_fu_1709_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        block_r_d1 = sext_ln73_fu_1601_p1;
    end else begin
        block_r_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16))) begin
        block_r_we0 = 1'b1;
    end else begin
        block_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state16))) begin
        block_r_we1 = 1'b1;
    end else begin
        block_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        temp_address0 = zext_ln66_2_fu_1180_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        temp_address0 = zext_ln66_fu_1153_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        temp_address0 = zext_ln58_fu_1045_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        temp_address0 = src_1_rec_cast_fu_1006_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_address0 = zext_ln46_fu_987_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp_address0 = zext_ln44_fu_967_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        temp_address0 = zext_ln42_fu_947_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        temp_address0 = temp_addr_reg_1734;
    end else begin
        temp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        temp_address1 = zext_ln66_3_fu_1188_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        temp_address1 = zext_ln66_1_fu_1162_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        temp_address1 = zext_ln58_1_fu_1054_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        temp_address1 = zext_ln56_fu_1032_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_address1 = zext_ln47_fu_997_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp_address1 = zext_ln45_fu_977_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        temp_address1 = zext_ln43_fu_957_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        temp_address1 = zext_ln41_fu_845_p1;
    end else begin
        temp_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7))) begin
        temp_ce0 = 1'b1;
    end else begin
        temp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7))) begin
        temp_ce1 = 1'b1;
    end else begin
        temp_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_d0 = trunc_ln6_reg_1924;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp_d0 = trunc_ln4_reg_1914;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        temp_d0 = trunc_ln2_reg_1904;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        temp_d0 = {{add_ln40_fu_808_p2[31:3]}};
    end else begin
        temp_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        temp_d1 = trunc_ln7_reg_1929;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        temp_d1 = trunc_ln5_reg_1919;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        temp_d1 = trunc_ln3_reg_1909;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        temp_d1 = {{add_ln41_fu_824_p2[31:3]}};
    end else begin
        temp_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7))) begin
        temp_we0 = 1'b1;
    end else begin
        temp_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7))) begin
        temp_we1 = 1'b1;
    end else begin
        temp_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln24_fu_395_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln55_fu_1012_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln25_fu_490_p2 = (block_load_1_reg_1779 + block_load_reg_1773);

assign add_ln35_1_fu_627_p2 = (sub_ln35_fu_610_p2 + block_r_q0);

assign add_ln35_2_fu_633_p2 = (shl_ln35_3_fu_621_p2 + shl_ln35_2_fu_615_p2);

assign add_ln35_3_fu_639_p2 = (shl_ln35_fu_600_p2 + add_ln35_2_fu_633_p2);

assign add_ln35_fu_472_p2 = ($signed(6'd40) + $signed(src_0_rec_cast17_reg_1729));

assign add_ln37_1_fu_737_p2 = (sub_ln37_fu_725_p2 + sub_ln37_1_fu_731_p2);

assign add_ln37_fu_708_p2 = (shl_ln37_fu_703_p2 + block_load_4_reg_1824);

assign add_ln38_1_fu_798_p2 = (shl_ln38_fu_793_p2 + add_ln38_reg_1899);

assign add_ln38_fu_771_p2 = (sub_ln38_2_fu_765_p2 + sub_ln38_1_fu_760_p2);

assign add_ln40_fu_808_p2 = (t1_1_reg_1876 + t5_fu_777_p2);

assign add_ln41_fu_824_p2 = (t2_1_reg_1882 + t6_fu_781_p2);

assign add_ln42_fu_850_p2 = (t3_1_reg_1893 + t7_fu_785_p2);

assign add_ln43_fu_865_p2 = (t4_1_fu_803_p2 + t8_fu_789_p2);

assign add_ln50_fu_424_p2 = (7'd8 + dst_0_rec_reg_358);

assign add_ln56_fu_1199_p2 = ($signed(sext_ln56_fu_1193_p1) + $signed(sext_ln56_1_fu_1196_p1));

assign add_ln66_1_fu_1329_p2 = ($signed(sext_ln66_3_fu_1301_p1) + $signed(sub_ln66_fu_1295_p2));

assign add_ln66_2_fu_1335_p2 = ($signed(shl_ln66_3_fu_1305_p3) + $signed(sext_ln66_6_fu_1325_p1));

assign add_ln66_3_fu_1341_p2 = (add_ln66_2_fu_1335_p2 + shl_ln66_1_fu_1278_p3);

assign add_ln66_fu_1175_p2 = ($signed(6'd40) + $signed(src_1_rec_cast14_reg_1934));

assign add_ln68_1_fu_1469_p2 = (sub_ln68_1_fu_1463_p2 + sub_ln68_fu_1457_p2);

assign add_ln68_fu_1427_p2 = ($signed(sext_ln66_fu_1275_p1) + $signed(shl_ln4_fu_1420_p3));

assign add_ln69_1_fu_1523_p2 = ($signed(add_ln69_fu_1517_p2) + $signed(sext_ln69_fu_1488_p1));

assign add_ln69_fu_1517_p2 = (sub_ln69_1_fu_1505_p2 + sub_ln69_2_fu_1511_p2);

assign add_ln71_fu_1551_p2 = (t5_1_fu_1535_p2 + t1_3_reg_2090);

assign add_ln72_fu_1566_p2 = (t6_1_fu_1539_p2 + t2_3_reg_2096);

assign add_ln73_fu_1586_p2 = (t7_1_fu_1543_p2 + t3_3_reg_2102);

assign add_ln74_fu_1606_p2 = (t8_1_fu_1547_p2 + t4_3_reg_2108);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign dst_0_rec_cast_fu_390_p1 = dst_0_rec_reg_358;

assign empty_5_fu_420_p1 = dst_0_rec_reg_358[5:0];

assign i_1_fu_1018_p2 = (src_1_rec_reg_369 + 4'd1);

assign i_fu_401_p2 = (src_0_rec_reg_346 + 4'd1);

assign icmp_ln24_fu_395_p2 = ((src_0_rec_reg_346 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln55_fu_1012_p2 = ((src_1_rec_reg_369 == 4'd8) ? 1'b1 : 1'b0);

assign or_ln1_fu_430_p3 = {{1'd1}, {src_0_rec_reg_346}};

assign or_ln2_fu_1024_p3 = {{2'd2}, {src_1_rec_reg_369}};

assign or_ln3_fu_1037_p3 = {{1'd1}, {src_1_rec_reg_369}};

assign or_ln41_fu_840_p2 = (empty_5_reg_1757 | 6'd1);

assign or_ln42_fu_942_p2 = (empty_5_reg_1757 | 6'd2);

assign or_ln43_fu_952_p2 = (empty_5_reg_1757 | 6'd3);

assign or_ln44_fu_962_p2 = (empty_5_reg_1757 | 6'd4);

assign or_ln45_fu_972_p2 = (empty_5_reg_1757 | 6'd5);

assign or_ln46_fu_982_p2 = (empty_5_reg_1757 | 6'd6);

assign or_ln47_fu_992_p2 = (empty_5_reg_1757 | 6'd7);

assign or_ln75_fu_1621_p2 = (t8_1_fu_1547_p2 | 32'd1);

assign or_ln76_fu_1642_p2 = (t7_1_fu_1543_p2 | 32'd1);

assign or_ln77_fu_1663_p2 = (t6_1_fu_1539_p2 | 32'd1);

assign or_ln78_fu_1684_p2 = (t5_1_fu_1535_p2 | 32'd1);

assign or_ln_fu_407_p3 = {{2'd2}, {src_0_rec_reg_346}};

assign sext_ln27_fu_443_p1 = or_ln1_fu_430_p3;

assign sext_ln35_1_fu_482_p1 = xor_ln35_reg_1809;

assign sext_ln35_fu_463_p1 = xor_ln35_fu_452_p2;

assign sext_ln56_1_fu_1196_p1 = $signed(temp_load_1_reg_1972);

assign sext_ln56_fu_1193_p1 = $signed(temp_load_reg_1967);

assign sext_ln58_1_fu_1087_p1 = $signed(shl_ln58_2_fu_1079_p3);

assign sext_ln58_fu_1050_p1 = or_ln3_fu_1037_p3;

assign sext_ln59_fu_1119_p1 = $signed(shl_ln59_2_fu_1111_p3);

assign sext_ln66_1_fu_1158_p1 = xor_ln66_fu_1147_p2;

assign sext_ln66_2_fu_1285_p1 = temp_load_5_reg_2046;

assign sext_ln66_3_fu_1301_p0 = temp_q0;

assign sext_ln66_3_fu_1301_p1 = sext_ln66_3_fu_1301_p0;

assign sext_ln66_4_fu_1185_p1 = xor_ln66_reg_2009;

assign sext_ln66_5_fu_1313_p0 = temp_q1;

assign sext_ln66_5_fu_1313_p1 = sext_ln66_5_fu_1313_p0;

assign sext_ln66_6_fu_1325_p1 = $signed(shl_ln2_fu_1317_p3);

assign sext_ln66_fu_1275_p1 = temp_load_4_reg_2034;

assign sext_ln67_fu_1366_p1 = $signed(shl_ln3_fu_1359_p3);

assign sext_ln68_fu_1441_p1 = $signed(shl_ln68_1_fu_1433_p3);

assign sext_ln69_fu_1488_p1 = $signed(shl_ln5_fu_1481_p3);

assign sext_ln71_fu_1705_p1 = $signed(trunc_ln8_reg_2114);

assign sext_ln72_fu_1581_p1 = $signed(trunc_ln9_fu_1571_p4);

assign sext_ln73_fu_1601_p1 = $signed(trunc_ln10_fu_1591_p4);

assign sext_ln74_fu_1709_p1 = $signed(trunc_ln11_reg_2119);

assign sext_ln75_fu_1713_p1 = $signed(trunc_ln12_reg_2124);

assign sext_ln76_fu_1717_p1 = $signed(trunc_ln13_reg_2129);

assign sext_ln77_fu_1721_p1 = $signed(trunc_ln14_reg_2134);

assign sext_ln78_fu_1725_p1 = $signed(trunc_ln15_reg_2139);

assign shl_ln1_fu_1133_p3 = {{trunc_ln59_fu_1129_p1}, {4'd0}};

assign shl_ln25_1_fu_500_p2 = add_ln25_fu_490_p2 << 32'd2;

assign shl_ln25_fu_494_p2 = add_ln25_fu_490_p2 << 32'd4;

assign shl_ln26_1_fu_528_p2 = sub_ln26_fu_518_p2 << 32'd2;

assign shl_ln26_fu_522_p2 = sub_ln26_fu_518_p2 << 32'd4;

assign shl_ln27_1_fu_551_p2 = block_load_3_reg_1802 << 32'd3;

assign shl_ln27_2_fu_556_p2 = block_load_3_reg_1802 << 32'd1;

assign shl_ln27_fu_546_p2 = block_load_2_reg_1795 << 32'd4;

assign shl_ln28_1_fu_578_p2 = block_load_2_reg_1795 << 32'd1;

assign shl_ln28_2_fu_589_p2 = block_load_3_reg_1802 << 32'd4;

assign shl_ln28_fu_573_p2 = block_load_2_reg_1795 << 32'd3;

assign shl_ln2_fu_1317_p1 = temp_q1;

assign shl_ln2_fu_1317_p3 = {{shl_ln2_fu_1317_p1}, {2'd0}};

assign shl_ln35_1_fu_605_p2 = block_load_5_reg_1833 << 32'd4;

assign shl_ln35_2_fu_615_p2 = block_r_q0 << 32'd3;

assign shl_ln35_3_fu_621_p2 = block_r_q1 << 32'd2;

assign shl_ln35_fu_600_p2 = block_load_4_reg_1824 << 32'd4;

assign shl_ln36_1_fu_661_p2 = block_r_q0 << 32'd4;

assign shl_ln36_2_fu_667_p2 = block_r_q1 << 32'd3;

assign shl_ln36_fu_656_p2 = block_load_5_reg_1833 << 32'd2;

assign shl_ln37_1_fu_713_p2 = block_r_q0 << 32'd2;

assign shl_ln37_2_fu_719_p2 = block_r_q1 << 32'd4;

assign shl_ln37_fu_703_p2 = block_load_4_reg_1824 << 32'd3;

assign shl_ln38_1_fu_749_p2 = block_load_5_reg_1833 << 32'd3;

assign shl_ln38_fu_793_p2 = block_load_4_reg_1824 << 32'd2;

assign shl_ln3_fu_1359_p3 = {{temp_load_5_reg_2046}, {2'd0}};

assign shl_ln4_fu_1420_p3 = {{temp_load_4_reg_2034}, {3'd0}};

assign shl_ln56_1_fu_1217_p3 = {{add_ln56_fu_1199_p2}, {2'd0}};

assign shl_ln57_1_fu_1255_p3 = {{sub_ln57_fu_1237_p2}, {2'd0}};

assign shl_ln58_1_fu_1071_p3 = {{temp_q1}, {3'd0}};

assign shl_ln58_2_fu_1079_p3 = {{temp_q1}, {1'd0}};

assign shl_ln59_1_fu_1103_p3 = {{temp_q0}, {3'd0}};

assign shl_ln59_2_fu_1111_p3 = {{temp_q0}, {1'd0}};

assign shl_ln5_fu_1481_p3 = {{temp_load_4_reg_2034}, {2'd0}};

assign shl_ln66_1_fu_1278_p3 = {{trunc_ln66_reg_2041}, {4'd0}};

assign shl_ln66_2_fu_1288_p3 = {{trunc_ln66_1_reg_2053}, {4'd0}};

assign shl_ln66_3_fu_1305_p1 = temp_q0;

assign shl_ln66_3_fu_1305_p3 = {{shl_ln66_3_fu_1305_p1}, {3'd0}};

assign shl_ln67_1_fu_1374_p3 = {{trunc_ln67_fu_1370_p1}, {4'd0}};

assign shl_ln67_2_fu_1382_p1 = temp_q1;

assign shl_ln67_2_fu_1382_p3 = {{shl_ln67_2_fu_1382_p1}, {3'd0}};

assign shl_ln68_1_fu_1433_p1 = temp_q0;

assign shl_ln68_1_fu_1433_p3 = {{shl_ln68_1_fu_1433_p1}, {2'd0}};

assign shl_ln68_2_fu_1449_p3 = {{trunc_ln68_fu_1445_p1}, {4'd0}};

assign shl_ln69_1_fu_1492_p3 = {{temp_load_5_reg_2046}, {3'd0}};

assign shl_ln8_fu_1209_p3 = {{trunc_ln56_fu_1205_p1}, {4'd0}};

assign shl_ln9_fu_1247_p3 = {{trunc_ln57_fu_1243_p1}, {4'd0}};

assign shl_ln_fu_1063_p3 = {{trunc_ln58_fu_1059_p1}, {4'd0}};

assign src_0_rec_cast17_fu_381_p1 = src_0_rec_reg_346;

assign src_0_rec_cast_fu_385_p1 = src_0_rec_reg_346;

assign src_1_rec_cast14_fu_1002_p1 = src_1_rec_reg_369;

assign src_1_rec_cast_fu_1006_p1 = src_1_rec_reg_369;

assign sub_ln25_fu_506_p2 = (shl_ln25_fu_494_p2 - shl_ln25_1_fu_500_p2);

assign sub_ln26_1_fu_534_p2 = (shl_ln26_fu_522_p2 - shl_ln26_1_fu_528_p2);

assign sub_ln26_fu_518_p2 = (block_load_reg_1773 - block_load_1_reg_1779);

assign sub_ln27_fu_561_p2 = (shl_ln27_1_fu_551_p2 - shl_ln27_2_fu_556_p2);

assign sub_ln28_fu_583_p2 = (shl_ln28_fu_573_p2 - shl_ln28_1_fu_578_p2);

assign sub_ln35_fu_610_p2 = (shl_ln35_1_fu_605_p2 - block_load_5_reg_1833);

assign sub_ln36_1_fu_673_p2 = (32'd0 - shl_ln36_2_fu_667_p2);

assign sub_ln36_2_fu_679_p2 = (sub_ln36_1_fu_673_p2 - block_r_q1);

assign sub_ln36_3_fu_685_p2 = (sub_ln36_fu_651_p2 - shl_ln36_fu_656_p2);

assign sub_ln36_4_fu_691_p2 = (sub_ln36_3_fu_685_p2 - shl_ln36_1_fu_661_p2);

assign sub_ln36_fu_651_p2 = (shl_ln35_fu_600_p2 - block_load_4_reg_1824);

assign sub_ln37_1_fu_731_p2 = (add_ln37_fu_708_p2 - shl_ln35_1_fu_605_p2);

assign sub_ln37_fu_725_p2 = (shl_ln37_2_fu_719_p2 - block_r_q1);

assign sub_ln38_1_fu_760_p2 = (sub_ln38_fu_754_p2 - block_load_5_reg_1833);

assign sub_ln38_2_fu_765_p2 = (shl_ln36_1_fu_661_p2 - block_r_q0);

assign sub_ln38_fu_754_p2 = (32'd0 - shl_ln38_1_fu_749_p2);

assign sub_ln44_fu_881_p2 = (t8_fu_789_p2 - t4_1_fu_803_p2);

assign sub_ln45_fu_897_p2 = (t7_fu_785_p2 - t3_1_reg_1893);

assign sub_ln46_fu_912_p2 = (t6_fu_781_p2 - t2_1_reg_1882);

assign sub_ln47_fu_927_p2 = (t5_fu_777_p2 - t1_1_reg_1876);

assign sub_ln56_fu_1225_p2 = (shl_ln8_fu_1209_p3 - shl_ln56_1_fu_1217_p3);

assign sub_ln57_1_fu_1263_p2 = (shl_ln9_fu_1247_p3 - shl_ln57_1_fu_1255_p3);

assign sub_ln57_fu_1237_p2 = ($signed(sext_ln56_fu_1193_p1) - $signed(sext_ln56_1_fu_1196_p1));

assign sub_ln58_fu_1091_p2 = ($signed(shl_ln58_1_fu_1071_p3) - $signed(sext_ln58_1_fu_1087_p1));

assign sub_ln59_fu_1123_p2 = ($signed(shl_ln59_1_fu_1103_p3) - $signed(sext_ln59_fu_1119_p1));

assign sub_ln66_fu_1295_p2 = ($signed(shl_ln66_2_fu_1288_p3) - $signed(sext_ln66_2_fu_1285_p1));

assign sub_ln67_1_fu_1390_p2 = (32'd0 - shl_ln67_2_fu_1382_p3);

assign sub_ln67_2_fu_1396_p2 = ($signed(sub_ln67_1_fu_1390_p2) - $signed(sext_ln66_5_fu_1313_p1));

assign sub_ln67_3_fu_1402_p2 = ($signed(sub_ln67_fu_1353_p2) - $signed(sext_ln67_fu_1366_p1));

assign sub_ln67_4_fu_1408_p2 = (sub_ln67_3_fu_1402_p2 - shl_ln67_1_fu_1374_p3);

assign sub_ln67_fu_1353_p2 = ($signed(shl_ln66_1_fu_1278_p3) - $signed(sext_ln66_fu_1275_p1));

assign sub_ln68_1_fu_1463_p2 = (add_ln68_fu_1427_p2 - shl_ln66_2_fu_1288_p3);

assign sub_ln68_fu_1457_p2 = ($signed(shl_ln68_2_fu_1449_p3) - $signed(sext_ln66_5_fu_1313_p1));

assign sub_ln69_1_fu_1505_p2 = ($signed(sub_ln69_fu_1499_p2) - $signed(sext_ln66_2_fu_1285_p1));

assign sub_ln69_2_fu_1511_p2 = ($signed(shl_ln67_1_fu_1374_p3) - $signed(sext_ln66_3_fu_1301_p1));

assign sub_ln69_fu_1499_p2 = (32'd0 - shl_ln69_1_fu_1492_p3);

assign sub_ln75_fu_1627_p2 = (or_ln75_fu_1621_p2 - t4_3_reg_2108);

assign sub_ln76_fu_1648_p2 = (or_ln76_fu_1642_p2 - t3_3_reg_2102);

assign sub_ln77_fu_1669_p2 = (or_ln77_fu_1663_p2 - t2_3_reg_2096);

assign sub_ln78_fu_1690_p2 = (or_ln78_fu_1684_p2 - t1_3_reg_2090);

assign t1_1_fu_645_p2 = (add_ln35_1_fu_627_p2 + add_ln35_3_fu_639_p2);

assign t1_2_fu_1231_p2 = (32'd64 + sub_ln56_fu_1225_p2);

assign t1_3_fu_1347_p2 = (add_ln66_3_fu_1341_p2 + add_ln66_1_fu_1329_p2);

assign t1_fu_512_p2 = (32'd4 + sub_ln25_fu_506_p2);

assign t2_1_fu_697_p2 = (sub_ln36_4_fu_691_p2 + sub_ln36_2_fu_679_p2);

assign t2_2_fu_1269_p2 = (32'd64 + sub_ln57_1_fu_1263_p2);

assign t2_3_fu_1414_p2 = (sub_ln67_2_fu_1396_p2 + sub_ln67_4_fu_1408_p2);

assign t2_fu_540_p2 = (32'd4 + sub_ln26_1_fu_534_p2);

assign t3_1_fu_743_p2 = (shl_ln37_1_fu_713_p2 + add_ln37_1_fu_737_p2);

assign t3_2_fu_1097_p2 = (shl_ln_fu_1063_p3 + sub_ln58_fu_1091_p2);

assign t3_3_fu_1475_p2 = ($signed(add_ln68_1_fu_1469_p2) + $signed(sext_ln68_fu_1441_p1));

assign t3_fu_567_p2 = (sub_ln27_fu_561_p2 + shl_ln27_fu_546_p2);

assign t4_1_fu_803_p2 = (add_ln38_1_fu_798_p2 - shl_ln37_2_reg_1888);

assign t4_2_fu_1141_p2 = (sub_ln59_fu_1123_p2 - shl_ln1_fu_1133_p3);

assign t4_3_fu_1529_p2 = (add_ln69_1_fu_1523_p2 - shl_ln68_2_fu_1449_p3);

assign t4_fu_594_p2 = (sub_ln28_fu_583_p2 - shl_ln28_2_fu_589_p2);

assign t5_1_fu_1535_p2 = (t1_2_reg_2078 + t3_2_reg_1997);

assign t5_fu_777_p2 = (t3_reg_1864 + t1_reg_1852);

assign t6_1_fu_1539_p2 = (t2_2_reg_2084 + t4_2_reg_2003);

assign t6_fu_781_p2 = (t4_reg_1870 + t2_reg_1858);

assign t7_1_fu_1543_p2 = (t2_2_reg_2084 - t4_2_reg_2003);

assign t7_fu_785_p2 = (t2_reg_1858 - t4_reg_1870);

assign t8_1_fu_1547_p2 = (t1_2_reg_2078 - t3_2_reg_1997);

assign t8_fu_789_p2 = (t1_reg_1852 - t3_reg_1864);

assign trunc_ln10_fu_1591_p4 = {{add_ln73_fu_1586_p2[31:7]}};

assign trunc_ln56_fu_1205_p1 = add_ln56_fu_1199_p2[27:0];

assign trunc_ln57_fu_1243_p1 = sub_ln57_fu_1237_p2[27:0];

assign trunc_ln58_fu_1059_p1 = temp_q0[27:0];

assign trunc_ln59_fu_1129_p1 = temp_q1[27:0];

assign trunc_ln66_1_fu_1171_p0 = temp_q1;

assign trunc_ln66_1_fu_1171_p1 = trunc_ln66_1_fu_1171_p0[27:0];

assign trunc_ln66_fu_1167_p0 = temp_q0;

assign trunc_ln66_fu_1167_p1 = trunc_ln66_fu_1167_p0[27:0];

assign trunc_ln67_fu_1370_p0 = temp_q0;

assign trunc_ln67_fu_1370_p1 = trunc_ln67_fu_1370_p0[27:0];

assign trunc_ln68_fu_1445_p0 = temp_q1;

assign trunc_ln68_fu_1445_p1 = trunc_ln68_fu_1445_p0[27:0];

assign trunc_ln9_fu_1571_p4 = {{add_ln72_fu_1566_p2[31:7]}};

assign xor_ln35_fu_452_p2 = (src_0_rec_reg_346 ^ 4'd8);

assign xor_ln66_fu_1147_p2 = (src_1_rec_reg_369 ^ 4'd8);

assign zext_ln25_fu_415_p1 = or_ln_fu_407_p3;

assign zext_ln27_1_fu_447_p1 = $unsigned(sext_ln27_fu_443_p1);

assign zext_ln27_fu_438_p1 = $unsigned(or_ln1_fu_430_p3);

assign zext_ln35_1_fu_467_p1 = $unsigned(sext_ln35_fu_463_p1);

assign zext_ln35_2_fu_477_p1 = add_ln35_fu_472_p2;

assign zext_ln35_3_fu_485_p1 = $unsigned(sext_ln35_1_fu_482_p1);

assign zext_ln35_fu_458_p1 = $unsigned(xor_ln35_fu_452_p2);

assign zext_ln41_fu_845_p1 = or_ln41_fu_840_p2;

assign zext_ln42_fu_947_p1 = or_ln42_fu_942_p2;

assign zext_ln43_fu_957_p1 = or_ln43_fu_952_p2;

assign zext_ln44_fu_967_p1 = or_ln44_fu_962_p2;

assign zext_ln45_fu_977_p1 = or_ln45_fu_972_p2;

assign zext_ln46_fu_987_p1 = or_ln46_fu_982_p2;

assign zext_ln47_fu_997_p1 = or_ln47_fu_992_p2;

assign zext_ln56_fu_1032_p1 = or_ln2_fu_1024_p3;

assign zext_ln58_1_fu_1054_p1 = $unsigned(sext_ln58_fu_1050_p1);

assign zext_ln58_fu_1045_p1 = $unsigned(or_ln3_fu_1037_p3);

assign zext_ln66_1_fu_1162_p1 = $unsigned(sext_ln66_1_fu_1158_p1);

assign zext_ln66_2_fu_1180_p1 = add_ln66_fu_1175_p2;

assign zext_ln66_3_fu_1188_p1 = $unsigned(sext_ln66_4_fu_1185_p1);

assign zext_ln66_fu_1153_p1 = $unsigned(xor_ln66_fu_1147_p2);

always @ (posedge ap_clk) begin
    src_0_rec_cast17_reg_1729[5:4] <= 2'b00;
    t1_reg_1852[1:0] <= 2'b00;
    t2_reg_1858[1:0] <= 2'b00;
    t3_reg_1864[0] <= 1'b0;
    t4_reg_1870[0] <= 1'b0;
    shl_ln37_2_reg_1888[3:0] <= 4'b0000;
    src_1_rec_cast14_reg_1934[5:4] <= 2'b00;
    block_addr_1_reg_1939[5:4] <= 2'b00;
    zext_ln56_reg_1957[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000010;
    zext_ln58_reg_1977[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000001;
    zext_ln58_1_reg_1987[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000011;
    t3_2_reg_1997[0] <= 1'b0;
    t4_2_reg_2003[0] <= 1'b0;
    zext_ln66_reg_2014[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln66_1_reg_2024[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln66_2_reg_2058[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln66_3_reg_2068[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    t1_2_reg_2078[1:0] <= 2'b00;
    t2_2_reg_2084[1:0] <= 2'b00;
end

endmodule //vc1_inv_trans_8x8_c
