/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib -o objects/nangate45/riscv_v_decode/base/lib/NangateOpenCellLibrary_typical.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/nangate45/riscv_v_decode/base/lib/NangateOpenCellLibrary_typical.lib
mkdir -p results/nangate45/riscv_v_decode/base/
echo 15.0 > results/nangate45/riscv_v_decode/base/clock_period.txt
mkdir -p ./results/nangate45/riscv_v_decode/base ./logs/nangate45/riscv_v_decode/base ./reports/nangate45/riscv_v_decode/base ./objects/nangate45/riscv_v_decode/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/nangate45/riscv_v_decode/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_decode/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/nangate45/riscv_v_decode/base/lib/NangateOpenCellLibrary_typical.lib
58. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/cells_clkgate.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/nangate45/riscv_v_decode/base/clock_period.txt
Setting clock period to 15.0
59. Executing HIERARCHY pass (managing design hierarchy).
60. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_decode'.
60.1. Analyzing design hierarchy..
60.2. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_rf'.
60.3. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_rf_ctrl'.
60.4. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_csr'.
60.5. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_csr_ctrl'.
60.6. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_ctrl'.
60.7. Analyzing design hierarchy..
60.8. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_A4EAF_A7C6B'.
60.9. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_EE621_F935D'.
60.10. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C9449'.
60.11. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_300C0'.
60.12. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_EA379'.
60.13. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_1F582_5645A'.
60.14. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C3F9D_39151'.
60.15. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_A8A75'.
60.16. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_7EB58'.
60.17. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_300B3_9090A'.
60.18. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_C9449'.
60.19. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_E6BB0_71521'.
60.20. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_E6BB0_71521'.
60.21. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_969A4_CCEB1'.
60.22. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_969A4_CCEB1'.
60.23. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_63257_B3D37'.
60.24. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_stage_96DA9_C2B4E'.
60.25. Analyzing design hierarchy..
60.26. Analyzing design hierarchy..
61. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module $paramod$2146347be6a9291281141c11ae06b78a5225aa18\riscv_v_stage_63257_B3D37 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$9e949b9bffcb9d058dc19aa5601422ad5176c498\riscv_v_stage_969A4_CCEB1 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$266c03143c54df1c5adf4fb754caa2bfb30aec62\riscv_v_stage_969A4_CCEB1 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$a4a107c8fd8bbbb154137ac64da59878dc940c06\riscv_v_stage_E6BB0_71521 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$81cda7e927670c58dd35f63665b91a63979e2586\riscv_v_stage_E6BB0_71521 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000011 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$7cb81b2a58a0ce3b23aac10cc1e4ce73effc8cd8\riscv_v_stage_300B3_9090A because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_7EB58\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_A8A75\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$66f095aa6b745ec1c33aa614deef06d74992a802\riscv_v_stage_C3F9D_39151 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$433693f630673d0138e5544704a879f7986b6287\riscv_v_stage_1F582_5645A because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_EA379\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_300C0\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_stage_C9449\NUM_STAGES=s32'00000000000000000000000000000001 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$b0230628c117cc5e1d7c014133e13870b792ff24\riscv_v_stage_EE621_F935D because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$71bc36355404bda2cb143f978c0a68e4506de527\riscv_v_stage_A4EAF_A7C6B because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_ctrl because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_csr because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod\riscv_v_rf\RD_ASYNC=1'1\REG_INPUTS=1'0\USE_BYPASS=1'1 because it contains processes (run 'proc' command first).
Warning: Ignoring module $paramod$bc7794a3be0ebc5361b6e14a3e2778c05284a1fa\riscv_v_stage_96DA9_C2B4E because it contains processes (run 'proc' command first).
62. Executing RTLIL backend.
Warnings: 20 unique messages, 20 total
End of script. Logfile hash: bbf53d00a9, CPU: user 0.27s system 0.02s, MEM: 46.38 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 47% 1x hierarchy (0 sec), 24% 2x read_liberty (0 sec), ...
Elapsed time: 0:00.35[h:]min:sec. CPU time: user 0.32 sys 0.02 (100%). Peak memory: 48512KB.
mkdir -p ./results/nangate45/riscv_v_decode/base ./logs/nangate45/riscv_v_decode/base ./reports/nangate45/riscv_v_decode/base
(export VERILOG_FILES=./results/nangate45/riscv_v_decode/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/nangate45/riscv_v_decode/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (100%). Peak memory: 13184KB.
mkdir -p ./results/nangate45/riscv_v_decode/base ./logs/nangate45/riscv_v_decode/base ./reports/nangate45/riscv_v_decode/base ./objects/nangate45/riscv_v_decode/base
(export VERILOG_FILES=./results/nangate45/riscv_v_decode/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/nangate45/riscv_v_decode/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/nangate45/riscv_v_decode/base/lib/NangateOpenCellLibrary_typical.lib
3. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/cells_clkgate.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/nangate45/riscv_v_decode/base/clock_period.txt
Setting clock period to 15.0
synth -top riscv_v_decode -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
4. Executing SYNTH pass.
4.1. Executing HIERARCHY pass (managing design hierarchy).
4.1.1. Analyzing design hierarchy..
4.1.2. Analyzing design hierarchy..
4.2. Executing PROC pass (convert processes to netlists).
4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
4.2.4. Executing PROC_INIT pass (extract init attributes).
4.2.5. Executing PROC_ARST pass (detect async resets in processes).
4.2.6. Executing PROC_ROM pass (convert switches to ROMs).
4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Warning: Async reset value `\rst_val' is not constant!
4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.12. Executing OPT_EXPR pass (perform const folding).
4.3. Executing FLATTEN pass (flatten design).
4.4. Executing OPT_EXPR pass (perform const folding).
4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
4.6. Executing CHECK pass (checking for obvious problems).
Warning: Wire riscv_v_decode.\vlenb_exe [6] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [5] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [4] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [3] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [2] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [1] is used but has no driver.
Warning: Wire riscv_v_decode.\vlenb_exe [0] is used but has no driver.
Warning: Wire riscv_v_decode.\vcsr_exe [2] is used but has no driver.
Warning: Wire riscv_v_decode.\vcsr_exe [1] is used but has no driver.
Warning: Wire riscv_v_decode.\vcsr_exe [0] is used but has no driver.
4.7. Executing OPT pass (performing simple optimizations).
4.7.1. Executing OPT_EXPR pass (perform const folding).
4.7.2. Executing OPT_MERGE pass (detect identical cells).
4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.7.5. Executing OPT_MERGE pass (detect identical cells).
4.7.6. Executing OPT_DFF pass (perform DFF optimizations).
4.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.8. Executing OPT_EXPR pass (perform const folding).
4.7.9. Rerunning OPT passes. (Maybe there is more to do..)
4.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.7.12. Executing OPT_MERGE pass (detect identical cells).
4.7.13. Executing OPT_DFF pass (perform DFF optimizations).
4.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.15. Executing OPT_EXPR pass (perform const folding).
4.7.16. Finished OPT passes. (There is nothing left to do.)
4.8. Executing FSM pass (extract and optimize FSM).
4.8.1. Executing FSM_DETECT pass (finding FSMs in design).
4.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
4.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
4.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
4.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
4.9. Executing OPT pass (performing simple optimizations).
4.9.1. Executing OPT_EXPR pass (perform const folding).
4.9.2. Executing OPT_MERGE pass (detect identical cells).
4.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.9.5. Executing OPT_MERGE pass (detect identical cells).
4.9.6. Executing OPT_DFF pass (perform DFF optimizations).
4.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.9.8. Executing OPT_EXPR pass (perform const folding).
4.9.9. Rerunning OPT passes. (Maybe there is more to do..)
4.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.9.12. Executing OPT_MERGE pass (detect identical cells).
4.9.13. Executing OPT_DFF pass (perform DFF optimizations).
4.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.9.15. Executing OPT_EXPR pass (perform const folding).
4.9.16. Rerunning OPT passes. (Maybe there is more to do..)
4.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.9.19. Executing OPT_MERGE pass (detect identical cells).
4.9.20. Executing OPT_DFF pass (perform DFF optimizations).
4.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
4.9.22. Executing OPT_EXPR pass (perform const folding).
4.9.23. Finished OPT passes. (There is nothing left to do.)
4.10. Executing WREDUCE pass (reducing word size of cells).
4.11. Executing PEEPOPT pass (run peephole optimizers).
4.12. Executing OPT_CLEAN pass (remove unused cells and wires).
4.13. Executing ALUMACC pass (create $alu and $macc cells).
4.14. Executing SHARE pass (SAT-based resource sharing).
4.15. Executing OPT pass (performing simple optimizations).
4.15.1. Executing OPT_EXPR pass (perform const folding).
4.15.2. Executing OPT_MERGE pass (detect identical cells).
4.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.15.5. Executing OPT_MERGE pass (detect identical cells).
4.15.6. Executing OPT_DFF pass (perform DFF optimizations).
4.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.15.8. Executing OPT_EXPR pass (perform const folding).
4.15.9. Finished OPT passes. (There is nothing left to do.)
4.16. Executing MEMORY pass.
4.16.1. Executing OPT_MEM pass (optimize memories).
4.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
4.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
4.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
4.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
4.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
4.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
4.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
5. Executing SYNTH pass.
5.1. Executing OPT pass (performing simple optimizations).
5.1.1. Executing OPT_EXPR pass (perform const folding).
5.1.2. Executing OPT_MERGE pass (detect identical cells).
5.1.3. Executing OPT_DFF pass (perform DFF optimizations).
5.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.1.5. Rerunning OPT passes. (Removed registers in this run.)
5.1.6. Executing OPT_EXPR pass (perform const folding).
5.1.7. Executing OPT_MERGE pass (detect identical cells).
5.1.8. Executing OPT_DFF pass (perform DFF optimizations).
5.1.9. Executing OPT_CLEAN pass (remove unused cells and wires).
5.1.10. Finished fast OPT passes.
5.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
5.3. Executing OPT pass (performing simple optimizations).
5.3.1. Executing OPT_EXPR pass (perform const folding).
5.3.2. Executing OPT_MERGE pass (detect identical cells).
5.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.3.5. Executing OPT_MERGE pass (detect identical cells).
5.3.6. Executing OPT_SHARE pass.
5.3.7. Executing OPT_DFF pass (perform DFF optimizations).
5.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
5.3.9. Executing OPT_EXPR pass (perform const folding).
5.3.10. Finished OPT passes. (There is nothing left to do.)
5.4. Executing TECHMAP pass (map to technology primitives).
5.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
5.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
5.4.3. Continuing TECHMAP pass.
5.4.103. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.104. Executing OPT_EXPR pass (perform const folding).
5.4.110. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.111. Executing OPT_EXPR pass (perform const folding).
5.4.117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.118. Executing OPT_EXPR pass (perform const folding).
5.4.124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.125. Executing OPT_EXPR pass (perform const folding).
5.4.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.132. Executing OPT_EXPR pass (perform const folding).
5.4.138. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.139. Executing OPT_EXPR pass (perform const folding).
5.4.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.146. Executing OPT_EXPR pass (perform const folding).
5.4.152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.153. Executing OPT_EXPR pass (perform const folding).
5.4.159. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.160. Executing OPT_EXPR pass (perform const folding).
5.4.166. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.167. Executing OPT_EXPR pass (perform const folding).
5.4.173. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.174. Executing OPT_EXPR pass (perform const folding).
5.4.180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.181. Executing OPT_EXPR pass (perform const folding).
5.4.187. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.188. Executing OPT_EXPR pass (perform const folding).
5.4.194. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.195. Executing OPT_EXPR pass (perform const folding).
5.4.201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.202. Executing OPT_EXPR pass (perform const folding).
5.4.203. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.204. Executing OPT_EXPR pass (perform const folding).
5.5. Executing OPT pass (performing simple optimizations).
5.5.1. Executing OPT_EXPR pass (perform const folding).
5.5.2. Executing OPT_MERGE pass (detect identical cells).
5.5.3. Executing OPT_DFF pass (perform DFF optimizations).
5.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.5.5. Finished fast OPT passes.
5.6. Executing ABC pass (technology mapping using ABC).
5.6.1. Extracting gate netlist of module `\riscv_v_decode' to `<abc-temp-dir>/input.blif'..
5.7. Executing OPT pass (performing simple optimizations).
5.7.1. Executing OPT_EXPR pass (perform const folding).
5.7.2. Executing OPT_MERGE pass (detect identical cells).
5.7.3. Executing OPT_DFF pass (perform DFF optimizations).
5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.7.5. Finished fast OPT passes.
5.8. Executing HIERARCHY pass (managing design hierarchy).
5.8.1. Analyzing design hierarchy..
5.8.2. Analyzing design hierarchy..
5.9. Printing statistics.
5.10. Executing CHECK pass (checking for obvious problems).
6. Executing OPT pass (performing simple optimizations).
6.1. Executing OPT_EXPR pass (perform const folding).
6.2. Executing OPT_MERGE pass (detect identical cells).
6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.5. Executing OPT_MERGE pass (detect identical cells).
6.6. Executing OPT_DFF pass (perform DFF optimizations).
6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.8. Executing OPT_EXPR pass (perform const folding).
6.9. Rerunning OPT passes. (Maybe there is more to do..)
6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.12. Executing OPT_MERGE pass (detect identical cells).
6.13. Executing OPT_DFF pass (perform DFF optimizations).
6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.15. Executing OPT_EXPR pass (perform const folding).
6.16. Finished OPT passes. (There is nothing left to do.)
7. Executing TECHMAP pass (map to technology primitives).
7.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/cells_latch.v
7.2. Continuing TECHMAP pass.
8. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
8.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
9. Executing OPT pass (performing simple optimizations).
9.1. Executing OPT_EXPR pass (perform const folding).
9.2. Executing OPT_MERGE pass (detect identical cells).
9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.5. Executing OPT_MERGE pass (detect identical cells).
9.6. Executing OPT_DFF pass (perform DFF optimizations).
9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
9.8. Executing OPT_EXPR pass (perform const folding).
9.9. Rerunning OPT passes. (Maybe there is more to do..)
9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.12. Executing OPT_MERGE pass (detect identical cells).
9.13. Executing OPT_DFF pass (perform DFF optimizations).
9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
9.15. Executing OPT_EXPR pass (perform const folding).
9.16. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/nangate45/riscv_v_decode/base/lib/NangateOpenCellLibrary_typical.lib -constr ./objects/nangate45/riscv_v_decode/base/abc.constr -dont_use TAPCELL_X1 -dont_use FILLCELL_X1 -dont_use AOI211_X1 -dont_use OAI211_X1 -D 15.0
10. Executing ABC pass (technology mapping using ABC).
10.1. Extracting gate netlist of module `\riscv_v_decode' to `<abc-temp-dir>/input.blif'..
10.1.1. Executing ABC.
10.1.2. Re-integrating ABC results.
11. Executing SETUNDEF pass (replace undef values with defined constants).
12. Executing SPLITNETS pass (splitting up multi-bit signals).
13. Executing OPT_CLEAN pass (remove unused cells and wires).
14. Executing HILOMAP pass (mapping to constant drivers).
15. Executing INSBUF pass (insert buffer cells for connected wires).
16. Executing CHECK pass (checking for obvious problems).
17. Printing statistics.
18. Executing Verilog backend.
exec cp ./designs/nangate45/riscv_v_decode/constraint.sdc ./results/nangate45/riscv_v_decode/base/1_synth.sdc
Warnings: 19 unique messages, 106 total
End of script. Logfile hash: be3dc829fd, CPU: user 429.62s system 14.18s, MEM: 20078.64 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 35% 109x opt_expr (164 sec), 13% 24x opt_clean (65 sec), ...
Elapsed time: 7:51.19[h:]min:sec. CPU time: user 455.89 sys 15.24 (99%). Peak memory: 20560532KB.
mkdir -p ./results/nangate45/riscv_v_decode/base ./logs/nangate45/riscv_v_decode/base ./reports/nangate45/riscv_v_decode/base
cp ./results/nangate45/riscv_v_decode/base/1_1_yosys.v ./results/nangate45/riscv_v_decode/base/1_synth.v
OpenROAD v2.0-16316-gf9cfd9383 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
mkdir -p ./objects/nangate45/riscv_v_decode/base
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef, created 22 layers, 27 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef, created 135 library cells
[WARNING STA-0347] current_design for other than top cell not supported.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
Warning: There are 11 unconstrained endpoints.
number instances in verilog is 34801
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.070, 200.200).
[INFO IFP-0001] Added 2714 rows of 19999 site FreePDK45_38x28_10R_NP_162NW_34O.
[INFO RSZ-0026] Removed 3629 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 61234 u^2 0% utilization.
Elapsed time: 0:16.00[h:]min:sec. CPU time: user 15.88 sys 0.11 (99%). Peak memory: 278280KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
place_pins -hor_layers metal5 -ver_layers metal6 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:00.51[h:]min:sec. CPU time: user 0.43 sys 0.07 (100%). Peak memory: 176272KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/nangate45/riscv_v_decode/base/2_2_floorplan_io.odb ./results/nangate45/riscv_v_decode/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.11 sys 0.04 (100%). Peak memory: 100284KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
No macros found: Skipping macro_placement
Elapsed time: 0:00.51[h:]min:sec. CPU time: user 0.44 sys 0.07 (100%). Peak memory: 172480KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
[INFO TAP-0004] Inserted 5428 endcaps.
[INFO TAP-0005] Inserted 42098 tapcells.
Elapsed time: 0:00.57[h:]min:sec. CPU time: user 0.50 sys 0.06 (99%). Peak memory: 172860KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:04.57[h:]min:sec. CPU time: user 4.45 sys 0.11 (99%). Peak memory: 262296KB.
cp ./results/nangate45/riscv_v_decode/base/2_6_floorplan_pdn.odb ./results/nangate45/riscv_v_decode/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             78698
[INFO GPL-0007] NumPlaceInstances:        31172
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  36368
[INFO GPL-0011] NumPins:                 123386
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:       61233.998 um^2
[INFO GPL-0019] Util:                     0.424 %
[INFO GPL-0020] StdInstsArea:         61233.998 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:   7639563
[INFO GPL-0032] FillerInit:NumGNets:      36368
[INFO GPL-0033] FillerInit:NumGPins:     123386
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        1.964 um^2
[INFO GPL-0025] IdealBinArea:             1.964 um^2
[INFO GPL-0026] IdealBinCnt:            7349737
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             78698
[INFO GPL-0007] NumPlaceInstances:        31172
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  36368
[INFO GPL-0011] NumPins:                 122217
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:       61233.998 um^2
[INFO GPL-0019] Util:                     0.424 %
[INFO GPL-0020] StdInstsArea:         61233.998 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:   6955132
[INFO GPL-0032] FillerInit:NumGNets:      36368
[INFO GPL-0033] FillerInit:NumGPins:     122217
[INFO GPL-0023] TargetDensity:            0.910
[INFO GPL-0024] AvrgPlaceInstArea:        1.964 um^2
[INFO GPL-0025] IdealBinArea:             2.158 um^2
[INFO GPL-0026] IdealBinCnt:            6691380
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
[NesterovSolve] Iter:    1 overflow: 0.999 HPWL: 69785017
[NesterovSolve] Iter:   10 overflow: 0.999 HPWL: 31783370
[NesterovSolve] Iter:   20 overflow: 0.999 HPWL: 30855647
[NesterovSolve] Iter:   30 overflow: 0.999 HPWL: 30707146
[NesterovSolve] Iter:   40 overflow: 0.999 HPWL: 30696186
[NesterovSolve] Iter:   50 overflow: 0.999 HPWL: 30704499
[NesterovSolve] Iter:   60 overflow: 0.999 HPWL: 30708417
[NesterovSolve] Iter:   70 overflow: 0.999 HPWL: 30707732
[NesterovSolve] Iter:   80 overflow: 0.999 HPWL: 30715845
[NesterovSolve] Iter:   90 overflow: 0.999 HPWL: 30734609
[NesterovSolve] Iter:  100 overflow: 0.999 HPWL: 30796335
[NesterovSolve] Iter:  110 overflow: 0.999 HPWL: 30942626
[NesterovSolve] Iter:  120 overflow: 0.999 HPWL: 31309398
[NesterovSolve] Iter:  130 overflow: 0.998 HPWL: 32246148
[NesterovSolve] Iter:  140 overflow: 0.997 HPWL: 34606991
[NesterovSolve] Iter:  150 overflow: 0.995 HPWL: 40473994
[NesterovSolve] Iter:  160 overflow: 0.993 HPWL: 50495847
[NesterovSolve] Iter:  170 overflow: 0.989 HPWL: 60446449
[NesterovSolve] Iter:  180 overflow: 0.983 HPWL: 70121396
[NesterovSolve] Iter:  190 overflow: 0.978 HPWL: 81030221
[NesterovSolve] Iter:  200 overflow: 0.971 HPWL: 101020084
[NesterovSolve] Iter:  210 overflow: 0.962 HPWL: 129047794
[NesterovSolve] Iter:  220 overflow: 0.945 HPWL: 166146931
[NesterovSolve] Iter:  230 overflow: 0.923 HPWL: 205656024
[NesterovSolve] Iter:  240 overflow: 0.897 HPWL: 229922873
[NesterovSolve] Iter:  250 overflow: 0.874 HPWL: 210312465
[NesterovSolve] Iter:  260 overflow: 0.842 HPWL: 213550696
[NesterovSolve] Iter:  270 overflow: 0.804 HPWL: 307422102
[NesterovSolve] Iter:  280 overflow: 0.774 HPWL: 339449751
[NesterovSolve] Iter:  290 overflow: 0.742 HPWL: 310821331
[NesterovSolve] Iter:  300 overflow: 0.703 HPWL: 415447508
[NesterovSolve] Iter:  310 overflow: 0.673 HPWL: 352715405
[NesterovSolve] Iter:  320 overflow: 0.652 HPWL: 319332388
[NesterovSolve] Iter:  330 overflow: 0.609 HPWL: 353157821
[NesterovSolve] Iter:  340 overflow: 0.565 HPWL: 343259775
[NesterovSolve] Iter:  350 overflow: 0.527 HPWL: 334864800
[NesterovSolve] Iter:  360 overflow: 0.485 HPWL: 334963361
[NesterovSolve] Iter:  370 overflow: 0.439 HPWL: 339513542
[NesterovSolve] Iter:  380 overflow: 0.397 HPWL: 347014277
[NesterovSolve] Iter:  390 overflow: 0.350 HPWL: 355724663
[NesterovSolve] Iter:  400 overflow: 0.312 HPWL: 365574400
[NesterovSolve] Iter:  410 overflow: 0.276 HPWL: 375642073
[NesterovSolve] Iter:  420 overflow: 0.238 HPWL: 391883925
[NesterovSolve] Iter:  430 overflow: 0.199 HPWL: 418843914
[NesterovSolve] Iter:  440 overflow: 0.177 HPWL: 372867174
[NesterovSolve] Iter:  450 overflow: 0.152 HPWL: 360581079
[NesterovSolve] Iter:  460 overflow: 0.128 HPWL: 356289884
[NesterovSolve] Iter:  470 overflow: 0.108 HPWL: 351389698
[NesterovSolve] Finished with Overflow: 0.099799
Elapsed time: 35:01.18[h:]min:sec. CPU time: user 2339.91 sys 2.37 (111%). Peak memory: 2416040KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers metal5 -ver_layers metal6
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           28564
[INFO PPL-0002] Number of I/O             1169
[INFO PPL-0003] Number of I/O w/sink      1148
[INFO PPL-0004] Number of I/O w/o sink    21
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 2152552.25 um.
Elapsed time: 0:01.18[h:]min:sec. CPU time: user 1.07 sys 0.11 (100%). Peak memory: 249440KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             78698
[INFO GPL-0007] NumPlaceInstances:        31172
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  36368
[INFO GPL-0011] NumPins:                 123386
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:       61233.998 um^2
[INFO GPL-0019] Util:                     0.424 %
[INFO GPL-0020] StdInstsArea:         61233.998 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:   7639563
[INFO GPL-0032] FillerInit:NumGNets:      36368
[INFO GPL-0033] FillerInit:NumGPins:     123386
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        1.964 um^2
[INFO GPL-0025] IdealBinArea:             1.964 um^2
[INFO GPL-0026] IdealBinCnt:            7349737
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
global_placement -density 0.9104244957119226 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             78698
[INFO GPL-0007] NumPlaceInstances:        31172
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  36368
[INFO GPL-0011] NumPins:                 123386
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:       61233.998 um^2
[INFO GPL-0019] Util:                     0.424 %
[INFO GPL-0020] StdInstsArea:         61233.998 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00046331 HPWL: 4865691271
[InitialPlace]  Iter: 2 CG residual: 0.00024411 HPWL: 4373197060
[InitialPlace]  Iter: 3 CG residual: 0.00018541 HPWL: 4099025597
[InitialPlace]  Iter: 4 CG residual: 0.00012247 HPWL: 3813634033
[InitialPlace]  Iter: 5 CG residual: 0.00008825 HPWL: 3400424779
[InitialPlace]  Iter: 6 CG residual: 0.00005216 HPWL: 3072321801
[InitialPlace]  Iter: 7 CG residual: 0.00003297 HPWL: 2931324054
[InitialPlace]  Iter: 8 CG residual: 0.00002294 HPWL: 2894841895
[InitialPlace]  Iter: 9 CG residual: 0.00002005 HPWL: 2874918149
[InitialPlace]  Iter: 10 CG residual: 0.00002054 HPWL: 2860657041
[InitialPlace]  Iter: 11 CG residual: 0.00002132 HPWL: 2853533906
[InitialPlace]  Iter: 12 CG residual: 0.00002177 HPWL: 2848902434
[InitialPlace]  Iter: 13 CG residual: 0.00003427 HPWL: 2846024279
[InitialPlace]  Iter: 14 CG residual: 0.00002611 HPWL: 2850404620
[InitialPlace]  Iter: 15 CG residual: 0.00002167 HPWL: 2842414009
[InitialPlace]  Iter: 16 CG residual: 0.00001944 HPWL: 2835239155
[InitialPlace]  Iter: 17 CG residual: 0.00002458 HPWL: 2832903243
[InitialPlace]  Iter: 18 CG residual: 0.00002113 HPWL: 2831401554
[InitialPlace]  Iter: 19 CG residual: 0.00001801 HPWL: 2829435342
[InitialPlace]  Iter: 20 CG residual: 0.00002059 HPWL: 2827438009
[INFO GPL-0031] FillerInit:NumGCells:   6955132
[INFO GPL-0032] FillerInit:NumGNets:      36368
[INFO GPL-0033] FillerInit:NumGPins:     123386
[INFO GPL-0023] TargetDensity:            0.910
[INFO GPL-0024] AvrgPlaceInstArea:        1.964 um^2
[INFO GPL-0025] IdealBinArea:             2.158 um^2
[INFO GPL-0026] IdealBinCnt:            6691380
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
[NesterovSolve] Iter:    1 overflow: 0.903 HPWL: 2684493353
[NesterovSolve] Iter:   10 overflow: 0.835 HPWL: 2782197829
[NesterovSolve] Iter:   20 overflow: 0.824 HPWL: 2776081214
[NesterovSolve] Iter:   30 overflow: 0.819 HPWL: 2773491609
[NesterovSolve] Iter:   40 overflow: 0.817 HPWL: 2769661212
[NesterovSolve] Iter:   50 overflow: 0.814 HPWL: 2769471758
[NesterovSolve] Iter:   60 overflow: 0.814 HPWL: 2770530696
[NesterovSolve] Iter:   70 overflow: 0.816 HPWL: 2772243413
[NesterovSolve] Iter:   80 overflow: 0.818 HPWL: 2774294396
[NesterovSolve] Iter:   90 overflow: 0.820 HPWL: 2776546983
[NesterovSolve] Iter:  100 overflow: 0.821 HPWL: 2778022274
[NesterovSolve] Iter:  110 overflow: 0.822 HPWL: 2778407703
[NesterovSolve] Iter:  120 overflow: 0.822 HPWL: 2777855263
[NesterovSolve] Iter:  130 overflow: 0.821 HPWL: 2777263245
[NesterovSolve] Iter:  140 overflow: 0.822 HPWL: 2776301550
[NesterovSolve] Iter:  150 overflow: 0.821 HPWL: 2775742035
[NesterovSolve] Iter:  160 overflow: 0.821 HPWL: 2774786977
[NesterovSolve] Iter:  170 overflow: 0.819 HPWL: 2774627018
[NesterovSolve] Iter:  180 overflow: 0.815 HPWL: 2778586903
[NesterovSolve] Iter:  190 overflow: 0.808 HPWL: 2785371229
[NesterovSolve] Iter:  200 overflow: 0.798 HPWL: 2800104218
[NesterovSolve] Iter:  210 overflow: 0.784 HPWL: 2819641339
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 6.44e-09
[INFO GPL-0103] Timing-driven: weighted 3515 nets.
[NesterovSolve] Iter:  220 overflow: 0.779 HPWL: 2776400461
[NesterovSolve] Iter:  230 overflow: 0.762 HPWL: 2752093592
[NesterovSolve] Iter:  240 overflow: 0.746 HPWL: 2730392548
[NesterovSolve] Iter:  250 overflow: 0.718 HPWL: 2768959289
[NesterovSolve] Iter:  260 overflow: 0.692 HPWL: 2801005860
[NesterovSolve] Iter:  270 overflow: 0.669 HPWL: 2761250425
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 6.88e-09
[INFO GPL-0103] Timing-driven: weighted 3516 nets.
[NesterovSolve] Iter:  280 overflow: 0.629 HPWL: 2782250667
[NesterovSolve] Iter:  290 overflow: 0.603 HPWL: 2739348590
[NesterovSolve] Snapshot saved at iter = 290
[NesterovSolve] Iter:  300 overflow: 0.566 HPWL: 2757830422
[NesterovSolve] Iter:  310 overflow: 0.528 HPWL: 2745301320
[NesterovSolve] Iter:  320 overflow: 0.490 HPWL: 2729975373
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 7.16e-09
[INFO GPL-0103] Timing-driven: weighted 3516 nets.
[NesterovSolve] Iter:  330 overflow: 0.451 HPWL: 2726802723
[NesterovSolve] Iter:  340 overflow: 0.408 HPWL: 2725823545
[NesterovSolve] Iter:  350 overflow: 0.363 HPWL: 2730070131
[NesterovSolve] Iter:  360 overflow: 0.321 HPWL: 2745487121
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:    1904 1904
[INFO GPL-0040] NumTiles: 3625216
[INFO GPL-0081] TotalRouteOverflow: 0.029195427894592285
[INFO GPL-0082] OverflowTileCnt: 2
[INFO GPL-0083] 0.5%RC: 0.5253569333668532
[INFO GPL-0084] 1.0%RC: 0.49892319115698525
[INFO GPL-0085] 2.0%RC: 0.47876881716761227
[INFO GPL-0086] 5.0%RC: 0.4599903026403827
[INFO GPL-0087] FinalRC: 0.51214004
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[NesterovSolve] Iter:  370 overflow: 0.283 HPWL: 2758517392
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 7.26e-09
[INFO GPL-0103] Timing-driven: weighted 3516 nets.
[NesterovSolve] Iter:  380 overflow: 0.243 HPWL: 2777431217
[NesterovSolve] Iter:  390 overflow: 0.207 HPWL: 2799067032
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 7.25e-09
[INFO GPL-0103] Timing-driven: weighted 3516 nets.
[NesterovSolve] Iter:  400 overflow: 0.187 HPWL: 2709968616
[NesterovSolve] Iter:  410 overflow: 0.161 HPWL: 2708173280
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 7.1e-09
[INFO GPL-0103] Timing-driven: weighted 3514 nets.
[NesterovSolve] Iter:  420 overflow: 0.137 HPWL: 2693726862
[NesterovSolve] Iter:  430 overflow: 0.117 HPWL: 2683126251
[NesterovSolve] Iter:  440 overflow: 0.099 HPWL: 2676625435
[NesterovSolve] Finished with Overflow: 0.098886
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 73876 u^2 1% utilization.
Elapsed time: 33:51.26[h:]min:sec. CPU time: user 2249.29 sys 3.57 (110%). Peak memory: 5443500KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 265 input buffers.
[INFO RSZ-0028] Inserted 871 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 640um.
[INFO RSZ-0034] Found 16511 slew violations.
[INFO RSZ-0036] Found 502 capacitance violations.
[INFO RSZ-0037] Found 794 long wires.
[INFO RSZ-0038] Inserted 2144 buffers in 17194 nets.
[INFO RSZ-0039] Resized 1945 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 11 tie LOGIC0_X1 instances.
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 91742 u^2 1% utilization.
Instance count before 78698, after 81988
Pin count before 122217, after 128787
Elapsed time: 0:32.93[h:]min:sec. CPU time: user 32.68 sys 0.24 (99%). Peak memory: 493752KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement     112145.5 u
average displacement        1.4 u
max displacement           40.0 u
original HPWL         1487097.8 u
legalized HPWL        1614001.1 u
delta HPWL                    9 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 81988 cells, 1169 terminals, 39658 edges, 129956 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 83157, edges 39658, pins 129956
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 48695 fixed cells.
[INFO DPO-0318] Collected 34462 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (400140, 400400) - (7999380, 7999600)
[INFO DPO-0310] Assigned 34462 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 3.232505e+09.
[INFO DPO-0302] End of matching; objective is 3.227851e+09, improvement is 0.14 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 3.205953e+09.
[INFO DPO-0307] End of global swaps; objective is 3.205953e+09, improvement is 0.68 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 3.202754e+09.
[INFO DPO-0309] End of vertical swaps; objective is 3.202754e+09, improvement is 0.10 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 3.166330e+09.
[INFO DPO-0304] Pass   2 of reordering; objective is 3.157221e+09.
[INFO DPO-0305] End of reordering; objective is 3.157221e+09, improvement is 1.42 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 689240 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 689240, swaps 137620, moves 49031 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 3.126630e+09, Scratch cost 3.113443e+09, Incremental cost 3.113443e+09, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 3.113443e+09.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.42 percent.
[INFO DPO-0328] End of random improver; improvement is 0.421749 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 17295 cell orientations for row compatibility.
[INFO DPO-0383] Performed 9938 cell flips.
[INFO DPO-0384] End of flipping; objective is 3.127864e+09, improvement is 0.52 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL          1614001.1 u
Final HPWL             1560378.1 u
Delta HPWL                  -3.3 %

[INFO DPL-0020] Mirrored 918 instances
[INFO DPL-0021] HPWL before          1560378.1 u
[INFO DPL-0022] HPWL after           1560231.0 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 91742 u^2 1% utilization.
Elapsed time: 1:01.69[h:]min:sec. CPU time: user 57.47 sys 4.21 (99%). Peak memory: 8123940KB.
cp ./results/nangate45/riscv_v_decode/base/3_5_place_dp.odb ./results/nangate45/riscv_v_decode/base/3_place.odb
cp ./results/nangate45/riscv_v_decode/base/2_floorplan.sdc ./results/nangate45/riscv_v_decode/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 4909 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4909.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 644.
[INFO CTS-0024]  Normalized sink region: [(29.0561, 279.317), (570.936, 571.228)].
[INFO CTS-0025]     Width:  541.8801.
[INFO CTS-0026]     Height: 291.9111.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 322
    Sub-region size: 270.9401 X 291.9111
[INFO CTS-0034]     Segment length (rounded): 136.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 161
    Sub-region size: 270.9401 X 145.9556
[INFO CTS-0034]     Segment length (rounded): 72.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 81
    Sub-region size: 135.4700 X 145.9556
[INFO CTS-0034]     Segment length (rounded): 68.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 41
    Sub-region size: 135.4700 X 72.9778
[INFO CTS-0034]     Segment length (rounded): 36.
 Level 5
    Direction: Horizontal
    Sinks per sub-region: 21
    Sub-region size: 67.7350 X 72.9778
[INFO CTS-0034]     Segment length (rounded): 34.
 Level 6
    Direction: Vertical
    Sinks per sub-region: 11
    Sub-region size: 67.7350 X 36.4889
[INFO CTS-0034]     Segment length (rounded): 18.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 644.
[INFO CTS-0018]     Created 803 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 13.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 14.
[INFO CTS-0015]     Created 803 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:6, 3:7, 4:20, 5:15, 6:46, 7:168, 8:266, 9:145, 10:9, 11:2, 12:6, 13:3, 14:1, 15:1, 16:3, 17:1, 19:2, 21:2, 24:1, 27:1, 30:1..
[INFO CTS-0017]     Max level of the clock tree: 6.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 5463
[INFO CTS-0100]  Leaf buffers 642
[INFO CTS-0101]  Average sink wire length 5396.75 um
[INFO CTS-0102]  Path depth 13 - 14
[INFO CTS-0207]  Leaf load cells 554
[INFO RSZ-0058] Using max wire length 640um.
[INFO RSZ-0047] Found 6 long wires.
[INFO RSZ-0048] Inserted 15 buffers in 6 nets.
Placement Analysis
---------------------------------
total displacement      23757.1 u
average displacement        0.3 u
max displacement           25.9 u
original HPWL         1610670.9 u
legalized HPWL        1647282.9 u
delta HPWL                    2 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL         1647282.9 u
legalized HPWL        1647282.9 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 93338 u^2 1% utilization.
Elapsed time: 0:50.51[h:]min:sec. CPU time: user 47.70 sys 2.79 (99%). Peak memory: 8244232KB.
cp ./results/nangate45/riscv_v_decode/base/4_1_cts.odb ./results/nangate45/riscv_v_decode/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/nangate45/riscv_v_decode/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 819 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 222
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical     39892608      25249755          36.71%
metal3     Horizontal   54399184      32623129          40.03%
metal4     Vertical     25387936      14173612          44.17%
metal5     Horizontal   25387936      14500860          42.88%
metal6     Vertical     25387936      14488552          42.93%
metal7     Horizontal    7254240       3235649          55.40%
metal8     Vertical      7254240       3625215          50.03%
metal9     Horizontal    3627120       3621409          0.16%
metal10    Vertical      3627120       3621409          0.16%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 259140
[INFO GRT-0198] Via related Steiner nodes: 9708
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 353968
[INFO GRT-0112] Final usage 3D: 1935554

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2        25249755        298520            1.18%             0 /  0 /  0
metal3        32623129        356304            1.09%             0 /  0 /  0
metal4        14173612         71489            0.50%             0 /  0 /  0
metal5        14500860         65710            0.45%             0 /  0 /  0
metal6        14488552         52620            0.36%             0 /  0 /  0
metal7         3235649         12361            0.38%             0 /  0 /  0
metal8         3625215          3588            0.10%             0 /  0 /  0
metal9         3621409         12667            0.35%             0 /  0 /  0
metal10        3621409           391            0.01%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total        115139590        873650            0.76%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 2104279 um
[INFO GRT-0014] Routed nets: 35815
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 640um.
[INFO RSZ-0036] Found 6 capacitance violations.
[INFO RSZ-0037] Found 28 long wires.
[INFO RSZ-0038] Inserted 16 buffers in 17 nets.
[INFO RSZ-0039] Resized 5 instances.
Placement Analysis
---------------------------------
total displacement        391.7 u
average displacement        0.0 u
max displacement           13.2 u
original HPWL         1647367.1 u
legalized HPWL        1647825.4 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL         1647825.4 u
legalized HPWL        1647825.4 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 93379 u^2 1% utilization.
[INFO FLW-0007] clock clk period 15.000000
[INFO FLW-0008] Clock clk period 7.541
[INFO FLW-0009] Clock clk slack 7.062
[INFO FLW-0011] Path endpoint count 11164
Elapsed time: 1:50.57[h:]min:sec. CPU time: user 216.97 sys 5.30 (201%). Peak memory: 11124796KB.
Running detail_route.tcl, stage 5_2_route
detailed_route -output_drc ./reports/nangate45/riscv_v_decode/base/5_route_drc.rpt -output_maze ./results/nangate45/riscv_v_decode/base/maze.log -bottom_routing_layer metal2 -top_routing_layer metal10 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                2000
Number of layers:     21
Number of macros:     135
Number of vias:       33
Number of viarulegen: 19

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _00269_ has 122 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3232 has 135 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3230 has 122 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3229 has 124 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3228 has 115 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3226 has 105 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3223 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3222 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3218 has 127 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3213 has 117 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3203 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3201 has 142 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3196 has 114 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3195 has 147 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3194 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3193 has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3192 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3191 has 133 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3190 has 134 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3174 has 152 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3173 has 113 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3169 has 117 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3168 has 139 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3167 has 126 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3165 has 141 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3142 has 222 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3131 has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3123 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3119 has 146 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3115 has 130 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3114 has 117 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3113 has 111 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3112 has 173 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3111 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3110 has 149 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3109 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3107 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3106 has 146 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3105 has 129 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3104 has 173 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net3103 has 156 pins which may impact routing performance. Consider optimization.

Design:                   riscv_v_decode
Die area:                 ( 0 0 ) ( 8000000 8000000 )
Number of track patterns: 20
Number of DEF vias:       0
Number of components:     83376
Number of terminals:      1169
Number of snets:          2
Number of nets:           40492

[INFO DRT-0167] List of default vias:
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_0
  Layer via5
    default via: via5_0
  Layer via6
    default via: via6_0
  Layer via7
    default via: via7_0
  Layer via8
    default via: via8_0
  Layer via9
    default via: via9_0
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 161.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete active.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete metal1.
[INFO DRT-0024]   Complete via1.
[INFO DRT-0024]   Complete metal2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete metal3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete metal4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete metal5.
[INFO DRT-0024]   Complete via5.
[INFO DRT-0024]   Complete metal6.
[INFO DRT-0024]   Complete via6.
[INFO DRT-0024]   Complete metal7.
[INFO DRT-0024]   Complete via7.
[INFO DRT-0024]   Complete metal8.
[INFO DRT-0024]   Complete via8.
[INFO DRT-0024]   Complete metal9.
[INFO DRT-0024]   Complete via9.
[INFO DRT-0024]   Complete metal10.
[INFO DRT-0033] active shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] metal1 shape region query size = 1237441.
[INFO DRT-0033] via1 shape region query size = 553860.
[INFO DRT-0033] metal2 shape region query size = 369240.
[INFO DRT-0033] via2 shape region query size = 553860.
[INFO DRT-0033] metal3 shape region query size = 369240.
[INFO DRT-0033] via3 shape region query size = 553860.
[INFO DRT-0033] metal4 shape region query size = 202028.
[INFO DRT-0033] via4 shape region query size = 172720.
[INFO DRT-0033] metal5 shape region query size = 35126.
[INFO DRT-0033] via5 shape region query size = 172720.
[INFO DRT-0033] metal6 shape region query size = 35131.
[INFO DRT-0033] via6 shape region query size = 69088.
[INFO DRT-0033] metal7 shape region query size = 17526.
[INFO DRT-0033] via7 shape region query size = 0.
[INFO DRT-0033] metal8 shape region query size = 0.
[INFO DRT-0033] via8 shape region query size = 0.
[INFO DRT-0033] metal9 shape region query size = 0.
[INFO DRT-0033] via9 shape region query size = 0.
[INFO DRT-0033] metal10 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 608 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 157 unique inst patterns.
[INFO DRT-0084]   Complete 9624 groups.
#scanned instances     = 83376
#unique  instances     = 161
#stdCellGenAp          = 6160
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 4230
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 131009
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:09:43, elapsed time = 00:01:13, memory = 632.50 (MB), peak = 636.91 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.

[INFO DRT-0157] Number of guides:     388831

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 1904 STEP 4200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 1904 STEP 4200 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0026]   Complete 300000 origin guides.
[INFO DRT-0028]   Complete active.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete metal1.
[INFO DRT-0028]   Complete via1.
[INFO DRT-0028]   Complete metal2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete metal3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete metal4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete metal5.
[INFO DRT-0028]   Complete via5.
[INFO DRT-0028]   Complete metal6.
[INFO DRT-0028]   Complete via6.
[INFO DRT-0028]   Complete metal7.
[INFO DRT-0028]   Complete via7.
[INFO DRT-0028]   Complete metal8.
[INFO DRT-0028]   Complete via8.
[INFO DRT-0028]   Complete metal9.
[INFO DRT-0028]   Complete via9.
[INFO DRT-0028]   Complete metal10.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete active (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete metal1 (guide).
[INFO DRT-0035]   Complete via1 (guide).
[INFO DRT-0035]   Complete metal2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete metal3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete metal4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete metal5 (guide).
[INFO DRT-0035]   Complete via5 (guide).
[INFO DRT-0035]   Complete metal6 (guide).
[INFO DRT-0035]   Complete via6 (guide).
[INFO DRT-0035]   Complete metal7 (guide).
[INFO DRT-0035]   Complete via7 (guide).
[INFO DRT-0035]   Complete metal8 (guide).
[INFO DRT-0035]   Complete via8 (guide).
[INFO DRT-0035]   Complete metal9 (guide).
[INFO DRT-0035]   Complete via9 (guide).
[INFO DRT-0035]   Complete metal10 (guide).
[INFO DRT-0036] active guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] metal1 guide region query size = 113940.
[INFO DRT-0036] via1 guide region query size = 0.
[INFO DRT-0036] metal2 guide region query size = 100078.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] metal3 guide region query size = 64268.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] metal4 guide region query size = 15902.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] metal5 guide region query size = 9103.
[INFO DRT-0036] via5 guide region query size = 0.
[INFO DRT-0036] metal6 guide region query size = 3922.
[INFO DRT-0036] via6 guide region query size = 0.
[INFO DRT-0036] metal7 guide region query size = 947.
[INFO DRT-0036] via7 guide region query size = 0.
[INFO DRT-0036] metal8 guide region query size = 550.
[INFO DRT-0036] via8 guide region query size = 0.
[INFO DRT-0036] metal9 guide region query size = 282.
[INFO DRT-0036] via9 guide region query size = 0.
[INFO DRT-0036] metal10 guide region query size = 36.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 120488 vertical wires in 39 frboxes and 188540 horizontal wires in 39 frboxes.
[INFO DRT-0186] Done with 49868 vertical wires in 39 frboxes and 47214 horizontal wires in 39 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:13, memory = 1418.02 (MB), peak = 1418.02 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1726.27 (MB), peak = 1726.27 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1800.64 (MB).
    Completing 20% with 4136 violations.
    elapsed time = 00:00:41, memory = 1957.30 (MB).
    Completing 30% with 4142 violations.
    elapsed time = 00:00:42, memory = 1957.30 (MB).
    Completing 40% with 5933 violations.
    elapsed time = 00:01:05, memory = 1924.42 (MB).
    Completing 50% with 8262 violations.
    elapsed time = 00:01:30, memory = 1926.57 (MB).
    Completing 60% with 8263 violations.
    elapsed time = 00:01:30, memory = 1926.57 (MB).
    Completing 70% with 12454 violations.
    elapsed time = 00:02:16, memory = 1977.16 (MB).
    Completing 80% with 12559 violations.
    elapsed time = 00:02:21, memory = 1982.16 (MB).
    Completing 90% with 14558 violations.
    elapsed time = 00:02:44, memory = 2089.67 (MB).
    Completing 100% with 17032 violations.
    elapsed time = 00:03:18, memory = 2120.42 (MB).
[INFO DRT-0199]   Number of violations = 20064.
Viol/Layer      metal1   via1 metal2   via2 metal3   via3 metal4   via4 metal5   via5 metal6   via6 metal7   via7 metal8
Cut Spacing          0     37      0     50      0      1      0     65      0      5      0      0      0      0      0
Metal Spacing      466      0   1802      0    126      0      4      0      5      0      0      0      1      0      0
NS Metal             0      0      1      0      0      0      0      0      0      0      0      0      0      0      0
Recheck              1      0   1956      0    914      0     92      0     32      0     21      0     14      0      2
Short                9      2  11756      1   2576      1     62      1     33      0     10      7      9      1      1
[INFO DRT-0267] cpu time = 00:21:57, elapsed time = 00:03:20, memory = 2202.92 (MB), peak = 2202.92 (MB)
Total wire length = 1863281 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 635199 um.
Total wire length on LAYER metal3 = 761798 um.
Total wire length on LAYER metal4 = 155837 um.
Total wire length on LAYER metal5 = 138614 um.
Total wire length on LAYER metal6 = 111987 um.
Total wire length on LAYER metal7 = 24842 um.
Total wire length on LAYER metal8 = 7567 um.
Total wire length on LAYER metal9 = 26375 um.
Total wire length on LAYER metal10 = 1057 um.
Total number of vias = 314401.
Up-via summary (total 314401):

-----------------
 active         0
 metal1    126382
 metal2    145544
 metal3     22749
 metal4     11697
 metal5      5881
 metal6      1124
 metal7       553
 metal8       415
 metal9        56
-----------------
           314401


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 20062 violations.
    elapsed time = 00:00:00, memory = 2202.92 (MB).
    Completing 20% with 18066 violations.
    elapsed time = 00:00:40, memory = 2225.17 (MB).
    Completing 30% with 18044 violations.
    elapsed time = 00:00:42, memory = 2225.17 (MB).
    Completing 40% with 16633 violations.
    elapsed time = 00:01:01, memory = 2225.17 (MB).
    Completing 50% with 14611 violations.
    elapsed time = 00:01:20, memory = 2225.67 (MB).
    Completing 60% with 14574 violations.
    elapsed time = 00:01:21, memory = 2225.67 (MB).
    Completing 70% with 12460 violations.
    elapsed time = 00:02:01, memory = 2248.17 (MB).
    Completing 80% with 12419 violations.
    elapsed time = 00:02:07, memory = 2248.17 (MB).
    Completing 90% with 10796 violations.
    elapsed time = 00:02:27, memory = 2258.94 (MB).
    Completing 100% with 8730 violations.
    elapsed time = 00:02:53, memory = 2258.94 (MB).
[INFO DRT-0199]   Number of violations = 8730.
Viol/Layer        via1 metal2   via2 metal3 metal4   via4 metal5   via5
Cut Spacing          1      0     22      0      0      5      0      2
Metal Spacing        0   1566      0     74      3      0      0      0
Recheck              0      0      0      0      1      0      0      0
Short                0   5951      0   1090      4      0     11      0
[INFO DRT-0267] cpu time = 00:19:08, elapsed time = 00:02:54, memory = 2269.57 (MB), peak = 2269.57 (MB)
Total wire length = 1859117 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 631253 um.
Total wire length on LAYER metal3 = 760719 um.
Total wire length on LAYER metal4 = 157321 um.
Total wire length on LAYER metal5 = 138338 um.
Total wire length on LAYER metal6 = 111793 um.
Total wire length on LAYER metal7 = 24821 um.
Total wire length on LAYER metal8 = 7524 um.
Total wire length on LAYER metal9 = 26294 um.
Total wire length on LAYER metal10 = 1051 um.
Total number of vias = 312073.
Up-via summary (total 312073):

-----------------
 active         0
 metal1    126369
 metal2    143267
 metal3     23050
 metal4     11592
 metal5      5798
 metal6      1048
 metal7       518
 metal8       379
 metal9        52
-----------------
           312073


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8730 violations.
    elapsed time = 00:00:00, memory = 2269.57 (MB).
    Completing 20% with 8545 violations.
    elapsed time = 00:00:32, memory = 2269.57 (MB).
    Completing 30% with 8516 violations.
    elapsed time = 00:00:34, memory = 2269.57 (MB).
    Completing 40% with 8326 violations.
    elapsed time = 00:00:48, memory = 2269.57 (MB).
    Completing 50% with 8341 violations.
    elapsed time = 00:01:05, memory = 2269.57 (MB).
    Completing 60% with 8349 violations.
    elapsed time = 00:01:07, memory = 2269.57 (MB).
    Completing 70% with 8129 violations.
    elapsed time = 00:01:42, memory = 2269.69 (MB).
    Completing 80% with 8119 violations.
    elapsed time = 00:01:43, memory = 2269.69 (MB).
    Completing 90% with 8038 violations.
    elapsed time = 00:01:56, memory = 2269.69 (MB).
    Completing 100% with 7807 violations.
    elapsed time = 00:02:16, memory = 2269.69 (MB).
[INFO DRT-0199]   Number of violations = 7807.
Viol/Layer      metal1   via1 metal2   via2 metal3 metal4   via4 metal5   via5 metal6
Cut Spacing          0      3      0     12      0      0      6      0      4      0
Metal Spacing        3      0   1452      0     75      1      0      0      0      0
Short                0      0   5330      0    902     12      0      6      0      1
[INFO DRT-0267] cpu time = 00:14:50, elapsed time = 00:02:18, memory = 2278.07 (MB), peak = 2278.07 (MB)
Total wire length = 1857788 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 630229 um.
Total wire length on LAYER metal3 = 760351 um.
Total wire length on LAYER metal4 = 157443 um.
Total wire length on LAYER metal5 = 138460 um.
Total wire length on LAYER metal6 = 111790 um.
Total wire length on LAYER metal7 = 24757 um.
Total wire length on LAYER metal8 = 7512 um.
Total wire length on LAYER metal9 = 26221 um.
Total wire length on LAYER metal10 = 1020 um.
Total number of vias = 311235.
Up-via summary (total 311235):

-----------------
 active         0
 metal1    126369
 metal2    142627
 metal3     22944
 metal4     11582
 metal5      5775
 metal6      1024
 metal7       501
 metal8       364
 metal9        49
-----------------
           311235


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7807 violations.
    elapsed time = 00:00:00, memory = 2278.07 (MB).
    Completing 20% with 6048 violations.
    elapsed time = 00:00:18, memory = 2281.82 (MB).
    Completing 30% with 6048 violations.
    elapsed time = 00:00:18, memory = 2281.82 (MB).
    Completing 40% with 5268 violations.
    elapsed time = 00:00:26, memory = 2281.82 (MB).
    Completing 50% with 4422 violations.
    elapsed time = 00:00:40, memory = 2281.82 (MB).
    Completing 60% with 4422 violations.
    elapsed time = 00:00:40, memory = 2281.82 (MB).
    Completing 70% with 2767 violations.
    elapsed time = 00:01:00, memory = 2281.82 (MB).
    Completing 80% with 2669 violations.
    elapsed time = 00:01:02, memory = 2281.82 (MB).
    Completing 90% with 1827 violations.
    elapsed time = 00:01:10, memory = 2281.82 (MB).
    Completing 100% with 850 violations.
    elapsed time = 00:01:25, memory = 2284.69 (MB).
[INFO DRT-0199]   Number of violations = 854.
Viol/Layer      metal2   via2 metal3   via4 metal5   via5 metal6
Cut Spacing          0      6      0      1      0      2      0
Metal Spacing      162      0     32      0      0      0      0
Recheck              3      0      1      0      0      0      0
Short              468      3    174      0      1      0      1
[INFO DRT-0267] cpu time = 00:07:47, elapsed time = 00:01:26, memory = 2284.69 (MB), peak = 2284.69 (MB)
Total wire length = 1857501 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 619880 um.
Total wire length on LAYER metal3 = 760448 um.
Total wire length on LAYER metal4 = 166606 um.
Total wire length on LAYER metal5 = 139197 um.
Total wire length on LAYER metal6 = 111931 um.
Total wire length on LAYER metal7 = 24712 um.
Total wire length on LAYER metal8 = 7500 um.
Total wire length on LAYER metal9 = 26206 um.
Total wire length on LAYER metal10 = 1016 um.
Total number of vias = 316819.
Up-via summary (total 316819):

-----------------
 active         0
 metal1    126369
 metal2    144142
 metal3     26719
 metal4     11840
 metal5      5816
 metal6      1019
 metal7       501
 metal8       364
 metal9        49
-----------------
           316819


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 854 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 20% with 754 violations.
    elapsed time = 00:00:03, memory = 2284.69 (MB).
    Completing 30% with 754 violations.
    elapsed time = 00:00:03, memory = 2284.69 (MB).
    Completing 40% with 720 violations.
    elapsed time = 00:00:04, memory = 2284.69 (MB).
    Completing 50% with 564 violations.
    elapsed time = 00:00:09, memory = 2284.69 (MB).
    Completing 60% with 564 violations.
    elapsed time = 00:00:09, memory = 2284.69 (MB).
    Completing 70% with 421 violations.
    elapsed time = 00:00:16, memory = 2284.69 (MB).
    Completing 80% with 421 violations.
    elapsed time = 00:00:16, memory = 2284.69 (MB).
    Completing 90% with 347 violations.
    elapsed time = 00:00:17, memory = 2284.69 (MB).
    Completing 100% with 128 violations.
    elapsed time = 00:00:20, memory = 2284.69 (MB).
[INFO DRT-0199]   Number of violations = 128.
Viol/Layer      metal2   via2 metal3 metal4   via4   via5
Cut Spacing          0      1      0      0      1      1
Metal Spacing       26      0      4      0      0      0
Short               55      0     39      1      0      0
[INFO DRT-0267] cpu time = 00:00:54, elapsed time = 00:00:21, memory = 2284.69 (MB), peak = 2284.69 (MB)
Total wire length = 1857439 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 619403 um.
Total wire length on LAYER metal3 = 760366 um.
Total wire length on LAYER metal4 = 167043 um.
Total wire length on LAYER metal5 = 139272 um.
Total wire length on LAYER metal6 = 111930 um.
Total wire length on LAYER metal7 = 24701 um.
Total wire length on LAYER metal8 = 7500 um.
Total wire length on LAYER metal9 = 26206 um.
Total wire length on LAYER metal10 = 1016 um.
Total number of vias = 317015.
Up-via summary (total 317015):

-----------------
 active         0
 metal1    126369
 metal2    144175
 metal3     26842
 metal4     11876
 metal5      5822
 metal6      1017
 metal7       501
 metal8       364
 metal9        49
-----------------
           317015


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 128 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 20% with 125 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 30% with 125 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 40% with 125 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 50% with 76 violations.
    elapsed time = 00:00:02, memory = 2284.69 (MB).
    Completing 60% with 76 violations.
    elapsed time = 00:00:02, memory = 2284.69 (MB).
    Completing 70% with 36 violations.
    elapsed time = 00:00:06, memory = 2284.69 (MB).
    Completing 80% with 36 violations.
    elapsed time = 00:00:06, memory = 2284.69 (MB).
    Completing 90% with 36 violations.
    elapsed time = 00:00:06, memory = 2284.69 (MB).
    Completing 100% with 35 violations.
    elapsed time = 00:00:09, memory = 2284.69 (MB).
[INFO DRT-0199]   Number of violations = 35.
Viol/Layer      metal2 metal3 metal4
Metal Spacing        2      3      0
Short               13     16      1
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:09, memory = 2284.69 (MB), peak = 2284.69 (MB)
Total wire length = 1857462 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 619352 um.
Total wire length on LAYER metal3 = 760357 um.
Total wire length on LAYER metal4 = 167103 um.
Total wire length on LAYER metal5 = 139290 um.
Total wire length on LAYER metal6 = 111932 um.
Total wire length on LAYER metal7 = 24702 um.
Total wire length on LAYER metal8 = 7500 um.
Total wire length on LAYER metal9 = 26204 um.
Total wire length on LAYER metal10 = 1016 um.
Total number of vias = 317075.
Up-via summary (total 317075):

-----------------
 active         0
 metal1    126369
 metal2    144210
 metal3     26859
 metal4     11879
 metal5      5827
 metal6      1017
 metal7       501
 metal8       364
 metal9        49
-----------------
           317075


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 35 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 20% with 35 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 30% with 35 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 40% with 35 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 50% with 35 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 100% with 19 violations.
    elapsed time = 00:00:03, memory = 2284.69 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer      metal2 metal3
Metal Spacing        3      0
Short                8      8
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 2284.69 (MB), peak = 2284.69 (MB)
Total wire length = 1857457 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 619333 um.
Total wire length on LAYER metal3 = 760357 um.
Total wire length on LAYER metal4 = 167106 um.
Total wire length on LAYER metal5 = 139297 um.
Total wire length on LAYER metal6 = 111939 um.
Total wire length on LAYER metal7 = 24703 um.
Total wire length on LAYER metal8 = 7500 um.
Total wire length on LAYER metal9 = 26204 um.
Total wire length on LAYER metal10 = 1016 um.
Total number of vias = 317076.
Up-via summary (total 317076):

-----------------
 active         0
 metal1    126369
 metal2    144204
 metal3     26858
 metal4     11881
 metal5      5833
 metal6      1017
 metal7       501
 metal8       364
 metal9        49
-----------------
           317076


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:01, memory = 2284.69 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer      metal2 metal3
Metal Spacing        2      0
Short                0      1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2284.69 (MB), peak = 2284.69 (MB)
Total wire length = 1857454 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 619334 um.
Total wire length on LAYER metal3 = 760361 um.
Total wire length on LAYER metal4 = 167102 um.
Total wire length on LAYER metal5 = 139294 um.
Total wire length on LAYER metal6 = 111937 um.
Total wire length on LAYER metal7 = 24703 um.
Total wire length on LAYER metal8 = 7500 um.
Total wire length on LAYER metal9 = 26204 um.
Total wire length on LAYER metal10 = 1016 um.
Total number of vias = 317075.
Up-via summary (total 317075):

-----------------
 active         0
 metal1    126369
 metal2    144209
 metal3     26856
 metal4     11879
 metal5      5831
 metal6      1017
 metal7       501
 metal8       364
 metal9        49
-----------------
           317075


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:01, memory = 2284.69 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer      metal2 metal3
Metal Spacing        2      0
Short                0      1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2284.69 (MB), peak = 2284.69 (MB)
Total wire length = 1857454 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 619334 um.
Total wire length on LAYER metal3 = 760361 um.
Total wire length on LAYER metal4 = 167102 um.
Total wire length on LAYER metal5 = 139294 um.
Total wire length on LAYER metal6 = 111937 um.
Total wire length on LAYER metal7 = 24703 um.
Total wire length on LAYER metal8 = 7500 um.
Total wire length on LAYER metal9 = 26204 um.
Total wire length on LAYER metal10 = 1016 um.
Total number of vias = 317075.
Up-via summary (total 317075):

-----------------
 active         0
 metal1    126369
 metal2    144209
 metal3     26856
 metal4     11879
 metal5      5831
 metal6      1017
 metal7       501
 metal8       364
 metal9        49
-----------------
           317075


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2284.69 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2284.69 (MB), peak = 2284.69 (MB)
Total wire length = 1857453 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 619335 um.
Total wire length on LAYER metal3 = 760360 um.
Total wire length on LAYER metal4 = 167100 um.
Total wire length on LAYER metal5 = 139295 um.
Total wire length on LAYER metal6 = 111937 um.
Total wire length on LAYER metal7 = 24703 um.
Total wire length on LAYER metal8 = 7500 um.
Total wire length on LAYER metal9 = 26204 um.
Total wire length on LAYER metal10 = 1016 um.
Total number of vias = 317084.
Up-via summary (total 317084):

-----------------
 active         0
 metal1    126369
 metal2    144216
 metal3     26856
 metal4     11881
 metal5      5831
 metal6      1017
 metal7       501
 metal8       364
 metal9        49
-----------------
           317084


[INFO DRT-0198] Complete detail routing.
Total wire length = 1857453 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 619335 um.
Total wire length on LAYER metal3 = 760360 um.
Total wire length on LAYER metal4 = 167100 um.
Total wire length on LAYER metal5 = 139295 um.
Total wire length on LAYER metal6 = 111937 um.
Total wire length on LAYER metal7 = 24703 um.
Total wire length on LAYER metal8 = 7500 um.
Total wire length on LAYER metal9 = 26204 um.
Total wire length on LAYER metal10 = 1016 um.
Total number of vias = 317084.
Up-via summary (total 317084):

-----------------
 active         0
 metal1    126369
 metal2    144216
 metal3     26856
 metal4     11881
 metal5      5831
 metal6      1017
 metal7       501
 metal8       364
 metal9        49
-----------------
           317084


[INFO DRT-0267] cpu time = 01:05:02, elapsed time = 00:10:40, memory = 2284.69 (MB), peak = 2284.69 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 12:25.70[h:]min:sec. CPU time: user 4617.88 sys 2.63 (619%). Peak memory: 2340292KB.
Running fillcell.tcl, stage 5_3_fillcell
filler_placement FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32
[INFO DPL-0001] Placed 1809368 filler instances.
Elapsed time: 0:24.39[h:]min:sec. CPU time: user 19.75 sys 4.64 (99%). Peak memory: 8907996KB.
cp ./results/nangate45/riscv_v_decode/base/5_3_fillcell.odb ./results/nangate45/riscv_v_decode/base/5_route.odb
cp ./results/nangate45/riscv_v_decode/base/4_cts.sdc ./results/nangate45/riscv_v_decode/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/nangate45/riscv_v_decode/base/5_route.odb ./results/nangate45/riscv_v_decode/base/6_1_fill.odb
Elapsed time: 0:03.73[h:]min:sec. CPU time: user 2.95 sys 0.78 (100%). Peak memory: 1037508KB.
cp ./results/nangate45/riscv_v_decode/base/5_route.sdc ./results/nangate45/riscv_v_decode/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v_decode (max_merge_res 50.0) ...
[INFO RCX-0040] Final 176894 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_decode ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 14% of 346539 wires extracted
[INFO RCX-0442] 23% of 346539 wires extracted
[INFO RCX-0442] 28% of 346539 wires extracted
[INFO RCX-0442] 41% of 346539 wires extracted
[INFO RCX-0442] 46% of 346539 wires extracted
[INFO RCX-0442] 61% of 346539 wires extracted
[INFO RCX-0442] 74% of 346539 wires extracted
[INFO RCX-0442] 82% of 346539 wires extracted
[INFO RCX-0442] 98% of 346539 wires extracted
[INFO RCX-0442] 100% of 346539 wires extracted
[INFO RCX-0045] Extract 40492 nets, 212725 rsegs, 212725 caps, 553291 ccs
[INFO RCX-0443] 40492 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 1.10e+00 V
Worstcase voltage: 1.10e+00 V
Average voltage  : 1.10e+00 V
Average IR drop  : 2.50e-04 V
Worstcase IR drop: 4.95e-03 V
Percentage drop  : 0.45 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 4.77e-03 V
Average voltage  : 2.26e-04 V
Average IR drop  : 2.26e-04 V
Worstcase IR drop: 4.77e-03 V
Percentage drop  : 0.43 %
######################################
Cell type report:                       Count       Area
  Fill cell                           1809368 14344379.57
  Tap cell                              47526   12641.92
  Buffer                                   16      12.77
  Clock buffer                           1106    1408.20
  Timing Repair Buffer                   3296   15207.75
  Inverter                                672     476.41
  Clock inverter                          266     187.26
  Sequential cell                        4909   22634.74
  Multi-Input combinational cell        25585   40809.45
  Total                               1892744 14437758.08
Report metrics stage 6, finish...

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 93379 u^2 1% utilization.
Elapsed time: 6:04.30[h:]min:sec. CPU time: user 358.79 sys 5.62 (100%). Peak memory: 7337676KB.
cp ./results/nangate45/riscv_v_decode/base/5_route.sdc ./results/nangate45/riscv_v_decode/base/6_final.sdc
cp /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef ./objects/nangate45/riscv_v_decode/base/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>../../../../../tools/openROAD/flow/objects/nangate45/riscv_v_decode/base/klayout_tech.lef</lef-files> <lef-files>../../../../../tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef</lef-files>,g' /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/FreePDK45.lyt > ./objects/nangate45/riscv_v_decode/base/klayout.lyt
sed -i 's,<map-file>.*</map-file>,<map-file>/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/*map</map-file>,g' ./objects/nangate45/riscv_v_decode/base/klayout.lyt
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_decode \
        -rd in_def=./results/nangate45/riscv_v_decode/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/nangate45/riscv_v_decode/base/6_1_merged.gds \
        -rd tech_file=./objects/nangate45/riscv_v_decode/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/nangate45/riscv_v_decode/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'riscv_v_decode'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/nangate45/riscv_v_decode/base/6_1_merged.gds'
Elapsed time: 0:25.71[h:]min:sec. CPU time: user 24.25 sys 1.45 (99%). Peak memory: 3912952KB.
cp results/nangate45/riscv_v_decode/base/6_1_merged.gds results/nangate45/riscv_v_decode/base/6_final.gds
./logs/nangate45/riscv_v_decode/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                  471          20078
1_1_yosys_canonicalize                       0             47
1_1_yosys_hier_report                        0             12
2_1_floorplan                               16            271
2_2_floorplan_io                             0            172
2_3_floorplan_tdms                           0             97
2_4_floorplan_macro                          0            168
2_5_floorplan_tapcell                        0            168
2_6_floorplan_pdn                            4            256
3_1_place_gp_skip_io                      2101           2359
3_2_place_iop                                1            243
3_3_place_gp                              2031           5315
3_4_place_resized                           32            482
3_5_place_dp                                61           7933
4_1_cts                                     50           8051
5_1_grt                                    110          10864
5_2_route                                  745           2285
5_3_fillcell                                24           8699
6_1_fill                                     3           1013
6_1_merge                                   25           3821
6_report                                   364           7165
Total                                     6038          20078
