0.7
2020.1
May 27 2020
20:09:33
C:/GitHub/CS31105/full_adder/full_adder.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/GitHub/CS31105/full_adder/full_adder.srcs/sim_1/new/sim_full_adder.v,1604113606,verilog,,,,sim_full_adder,,,,,,,,
C:/GitHub/CS31105/full_adder/full_adder.srcs/sources_1/ip/half_adder_0/sim/half_adder_0.v,1604113521,verilog,,C:/GitHub/CS31105/full_adder/full_adder.srcs/sources_1/new/full_adder.v,,half_adder_0,,,,,,,,
C:/GitHub/CS31105/full_adder/full_adder.srcs/sources_1/ip/half_adder_0/sources_1/new/half_adder.v,1604113521,verilog,,C:/GitHub/CS31105/full_adder/full_adder.srcs/sources_1/ip/half_adder_0/sim/half_adder_0.v,,half_adder,,,,,,,,
C:/GitHub/CS31105/full_adder/full_adder.srcs/sources_1/new/full_adder.v,1604113548,verilog,,C:/GitHub/CS31105/full_adder/full_adder.srcs/sim_1/new/sim_full_adder.v,,full_adder,,,,,,,,
