// Seed: 114450605
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input supply0 id_2
);
  logic id_4;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri0 id_0
    , id_13,
    output tri1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output supply1 id_11
);
  assign id_1 = -1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8
  );
endmodule
