// Seed: 2854615287
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  assign id_3 = 1;
  wire id_4, id_5, id_6;
  assign id_5 = (id_5);
  wire id_7;
  assign module_1.type_10 = 0;
endmodule
module module_1 (
    output wor  id_0,
    input  wand id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    output tri0 id_4,
    input  tri0 id_5
);
  assign id_4.id_2 = id_1 || id_3 - id_5;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
