<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,    435, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 10229, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  3607, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  2589, user inline pragmas are applied</column>
            <column name="">(4) simplification,  2557, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 54465, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  3234, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  3234, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  3234, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  3078, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  3076, loop and instruction simplification</column>
            <column name="">(2) parallelization,  3076, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  3076, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  3076, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,  4126, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,  4363, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="forward" col1="atax.cpp:138" col2="435" col3="2557" col4="3078" col5="3076" col6="4363">
                    <row id="4" col0="node3" col1="atax.cpp:98" col2="106" col3="839" col4="815" col5="815" col6="1028"/>
                    <row id="1" col0="node2" col1="atax.cpp:76" col2="63" col3="636" col4="461" col5="461" col6="769"/>
                    <row id="3" col0="node1" col1="atax.cpp:34" col2="142" col3="990" col4="731" col5="729" col6="1262"/>
                    <row id="2" col0="node0" col1="atax.cpp:17" col2="40" col3="55" col4="46" col5="46" col6="81"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

