{
  "id": "gl_packet-beta_00442",
  "source": "gitlab",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/47f8a16641658f570a69c3af3c9724b29ea39187/docs/markdown/assets/RTLAmba/rtlamba_overview.mmd",
  "source_note": "collected_from_github_additional",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "diagram_type": "packet-beta",
  "code": "%%{init: {'theme': 'neutral', 'themeVariables': { 'fontSize': '14px'}}}%%\nflowchart TB\n    subgraph RTLAmba[\"RTLAmba Library\"]\n        subgraph Core[\"Core Interfaces\"]\n            AXI4[\"AXI4\\nFull/Master/Slave\"]\n            AXIL4[\"AXI4-Lite\\nMaster/Slave\"]\n            APB[\"APB\\nMaster/Slave/Crossbar\"]\n            AXIS[\"AXI-Stream\\nMaster/Slave\"]\n        end\n\n        subgraph Monitor[\"Monitor Infrastructure\"]\n            MON_BASE[\"axi_monitor_base\"]\n            MON_TRANS[\"Transaction Manager\"]\n            MON_REPORT[\"Reporter\"]\n            MONBUS[\"Monitor Bus\\n(64-bit packets)\"]\n        end\n\n        subgraph Infrastructure[\"GAXI Infrastructure\"]\n            FIFO[\"FIFO\\n(sync/async)\"]\n            SKID[\"Skid Buffer\\n(sync/async)\"]\n            CDC[\"CDC Utilities\"]\n        end\n\n        subgraph Utilities[\"Protocol Utilities\"]\n            ADDR[\"Address Generation\"]\n            SPLIT[\"Transaction Splitters\"]\n            DWIDTH[\"Data Width Convert\"]\n        end\n    end\n\n    AXI4 --> MON_BASE\n    AXIL4 --> MON_BASE\n    APB --> MON_BASE\n    MON_BASE --> MON_TRANS\n    MON_TRANS --> MON_REPORT\n    MON_REPORT --> MONBUS\n\n    Core --> Infrastructure\n    Infrastructure --> Utilities\n",
  "content_size": 1187,
  "collected_at": "2026-02-06T14:09:48.435298",
  "compilation_status": "failed",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z",
  "compilation_error": "[WinError 2] 系统找不到指定的文件。"
}