INFO: [XSIM 43-3496] Using init file passed via -initfile option "/bigsoft/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /bigsoft/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab tb_autotest -cc gcc -initfile=/bigsoft/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini -L xpm -nolog -debug typical -generic_top mutant=0 
Multi-threading is on. Using 10 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package work.pkg
Compiling package work.txt_util
Compiling architecture rtl of entity work.CPU_PC [cpu_pc_default]
Compiling architecture rtl of entity work.CPU_CSR [\CPU_CSR(interrupt_vector="00000...]
Compiling architecture rtl of entity work.CPU_CND [cpu_cnd_default]
Compiling architecture rtl of entity work.CPU_PO [\CPU_PO(reset_vector="0000000000...]
Compiling architecture rtl of entity work.CPU [\CPU(reset_vector="0000000000000...]
Compiling architecture rtl of entity work.PROC_bus [\PROC_bus(n_slave=3,base=("00000...]
Compiling architecture behavioral of entity work.RAM32 [\RAM32(memory_size=32768,file_na...]
Compiling architecture rtl of entity work.IP_ITpush [ip_itpush_default]
Compiling architecture rtl of entity work.IP_PLIC [ip_plic_default]
Compiling architecture rtl of entity work.IP_CLINT [ip_clint_default]
Compiling architecture behavior of entity work.tb_autotest
Built simulation snapshot work.tb_autotest

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/work.tb_autotest/xsim_script.tcl
# xsim {work.tb_autotest} -wdb {trace.wdb} -autoloadwcfg -tclbatch {/user/8/.base/sekkala/home/errazkim_sekkala/config/autotest.xsim.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source /user/8/.base/sekkala/home/errazkim_sekkala/config/autotest.xsim.tcl
## if {[info exists ::env(TESTS)]} {
## 	set string_test $env(TESTS)
## } else {
## 	set string_test 
## }
## set tests [regexp -all -inline -- {\S+} $string_test]
## puts $string_test
 addi  lui  rebouclage
## puts $tests
addi lui rebouclage
## foreach test $tests {
## 	put "Preparing test: ${test}"
## 	file delete test_default.out test_default.irq test_default.setup test_default.mem
## 	file link -symbolic test_default.out   ${test}/test_default.out
## 	file link -symbolic test_default.irq   ${test}/test_default.irq
## 	file link -symbolic test_default.setup ${test}/test_default.setup
## 	file link -symbolic test_default.mem   ../mem/${test}.mem
## 
## 	put "Running test: ${test}"
## 	restart
## 	run -all
## 	file copy -force test_default.res  ${test}
## 	file copy -force test_default.test ${test}
## }
Preparing test: addi
Running test: addi
INFO: [Simtcl 6-17] Simulation restarted
Note: @ 00000400 = 1024
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd
Note: memory[1024] = 01E00513
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd
Note: memory[1025] = 00150F93
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd
Note: memory[1026] = 01450F93
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd
Note: memory[1027] = 01750F93
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd
Note: memory[1028] = FFFFFFFF
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd

Note: pout expect   : 0x0000001F  get : 0x0000001F
Time: 90 ns  Iteration: 1  Process: /tb_autotest/tb_pout  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd

Note: pout expect   : 0x00000032  get : 0x00000032
Time: 120 ns  Iteration: 1  Process: /tb_autotest/tb_pout  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd

Note: pout expect   : 0x00000035  get : 0x00000035
Time: 150 ns  Iteration: 1  Process: /tb_autotest/tb_pout  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd
Note: PASSED 
Time: 150 ns  Iteration: 1  Process: /tb_autotest/tb_pout  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd
Failure: Assertion violation
Time: 150 ns  Iteration: 1  Process: /tb_autotest/tb_pout  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd
$finish called at time : 150 ns : File "/user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd" Line 203
Preparing test: lui
Running test: lui
INFO: [Simtcl 6-17] Simulation restarted
Note: @ 00000400 = 1024
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd
Note: memory[1024] = 00000FB7
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd
Note: memory[1025] = FFFFFFB7
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd
Note: memory[1026] = 12345FB7
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd
Note: memory[1027] = FFFFFFFF
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd

Note: pout expect   : 0x00000000  get : 0x00000000
Time: 60 ns  Iteration: 1  Process: /tb_autotest/tb_pout  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd

Note: pout expect   : 0xFFFFF000  get : 0xFFFFF000
Time: 90 ns  Iteration: 1  Process: /tb_autotest/tb_pout  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd

Note: pout expect   : 0x12345000  get : 0x12345000
Time: 120 ns  Iteration: 1  Process: /tb_autotest/tb_pout  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd
Note: PASSED 
Time: 120 ns  Iteration: 1  Process: /tb_autotest/tb_pout  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd
Failure: Assertion violation
Time: 120 ns  Iteration: 1  Process: /tb_autotest/tb_pout  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd
$finish called at time : 120 ns : File "/user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd" Line 203
Preparing test: rebouclage
Running test: rebouclage
INFO: [Simtcl 6-17] Simulation restarted
Note: @ 00000400 = 1024
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd
Note: memory[1024] = FFFFFFB7
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd
Note: memory[1025] = FFFFFFFF
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd
Note: memory[1026] = 12345FB7
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd
Note: memory[1027] = FFFFFFFF
Time: 0 ps  Iteration: 1  Process: /tb_autotest/C_RAM/line__149  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/RAM32_reload.vhd

Note: pout expect   : 0xFFFFF000  get : 0xFFFFF000
Time: 60 ns  Iteration: 1  Process: /tb_autotest/tb_pout  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd

Note: pout expect   : 0xFFFFF000  get : 0xFFFFF000
Time: 140 ns  Iteration: 1  Process: /tb_autotest/tb_pout  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd
Note: PASSED 
Time: 140 ns  Iteration: 1  Process: /tb_autotest/tb_pout  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd
Failure: Assertion violation
Time: 140 ns  Iteration: 1  Process: /tb_autotest/tb_pout  File: /user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd
$finish called at time : 140 ns : File "/user/8/.base/sekkala/home/errazkim_sekkala/vhd/bench/tb_autotest.vhd" Line 203
## exit
INFO: [Common 17-206] Exiting xsim at Fri Mar 18 14:14:03 2022...
