

================================================================
== Vitis HLS Report for 'QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP'
================================================================
* Date:           Wed Aug 25 10:39:43 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        QuantumMonteCarloU50
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  0.863 us|  0.863 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- READ_NEW_JCOUP  |      257|      257|         3|          1|          1|   256|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      33|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      545|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      545|      78|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln241_fu_94_p2                |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln241_fu_88_p2               |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          21|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_sig_allocacmp_packOfst_2  |   9|          2|    9|         18|
    |gmem_blk_n_R                 |   9|          2|    1|          2|
    |packOfst_fu_48               |   9|          2|    9|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  45|         10|   21|         42|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |gmem_addr_read_reg_136            |  512|   0|  512|          0|
    |icmp_ln241_reg_132                |    1|   0|    1|          0|
    |packOfst_2_reg_127                |    9|   0|    9|          0|
    |packOfst_2_reg_127_pp0_iter1_reg  |    9|   0|    9|          0|
    |packOfst_fu_48                    |    9|   0|    9|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  545|   0|  545|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|   32|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                                          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                                          gmem|       pointer|
|sext_ln241             |   in|   58|     ap_none|                                    sext_ln241|        scalar|
|JcoupLocal_0_address0  |  out|    8|   ap_memory|                                  JcoupLocal_0|         array|
|JcoupLocal_0_ce0       |  out|    1|   ap_memory|                                  JcoupLocal_0|         array|
|JcoupLocal_0_we0       |  out|    1|   ap_memory|                                  JcoupLocal_0|         array|
|JcoupLocal_0_d0        |  out|  512|   ap_memory|                                  JcoupLocal_0|         array|
+-----------------------+-----+-----+------------+----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%packOfst = alloca i32 1"   --->   Operation 6 'alloca' 'packOfst' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln241_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln241"   --->   Operation 7 'read' 'sext_ln241_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln241_cast = sext i58 %sext_ln241_read"   --->   Operation 8 'sext' 'sext_ln241_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_4, void @empty_12, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %packOfst"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%packOfst_2 = load i9 %packOfst" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:241]   --->   Operation 12 'load' 'packOfst_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.59ns)   --->   "%icmp_ln241 = icmp_eq  i9 %packOfst_2, i9 256" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:241]   --->   Operation 13 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.71ns)   --->   "%add_ln241 = add i9 %packOfst_2, i9 1" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:241]   --->   Operation 14 'add' 'add_ln241' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241, void %.split6, void %.loopexit.loopexit.exitStub" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:241]   --->   Operation 15 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln241 = store i9 %add_ln241, i9 %packOfst" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:241]   --->   Operation 16 'store' 'store_ln241' <Predicate = (!icmp_ln241)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln241_cast" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:241]   --->   Operation 17 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.43ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i64 %gmem_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:243]   --->   Operation 19 'read' 'gmem_addr_read' <Predicate = (!icmp_ln241)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln241)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i9 %packOfst_2" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:241]   --->   Operation 20 'zext' 'zext_ln241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln241 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:241]   --->   Operation 21 'specpipeline' 'specpipeline_ln241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln241 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:241]   --->   Operation 22 'specloopname' 'specloopname_ln241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%JcoupLocal_0_addr = getelementptr i512 %JcoupLocal_0, i64 0, i64 %zext_ln241" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:243]   --->   Operation 23 'getelementptr' 'JcoupLocal_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.20ns)   --->   "%store_ln243 = store i512 %gmem_addr_read, i8 %JcoupLocal_0_addr" [/home/edci/workspace/SQA_kernels/src/qmc.cpp:243]   --->   Operation 24 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 256> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln241]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ JcoupLocal_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
packOfst           (alloca           ) [ 0100]
sext_ln241_read    (read             ) [ 0000]
sext_ln241_cast    (sext             ) [ 0110]
specinterface_ln0  (specinterface    ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
packOfst_2         (load             ) [ 0111]
icmp_ln241         (icmp             ) [ 0110]
add_ln241          (add              ) [ 0000]
br_ln241           (br               ) [ 0000]
store_ln241        (store            ) [ 0000]
gmem_addr          (getelementptr    ) [ 0000]
empty              (speclooptripcount) [ 0000]
gmem_addr_read     (read             ) [ 0101]
zext_ln241         (zext             ) [ 0000]
specpipeline_ln241 (specpipeline     ) [ 0000]
specloopname_ln241 (specloopname     ) [ 0000]
JcoupLocal_0_addr  (getelementptr    ) [ 0000]
store_ln243        (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln241">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln241"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="JcoupLocal_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="JcoupLocal_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="packOfst_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="packOfst/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln241_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="58" slack="0"/>
<pin id="54" dir="0" index="1" bw="58" slack="0"/>
<pin id="55" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln241_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="gmem_addr_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="512" slack="0"/>
<pin id="60" dir="0" index="1" bw="512" slack="0"/>
<pin id="61" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="JcoupLocal_0_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="512" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="9" slack="0"/>
<pin id="67" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="JcoupLocal_0_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln243_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="512" slack="1"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln243/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln241_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="58" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln241_cast/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln0_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="9" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="packOfst_2_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="9" slack="0"/>
<pin id="87" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="packOfst_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln241_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="9" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln241_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln241/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln241_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="9" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="gmem_addr_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="0" index="1" bw="64" slack="1"/>
<pin id="108" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="zext_ln241_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="2"/>
<pin id="113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241/3 "/>
</bind>
</comp>

<comp id="115" class="1005" name="packOfst_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="0"/>
<pin id="117" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="packOfst "/>
</bind>
</comp>

<comp id="122" class="1005" name="sext_ln241_cast_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="1"/>
<pin id="124" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln241_cast "/>
</bind>
</comp>

<comp id="127" class="1005" name="packOfst_2_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="2"/>
<pin id="129" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="packOfst_2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="icmp_ln241_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="136" class="1005" name="gmem_addr_read_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="512" slack="1"/>
<pin id="138" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="36" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="46" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="52" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="92"><net_src comp="85" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="94" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="105" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="114"><net_src comp="111" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="118"><net_src comp="48" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="121"><net_src comp="115" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="125"><net_src comp="76" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="130"><net_src comp="85" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="135"><net_src comp="88" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="58" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="70" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: JcoupLocal_0 | {3 }
 - Input state : 
	Port: QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP : gmem | {2 }
	Port: QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP : sext_ln241 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		packOfst_2 : 1
		icmp_ln241 : 2
		add_ln241 : 2
		br_ln241 : 3
		store_ln241 : 3
	State 2
		gmem_addr_read : 1
	State 3
		JcoupLocal_0_addr : 1
		store_ln243 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln241_fu_94      |    0    |    16   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln241_fu_88      |    0    |    11   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln241_read_read_fu_52 |    0    |    0    |
|          |  gmem_addr_read_read_fu_58 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln241_cast_fu_76   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln241_fu_111     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    27   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| gmem_addr_read_reg_136|   512  |
|   icmp_ln241_reg_132  |    1   |
|   packOfst_2_reg_127  |    9   |
|    packOfst_reg_115   |    9   |
|sext_ln241_cast_reg_122|   64   |
+-----------------------+--------+
|         Total         |   595  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   27   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   595  |    -   |
+-----------+--------+--------+
|   Total   |   595  |   27   |
+-----------+--------+--------+
