{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726408837860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 Patches 0.02std SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726408837862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 15 16:00:37 2024 " "Processing started: Sun Sep 15 16:00:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726408837862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1726408837862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2-synth -c PE --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2-synth -c PE --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1726408837862 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1726408838019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1726408838019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/raswa151/courses/tsea84-labs/lab1/pe_types.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /home/raswa151/courses/tsea84-labs/lab1/pe_types.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pe_types " "Found design unit 1: pe_types" {  } { { "../../lab1/pe_types.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/pe_types.vhdl" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726408841600 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pe_types-body " "Found design unit 2: pe_types-body" {  } { { "../../lab1/pe_types.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/pe_types.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726408841600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726408841600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE-start " "Found design unit 1: PE-start" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726408841612 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE " "Found entity 1: PE" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726408841612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1726408841612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PE " "Elaborating entity \"PE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1726408841658 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "before_shift PE.vhdl(44) " "VHDL Process Statement warning at PE.vhdl(44): inferring latch(es) for signal or variable \"before_shift\", which holds its previous value in one or more paths through the process" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1726408841660 "|PE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mul_tmp PE.vhdl(44) " "VHDL Process Statement warning at PE.vhdl(44): inferring latch(es) for signal or variable \"mul_tmp\", which holds its previous value in one or more paths through the process" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1726408841660 "|PE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op PE.vhdl(87) " "VHDL Process Statement warning at PE.vhdl(87): signal \"op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1726408841660 "|PE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op PE.vhdl(129) " "VHDL Process Statement warning at PE.vhdl(129): signal \"op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1726408841660 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[0\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[0\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[1\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[1\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[2\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[2\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[3\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[3\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[4\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[4\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[5\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[5\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[6\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[6\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[7\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[7\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[8\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[8\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[9\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[9\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[10\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[10\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[11\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[11\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[12\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[12\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[13\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[13\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[14\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[14\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[15\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[15\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[16\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[16\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[17\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[17\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[18\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[18\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[19\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[19\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[20\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[20\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[21\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[21\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[22\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[22\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[23\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[23\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841661 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[24\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[24\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841662 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mul_tmp\[25\] PE.vhdl(44) " "Inferred latch for \"mul_tmp\[25\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841662 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "before_shift\[0\] PE.vhdl(44) " "Inferred latch for \"before_shift\[0\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841662 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "before_shift\[1\] PE.vhdl(44) " "Inferred latch for \"before_shift\[1\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841662 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "before_shift\[2\] PE.vhdl(44) " "Inferred latch for \"before_shift\[2\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841662 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "before_shift\[3\] PE.vhdl(44) " "Inferred latch for \"before_shift\[3\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841662 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "before_shift\[4\] PE.vhdl(44) " "Inferred latch for \"before_shift\[4\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841662 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "before_shift\[5\] PE.vhdl(44) " "Inferred latch for \"before_shift\[5\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841662 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "before_shift\[6\] PE.vhdl(44) " "Inferred latch for \"before_shift\[6\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841662 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "before_shift\[7\] PE.vhdl(44) " "Inferred latch for \"before_shift\[7\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841662 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "before_shift\[8\] PE.vhdl(44) " "Inferred latch for \"before_shift\[8\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841662 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "before_shift\[9\] PE.vhdl(44) " "Inferred latch for \"before_shift\[9\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841662 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "before_shift\[10\] PE.vhdl(44) " "Inferred latch for \"before_shift\[10\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841662 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "before_shift\[11\] PE.vhdl(44) " "Inferred latch for \"before_shift\[11\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841662 "|PE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "before_shift\[12\] PE.vhdl(44) " "Inferred latch for \"before_shift\[12\]\" at PE.vhdl(44)" {  } { { "../../lab1/PE.vhdl" "" { Text "/home/raswa151/courses/tsea84-labs/lab1/PE.vhdl" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1726408841662 "|PE"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "769 " "Peak virtual memory: 769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726408841832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 15 16:00:41 2024 " "Processing ended: Sun Sep 15 16:00:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726408841832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726408841832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726408841832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1726408841832 ""}
