Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1.1 (win64) Build 6233196 Thu Sep 11 21:27:30 MDT 2025
| Date         : Tue Feb  3 12:07:48 2026
| Host         : Kratos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file raw_encode_decode_bb_timing_summary_routed.rpt -pb raw_encode_decode_bb_timing_summary_routed.pb -rpx raw_encode_decode_bb_timing_summary_routed.rpx -warn_on_violation
| Design       : raw_encode_decode_bb
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  33          
TIMING-18  Warning   Missing input or output delay     69          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.675        0.000                      0                  292        0.160        0.000                      0                  292        2.000        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.675        0.000                      0                  292        0.160        0.000                      0                  292        2.000        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 lfsr_reg[3][11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sel_lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 1.193ns (36.223%)  route 2.101ns (63.777%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 9.458 - 5.000 ) 
    Source Clock Delay      (SCD):    4.825ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.717     4.825    clk_IBUF_BUFG
    SLICE_X89Y70         FDSE                                         r  lfsr_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDSE (Prop_fdse_C_Q)         0.419     5.244 r  lfsr_reg[3][11]/Q
                         net (fo=2, routed)           0.862     6.106    lfsr_reg_n_0_[3][11]
    SLICE_X89Y70         LUT6 (Prop_lut6_I1_O)        0.296     6.402 r  data_out_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.736     7.138    p_0_in[11]
    SLICE_X88Y73         LUT3 (Prop_lut3_I2_O)        0.150     7.288 r  data_out_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.502     7.790    data_out_IBUF[11]
    SLICE_X89Y73         LUT6 (Prop_lut6_I3_O)        0.328     8.118 r  sel_lfsr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.118    sel_lfsr[1]_i_1_n_0
    SLICE_X89Y73         FDRE                                         r  sel_lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    T5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     5.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.594     9.458    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  sel_lfsr_reg[1]/C
                         clock pessimism              0.339     9.798    
                         clock uncertainty           -0.035     9.762    
    SLICE_X89Y73         FDRE (Setup_fdre_C_D)        0.031     9.793    sel_lfsr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 init_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[2][15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.743ns (33.156%)  route 1.498ns (66.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 9.463 - 5.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  init_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.419     5.239 f  init_reg_reg[1]/Q
                         net (fo=4, routed)           0.454     5.693    init_reg[1]
    SLICE_X89Y73         LUT3 (Prop_lut3_I1_O)        0.324     6.017 r  lfsr[0][31]_i_1/O
                         net (fo=128, routed)         1.044     7.060    lfsr_reg[0]0
    SLICE_X86Y68         FDRE                                         r  lfsr_reg[2][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    T5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     5.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.599     9.463    clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  lfsr_reg[2][15]/C
                         clock pessimism              0.339     9.803    
                         clock uncertainty           -0.035     9.767    
    SLICE_X86Y68         FDRE (Setup_fdre_C_R)       -0.637     9.130    lfsr_reg[2][15]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 init_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[2][16]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.743ns (33.156%)  route 1.498ns (66.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 9.463 - 5.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  init_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.419     5.239 f  init_reg_reg[1]/Q
                         net (fo=4, routed)           0.454     5.693    init_reg[1]
    SLICE_X89Y73         LUT3 (Prop_lut3_I1_O)        0.324     6.017 r  lfsr[0][31]_i_1/O
                         net (fo=128, routed)         1.044     7.060    lfsr_reg[0]0
    SLICE_X86Y68         FDSE                                         r  lfsr_reg[2][16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    T5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     5.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.599     9.463    clk_IBUF_BUFG
    SLICE_X86Y68         FDSE                                         r  lfsr_reg[2][16]/C
                         clock pessimism              0.339     9.803    
                         clock uncertainty           -0.035     9.767    
    SLICE_X86Y68         FDSE (Setup_fdse_C_S)       -0.637     9.130    lfsr_reg[2][16]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 init_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[2][17]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.743ns (33.156%)  route 1.498ns (66.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 9.463 - 5.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  init_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.419     5.239 f  init_reg_reg[1]/Q
                         net (fo=4, routed)           0.454     5.693    init_reg[1]
    SLICE_X89Y73         LUT3 (Prop_lut3_I1_O)        0.324     6.017 r  lfsr[0][31]_i_1/O
                         net (fo=128, routed)         1.044     7.060    lfsr_reg[0]0
    SLICE_X86Y68         FDSE                                         r  lfsr_reg[2][17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    T5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     5.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.599     9.463    clk_IBUF_BUFG
    SLICE_X86Y68         FDSE                                         r  lfsr_reg[2][17]/C
                         clock pessimism              0.339     9.803    
                         clock uncertainty           -0.035     9.767    
    SLICE_X86Y68         FDSE (Setup_fdse_C_S)       -0.637     9.130    lfsr_reg[2][17]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 init_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[2][2]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.743ns (33.156%)  route 1.498ns (66.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 9.463 - 5.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  init_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.419     5.239 f  init_reg_reg[1]/Q
                         net (fo=4, routed)           0.454     5.693    init_reg[1]
    SLICE_X89Y73         LUT3 (Prop_lut3_I1_O)        0.324     6.017 r  lfsr[0][31]_i_1/O
                         net (fo=128, routed)         1.044     7.060    lfsr_reg[0]0
    SLICE_X86Y68         FDSE                                         r  lfsr_reg[2][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    T5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     5.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.599     9.463    clk_IBUF_BUFG
    SLICE_X86Y68         FDSE                                         r  lfsr_reg[2][2]/C
                         clock pessimism              0.339     9.803    
                         clock uncertainty           -0.035     9.767    
    SLICE_X86Y68         FDSE (Setup_fdse_C_S)       -0.637     9.130    lfsr_reg[2][2]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 init_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[2][3]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.743ns (33.156%)  route 1.498ns (66.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 9.463 - 5.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  init_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.419     5.239 f  init_reg_reg[1]/Q
                         net (fo=4, routed)           0.454     5.693    init_reg[1]
    SLICE_X89Y73         LUT3 (Prop_lut3_I1_O)        0.324     6.017 r  lfsr[0][31]_i_1/O
                         net (fo=128, routed)         1.044     7.060    lfsr_reg[0]0
    SLICE_X86Y68         FDSE                                         r  lfsr_reg[2][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    T5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     5.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.599     9.463    clk_IBUF_BUFG
    SLICE_X86Y68         FDSE                                         r  lfsr_reg[2][3]/C
                         clock pessimism              0.339     9.803    
                         clock uncertainty           -0.035     9.767    
    SLICE_X86Y68         FDSE (Setup_fdse_C_S)       -0.637     9.130    lfsr_reg[2][3]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 init_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[2][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.743ns (33.156%)  route 1.498ns (66.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 9.463 - 5.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  init_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.419     5.239 f  init_reg_reg[1]/Q
                         net (fo=4, routed)           0.454     5.693    init_reg[1]
    SLICE_X89Y73         LUT3 (Prop_lut3_I1_O)        0.324     6.017 r  lfsr[0][31]_i_1/O
                         net (fo=128, routed)         1.044     7.060    lfsr_reg[0]0
    SLICE_X86Y68         FDRE                                         r  lfsr_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    T5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     5.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.599     9.463    clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  lfsr_reg[2][4]/C
                         clock pessimism              0.339     9.803    
                         clock uncertainty           -0.035     9.767    
    SLICE_X86Y68         FDRE (Setup_fdre_C_R)       -0.637     9.130    lfsr_reg[2][4]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.070ns  (required time - arrival time)
  Source:                 init_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[2][7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.743ns (33.156%)  route 1.498ns (66.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 9.463 - 5.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  init_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.419     5.239 f  init_reg_reg[1]/Q
                         net (fo=4, routed)           0.454     5.693    init_reg[1]
    SLICE_X89Y73         LUT3 (Prop_lut3_I1_O)        0.324     6.017 r  lfsr[0][31]_i_1/O
                         net (fo=128, routed)         1.044     7.060    lfsr_reg[0]0
    SLICE_X86Y68         FDRE                                         r  lfsr_reg[2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    T5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     5.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.599     9.463    clk_IBUF_BUFG
    SLICE_X86Y68         FDRE                                         r  lfsr_reg[2][7]/C
                         clock pessimism              0.339     9.803    
                         clock uncertainty           -0.035     9.767    
    SLICE_X86Y68         FDRE (Setup_fdre_C_R)       -0.637     9.130    lfsr_reg[2][7]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  2.070    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 init_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.743ns (33.220%)  route 1.494ns (66.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 9.463 - 5.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  init_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.419     5.239 f  init_reg_reg[1]/Q
                         net (fo=4, routed)           0.454     5.693    init_reg[1]
    SLICE_X89Y73         LUT3 (Prop_lut3_I1_O)        0.324     6.017 r  lfsr[0][31]_i_1/O
                         net (fo=128, routed)         1.040     7.056    lfsr_reg[0]0
    SLICE_X87Y68         FDRE                                         r  lfsr_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    T5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     5.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.599     9.463    clk_IBUF_BUFG
    SLICE_X87Y68         FDRE                                         r  lfsr_reg[0][4]/C
                         clock pessimism              0.339     9.803    
                         clock uncertainty           -0.035     9.767    
    SLICE_X87Y68         FDRE (Setup_fdre_C_R)       -0.637     9.130    lfsr_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 init_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[0][5]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.743ns (33.220%)  route 1.494ns (66.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 9.463 - 5.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  init_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.419     5.239 f  init_reg_reg[1]/Q
                         net (fo=4, routed)           0.454     5.693    init_reg[1]
    SLICE_X89Y73         LUT3 (Prop_lut3_I1_O)        0.324     6.017 r  lfsr[0][31]_i_1/O
                         net (fo=128, routed)         1.040     7.056    lfsr_reg[0]0
    SLICE_X87Y68         FDSE                                         r  lfsr_reg[0][5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    T5                                                0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     5.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.599     9.463    clk_IBUF_BUFG
    SLICE_X87Y68         FDSE                                         r  lfsr_reg[0][5]/C
                         clock pessimism              0.339     9.803    
                         clock uncertainty           -0.035     9.767    
    SLICE_X87Y68         FDSE (Setup_fdse_C_S)       -0.637     9.130    lfsr_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.130    
                         arrival time                          -7.056    
  -------------------------------------------------------------------
                         slack                                  2.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 lfsr_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[0][2]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.518%)  route 0.122ns (46.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.596     1.481    clk_IBUF_BUFG
    SLICE_X85Y69         FDRE                                         r  lfsr_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  lfsr_reg[0][1]/Q
                         net (fo=2, routed)           0.122     1.744    lfsr_reg_n_0_[0][1]
    SLICE_X86Y69         FDSE                                         r  lfsr_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.867     1.999    clk_IBUF_BUFG
    SLICE_X86Y69         FDSE                                         r  lfsr_reg[0][2]/C
                         clock pessimism             -0.481     1.518    
    SLICE_X86Y69         FDSE (Hold_fdse_C_D)         0.066     1.584    lfsr_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 lfsr_reg[3][12]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[3][13]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.596     1.481    clk_IBUF_BUFG
    SLICE_X89Y70         FDSE                                         r  lfsr_reg[3][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDSE (Prop_fdse_C_Q)         0.128     1.609 r  lfsr_reg[3][12]/Q
                         net (fo=2, routed)           0.059     1.668    lfsr_reg_n_0_[3][12]
    SLICE_X88Y70         FDSE                                         r  lfsr_reg[3][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.866     1.998    clk_IBUF_BUFG
    SLICE_X88Y70         FDSE                                         r  lfsr_reg[3][13]/C
                         clock pessimism             -0.504     1.494    
    SLICE_X88Y70         FDSE (Hold_fdse_C_D)         0.007     1.501    lfsr_reg[3][13]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 lfsr_reg[0][12]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[0][13]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.928%)  route 0.111ns (44.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.596     1.481    clk_IBUF_BUFG
    SLICE_X89Y70         FDSE                                         r  lfsr_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y70         FDSE (Prop_fdse_C_Q)         0.141     1.622 r  lfsr_reg[0][12]/Q
                         net (fo=2, routed)           0.111     1.733    lfsr_reg_n_0_[0][12]
    SLICE_X87Y70         FDSE                                         r  lfsr_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.866     1.998    clk_IBUF_BUFG
    SLICE_X87Y70         FDSE                                         r  lfsr_reg[0][13]/C
                         clock pessimism             -0.503     1.495    
    SLICE_X87Y70         FDSE (Hold_fdse_C_D)         0.070     1.565    lfsr_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 lfsr_reg[2][17]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.610%)  route 0.132ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.598     1.483    clk_IBUF_BUFG
    SLICE_X86Y68         FDSE                                         r  lfsr_reg[2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDSE (Prop_fdse_C_Q)         0.141     1.624 r  lfsr_reg[2][17]/Q
                         net (fo=2, routed)           0.132     1.756    lfsr_reg_n_0_[2][17]
    SLICE_X83Y68         FDRE                                         r  lfsr_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.867     1.999    clk_IBUF_BUFG
    SLICE_X83Y68         FDRE                                         r  lfsr_reg[2][18]/C
                         clock pessimism             -0.481     1.518    
    SLICE_X83Y68         FDRE (Hold_fdre_C_D)         0.066     1.584    lfsr_reg[2][18]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 lfsr_reg[3][29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[3][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.653%)  route 0.117ns (45.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.592     1.477    clk_IBUF_BUFG
    SLICE_X82Y73         FDRE                                         r  lfsr_reg[3][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y73         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  lfsr_reg[3][29]/Q
                         net (fo=2, routed)           0.117     1.735    lfsr_reg_n_0_[3][29]
    SLICE_X85Y73         FDRE                                         r  lfsr_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.993    clk_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  lfsr_reg[3][30]/C
                         clock pessimism             -0.503     1.490    
    SLICE_X85Y73         FDRE (Hold_fdre_C_D)         0.072     1.562    lfsr_reg[3][30]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 lfsr_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[0][25]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.595     1.480    clk_IBUF_BUFG
    SLICE_X83Y70         FDRE                                         r  lfsr_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  lfsr_reg[0][24]/Q
                         net (fo=2, routed)           0.122     1.743    lfsr_reg_n_0_[0][24]
    SLICE_X83Y71         FDSE                                         r  lfsr_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.864     1.996    clk_IBUF_BUFG
    SLICE_X83Y71         FDSE                                         r  lfsr_reg[0][25]/C
                         clock pessimism             -0.503     1.493    
    SLICE_X83Y71         FDSE (Hold_fdse_C_D)         0.075     1.568    lfsr_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 lfsr_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[0][23]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.596     1.481    clk_IBUF_BUFG
    SLICE_X83Y69         FDRE                                         r  lfsr_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  lfsr_reg[0][22]/Q
                         net (fo=2, routed)           0.121     1.743    lfsr_reg_n_0_[0][22]
    SLICE_X83Y70         FDSE                                         r  lfsr_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.865     1.997    clk_IBUF_BUFG
    SLICE_X83Y70         FDSE                                         r  lfsr_reg[0][23]/C
                         clock pessimism             -0.503     1.494    
    SLICE_X83Y70         FDSE (Hold_fdse_C_D)         0.070     1.564    lfsr_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 lfsr_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[1][19]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.597     1.482    clk_IBUF_BUFG
    SLICE_X83Y68         FDRE                                         r  lfsr_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  lfsr_reg[1][18]/Q
                         net (fo=2, routed)           0.121     1.744    lfsr_reg_n_0_[1][18]
    SLICE_X82Y68         FDSE                                         r  lfsr_reg[1][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.867     1.999    clk_IBUF_BUFG
    SLICE_X82Y68         FDSE                                         r  lfsr_reg[1][19]/C
                         clock pessimism             -0.504     1.495    
    SLICE_X82Y68         FDSE (Hold_fdse_C_D)         0.070     1.565    lfsr_reg[1][19]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 lfsr_reg[0][13]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.618%)  route 0.127ns (47.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.596     1.481    clk_IBUF_BUFG
    SLICE_X87Y70         FDSE                                         r  lfsr_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y70         FDSE (Prop_fdse_C_Q)         0.141     1.622 r  lfsr_reg[0][13]/Q
                         net (fo=2, routed)           0.127     1.749    lfsr_reg_n_0_[0][13]
    SLICE_X86Y69         FDRE                                         r  lfsr_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.867     1.999    clk_IBUF_BUFG
    SLICE_X86Y69         FDRE                                         r  lfsr_reg[0][14]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X86Y69         FDRE (Hold_fdre_C_D)         0.070     1.566    lfsr_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 lfsr_reg[2][23]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            lfsr_reg[2][24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.595     1.480    clk_IBUF_BUFG
    SLICE_X85Y70         FDSE                                         r  lfsr_reg[2][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y70         FDSE (Prop_fdse_C_Q)         0.141     1.621 r  lfsr_reg[2][23]/Q
                         net (fo=2, routed)           0.119     1.740    lfsr_reg_n_0_[2][23]
    SLICE_X84Y70         FDRE                                         r  lfsr_reg[2][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.865     1.997    clk_IBUF_BUFG
    SLICE_X84Y70         FDRE                                         r  lfsr_reg[2][24]/C
                         clock pessimism             -0.504     1.493    
    SLICE_X84Y70         FDRE (Hold_fdre_C_D)         0.063     1.556    lfsr_reg[2][24]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X89Y77   data_in_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X88Y73   data_in_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X88Y73   data_in_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X88Y73   data_in_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X88Y73   data_in_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X87Y77   data_in_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X87Y77   data_in_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X84Y69   data_in_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X89Y77   data_in_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X89Y77   data_in_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X89Y77   data_in_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X89Y77   data_in_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X89Y77   data_in_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X88Y73   data_in_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.322ns  (logic 3.979ns (42.685%)  route 5.343ns (57.315%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.992     0.992 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         2.653     3.645    encode_enable_IBUF
    SLICE_X84Y69         LUT3 (Prop_lut3_I0_O)        0.146     3.791 r  data_out_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           2.690     6.481    data_out_IBUF[17]
    N2                   OBUF (Prop_obuf_I_O)         2.841     9.322 r  data_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.322    data_out[17]
    N2                                                                r  data_out[17] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.846ns  (logic 3.991ns (45.119%)  route 4.855ns (54.881%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.992     0.992 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         2.414     3.406    encode_enable_IBUF
    SLICE_X88Y71         LUT3 (Prop_lut3_I0_O)        0.150     3.556 r  data_out_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.441     5.997    data_out_IBUF[13]
    T8                   OBUF (Prop_obuf_I_O)         2.849     8.846 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.846    data_out[13]
    T8                                                                r  data_out[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.768ns  (logic 3.964ns (45.209%)  route 4.804ns (54.791%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.992     0.992 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         2.722     3.714    encode_enable_IBUF
    SLICE_X88Y67         LUT3 (Prop_lut3_I0_O)        0.116     3.830 r  data_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.082     5.912    data_out_IBUF[3]
    R7                   OBUF (Prop_obuf_I_O)         2.856     8.768 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.768    data_out[3]
    R7                                                                r  data_out[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.741ns  (logic 3.753ns (42.933%)  route 4.988ns (57.067%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.992     0.992 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         2.722     3.714    encode_enable_IBUF
    SLICE_X88Y67         LUT3 (Prop_lut3_I0_O)        0.124     3.838 r  data_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.267     6.104    data_out_IBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         2.637     8.741 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.741    data_out[2]
    R8                                                                r  data_out[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.734ns  (logic 3.964ns (45.387%)  route 4.770ns (54.613%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.992     0.992 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         2.421     3.413    encode_enable_IBUF
    SLICE_X88Y69         LUT3 (Prop_lut3_I0_O)        0.148     3.561 r  data_out_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           2.349     5.910    data_out_IBUF[21]
    M3                   OBUF (Prop_obuf_I_O)         2.824     8.734 r  data_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000     8.734    data_out[21]
    M3                                                                r  data_out[21] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.631ns  (logic 3.746ns (43.400%)  route 4.885ns (56.600%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.992     0.992 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         2.414     3.406    encode_enable_IBUF
    SLICE_X88Y71         LUT3 (Prop_lut3_I0_O)        0.124     3.530 r  data_out_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.472     6.001    data_out_IBUF[12]
    U8                   OBUF (Prop_obuf_I_O)         2.630     8.631 r  data_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.631    data_out[12]
    U8                                                                r  data_out[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.530ns  (logic 3.742ns (43.869%)  route 4.788ns (56.131%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.992     0.992 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         2.268     3.260    encode_enable_IBUF
    SLICE_X86Y69         LUT3 (Prop_lut3_I0_O)        0.124     3.384 r  data_out_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           2.521     5.904    data_out_IBUF[18]
    N1                   OBUF (Prop_obuf_I_O)         2.626     8.530 r  data_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.530    data_out[18]
    N1                                                                r  data_out[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.439ns  (logic 3.976ns (47.114%)  route 4.463ns (52.886%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.992     0.992 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         2.555     3.547    encode_enable_IBUF
    SLICE_X89Y69         LUT3 (Prop_lut3_I0_O)        0.152     3.699 r  data_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.908     5.607    data_out_IBUF[7]
    R1                   OBUF (Prop_obuf_I_O)         2.832     8.439 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.439    data_out[7]
    R1                                                                r  data_out[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.387ns  (logic 3.971ns (47.341%)  route 4.417ns (52.659%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.992     0.992 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         2.706     3.698    encode_enable_IBUF
    SLICE_X87Y70         LUT3 (Prop_lut3_I0_O)        0.152     3.850 r  data_out_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.711     5.561    data_out_IBUF[15]
    N5                   OBUF (Prop_obuf_I_O)         2.826     8.387 r  data_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.387    data_out[15]
    N5                                                                r  data_out[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.369ns  (logic 3.989ns (47.662%)  route 4.380ns (52.338%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.992     0.992 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         2.321     3.314    encode_enable_IBUF
    SLICE_X89Y69         LUT3 (Prop_lut3_I0_O)        0.150     3.464 r  data_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.059     5.522    data_out_IBUF[0]
    T3                   OBUF (Prop_obuf_I_O)         2.847     8.369 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.369    data_out[0]
    T3                                                                r  data_out[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.451ns (60.323%)  route 0.954ns (39.677%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         0.516     0.737    encode_enable_IBUF
    SLICE_X87Y77         LUT3 (Prop_lut3_I0_O)        0.048     0.785 r  data_out_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           0.439     1.223    data_out_IBUF[25]
    L5                   OBUF (Prop_obuf_I_O)         1.182     2.405 r  data_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.405    data_out[25]
    L5                                                                r  data_out[25] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.399ns (57.799%)  route 1.021ns (42.201%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         0.516     0.737    encode_enable_IBUF
    SLICE_X87Y77         LUT3 (Prop_lut3_I0_O)        0.045     0.782 r  data_out_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           0.505     1.287    data_out_IBUF[24]
    L6                   OBUF (Prop_obuf_I_O)         1.133     2.420 r  data_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.420    data_out[24]
    L6                                                                r  data_out[24] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.388ns (56.983%)  route 1.047ns (43.017%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         0.541     0.761    encode_enable_IBUF
    SLICE_X88Y77         LUT3 (Prop_lut3_I0_O)        0.045     0.806 r  data_out_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.313    data_out_IBUF[30]
    K5                   OBUF (Prop_obuf_I_O)         1.122     2.435 r  data_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.435    data_out[30]
    K5                                                                r  data_out[30] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.478ns  (logic 1.400ns (56.492%)  route 1.078ns (43.508%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         0.569     0.790    encode_enable_IBUF
    SLICE_X87Y77         LUT3 (Prop_lut3_I0_O)        0.045     0.835 r  data_out_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           0.509     1.344    data_out_IBUF[26]
    L4                   OBUF (Prop_obuf_I_O)         1.134     2.478 r  data_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.478    data_out[26]
    L4                                                                r  data_out[26] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.402ns (54.424%)  route 1.174ns (45.576%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         0.770     0.991    encode_enable_IBUF
    SLICE_X88Y73         LUT3 (Prop_lut3_I0_O)        0.045     1.036 r  data_out_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.404     1.440    data_out_IBUF[10]
    P3                   OBUF (Prop_obuf_I_O)         1.136     2.576 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.576    data_out[10]
    P3                                                                r  data_out[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.468ns (56.419%)  route 1.134ns (43.581%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         0.541     0.761    encode_enable_IBUF
    SLICE_X88Y77         LUT3 (Prop_lut3_I0_O)        0.048     0.809 r  data_out_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           0.593     1.402    data_out_IBUF[31]
    K3                   OBUF (Prop_obuf_I_O)         1.199     2.601 r  data_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000     2.601    data_out[31]
    K3                                                                r  data_out[31] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.407ns (53.828%)  route 1.207ns (46.172%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         0.683     0.903    encode_enable_IBUF
    SLICE_X88Y76         LUT3 (Prop_lut3_I0_O)        0.045     0.948 r  data_out_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.525     1.473    data_out_IBUF[22]
    M2                   OBUF (Prop_obuf_I_O)         1.142     2.614 r  data_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.614    data_out[22]
    M2                                                                r  data_out[22] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.416ns (53.798%)  route 1.216ns (46.202%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         0.610     0.830    encode_enable_IBUF
    SLICE_X89Y77         LUT3 (Prop_lut3_I0_O)        0.045     0.875 r  data_out_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           0.606     1.481    data_out_IBUF[28]
    L1                   OBUF (Prop_obuf_I_O)         1.150     2.631 r  data_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000     2.631    data_out[28]
    L1                                                                r  data_out[28] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.425ns (53.799%)  route 1.223ns (46.201%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         0.610     0.830    encode_enable_IBUF
    SLICE_X89Y77         LUT3 (Prop_lut3_I0_O)        0.042     0.872 r  data_out_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           0.614     1.486    data_out_IBUF[29]
    K6                   OBUF (Prop_obuf_I_O)         1.162     2.648 r  data_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000     2.648    data_out[29]
    K6                                                                r  data_out[29] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            data_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 1.465ns (54.894%)  route 1.204ns (45.106%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         0.569     0.790    encode_enable_IBUF
    SLICE_X87Y77         LUT3 (Prop_lut3_I0_O)        0.045     0.835 r  data_out_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           0.635     1.469    data_out_IBUF[27]
    L3                   OBUF (Prop_obuf_I_O)         1.199     2.669 r  data_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.669    data_out[27]
    L3                                                                r  data_out[27] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel_lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.619ns  (logic 3.586ns (41.601%)  route 5.034ns (58.399%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  sel_lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.456     5.276 r  sel_lfsr_reg[0]/Q
                         net (fo=33, routed)          1.998     7.273    sel_lfsr[0]
    SLICE_X87Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.397 r  data_out_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.953     8.351    p_0_in[3]
    SLICE_X88Y67         LUT3 (Prop_lut3_I2_O)        0.150     8.501 r  data_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.082    10.583    data_out_IBUF[3]
    R7                   OBUF (Prop_obuf_I_O)         2.856    13.439 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.439    data_out[3]
    R7                                                                r  data_out[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.386ns  (logic 3.321ns (39.602%)  route 5.065ns (60.398%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  sel_lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.456     5.276 r  sel_lfsr_reg[0]/Q
                         net (fo=33, routed)          1.961     7.237    sel_lfsr[0]
    SLICE_X83Y71         LUT6 (Prop_lut6_I4_O)        0.124     7.361 r  data_out_OBUF[26]_inst_i_2/O
                         net (fo=1, routed)           1.041     8.401    p_0_in[26]
    SLICE_X87Y77         LUT3 (Prop_lut3_I2_O)        0.124     8.525 r  data_out_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           2.063    10.589    data_out_IBUF[26]
    L4                   OBUF (Prop_obuf_I_O)         2.617    13.206 r  data_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    13.206    data_out[26]
    L4                                                                r  data_out[26] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.317ns  (logic 3.537ns (42.528%)  route 4.780ns (57.472%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  sel_lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.456     5.276 r  sel_lfsr_reg[0]/Q
                         net (fo=33, routed)          1.672     6.948    sel_lfsr[0]
    SLICE_X84Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.072 r  data_out_OBUF[17]_inst_i_2/O
                         net (fo=1, routed)           0.417     7.489    p_0_in[17]
    SLICE_X84Y69         LUT3 (Prop_lut3_I2_O)        0.116     7.605 r  data_out_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           2.690    10.296    data_out_IBUF[17]
    N2                   OBUF (Prop_obuf_I_O)         2.841    13.137 r  data_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000    13.137    data_out[17]
    N2                                                                r  data_out[17] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.304ns  (logic 3.520ns (42.389%)  route 4.784ns (57.611%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  sel_lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.456     5.276 r  sel_lfsr_reg[0]/Q
                         net (fo=33, routed)          1.662     6.938    sel_lfsr[0]
    SLICE_X83Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.062 r  data_out_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.773     7.835    p_0_in[21]
    SLICE_X88Y69         LUT3 (Prop_lut3_I2_O)        0.116     7.951 r  data_out_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           2.349    10.300    data_out_IBUF[21]
    M3                   OBUF (Prop_obuf_I_O)         2.824    13.124 r  data_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000    13.124    data_out[21]
    M3                                                                r  data_out[21] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.290ns  (logic 3.555ns (42.883%)  route 4.735ns (57.117%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  sel_lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.456     5.276 r  sel_lfsr_reg[0]/Q
                         net (fo=33, routed)          1.465     6.740    sel_lfsr[0]
    SLICE_X82Y71         LUT6 (Prop_lut6_I4_O)        0.124     6.864 r  data_out_OBUF[27]_inst_i_2/O
                         net (fo=1, routed)           0.871     7.735    p_0_in[27]
    SLICE_X87Y77         LUT3 (Prop_lut3_I2_O)        0.152     7.887 r  data_out_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           2.400    10.287    data_out_IBUF[27]
    L3                   OBUF (Prop_obuf_I_O)         2.823    13.110 r  data_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    13.110    data_out[27]
    L3                                                                r  data_out[27] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.253ns  (logic 3.330ns (40.347%)  route 4.923ns (59.653%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  sel_lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.456     5.276 r  sel_lfsr_reg[0]/Q
                         net (fo=33, routed)          1.837     7.112    sel_lfsr[0]
    SLICE_X82Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.236 r  data_out_OBUF[18]_inst_i_2/O
                         net (fo=1, routed)           0.566     7.802    p_0_in[18]
    SLICE_X86Y69         LUT3 (Prop_lut3_I2_O)        0.124     7.926 r  data_out_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           2.521    10.447    data_out_IBUF[18]
    N1                   OBUF (Prop_obuf_I_O)         2.626    13.073 r  data_out_OBUF[18]_inst/O
                         net (fo=0)                   0.000    13.073    data_out[18]
    N1                                                                r  data_out[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.205ns  (logic 3.575ns (43.569%)  route 4.630ns (56.431%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  sel_lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.456     5.276 r  sel_lfsr_reg[0]/Q
                         net (fo=33, routed)          1.384     6.660    sel_lfsr[0]
    SLICE_X87Y70         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  data_out_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.805     7.589    p_0_in[13]
    SLICE_X88Y71         LUT3 (Prop_lut3_I2_O)        0.146     7.735 r  data_out_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.441    10.176    data_out_IBUF[13]
    T8                   OBUF (Prop_obuf_I_O)         2.849    13.025 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.025    data_out[13]
    T8                                                                r  data_out[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.204ns  (logic 3.329ns (40.573%)  route 4.875ns (59.427%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  sel_lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.456     5.276 r  sel_lfsr_reg[0]/Q
                         net (fo=33, routed)          1.810     7.086    sel_lfsr[0]
    SLICE_X83Y70         LUT6 (Prop_lut6_I4_O)        0.124     7.210 r  data_out_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.959     8.168    p_0_in[22]
    SLICE_X88Y76         LUT3 (Prop_lut3_I2_O)        0.124     8.292 r  data_out_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           2.107    10.399    data_out_IBUF[22]
    M2                   OBUF (Prop_obuf_I_O)         2.625    13.024 r  data_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000    13.024    data_out[22]
    M2                                                                r  data_out[22] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_lfsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.189ns  (logic 3.347ns (40.870%)  route 4.842ns (59.130%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.712     4.820    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  sel_lfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.456     5.276 r  sel_lfsr_reg[0]/Q
                         net (fo=33, routed)          2.003     7.278    sel_lfsr[0]
    SLICE_X87Y68         LUT6 (Prop_lut6_I4_O)        0.124     7.402 r  data_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.969     8.372    p_0_in[4]
    SLICE_X88Y68         LUT3 (Prop_lut3_I2_O)        0.124     8.496 r  data_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.870    10.366    data_out_IBUF[4]
    R6                   OBUF (Prop_obuf_I_O)         2.643    13.009 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.009    data_out[4]
    R6                                                                r  data_out[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg[0][31]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.175ns  (logic 3.610ns (44.155%)  route 4.566ns (55.845%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.987     0.987 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.011    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.710     4.818    clk_IBUF_BUFG
    SLICE_X84Y73         FDSE                                         r  lfsr_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDSE (Prop_fdse_C_Q)         0.518     5.336 r  lfsr_reg[0][31]/Q
                         net (fo=7, routed)           1.274     6.609    p_1_in25_in
    SLICE_X87Y70         LUT6 (Prop_lut6_I2_O)        0.124     6.733 r  data_out_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           1.025     7.758    p_0_in[31]
    SLICE_X88Y77         LUT3 (Prop_lut3_I2_O)        0.148     7.906 r  data_out_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           2.267    10.173    data_out_IBUF[31]
    K3                   OBUF (Prop_obuf_I_O)         2.820    12.993 r  data_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.993    data_out[31]
    K3                                                                r  data_out[31] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_valid_in_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_valid_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.313ns (79.800%)  route 0.332ns (20.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.605     1.490    clk_IBUF_BUFG
    SLICE_X89Y55         FDRE                                         r  data_valid_in_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y55         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  data_valid_in_reg_reg/Q
                         net (fo=1, routed)           0.332     1.963    data_valid_out_OBUF
    U6                   OBUF (Prop_obuf_I_O)         1.172     3.135 r  data_valid_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.135    data_valid_out
    U6                                                                r  data_valid_out (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.351ns (72.772%)  route 0.506ns (27.228%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.598     1.483    clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  data_in_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  data_in_reg_reg[8]/Q
                         net (fo=1, routed)           0.148     1.795    data_in_reg[8]
    SLICE_X88Y68         LUT3 (Prop_lut3_I1_O)        0.045     1.840 r  data_out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.198    data_out_IBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.142     3.340 r  data_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.340    data_out[8]
    P5                                                                r  data_out[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.338ns (70.692%)  route 0.555ns (29.308%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.596     1.481    clk_IBUF_BUFG
    SLICE_X84Y69         FDRE                                         r  data_in_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y69         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  data_in_reg_reg[16]/Q
                         net (fo=1, routed)           0.163     1.808    data_in_reg[16]
    SLICE_X84Y69         LUT3 (Prop_lut3_I1_O)        0.045     1.853 r  data_out_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.245    data_out_IBUF[16]
    N4                   OBUF (Prop_obuf_I_O)         1.129     3.374 r  data_out_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.374    data_out[16]
    N4                                                                r  data_out[16] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.912ns  (logic 1.345ns (70.352%)  route 0.567ns (29.648%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.593     1.478    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  data_in_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  data_in_reg_reg[10]/Q
                         net (fo=1, routed)           0.163     1.805    data_in_reg[10]
    SLICE_X88Y73         LUT3 (Prop_lut3_I1_O)        0.045     1.850 r  data_out_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.404     2.254    data_out_IBUF[10]
    P3                   OBUF (Prop_obuf_I_O)         1.136     3.390 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.390    data_out[10]
    P3                                                                r  data_out[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.327ns (68.597%)  route 0.608ns (31.403%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.598     1.483    clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  data_in_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y68         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  data_in_reg_reg[20]/Q
                         net (fo=1, routed)           0.279     1.926    data_in_reg[20]
    SLICE_X88Y69         LUT3 (Prop_lut3_I1_O)        0.045     1.971 r  data_out_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.299    data_out_IBUF[20]
    M4                   OBUF (Prop_obuf_I_O)         1.118     3.418 r  data_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.418    data_out[20]
    M4                                                                r  data_out[20] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lfsr_reg[0][6]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.937ns  (logic 1.371ns (70.774%)  route 0.566ns (29.226%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.598     1.483    clk_IBUF_BUFG
    SLICE_X89Y68         FDSE                                         r  lfsr_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y68         FDSE (Prop_fdse_C_Q)         0.141     1.624 r  lfsr_reg[0][6]/Q
                         net (fo=2, routed)           0.148     1.772    lfsr_reg_n_0_[0][6]
    SLICE_X89Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  data_out_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.137     1.955    p_0_in[6]
    SLICE_X89Y69         LUT3 (Prop_lut3_I2_O)        0.045     2.000 r  data_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.280    data_out_IBUF[6]
    R2                   OBUF (Prop_obuf_I_O)         1.140     3.420 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.420    data_out[6]
    R2                                                                r  data_out[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.343ns (67.851%)  route 0.636ns (32.149%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.595     1.480    clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  data_in_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  data_in_reg_reg[26]/Q
                         net (fo=1, routed)           0.127     1.771    data_in_reg[26]
    SLICE_X87Y77         LUT3 (Prop_lut3_I1_O)        0.045     1.816 r  data_out_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           0.509     2.325    data_out_IBUF[26]
    L4                   OBUF (Prop_obuf_I_O)         1.134     3.459 r  data_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.459    data_out[26]
    L4                                                                r  data_out[26] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.322ns (66.072%)  route 0.679ns (33.928%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.595     1.480    clk_IBUF_BUFG
    SLICE_X87Y77         FDRE                                         r  data_in_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y77         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  data_in_reg_reg[14]/Q
                         net (fo=1, routed)           0.250     1.871    data_in_reg[14]
    SLICE_X87Y70         LUT3 (Prop_lut3_I1_O)        0.045     1.916 r  data_out_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.429     2.345    data_out_IBUF[14]
    N6                   OBUF (Prop_obuf_I_O)         1.136     3.482 r  data_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.482    data_out[14]
    N6                                                                r  data_out[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.351ns (66.261%)  route 0.688ns (33.739%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.593     1.478    clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  data_in_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  data_in_reg_reg[22]/Q
                         net (fo=1, routed)           0.163     1.805    data_in_reg[22]
    SLICE_X88Y76         LUT3 (Prop_lut3_I1_O)        0.045     1.850 r  data_out_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.525     2.375    data_out_IBUF[22]
    M2                   OBUF (Prop_obuf_I_O)         1.142     3.516 r  data_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.516    data_out[22]
    M2                                                                r  data_out[22] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            data_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.038ns  (logic 1.331ns (65.295%)  route 0.707ns (34.705%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.859    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.885 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.595     1.480    clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  data_in_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  data_in_reg_reg[30]/Q
                         net (fo=1, routed)           0.200     1.844    data_in_reg[30]
    SLICE_X88Y77         LUT3 (Prop_lut3_I1_O)        0.045     1.889 r  data_out_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.396    data_out_IBUF[30]
    K5                   OBUF (Prop_obuf_I_O)         1.122     3.518 r  data_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.518    data_out[30]
    K5                                                                r  data_out[30] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           326 Endpoints
Min Delay           326 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[6]
                            (input port)
  Destination:            data_in_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.329ns  (logic 0.955ns (22.049%)  route 3.375ns (77.951%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E6                                                0.000     0.000 r  data_in[6] (IN)
                         net (fo=0)                   0.000     0.000    data_in[6]
    E6                   IBUF (Prop_ibuf_I_O)         0.955     0.955 r  data_in_IBUF[6]_inst/O
                         net (fo=1, routed)           3.375     4.329    data_in_IBUF[6]
    SLICE_X89Y74         FDRE                                         r  data_in_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     0.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.592     4.456    clk_IBUF_BUFG
    SLICE_X89Y74         FDRE                                         r  data_in_reg_reg[6]/C

Slack:                    inf
  Source:                 data_in[28]
                            (input port)
  Destination:            data_in_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.176ns  (logic 0.975ns (23.341%)  route 3.202ns (76.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  data_in[28] (IN)
                         net (fo=0)                   0.000     0.000    data_in[28]
    A5                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  data_in_IBUF[28]_inst/O
                         net (fo=1, routed)           3.202     4.176    data_in_IBUF[28]
    SLICE_X89Y77         FDRE                                         r  data_in_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     0.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.595     4.459    clk_IBUF_BUFG
    SLICE_X89Y77         FDRE                                         r  data_in_reg_reg[28]/C

Slack:                    inf
  Source:                 data_in[27]
                            (input port)
  Destination:            data_in_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.173ns  (logic 0.977ns (23.405%)  route 3.196ns (76.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  data_in[27] (IN)
                         net (fo=0)                   0.000     0.000    data_in[27]
    A6                   IBUF (Prop_ibuf_I_O)         0.977     0.977 r  data_in_IBUF[27]_inst/O
                         net (fo=1, routed)           3.196     4.173    data_in_IBUF[27]
    SLICE_X87Y77         FDRE                                         r  data_in_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     0.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.595     4.459    clk_IBUF_BUFG
    SLICE_X87Y77         FDRE                                         r  data_in_reg_reg[27]/C

Slack:                    inf
  Source:                 data_in[15]
                            (input port)
  Destination:            data_in_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.140ns  (logic 0.981ns (23.705%)  route 3.159ns (76.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  data_in[15] (IN)
                         net (fo=0)                   0.000     0.000    data_in[15]
    C7                   IBUF (Prop_ibuf_I_O)         0.981     0.981 r  data_in_IBUF[15]_inst/O
                         net (fo=1, routed)           3.159     4.140    data_in_IBUF[15]
    SLICE_X87Y77         FDRE                                         r  data_in_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     0.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.595     4.459    clk_IBUF_BUFG
    SLICE_X87Y77         FDRE                                         r  data_in_reg_reg[15]/C

Slack:                    inf
  Source:                 data_in[7]
                            (input port)
  Destination:            data_in_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.000ns  (logic 0.950ns (23.746%)  route 3.050ns (76.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  data_in[7] (IN)
                         net (fo=0)                   0.000     0.000    data_in[7]
    E5                   IBUF (Prop_ibuf_I_O)         0.950     0.950 r  data_in_IBUF[7]_inst/O
                         net (fo=1, routed)           3.050     4.000    data_in_IBUF[7]
    SLICE_X89Y74         FDRE                                         r  data_in_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     0.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.592     4.456    clk_IBUF_BUFG
    SLICE_X89Y74         FDRE                                         r  data_in_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_valid_in_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.993ns  (logic 1.130ns (28.294%)  route 2.863ns (71.706%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         1.006     1.006 r  reset_IBUF_inst/O
                         net (fo=6, routed)           1.689     2.695    reset_IBUF
    SLICE_X89Y73         LUT3 (Prop_lut3_I0_O)        0.124     2.819 r  data_valid_in_reg_i_1/O
                         net (fo=33, routed)          1.174     3.993    data_in_reg0
    SLICE_X89Y55         FDRE                                         r  data_valid_in_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     0.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.609     4.473    clk_IBUF_BUFG
    SLICE_X89Y55         FDRE                                         r  data_valid_in_reg_reg/C

Slack:                    inf
  Source:                 data_in[21]
                            (input port)
  Destination:            data_in_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.931ns  (logic 0.977ns (24.859%)  route 2.954ns (75.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  data_in[21] (IN)
                         net (fo=0)                   0.000     0.000    data_in[21]
    B7                   IBUF (Prop_ibuf_I_O)         0.977     0.977 r  data_in_IBUF[21]_inst/O
                         net (fo=1, routed)           2.954     3.931    data_in_IBUF[21]
    SLICE_X88Y73         FDRE                                         r  data_in_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     0.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.594     4.458    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  data_in_reg_reg[21]/C

Slack:                    inf
  Source:                 data_in[11]
                            (input port)
  Destination:            data_in_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.924ns  (logic 0.974ns (24.824%)  route 2.950ns (75.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  data_in[11] (IN)
                         net (fo=0)                   0.000     0.000    data_in[11]
    D5                   IBUF (Prop_ibuf_I_O)         0.974     0.974 r  data_in_IBUF[11]_inst/O
                         net (fo=1, routed)           2.950     3.924    data_in_IBUF[11]
    SLICE_X88Y73         FDRE                                         r  data_in_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     0.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.594     4.458    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  data_in_reg_reg[11]/C

Slack:                    inf
  Source:                 data_in[16]
                            (input port)
  Destination:            data_in_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.916ns  (logic 0.968ns (24.731%)  route 2.947ns (75.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  data_in[16] (IN)
                         net (fo=0)                   0.000     0.000    data_in[16]
    C6                   IBUF (Prop_ibuf_I_O)         0.968     0.968 r  data_in_IBUF[16]_inst/O
                         net (fo=1, routed)           2.947     3.916    data_in_IBUF[16]
    SLICE_X84Y69         FDRE                                         r  data_in_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     0.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.596     4.460    clk_IBUF_BUFG
    SLICE_X84Y69         FDRE                                         r  data_in_reg_reg[16]/C

Slack:                    inf
  Source:                 data_in[12]
                            (input port)
  Destination:            data_in_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.911ns  (logic 0.985ns (25.197%)  route 2.926ns (74.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  data_in[12] (IN)
                         net (fo=0)                   0.000     0.000    data_in[12]
    D4                   IBUF (Prop_ibuf_I_O)         0.985     0.985 r  data_in_IBUF[12]_inst/O
                         net (fo=1, routed)           2.926     3.911    data_in_IBUF[12]
    SLICE_X88Y73         FDRE                                         r  data_in_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.853     0.853 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     2.773    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.864 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.594     4.458    clk_IBUF_BUFG
    SLICE_X88Y73         FDRE                                         r  data_in_reg_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_valid_in
                            (input port)
  Destination:            data_valid_in_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.214ns (39.264%)  route 0.331ns (60.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  data_valid_in (IN)
                         net (fo=0)                   0.000     0.000    data_valid_in
    T6                   IBUF (Prop_ibuf_I_O)         0.214     0.214 r  data_valid_in_IBUF_inst/O
                         net (fo=1, routed)           0.331     0.544    data_valid_in_IBUF
    SLICE_X89Y55         FDRE                                         r  data_valid_in_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.877     2.009    clk_IBUF_BUFG
    SLICE_X89Y55         FDRE                                         r  data_valid_in_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sel_lfsr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.279ns (33.881%)  route 0.545ns (66.119%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U4                   IBUF (Prop_ibuf_I_O)         0.234     0.234 r  reset_IBUF_inst/O
                         net (fo=6, routed)           0.545     0.779    reset_IBUF
    SLICE_X89Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.824 r  sel_lfsr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.824    sel_lfsr[1]_i_1_n_0
    SLICE_X89Y73         FDRE                                         r  sel_lfsr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.862     1.994    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  sel_lfsr_reg[1]/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            init_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.271ns (32.310%)  route 0.568ns (67.690%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  init (IN)
                         net (fo=0)                   0.000     0.000    init
    U2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  init_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.795    init_IBUF
    SLICE_X89Y73         LUT2 (Prop_lut2_I0_O)        0.045     0.840 r  init_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.840    init_reg[0]_i_1_n_0
    SLICE_X89Y73         FDRE                                         r  init_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.862     1.994    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  init_reg_reg[0]/C

Slack:                    inf
  Source:                 init
                            (input port)
  Destination:            init_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.272ns (32.390%)  route 0.568ns (67.610%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  init (IN)
                         net (fo=0)                   0.000     0.000    init
    U2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  init_IBUF_inst/O
                         net (fo=2, routed)           0.568     0.795    init_IBUF
    SLICE_X89Y73         LUT3 (Prop_lut3_I1_O)        0.046     0.841 r  init_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.841    init_reg[1]_i_1_n_0
    SLICE_X89Y73         FDRE                                         r  init_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.862     1.994    clk_IBUF_BUFG
    SLICE_X89Y73         FDRE                                         r  init_reg_reg[1]/C

Slack:                    inf
  Source:                 data_in[4]
                            (input port)
  Destination:            data_in_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.905ns  (logic 0.195ns (21.570%)  route 0.710ns (78.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  data_in[4] (IN)
                         net (fo=0)                   0.000     0.000    data_in[4]
    F1                   IBUF (Prop_ibuf_I_O)         0.195     0.195 r  data_in_IBUF[4]_inst/O
                         net (fo=1, routed)           0.710     0.905    data_in_IBUF[4]
    SLICE_X88Y76         FDRE                                         r  data_in_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.862     1.994    clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  data_in_reg_reg[4]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            data_in_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.188ns (19.981%)  route 0.752ns (80.019%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    G1                   IBUF (Prop_ibuf_I_O)         0.188     0.188 r  data_in_IBUF[1]_inst/O
                         net (fo=1, routed)           0.752     0.940    data_in_IBUF[1]
    SLICE_X88Y68         FDRE                                         r  data_in_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.868     2.000    clk_IBUF_BUFG
    SLICE_X88Y68         FDRE                                         r  data_in_reg_reg[1]/C

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            lfsr_reg[1][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.221ns (23.285%)  route 0.727ns (76.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         0.727     0.948    encode_enable_IBUF
    SLICE_X85Y73         FDRE                                         r  lfsr_reg[1][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.993    clk_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  lfsr_reg[1][30]/C

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            lfsr_reg[1][31]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.221ns (23.285%)  route 0.727ns (76.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         0.727     0.948    encode_enable_IBUF
    SLICE_X85Y73         FDSE                                         r  lfsr_reg[1][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.993    clk_IBUF_BUFG
    SLICE_X85Y73         FDSE                                         r  lfsr_reg[1][31]/C

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            lfsr_reg[2][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.221ns (23.285%)  route 0.727ns (76.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         0.727     0.948    encode_enable_IBUF
    SLICE_X85Y73         FDRE                                         r  lfsr_reg[2][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.993    clk_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  lfsr_reg[2][30]/C

Slack:                    inf
  Source:                 encode_enable
                            (input port)
  Destination:            lfsr_reg[3][30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.221ns (23.285%)  route 0.727ns (76.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  encode_enable (IN)
                         net (fo=0)                   0.000     0.000    encode_enable
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  encode_enable_IBUF_inst/O
                         net (fo=162, routed)         0.727     0.948    encode_enable_IBUF
    SLICE_X85Y73         FDRE                                         r  lfsr_reg[3][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T5                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.103    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.861     1.993    clk_IBUF_BUFG
    SLICE_X85Y73         FDRE                                         r  lfsr_reg[3][30]/C





