{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538685005938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538685005959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 04 15:30:05 2018 " "Processing started: Thu Oct 04 15:30:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538685005959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685005959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685005959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538685006846 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538685006846 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "PLL.qsys " "Elaborating Platform Designer system entity \"PLL.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538685028684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.04.15:30:39 Progress: Loading Lab3/PLL.qsys " "2018.10.04.15:30:39 Progress: Loading Lab3/PLL.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685039026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.04.15:30:39 Progress: Reading input file " "2018.10.04.15:30:39 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685039960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.04.15:30:40 Progress: Adding altpll_0 \[altpll 17.1\] " "2018.10.04.15:30:40 Progress: Adding altpll_0 \[altpll 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685040036 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.04.15:30:41 Progress: Parameterizing module altpll_0 " "2018.10.04.15:30:41 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685041426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.04.15:30:41 Progress: Building connections " "2018.10.04.15:30:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685041432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.04.15:30:41 Progress: Parameterizing connections " "2018.10.04.15:30:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685041432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.04.15:30:41 Progress: Validating " "2018.10.04.15:30:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685041455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.10.04.15:30:41 Progress: Done reading input file " "2018.10.04.15:30:41 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685041608 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master " "PLL.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685042216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL: Generating PLL \"PLL\" for QUARTUS_SYNTH " "PLL: Generating PLL \"PLL\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685043999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"PLL\" instantiated altpll \"altpll_0\" " "Altpll_0: \"PLL\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685048895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PLL: Done \"PLL\" with 2 modules, 2 files " "PLL: Done \"PLL\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685048902 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "PLL.qsys " "Finished elaborating Platform Designer system entity \"PLL.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538685049635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard_reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_reader-FSM " "Found design unit 1: keyboard_reader-FSM" {  } { { "keyboard_reader.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/keyboard_reader.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050176 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_reader " "Found entity 1: keyboard_reader" {  } { { "keyboard_reader.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/keyboard_reader.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685050176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatext_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vgatext_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgaText_top-Behavioral " "Found design unit 1: vgaText_top-Behavioral" {  } { { "vgaText_top.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/vgaText_top.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050182 ""} { "Info" "ISGN_ENTITY_NAME" "1 vgaText_top " "Found entity 1: vgaText_top" {  } { { "vgaText_top.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/vgaText_top.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685050182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_line.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text_line.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_line-Behavioral " "Found design unit 1: text_line-Behavioral" {  } { { "text_line.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/text_line.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050188 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_line " "Found entity 1: text_line" {  } { { "text_line.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/text_line.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685050188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vgatext3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_vgatext3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_vgaText3-behavior " "Found design unit 1: tb_vgaText3-behavior" {  } { { "tb_vgaText3.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/tb_vgaText3.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050194 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_vgaText3 " "Found entity 1: tb_vgaText3" {  } { { "tb_vgaText3.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/tb_vgaText3.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685050194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vgatext2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_vgatext2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_vgaText2-behavior " "Found design unit 1: tb_vgaText2-behavior" {  } { { "tb_vgaText2.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/tb_vgaText2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050201 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_vgaText2 " "Found entity 1: tb_vgaText2" {  } { { "tb_vgaText2.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/tb_vgaText2.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685050201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vgatext1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_vgatext1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_vgaText1-behavior " "Found design unit 1: tb_vgaText1-behavior" {  } { { "tb_vgaText1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/tb_vgaText1.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050206 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_vgaText1 " "Found entity 1: tb_vgaText1" {  } { { "tb_vgaText1.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/tb_vgaText1.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685050206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockramarbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blockramarbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockRamArbiter-Behavioral " "Found design unit 1: blockRamArbiter-Behavioral" {  } { { "BlockRamArbiter.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/BlockRamArbiter.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050213 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockRamArbiter " "Found entity 1: blockRamArbiter" {  } { { "BlockRamArbiter.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/BlockRamArbiter.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685050213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basicblockram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basicblockram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basicBlockRAM-Behavioral " "Found design unit 1: basicBlockRAM-Behavioral" {  } { { "basicBlockRAM.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/basicBlockRAM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050218 ""} { "Info" "ISGN_ENTITY_NAME" "1 basicBlockRAM " "Found entity 1: basicBlockRAM" {  } { { "basicBlockRAM.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/basicBlockRAM.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685050218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/VGA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050225 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685050225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fontrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fontrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fontROM-Behavioral " "Found design unit 1: fontROM-Behavioral" {  } { { "fontROM.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/fontROM.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050233 ""} { "Info" "ISGN_ENTITY_NAME" "1 fontROM " "Found entity 1: fontROM" {  } { { "fontROM.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/fontROM.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685050233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commonpak.vhd 2 0 " "Found 2 design units, including 0 entities, in source file commonpak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 commonPak " "Found design unit 1: commonPak" {  } { { "commonPak.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/commonPak.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050239 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 commonPak-body " "Found design unit 2: commonPak-body" {  } { { "commonPak.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/commonPak.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685050239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "SYNC.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/SYNC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050246 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "SYNC.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/SYNC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685050246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "db/ip/pll/pll.v" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/db/ip/pll/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685050254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/pll/submodules/pll_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/pll/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll_0_dffpipe_l2c " "Found entity 1: PLL_altpll_0_dffpipe_l2c" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/db/ip/pll/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050267 ""} { "Info" "ISGN_ENTITY_NAME" "2 PLL_altpll_0_stdsync_sv6 " "Found entity 2: PLL_altpll_0_stdsync_sv6" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/db/ip/pll/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050267 ""} { "Info" "ISGN_ENTITY_NAME" "3 PLL_altpll_0_altpll_tc42 " "Found entity 3: PLL_altpll_0_altpll_tc42" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/db/ip/pll/submodules/pll_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050267 ""} { "Info" "ISGN_ENTITY_NAME" "4 PLL_altpll_0 " "Found entity 4: PLL_altpll_0" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/db/ip/pll/submodules/pll_altpll_0.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685050267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685050267 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538685050431 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RESET VGA.vhd(20) " "VHDL Signal Declaration warning at VGA.vhd(20): used explicit default value for signal \"RESET\" because signal was never assigned a value" {  } { { "VGA.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/VGA.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1538685050433 "|vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"SYNC:C1\"" {  } { { "VGA.vhd" "C1" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/VGA.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538685050435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fontROM SYNC:C1\|fontROM:C3 " "Elaborating entity \"fontROM\" for hierarchy \"SYNC:C1\|fontROM:C3\"" {  } { { "SYNC.vhd" "C3" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/SYNC.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538685050439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_reader SYNC:C1\|keyboard_reader:C4 " "Elaborating entity \"keyboard_reader\" for hierarchy \"SYNC:C1\|keyboard_reader:C4\"" {  } { { "SYNC.vhd" "C4" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/SYNC.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538685050443 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter keyboard_reader.vhd(30) " "VHDL Process Statement warning at keyboard_reader.vhd(30): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_reader.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/keyboard_reader.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538685050444 "|vga|SYNC:C1|keyboard_reader:C4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter keyboard_reader.vhd(34) " "VHDL Process Statement warning at keyboard_reader.vhd(34): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_reader.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/keyboard_reader.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538685050444 "|vga|SYNC:C1|keyboard_reader:C4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_vector keyboard_reader.vhd(34) " "VHDL Process Statement warning at keyboard_reader.vhd(34): signal \"data_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "keyboard_reader.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/keyboard_reader.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1538685050444 "|vga|SYNC:C1|keyboard_reader:C4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:C2 " "Elaborating entity \"PLL\" for hierarchy \"PLL:C2\"" {  } { { "VGA.vhd" "C2" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/VGA.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538685050450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0 PLL:C2\|PLL_altpll_0:altpll_0 " "Elaborating entity \"PLL_altpll_0\" for hierarchy \"PLL:C2\|PLL_altpll_0:altpll_0\"" {  } { { "db/ip/pll/pll.v" "altpll_0" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/db/ip/pll/pll.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538685050455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_stdsync_sv6 PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"PLL_altpll_0_stdsync_sv6\" for hierarchy \"PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "stdsync2" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/db/ip/pll/submodules/pll_altpll_0.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538685050460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_dffpipe_l2c PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"PLL_altpll_0_dffpipe_l2c\" for hierarchy \"PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_stdsync_sv6:stdsync2\|PLL_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "dffpipe3" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/db/ip/pll/submodules/pll_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538685050464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll_0_altpll_tc42 PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_tc42:sd1 " "Elaborating entity \"PLL_altpll_0_altpll_tc42\" for hierarchy \"PLL:C2\|PLL_altpll_0:altpll_0\|PLL_altpll_0_altpll_tc42:sd1\"" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "sd1" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/db/ip/pll/submodules/pll_altpll_0.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538685050468 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SYNC:C1\|fontROM:C3\|ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SYNC:C1\|fontROM:C3\|ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538685050767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538685050767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538685050767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538685050767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538685050767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538685050767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538685050767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538685050767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538685050767 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/vga.ram0_fontROM_16852496.hdl.mif " "Parameter INIT_FILE set to db/vga.ram0_fontROM_16852496.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1538685050767 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1538685050767 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1538685050767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SYNC:C1\|fontROM:C3\|altsyncram:ROM_rtl_0 " "Elaborated megafunction instantiation \"SYNC:C1\|fontROM:C3\|altsyncram:ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538685050920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SYNC:C1\|fontROM:C3\|altsyncram:ROM_rtl_0 " "Instantiated megafunction \"SYNC:C1\|fontROM:C3\|altsyncram:ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538685050920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538685050920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538685050920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538685050920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538685050920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538685050920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538685050920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538685050920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538685050920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/vga.ram0_fontROM_16852496.hdl.mif " "Parameter \"INIT_FILE\" = \"db/vga.ram0_fontROM_16852496.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1538685050920 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1538685050920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dg61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dg61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dg61 " "Found entity 1: altsyncram_dg61" {  } { { "db/altsyncram_dg61.tdf" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/db/altsyncram_dg61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538685051007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685051007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538685051424 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "SYNC:C1\|fontROM:C3\|altsyncram:ROM_rtl_0\|altsyncram_dg61:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"SYNC:C1\|fontROM:C3\|altsyncram:ROM_rtl_0\|altsyncram_dg61:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_dg61.tdf" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/db/altsyncram_dg61.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "SYNC.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/SYNC.vhd" 51 0 0 } } { "VGA.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/VGA.vhd" 48 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538685051793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538685051984 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538685051984 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEYB_CLOCK " "No output dependent on input pin \"KEYB_CLOCK\"" {  } { { "VGA.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/VGA.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538685052142 "|VGA|KEYB_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEYDATA " "No output dependent on input pin \"KEYDATA\"" {  } { { "VGA.vhd" "" { Text "C:/Users/Estudiante/Desktop/Lab3-20181004T194747Z-001/Lab3/VGA.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538685052142 "|VGA|KEYDATA"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538685052142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538685052142 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538685052142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538685052142 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1538685052142 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1538685052142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538685052142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538685052171 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 04 15:30:52 2018 " "Processing ended: Thu Oct 04 15:30:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538685052171 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538685052171 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538685052171 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538685052171 ""}
