// Note the Verilog-1995 module declaration syntax here:
module top_module(clk, reset, in, out);
    input clk;
    input reset;    // Synchronous reset to state B
    input in;
    output out;//  
    reg out;

    // Fill in state name declarations
    parameter A=1'b1, B=1'b0;
    reg present_state, next_state;

    always @(posedge clk) begin
        if (reset) begin  
            // Fill in reset logic
            present_state <= B;
        end else begin
            // State flip-flops
            present_state <= next_state;   

            
        end
    end
    always @(*) begin
        next_state = present_state; 
        out = 0;//需要有默认值，避免综合出latch
        case (present_state)
                // Fill in output logic
                A: out = 0;
                B: out = 1;
                default: out = 0;
        endcase

        case (present_state)
                // Fill in state transition logic
                A: 
                    if(in == 1)begin
                        next_state = A;
                    end 
                    else if(in == 0)begin
                        next_state = B;
                    end
                B:  
                    if(in == 1)begin
                        next_state = B;
                    end 
                    else if(in == 0)begin
                        next_state = A;
                    end
                default: next_state = 0;
        endcase

    end

endmodule
