****************************************
Report : Averaged Power
Design : top
Version: T-2022.03-SP5
Date   : Fri Dec  8 20:42:16 2023
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           1.460e-03 8.508e-06    0.0302    0.0317 (100.00%) 
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 8.508e-06   ( 0.03%)
  Cell Internal Power  = 1.460e-03   ( 4.61%)
  Cell Leakage Power   =    0.0302   (95.37%)
                         ---------
Total Power            =    0.0317  (100.00%)

1
