[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/CastToParam/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 88
LIB: work
FILE: ${SURELOG_DIR}/tests/CastToParam/dut.sv
n<> u<87> t<Top_level_rule> c<1> l<1:1> el<12:1>
  n<> u<1> t<Null_rule> p<87> s<86> l<1:1>
  n<> u<86> t<Source_text> p<87> c<85> l<1:1> el<11:10>
    n<> u<85> t<Description> p<86> c<84> l<1:1> el<11:10>
      n<> u<84> t<Module_declaration> p<85> c<37> l<1:1> el<11:10>
        n<> u<37> t<Module_nonansi_header> p<84> c<2> s<82> l<1:1> el<6:3>
          n<module> u<2> t<Module_keyword> p<37> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<37> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<37> s<35> l<1:12> el<1:12>
          n<> u<35> t<Parameter_port_list> p<37> c<19> s<36> l<1:12> el<4:2>
            n<> u<19> t<Parameter_port_declaration> p<35> c<18> s<34> l<2:4> el<2:36>
              n<> u<18> t<Parameter_declaration> p<19> c<8> l<2:4> el<2:36>
                n<> u<8> t<Data_type_or_implicit> p<18> c<7> s<17> l<2:14> el<2:26>
                  n<> u<7> t<Data_type> p<8> c<5> l<2:14> el<2:26>
                    n<> u<5> t<IntegerAtomType_Int> p<7> s<6> l<2:14> el<2:17>
                    n<> u<6> t<Signing_Unsigned> p<7> l<2:18> el<2:26>
                n<> u<17> t<Param_assignment_list> p<18> c<16> l<2:27> el<2:36>
                  n<> u<16> t<Param_assignment> p<17> c<9> l<2:27> el<2:36>
                    n<Depth> u<9> t<STRING_CONST> p<16> s<15> l<2:27> el<2:32>
                    n<> u<15> t<Constant_param_expression> p<16> c<14> l<2:35> el<2:36>
                      n<> u<14> t<Constant_mintypmax_expression> p<15> c<13> l<2:35> el<2:36>
                        n<> u<13> t<Constant_expression> p<14> c<12> l<2:35> el<2:36>
                          n<> u<12> t<Constant_primary> p<13> c<11> l<2:35> el<2:36>
                            n<> u<11> t<Primary_literal> p<12> c<10> l<2:35> el<2:36>
                              n<3> u<10> t<INT_CONST> p<11> l<2:35> el<2:36>
            n<> u<34> t<Parameter_port_declaration> p<35> c<33> l<3:4> el<3:41>
              n<> u<33> t<Parameter_declaration> p<34> c<23> l<3:4> el<3:41>
                n<> u<23> t<Data_type_or_implicit> p<33> c<22> s<32> l<3:14> el<3:26>
                  n<> u<22> t<Data_type> p<23> c<20> l<3:14> el<3:26>
                    n<> u<20> t<IntegerAtomType_Int> p<22> s<21> l<3:14> el<3:17>
                    n<> u<21> t<Signing_Unsigned> p<22> l<3:18> el<3:26>
                n<> u<32> t<Param_assignment_list> p<33> c<31> l<3:27> el<3:41>
                  n<> u<31> t<Param_assignment> p<32> c<24> l<3:27> el<3:41>
                    n<PTR_WIDTH> u<24> t<STRING_CONST> p<31> s<30> l<3:27> el<3:36>
                    n<> u<30> t<Constant_param_expression> p<31> c<29> l<3:39> el<3:41>
                      n<> u<29> t<Constant_mintypmax_expression> p<30> c<28> l<3:39> el<3:41>
                        n<> u<28> t<Constant_expression> p<29> c<27> l<3:39> el<3:41>
                          n<> u<27> t<Constant_primary> p<28> c<26> l<3:39> el<3:41>
                            n<> u<26> t<Primary_literal> p<27> c<25> l<3:39> el<3:41>
                              n<15> u<25> t<INT_CONST> p<26> l<3:39> el<3:41>
          n<> u<36> t<Port_list> p<37> l<4:2> el<6:2>
        n<> u<82> t<Module_item> p<84> c<81> s<83> l<8:4> el<10:15>
          n<> u<81> t<Non_port_module_item> p<82> c<80> l<8:4> el<10:15>
            n<> u<80> t<Module_or_generate_item> p<81> c<79> l<8:4> el<10:15>
              n<> u<79> t<Module_common_item> p<80> c<78> l<8:4> el<10:15>
                n<> u<78> t<Module_or_generate_item_declaration> p<79> c<77> l<8:4> el<10:15>
                  n<> u<77> t<Package_or_generate_item_declaration> p<78> c<76> l<8:4> el<10:15>
                    n<> u<76> t<Function_declaration> p<77> c<38> l<8:4> el<10:15>
                      n<> u<38> t<Lifetime_Automatic> p<76> s<75> l<8:13> el<8:22>
                      n<> u<75> t<Function_body_declaration> p<76> c<55> l<8:23> el<10:15>
                        n<> u<55> t<Function_data_type_or_implicit> p<75> c<54> s<56> l<8:23> el<8:38>
                          n<> u<54> t<Packed_dimension> p<55> c<53> l<8:23> el<8:38>
                            n<> u<53> t<Constant_range> p<54> c<48> l<8:24> el<8:37>
                              n<> u<48> t<Constant_expression> p<53> c<42> s<52> l<8:24> el<8:35>
                                n<> u<42> t<Constant_expression> p<48> c<41> s<47> l<8:24> el<8:33>
                                  n<> u<41> t<Constant_primary> p<42> c<40> l<8:24> el<8:33>
                                    n<> u<40> t<Primary_literal> p<41> c<39> l<8:24> el<8:33>
                                      n<PTR_WIDTH> u<39> t<STRING_CONST> p<40> l<8:24> el<8:33>
                                n<> u<47> t<BinOp_Minus> p<48> s<46> l<8:33> el<8:34>
                                n<> u<46> t<Constant_expression> p<48> c<45> l<8:34> el<8:35>
                                  n<> u<45> t<Constant_primary> p<46> c<44> l<8:34> el<8:35>
                                    n<> u<44> t<Primary_literal> p<45> c<43> l<8:34> el<8:35>
                                      n<1> u<43> t<INT_CONST> p<44> l<8:34> el<8:35>
                              n<> u<52> t<Constant_expression> p<53> c<51> l<8:36> el<8:37>
                                n<> u<51> t<Constant_primary> p<52> c<50> l<8:36> el<8:37>
                                  n<> u<50> t<Primary_literal> p<51> c<49> l<8:36> el<8:37>
                                    n<0> u<49> t<INT_CONST> p<50> l<8:36> el<8:37>
                        n<get_casted_depth> u<56> t<STRING_CONST> p<75> s<73> l<8:39> el<8:55>
                        n<> u<73> t<Function_statement_or_null> p<75> c<72> s<74> l<9:7> el<9:34>
                          n<> u<72> t<Statement> p<73> c<71> l<9:7> el<9:34>
                            n<> u<71> t<Statement_item> p<72> c<70> l<9:7> el<9:34>
                              n<> u<70> t<Jump_statement> p<71> c<69> l<9:7> el<9:34>
                                n<> u<69> t<RETURN> p<70> s<68> l<9:7> el<9:13>
                                n<> u<68> t<Expression> p<70> c<67> l<9:14> el<9:33>
                                  n<> u<67> t<Primary> p<68> c<66> l<9:14> el<9:33>
                                    n<> u<66> t<Cast> p<67> c<61> l<9:14> el<9:33>
                                      n<> u<61> t<Casting_type> p<66> c<60> s<65> l<9:14> el<9:25>
                                        n<> u<60> t<Constant_expression> p<61> c<59> l<9:15> el<9:24>
                                          n<> u<59> t<Constant_primary> p<60> c<58> l<9:15> el<9:24>
                                            n<> u<58> t<Primary_literal> p<59> c<57> l<9:15> el<9:24>
                                              n<PTR_WIDTH> u<57> t<STRING_CONST> p<58> l<9:15> el<9:24>
                                      n<> u<65> t<Expression> p<66> c<64> l<9:27> el<9:32>
                                        n<> u<64> t<Primary> p<65> c<63> l<9:27> el<9:32>
                                          n<> u<63> t<Primary_literal> p<64> c<62> l<9:27> el<9:32>
                                            n<Depth> u<62> t<STRING_CONST> p<63> l<9:27> el<9:32>
                        n<> u<74> t<ENDFUNCTION> p<75> l<10:4> el<10:15>
        n<> u<83> t<ENDMODULE> p<84> l<11:1> el<11:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/CastToParam/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/CastToParam/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               4
Design                                                 1
Function                                               1
IntTypespec                                            2
LogicTypespec                                          1
Module                                                 1
Operation                                              2
ParamAssign                                            2
Parameter                                              2
Range                                                  1
RefObj                                                 2
RefTypespec                                            3
ReturnStmt                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/CastToParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CastToParam/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.Depth), line:2:27, endln:2:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CastToParam/dut.sv, line:1:1, endln:11:10
    |UINT:3
    |vpiTypespec:
    \_RefTypespec: (work@top.Depth), line:2:14, endln:2:26
      |vpiParent:
      \_Parameter: (work@top.Depth), line:2:27, endln:2:36
      |vpiFullName:work@top.Depth
      |vpiActual:
      \_IntTypespec: 
    |vpiName:Depth
    |vpiFullName:work@top.Depth
  |vpiParameter:
  \_Parameter: (work@top.PTR_WIDTH), line:3:27, endln:3:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CastToParam/dut.sv, line:1:1, endln:11:10
    |UINT:15
    |vpiTypespec:
    \_RefTypespec: (work@top.PTR_WIDTH), line:3:14, endln:3:26
      |vpiParent:
      \_Parameter: (work@top.PTR_WIDTH), line:3:27, endln:3:41
      |vpiFullName:work@top.PTR_WIDTH
      |vpiActual:
      \_IntTypespec: 
    |vpiName:PTR_WIDTH
    |vpiFullName:work@top.PTR_WIDTH
  |vpiParamAssign:
  \_ParamAssign: , line:2:27, endln:2:36
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CastToParam/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:2:35, endln:2:36
      |vpiParent:
      \_ParamAssign: , line:2:27, endln:2:36
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.Depth), line:2:27, endln:2:36
  |vpiParamAssign:
  \_ParamAssign: , line:3:27, endln:3:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CastToParam/dut.sv, line:1:1, endln:11:10
    |vpiRhs:
    \_Constant: , line:3:39, endln:3:41
      |vpiParent:
      \_ParamAssign: , line:3:27, endln:3:41
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.PTR_WIDTH), line:3:27, endln:3:41
  |vpiInternalScope:
  \_Function: (work@top.get_casted_depth), line:8:4, endln:10:15
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CastToParam/dut.sv, line:1:1, endln:11:10
    |vpiName:get_casted_depth
    |vpiFullName:work@top.get_casted_depth
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Function: (work@top.get_casted_depth), line:8:4, endln:10:15
      |vpiRange:
      \_Range: , line:8:23, endln:8:38
        |vpiParent:
        \_LogicTypespec: 
        |vpiLeftRange:
        \_Operation: , line:8:24, endln:8:35
          |vpiParent:
          \_Range: , line:8:23, endln:8:38
          |vpiOpType:11
          |vpiOperand:
          \_RefObj: (work@top.get_casted_depth.PTR_WIDTH), line:8:24, endln:8:33
            |vpiParent:
            \_Operation: , line:8:24, endln:8:35
            |vpiName:PTR_WIDTH
            |vpiFullName:work@top.get_casted_depth.PTR_WIDTH
            |vpiActual:
            \_Parameter: (work@top.PTR_WIDTH), line:3:27, endln:3:41
          |vpiOperand:
          \_Constant: , line:8:34, endln:8:35
            |vpiParent:
            \_Operation: , line:8:24, endln:8:35
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:8:36, endln:8:37
          |vpiParent:
          \_Range: , line:8:23, endln:8:38
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_RefTypespec: (work@top.get_casted_depth), line:8:23, endln:8:38
      |vpiParent:
      \_Function: (work@top.get_casted_depth), line:8:4, endln:10:15
      |vpiFullName:work@top.get_casted_depth
      |vpiActual:
      \_LogicTypespec: 
    |vpiStmt:
    \_ReturnStmt: , line:9:7, endln:9:33
      |vpiParent:
      \_Function: (work@top.get_casted_depth), line:8:4, endln:10:15
      |vpiCondition:
      \_Operation: , line:9:14, endln:9:33
        |vpiParent:
        \_ReturnStmt: , line:9:7, endln:9:33
        |vpiOpType:67
        |vpiOperand:
        \_RefObj: (work@top.get_casted_depth.Depth), line:9:27, endln:9:32
          |vpiParent:
          \_Operation: , line:9:14, endln:9:33
          |vpiName:Depth
          |vpiFullName:work@top.get_casted_depth.Depth
          |vpiActual:
          \_Parameter: (work@top.Depth), line:2:27, endln:2:36
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CastToParam/dut.sv, line:1:1, endln:11:10
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/CastToParam/dut.sv, line:1:1, endln:11:10
  |vpiImportTypespec:
  \_Function: (work@top.get_casted_depth), line:8:4, endln:10:15
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_Function: (work@top.get_casted_depth), line:8:4, endln:10:15
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
