

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ccc09f1cf63a6cc8b61cc8f41f59ef817e0fb5a2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.2472MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        2 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     2 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
72e5a32475241374c872e6cbf8abd152  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_0KsXRN
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Rys7cj"
Running: cat _ptx_Rys7cj | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_TPuiyO
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_TPuiyO --output-file  /dev/null 2> _ptx_Rys7cjinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Rys7cj _ptx2_TPuiyO _ptx_Rys7cjinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 319780
gpu_sim_insn = 30888000
gpu_ipc =      96.5914
gpu_tot_sim_cycle = 541930
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =      56.9963
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 1848
gpu_stall_icnt2sh    = 67451
partiton_reqs_in_parallel = 7033312
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9942
partiton_level_parallism_total  =      12.9783
partiton_reqs_in_parallel_util = 7033312
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 319780
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9942
partiton_level_parallism_util_total  =      21.9942
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.2305 GB/Sec
L2_BW_total  =       9.5772 GB/Sec
gpu_total_sim_rate=35060

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 638886
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1081, 858, 931, 858, 1011, 860, 934, 867, 1082, 858, 931, 856, 1010, 856, 936, 860, 1084, 857, 933, 859, 1010, 859, 940, 863, 904, 717, 778, 715, 843, 716, 783, 718, 902, 714, 778, 714, 844, 712, 784, 719, 724, 574, 623, 574, 675, 574, 628, 576, 722, 572, 622, 572, 674, 571, 626, 574, 721, 569, 621, 570, 673, 569, 628, 573, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 47757
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37375
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5496
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54592	W0_Idle:1335478	W0_Scoreboard:15461950	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 135001 
averagemflatency = 10075 
max_icnt2mem_latency = 134609 
max_icnt2sh_latency = 541929 
mrq_lat_table:6232 	379 	738 	2347 	2145 	2020 	2036 	1590 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24479 	14956 	540 	155 	1294 	0 	2833 	2539 	6489 	0 	1305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8129 	16031 	1451 	61 	13738 	733 	0 	0 	291 	1158 	0 	2833 	4618 	4410 	0 	1305 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5330 	12877 	8479 	887 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1984 	21224 	3792 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	11 	1 	1 	6 	0 	5 	8 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16       102       102       119       112        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        85        85        98       105        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16       102        85        87       102        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        85        86        96        87        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        85        85       104        77        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16       102       102        79       103        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16       102       102       103        84        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16       102       102       103       104        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16       102       102        95        71        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16       102       102        98        87        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16       102       102        95        79        16        16 
maximum service time to same row:
dram[0]:    139516    139496    111850    111850    111835    111842     67035     67041    121195    121243    140678    140320    139017    138914    139775    139776 
dram[1]:    139542    139537    111851    111850    111843    111839     67042     67039    121328    121247    140541    140588    138926    138892    139763    139763 
dram[2]:    139545    139576    111848    111849    111839    111837     67040     67238    121249    121245    140605    140241    138803    138886    139760    139759 
dram[3]:    139557    139556    111843    111852    111845    111847     67157     64109    121342    121340    140412    140271    138791    138879    139723    139800 
dram[4]:    139595    139556    111850    111851    111851    111835     64116     64112    121349    134813    140212    140544    138914    138870    139802    139783 
dram[5]:    139537    139536    111853    111849    111848    111847     64063     64085    134876    134820    140331    140696    138855    138730    139783    139779 
dram[6]:    139543    139542    111851    111850    111846    111845     64040     64070    134818    134710    140861    140863    138884    138891    139780    139786 
dram[7]:    139561    139665    111849    111851    111848    111865     64051     64048    134760    134660    140739    140489    138890    138879    139785    139799 
dram[8]:    139610    139610    111850    111856    111865    111868     63938     67029    134652    134653    140727    140642    138698    138879    139771    139779 
dram[9]:    139514    139518    111857    111855    111858    111847     67035     67036    121302    121197    140465    140629    139036    138822    139721    139717 
dram[10]:    139517    139519    111856    111854    111843    111836     67041     67042    121198    121260    140517    140638    138945    138880    139727    139724 
average row accesses per activate:
dram[0]: 13.500000 13.250000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000  8.142858  8.142858 38.428570 39.285713 39.833332 36.500000 16.000000 16.000000 
dram[1]: 13.250000 13.250000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000  8.142858  8.000000 36.857143 36.571430 34.166668 35.333332 16.000000 16.000000 
dram[2]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000  8.000000  8.000000 40.000000 38.142857 21.100000 34.833332 16.000000 16.000000 
dram[3]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000  8.000000  8.000000 37.428570 39.142857 26.500000 25.375000 16.000000 16.000000 
dram[4]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000  8.000000 11.200000 36.000000 36.000000 35.166668 24.125000 13.000000 13.000000 
dram[5]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000 11.200000 11.200000 39.714287 42.142857 32.500000 36.500000 13.000000 13.000000 
dram[6]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000 11.200000  8.000000 40.857143 42.000000 36.500000 33.333332 13.000000 13.000000 
dram[7]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000  8.000000  8.000000 42.571430 42.428570 39.166668 39.166668 16.000000 16.000000 
dram[8]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000  8.000000  8.000000 39.571430 41.285713 36.500000 33.833332 16.000000 16.000000 
dram[9]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000  8.000000  8.000000 40.714287 42.000000 37.000000 35.166668 16.000000 16.000000 
dram[10]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000  8.000000  8.000000 43.000000 37.428570 36.500000 33.833332 16.000000 16.000000 
average row locality = 18145/954 = 19.019917
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        53        48        48        49        49        64        64        57        57        76        76        76        75        64        64 
dram[1]:        53        53        48        48        49        49        64        64        57        56        76        76        75        75        64        64 
dram[2]:        52        52        48        48        49        49        64        64        56        56        76        76        75        75        64        64 
dram[3]:        52        52        48        48        49        49        64        64        56        56        76        76        75        75        64        64 
dram[4]:        52        52        48        48        49        49        64        64        56        56        76        76        75        75        65        65 
dram[5]:        52        52        48        48        49        49        64        64        56        56        78        78        75        75        65        65 
dram[6]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        65        65 
dram[7]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
dram[8]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
dram[9]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
dram[10]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
total reads: 10697
bank skew: 78/48 = 1.62
chip skew: 976/968 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0       193       199       163       144         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0       182       180       130       137         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0       204       191       136       134         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0       186       198       137       128         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0       176       176       136       118         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       200       217       120       144         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0       208       216       144       125         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0       220       219       160       160         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0       199       211       144       128         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0       207       216       147       136         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0       223       184       144       128         0         0 
total reads: 7448
min_bank_accesses = 0!
chip skew: 759/606 = 1.25
average mf latency per bank:
dram[0]:      26245     26645     64733     64830     53340     52583     34822     35367     55570     58003     26833     26124     15283     15648     24937     24982
dram[1]:      27766     28111     66047     66167     53337     52611     33322     31887     55785     56730     27792     28033     16653     16132     24921     25319
dram[2]:      29817     29535     64729     64813     52530     52586     32851     32902     56656     56545     25468     26823     17097     17913     25264     25012
dram[3]:      29498     28329     64720     64813     52488     54655     33332     32333     63141     61057     26269     25105     16836     17546     24934     24963
dram[4]:      29045     30305     64729     64838     53847     52593     31743     32843     60658     60438     27246     27312     16969     18487     24541     25089
dram[5]:      30121     30166     64737     64821     52531     52594     33708     33760     60409     61059     26912     25848     18925     16330     25046     24586
dram[6]:      28900     28950     64725     65641     52490     51890     33675     33781     58569     60534     26081     24936     16276     17852     24025     23584
dram[7]:      30241     30270     65548     64819     52596     52621     29934     29881     60394     60439     24596     24706     15223     15244     24420     24459
dram[8]:      30208     30204     64704     64822     52588     52650     30756     30911     60282     58035     26609     25572     16528     17734     23908     23984
dram[9]:      30162     29038     64729     66141     52609     53421     31349     30452     61621     61657     25619     24307     14981     15825     23914     24469
dram[10]:      29304     30563     66042     64821     52598     52617     29999     30965     61558     61664     23928     27519     15165     16475     24753     24312
maximum mf latency per bank:
dram[0]:      63758     63772     63703     63787     63509     63591     63266     63289    134836    134910    134856    134957    132158    132183     33248     33283
dram[1]:      63770     63781     63709     63806     63502     63626     63270     63180    134855    134907    134850    134948    132109    132164     33229     33289
dram[2]:      63765     63781     63714     63733     63494     63559     63219     63249    134846    134885    134849    135001    132133    132212     33242     33297
dram[3]:      63759     63772     63668     63764     63500     63608     63291     63172    134859    134914    134825    134903    132122    132142     33205     33221
dram[4]:      63763     63798     63699     63759     63511     63578     63308     63274    134861    134918    134828    134874    132113    132194     33226     33217
dram[5]:      63789     63791     63676     63756     63500     63589     63293     63294    134847    134881    134832    134894    132161    132195     33211     33264
dram[6]:      63780     63782     63694     63753     63526     63594     63290     63307    134850    134886    134808    134885    132168    132219     33208     33277
dram[7]:      63771     63783     63658     63744     63514     63601     63302     63322    134828    134888    134837    134910    132170    132165     33194     33231
dram[8]:      63784     63771     63673     63766     63519     63598     63280     63215    134849    134877    134813    134871    132110    132186     33202     33288
dram[9]:      63717     63730     63682     63767     63529     63594     63255     63216    134833    134877    134785    134876    132124    132153     33200     33235
dram[10]:      63721     63752     63693     63792     63523     63579     63235     63231    134833    134927    134813    134926    132146    132123     33231     33308
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589030 n_act=87 n_pre=71 n_req=1673 n_rd=3896 n_write=699 bw_util=0.01548
n_activity=12670 dram_eff=0.7253
bk0: 216a 593215i bk1: 212a 592911i bk2: 192a 593102i bk3: 192a 592745i bk4: 196a 592651i bk5: 196a 592375i bk6: 256a 592511i bk7: 256a 592249i bk8: 228a 592798i bk9: 228a 592355i bk10: 304a 591300i bk11: 304a 590730i bk12: 304a 591041i bk13: 300a 590658i bk14: 256a 592254i bk15: 256a 591872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246191
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589114 n_act=86 n_pre=70 n_req=1600 n_rd=3884 n_write=629 bw_util=0.0152
n_activity=12444 dram_eff=0.7253
bk0: 212a 593212i bk1: 212a 592844i bk2: 192a 593087i bk3: 192a 592739i bk4: 196a 592653i bk5: 196a 592362i bk6: 256a 592564i bk7: 256a 592418i bk8: 228a 592820i bk9: 224a 592375i bk10: 304a 591444i bk11: 304a 590839i bk12: 300a 591248i bk13: 300a 590672i bk14: 256a 592252i bk15: 256a 591876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231741
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589082 n_act=90 n_pre=74 n_req=1633 n_rd=3872 n_write=665 bw_util=0.01528
n_activity=12549 dram_eff=0.7231
bk0: 208a 593227i bk1: 208a 592981i bk2: 192a 593103i bk3: 192a 592781i bk4: 196a 592666i bk5: 196a 592405i bk6: 256a 592602i bk7: 256a 592350i bk8: 224a 592780i bk9: 224a 592384i bk10: 304a 591283i bk11: 304a 590698i bk12: 300a 590770i bk13: 300a 590670i bk14: 256a 592182i bk15: 256a 591852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.236174
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589098 n_act=90 n_pre=74 n_req=1617 n_rd=3872 n_write=649 bw_util=0.01523
n_activity=12399 dram_eff=0.7293
bk0: 208a 593189i bk1: 208a 592835i bk2: 192a 593069i bk3: 192a 592717i bk4: 196a 592673i bk5: 196a 592392i bk6: 256a 592542i bk7: 256a 592497i bk8: 224a 592820i bk9: 224a 592368i bk10: 304a 591264i bk11: 304a 590699i bk12: 300a 591013i bk13: 300a 590477i bk14: 256a 592232i bk15: 256a 591843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.234267
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589137 n_act=88 n_pre=72 n_req=1576 n_rd=3880 n_write=606 bw_util=0.01511
n_activity=12562 dram_eff=0.7142
bk0: 208a 593222i bk1: 208a 592934i bk2: 192a 593089i bk3: 192a 592736i bk4: 196a 592682i bk5: 196a 592392i bk6: 256a 592677i bk7: 256a 592367i bk8: 224a 592762i bk9: 224a 592400i bk10: 304a 591387i bk11: 304a 590708i bk12: 300a 591063i bk13: 300a 590583i bk14: 260a 592216i bk15: 260a 591948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.232907
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589054 n_act=84 n_pre=68 n_req=1655 n_rd=3896 n_write=681 bw_util=0.01542
n_activity=12556 dram_eff=0.7291
bk0: 208a 593198i bk1: 208a 592852i bk2: 192a 593061i bk3: 192a 592697i bk4: 196a 592613i bk5: 196a 592372i bk6: 256a 592740i bk7: 256a 592453i bk8: 224a 592805i bk9: 224a 592337i bk10: 312a 591143i bk11: 312a 590471i bk12: 300a 591050i bk13: 300a 590524i bk14: 260a 592226i bk15: 260a 591913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243709
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589030 n_act=86 n_pre=70 n_req=1669 n_rd=3904 n_write=693 bw_util=0.01548
n_activity=12668 dram_eff=0.7258
bk0: 208a 593185i bk1: 208a 592843i bk2: 192a 593090i bk3: 192a 592716i bk4: 200a 592638i bk5: 200a 592339i bk6: 256a 592670i bk7: 256a 592358i bk8: 224a 592791i bk9: 224a 592281i bk10: 312a 591225i bk11: 312a 590595i bk12: 300a 591087i bk13: 300a 590779i bk14: 260a 592267i bk15: 260a 591865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.241063
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=588972 n_act=86 n_pre=70 n_req=1733 n_rd=3896 n_write=759 bw_util=0.01568
n_activity=12853 dram_eff=0.7243
bk0: 208a 593227i bk1: 208a 592869i bk2: 192a 593066i bk3: 192a 592700i bk4: 200a 592610i bk5: 200a 592355i bk6: 256a 592696i bk7: 256a 592317i bk8: 224a 592760i bk9: 224a 592344i bk10: 312a 591176i bk11: 312a 590467i bk12: 300a 590894i bk13: 300a 590424i bk14: 256a 592057i bk15: 256a 591812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.244768
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589049 n_act=86 n_pre=70 n_req=1656 n_rd=3896 n_write=682 bw_util=0.01542
n_activity=12382 dram_eff=0.7395
bk0: 208a 593138i bk1: 208a 592842i bk2: 192a 593072i bk3: 192a 592685i bk4: 200a 592601i bk5: 200a 592349i bk6: 256a 592590i bk7: 256a 592235i bk8: 224a 592818i bk9: 224a 592396i bk10: 312a 591167i bk11: 312a 590451i bk12: 300a 590835i bk13: 300a 590574i bk14: 256a 592172i bk15: 256a 591893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245426
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589025 n_act=86 n_pre=70 n_req=1680 n_rd=3896 n_write=706 bw_util=0.0155
n_activity=12550 dram_eff=0.7334
bk0: 208a 593215i bk1: 208a 592904i bk2: 192a 593058i bk3: 192a 592655i bk4: 200a 592593i bk5: 200a 592356i bk6: 256a 592602i bk7: 256a 592274i bk8: 224a 592833i bk9: 224a 592433i bk10: 312a 591150i bk11: 312a 590451i bk12: 300a 590929i bk13: 300a 590625i bk14: 256a 592269i bk15: 256a 591863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.237231
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589052 n_act=86 n_pre=70 n_req=1653 n_rd=3896 n_write=679 bw_util=0.01541
n_activity=12415 dram_eff=0.737
bk0: 208a 593180i bk1: 208a 592896i bk2: 192a 593042i bk3: 192a 592668i bk4: 200a 592584i bk5: 200a 592335i bk6: 256a 592563i bk7: 256a 592289i bk8: 224a 592827i bk9: 224a 592330i bk10: 312a 591053i bk11: 312a 590525i bk12: 300a 590835i bk13: 300a 590511i bk14: 256a 592150i bk15: 256a 591859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.254514

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2516, Miss = 488, Miss_rate = 0.194, Pending_hits = 1095, Reservation_fails = 0
L2_cache_bank[1]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1075, Reservation_fails = 0
L2_cache_bank[2]: Access = 2470, Miss = 486, Miss_rate = 0.197, Pending_hits = 1033, Reservation_fails = 0
L2_cache_bank[3]: Access = 2461, Miss = 485, Miss_rate = 0.197, Pending_hits = 1013, Reservation_fails = 0
L2_cache_bank[4]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1066, Reservation_fails = 0
L2_cache_bank[5]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1060, Reservation_fails = 0
L2_cache_bank[6]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1021, Reservation_fails = 0
L2_cache_bank[7]: Access = 2457, Miss = 484, Miss_rate = 0.197, Pending_hits = 1021, Reservation_fails = 0
L2_cache_bank[8]: Access = 2487, Miss = 485, Miss_rate = 0.195, Pending_hits = 1054, Reservation_fails = 0
L2_cache_bank[9]: Access = 2487, Miss = 485, Miss_rate = 0.195, Pending_hits = 1025, Reservation_fails = 0
L2_cache_bank[10]: Access = 2505, Miss = 487, Miss_rate = 0.194, Pending_hits = 1062, Reservation_fails = 0
L2_cache_bank[11]: Access = 2507, Miss = 487, Miss_rate = 0.194, Pending_hits = 1090, Reservation_fails = 0
L2_cache_bank[12]: Access = 2521, Miss = 488, Miss_rate = 0.194, Pending_hits = 1103, Reservation_fails = 0
L2_cache_bank[13]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1106, Reservation_fails = 0
L2_cache_bank[14]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1089, Reservation_fails = 0
L2_cache_bank[15]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1062, Reservation_fails = 0
L2_cache_bank[16]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1014, Reservation_fails = 0
L2_cache_bank[17]: Access = 2494, Miss = 487, Miss_rate = 0.195, Pending_hits = 1055, Reservation_fails = 0
L2_cache_bank[18]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1058, Reservation_fails = 0
L2_cache_bank[19]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1052, Reservation_fails = 0
L2_cache_bank[20]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1070, Reservation_fails = 0
L2_cache_bank[21]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1031, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 23255
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6885
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.2859
	minimum = 6
	maximum = 203
Network latency average = 14.2567
	minimum = 6
	maximum = 142
Slowest packet = 32311
Flit latency average = 13.6451
	minimum = 6
	maximum = 141
Slowest flit = 64655
Fragmentation average = 0.000867453
	minimum = 0
	maximum = 95
Injected packet rate average = 0.00342474
	minimum = 0.0028895 (at node 26)
	maximum = 0.00394648 (at node 41)
Accepted packet rate average = 0.00342474
	minimum = 0.0028895 (at node 26)
	maximum = 0.00394648 (at node 41)
Injected flit rate average = 0.00721179
	minimum = 0.00597288 (at node 26)
	maximum = 0.00853558 (at node 41)
Accepted flit rate average= 0.00721179
	minimum = 0.00619803 (at node 26)
	maximum = 0.00811654 (at node 41)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2859 (1 samples)
	minimum = 6 (1 samples)
	maximum = 203 (1 samples)
Network latency average = 14.2567 (1 samples)
	minimum = 6 (1 samples)
	maximum = 142 (1 samples)
Flit latency average = 13.6451 (1 samples)
	minimum = 6 (1 samples)
	maximum = 141 (1 samples)
Fragmentation average = 0.000867453 (1 samples)
	minimum = 0 (1 samples)
	maximum = 95 (1 samples)
Injected packet rate average = 0.00342474 (1 samples)
	minimum = 0.0028895 (1 samples)
	maximum = 0.00394648 (1 samples)
Accepted packet rate average = 0.00342474 (1 samples)
	minimum = 0.0028895 (1 samples)
	maximum = 0.00394648 (1 samples)
Injected flit rate average = 0.00721179 (1 samples)
	minimum = 0.00597288 (1 samples)
	maximum = 0.00853558 (1 samples)
Accepted flit rate average = 0.00721179 (1 samples)
	minimum = 0.00619803 (1 samples)
	maximum = 0.00811654 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 41 sec (881 sec)
gpgpu_simulation_rate = 35060 (inst/sec)
gpgpu_simulation_rate = 615 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 605583
gpu_sim_insn = 15552352
gpu_ipc =      25.6816
gpu_tot_sim_cycle = 1538339
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      30.1886
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 81414
gpu_stall_icnt2sh    = 147718
partiton_reqs_in_parallel = 13243260
partiton_reqs_in_parallel_total    = 7033312
partiton_level_parallism =      21.8686
partiton_level_parallism_total  =      13.1808
partiton_reqs_in_parallel_util = 13243260
partiton_reqs_in_parallel_util_total    = 7033312
gpu_sim_cycle_parition_util = 605520
gpu_tot_sim_cycle_parition_util    = 319780
partiton_level_parallism_util =      21.8709
partiton_level_parallism_util_total  =      21.9135
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =      19.9158 GB/Sec
L2_BW_total  =      11.2140 GB/Sec
gpu_total_sim_rate=19009

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6752
	L1I_total_cache_miss_rate = 0.0075
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61418
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 887634
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6752
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61418
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1508, 1285, 1358, 1283, 1437, 1285, 1362, 1291, 1442, 1220, 1290, 1218, 1369, 1221, 1296, 1223, 1442, 1221, 1294, 1220, 1370, 1222, 1302, 1224, 1266, 1081, 1140, 1078, 1205, 1080, 1145, 1082, 1202, 1014, 1079, 1014, 1144, 1013, 1084, 1022, 962, 817, 861, 814, 913, 814, 866, 816, 960, 811, 861, 812, 915, 814, 866, 817, 960, 812, 859, 813, 912, 811, 866, 818, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 2235760
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2059679
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 171195
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3398815	W0_Idle:4910616	W0_Scoreboard:41993422	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 430 
maxdqlatency = 0 
maxmflatency = 225869 
averagemflatency = 6656 
max_icnt2mem_latency = 225551 
max_icnt2sh_latency = 1538338 
mrq_lat_table:18093 	966 	1399 	3691 	5351 	4556 	5126 	4089 	1034 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	84400 	24579 	29259 	7551 	6494 	1518 	6116 	5269 	14623 	59 	1853 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21820 	32021 	17087 	16363 	20625 	1845 	17533 	12967 	6849 	5660 	1419 	6009 	7348 	12544 	59 	1853 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52366 	41387 	22279 	2617 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1984 	21224 	11502 	28292 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	67 	83 	16 	20 	12 	18 	17 	12 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16       102       102       119       112        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        85        85        98       105        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16       102        85        87       102        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        85        86        96        87        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        85        85       104        77        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16       102       102        79       103        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16       102       102       103        84        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16       102       102       103       104        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16       102       102        95        71        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16       102       102        98        87        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16       102       102        95        79        16        16 
maximum service time to same row:
dram[0]:    247141    252365    203120    247867    223000    225263    223872    231402    254710    255222    250269    251995    255057    255057    223874    227917 
dram[1]:    255808    250098    245106    245018    221430    224661    228532    231408    254699    255217    251909    245016    255251    255316    228534    229117 
dram[2]:    251414    253806    247862    173445    221191    223541    227345    229001    251238    255801    257075    248470    255316    255335    227348    229003 
dram[3]:    253799    250881    246745    173433    221839    224667    225004    228502    255288    254723    246743    250276    255271    254601    225006    228505 
dram[4]:    246602    248946    173988    246258    221411    223620    225080    228502    255886    248942    249664    250301    254588    254067    225082    229103 
dram[5]:    254154    251231    247085    246471    222440    222403    228498    225021    256955    256491    247084    246469    254072    253752    223944    225022 
dram[6]:    246681    246615    173373    245618    222450    221900    228499    227373    255858    255284    251734    245616    254301    254297    228455    227375 
dram[7]:    250293    247430    248616    246832    222316    221993    227674    224429    250292    255442    248615    248529    253819    254299    228566    224431 
dram[8]:    254262    247336    246169    173943    222447    222358    231321    225045    251989    255444    246167    245197    254309    253723    231323    225048 
dram[9]:    249927    253176    245116    248519    222365    222373    231315    223866    255274    255275    245113    248518    254293    254354    228581    223868 
dram[10]:    247188    253019    245120    249139    222428    221454    231310    224429    254187    250165    245117    249136    254359    253764    225034    224431 
average row accesses per activate:
dram[0]:  3.603774  3.454545  4.093023  4.292683  3.640000  3.480769  4.813953  4.813953  3.827586  3.964286  7.209677  7.306452  6.359375  6.576271  4.020408  3.716981 
dram[1]:  3.653846  3.937500  3.911111  4.000000  3.549020  3.770833  4.224490  4.224490  4.188679  3.877193  6.455883  6.140845  6.048387  5.772727  3.862745  4.104167 
dram[2]:  3.686275  3.686275  3.744681  4.631579  3.770833  4.113636  4.375000  4.375000  3.793103  4.400000  7.616667  7.193548  5.291667  6.213115  4.500000  3.960000 
dram[3]:  3.547170  3.547170  4.400000  4.400000  3.549020  3.549020  4.565217  4.200000  3.928571  4.313725  6.300000  6.457143  5.291667  5.314286  3.882353  3.735849 
dram[4]:  3.547170  3.481482  4.631579  4.093023  3.500000  3.640000  4.375000  3.962264  4.150943  4.074074  6.646154  6.367647  5.573529  5.260870  4.145833  3.685185 
dram[5]:  3.357143  3.547170  3.744681  3.826087  3.480769  3.351852  3.962264  3.888889  4.150943  4.489796  6.835821  7.406250  5.718750  6.241935  3.372881  3.754717 
dram[6]:  3.357143  3.481482  4.631579  4.190476  3.327273  3.327273  3.962264  4.038462  4.150943  4.000000  7.380952  7.151515  5.691176  5.455883  3.685185  4.326087 
dram[7]:  3.220339  3.916667  3.384615  3.520000  3.285714  3.172414  3.962264  3.962264  4.313725  4.074074  7.212121  7.555555  5.101266  6.281250  3.773585  5.000000 
dram[8]:  3.760000  3.298246  3.520000  4.512821  3.407408  4.000000  4.117647  4.565217  4.583333  4.583333  7.156250  7.800000  5.878788  5.666667  5.128205  4.651163 
dram[9]:  3.241379  3.241379  4.756757  5.500000  4.088889  4.000000  4.468085  4.565217  4.313725  4.400000  8.303572  9.632653  5.600000  5.846154  4.255319  4.400000 
dram[10]:  3.241379  3.357143  4.190476  4.400000  3.978261  4.066667  4.565217  4.468085  4.150943  4.000000  8.709091  8.072727  5.661765  5.676923  4.040816  4.400000 
average row locality = 44305/9401 = 4.712797
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       150       149       144       144       145       145       170       170       185       185       204       204       198       197       160       160 
dram[1]:       149       149       144       144       145       145       170       170       185       184       204       204       197       197       160       160 
dram[2]:       148       148       144       144       145       145       172       172       184       184       204       204       197       197       160       160 
dram[3]:       148       148       144       144       145       145       172       172       184       184       204       204       197       197       160       160 
dram[4]:       148       148       144       144       145       145       172       172       184       184       204       204       197       197       161       161 
dram[5]:       148       148       144       144       145       145       172       172       184       184       206       206       197       197       161       161 
dram[6]:       148       148       144       144       146       146       172       172       184       184       206       206       197       197       161       161 
dram[7]:       149       148       144       144       146       146       172       172       184       184       206       206       197       197       161       161 
dram[8]:       148       148       144       144       146       146       172       172       184       184       206       206       197       197       161       161 
dram[9]:       148       148       144       144       146       146       172       172       184       184       206       206       197       197       161       160 
dram[10]:       148       148       144       144       146       146       172       172       184       184       206       206       195       195       160       160 
total reads: 29831
bank skew: 206/144 = 1.43
chip skew: 2717/2707 = 1.00
number of total write accesses:
dram[0]:        41        41        32        32        37        36        37        37        37        37       243       249       209       191        37        37 
dram[1]:        41        40        32        32        36        36        37        37        37        37       235       232       178       184        37        37 
dram[2]:        40        40        32        32        36        36        38        38        36        36       253       242       184       182        38        38 
dram[3]:        40        40        32        32        36        36        38        38        36        36       237       248       184       175        38        38 
dram[4]:        40        40        32        32        37        37        38        38        36        36       228       229       182       166        38        38 
dram[5]:        40        40        32        32        36        36        38        38        36        36       252       268       169       190        38        38 
dram[6]:        40        40        32        32        37        37        38        38        36        36       259       266       190       174        38        38 
dram[7]:        41        40        32        32        38        38        38        38        36        36       270       270       206       205        39        39 
dram[8]:        40        40        32        32        38        38        38        38        36        36       252       262       191       177        39        39 
dram[9]:        40        40        32        32        38        38        38        38        36        36       259       266       195       183        39        38 
dram[10]:        40        40        32        32        37        37        38        38        36        36       273       238       190       174        38        38 
total reads: 14474
bank skew: 273/32 = 8.53
chip skew: 1398/1247 = 1.12
average mf latency per bank:
dram[0]:      36119     36335     24585     24993     27400     28261     49439     48124     23818     24501     21284     20939     15338     15510     29311     29156
dram[1]:      35957     36287     25083     25110     28457     28304     48624     48298     23833     24047     21566     21766     16078     15905     29963     29774
dram[2]:      36830     37373     24789     24748     28289     28348     48358     48933     24020     23825     20678     21232     16373     16804     29563     29215
dram[3]:      37729     36762     24769     24716     28330     28899     47495     47081     25975     25426     20862     20351     16256     16680     28898     29539
dram[4]:      36530     36965     25134     25127     28511     28236     46940     48240     25219     25178     21379     21394     16466     17080     30019     30135
dram[5]:      37549     37611     25076     25511     28427     28444     48759     47452     25089     25330     21416     20967     17235     16034     29846     29433
dram[6]:      37220     37303     25228     25390     30784     30569     47472     47380     24717     25257     21004     20417     16053     16933     29250     29189
dram[7]:     183628     37153     26112     25400     31269     30728     48728     47702     25971     24744     20548     20366     15930     15583     30942     30179
dram[8]:      37055     37036     25137     24410     29720     29738     47944     46882     24783     24090     21191     20759     16137     16702     29563     29600
dram[9]:      36312     35422     24747     25100     30481     30609     44528     45436     25017     24923     20700     20067     15218     15692     29879     30953
dram[10]:      35455     35765     25058     24644     30686     28267     45367     45860     25157     25175     19910     21510     15459     16112     30609     30508
maximum mf latency per bank:
dram[0]:      63758     63772     63703     63787    222716    224981    225219    224793    134836    134910    134856    134957    132158    132183    120196    120208
dram[1]:      63770     63781     63709     63806    224982    224371    224774    224831    134855    134907    134850    134948    132109    132164    120191    119674
dram[2]:      63765     63781     63714     63733    224385    224114    224797    224850    134846    134885    134849    135001    132133    132212    119654    119666
dram[3]:      63759     63772     63668     63764    224345    224346    225828    225869    134859    134914    134825    134903    132122    132142    119668    119660
dram[4]:      63763     63798     63699     63759    224145    224048    224837    224790    134861    134918    134828    134874    132113    132194    119656    119651
dram[5]:      63789     63791     63676     63756    223279    223290    224748    225242    134847    134881    134832    134894    132161    132195    119659    119455
dram[6]:      63780     63782     63694     63753    224418    224425    225195    225222    134850    134886    134808    134885    132168    132219    120159    120162
dram[7]:      63771     63783     63658     63744    224427    224414    225195    225266    134828    134888    134837    134910    132170    132165    120175    120205
dram[8]:      63784     63771     63673     63766    224427    224436    225304    225355    134849    134877    134813    134871    132110    132186    120170    120215
dram[9]:      63717     63730     63682     63767    223860    223862    225288    225332    134833    134877    134785    134876    132124    132153    120188    120216
dram[10]:      63721     63752     63693     63792    223859    223861    224756    225234    134833    134927    134813    134926    132146    132123    120193    120217
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1718261 n_nop=1702514 n_act=844 n_pre=828 n_req=4043 n_rd=10840 n_write=3235 bw_util=0.01638
n_activity=41670 dram_eff=0.6755
bk0: 600a 1712325i bk1: 596a 1711586i bk2: 576a 1714039i bk3: 576a 1713240i bk4: 580a 1713365i bk5: 580a 1712546i bk6: 680a 1713376i bk7: 680a 1712428i bk8: 740a 1712222i bk9: 740a 1711428i bk10: 816a 1710401i bk11: 816a 1709678i bk12: 792a 1710362i bk13: 788a 1709539i bk14: 640a 1712467i bk15: 640a 1711279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.185443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1718261 n_nop=1702540 n_act=862 n_pre=846 n_req=3975 n_rd=10828 n_write=3185 bw_util=0.01631
n_activity=41545 dram_eff=0.6746
bk0: 596a 1712189i bk1: 596a 1711783i bk2: 576a 1713616i bk3: 576a 1712681i bk4: 580a 1713618i bk5: 580a 1712793i bk6: 680a 1713027i bk7: 680a 1712300i bk8: 740a 1712528i bk9: 736a 1711302i bk10: 816a 1710586i bk11: 816a 1709363i bk12: 788a 1710340i bk13: 788a 1709404i bk14: 640a 1712561i bk15: 640a 1711845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.181176
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1718261 n_nop=1702572 n_act=832 n_pre=816 n_req=4009 n_rd=10832 n_write=3209 bw_util=0.01634
n_activity=41888 dram_eff=0.6704
bk0: 592a 1712736i bk1: 592a 1712164i bk2: 576a 1713275i bk3: 576a 1713002i bk4: 580a 1713335i bk5: 580a 1712435i bk6: 688a 1713395i bk7: 688a 1712365i bk8: 736a 1712057i bk9: 736a 1711922i bk10: 816a 1710711i bk11: 816a 1709539i bk12: 788a 1709661i bk13: 788a 1709691i bk14: 640a 1712419i bk15: 640a 1711756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186663
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1718261 n_nop=1702502 n_act=877 n_pre=861 n_req=3992 n_rd=10832 n_write=3189 bw_util=0.01632
n_activity=41546 dram_eff=0.675
bk0: 592a 1712619i bk1: 592a 1711712i bk2: 576a 1713573i bk3: 576a 1712907i bk4: 580a 1713928i bk5: 580a 1713051i bk6: 688a 1713249i bk7: 688a 1712319i bk8: 736a 1712119i bk9: 736a 1711319i bk10: 816a 1709995i bk11: 816a 1708452i bk12: 788a 1709844i bk13: 788a 1709011i bk14: 640a 1712603i bk15: 640a 1711432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.189128
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1718261 n_nop=1702527 n_act=870 n_pre=854 n_req=3957 n_rd=10840 n_write=3170 bw_util=0.01631
n_activity=41952 dram_eff=0.6679
bk0: 592a 1713077i bk1: 592a 1712442i bk2: 576a 1713813i bk3: 576a 1712671i bk4: 580a 1713298i bk5: 580a 1712403i bk6: 688a 1713014i bk7: 688a 1712124i bk8: 736a 1712660i bk9: 736a 1711614i bk10: 816a 1710485i bk11: 816a 1709376i bk12: 788a 1710291i bk13: 788a 1709436i bk14: 644a 1712454i bk15: 644a 1711588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.187522
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1718261 n_nop=1702416 n_act=886 n_pre=870 n_req=4033 n_rd=10856 n_write=3233 bw_util=0.0164
n_activity=42224 dram_eff=0.6673
bk0: 592a 1712734i bk1: 592a 1711532i bk2: 576a 1713487i bk3: 576a 1712366i bk4: 580a 1713651i bk5: 580a 1712890i bk6: 688a 1713168i bk7: 688a 1712398i bk8: 736a 1712358i bk9: 736a 1711108i bk10: 824a 1710430i bk11: 824a 1709368i bk12: 788a 1710232i bk13: 788a 1709575i bk14: 644a 1712361i bk15: 644a 1711608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.192921
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1718261 n_nop=1702412 n_act=878 n_pre=862 n_req=4047 n_rd=10864 n_write=3245 bw_util=0.01642
n_activity=42309 dram_eff=0.667
bk0: 592a 1712472i bk1: 592a 1711791i bk2: 576a 1713639i bk3: 576a 1712642i bk4: 584a 1713307i bk5: 584a 1712598i bk6: 688a 1712883i bk7: 688a 1711918i bk8: 736a 1712093i bk9: 736a 1711340i bk10: 824a 1710746i bk11: 824a 1709762i bk12: 788a 1710531i bk13: 788a 1709498i bk14: 644a 1712938i bk15: 644a 1712103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.188283
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1718261 n_nop=1702296 n_act=899 n_pre=883 n_req=4115 n_rd=10868 n_write=3315 bw_util=0.01651
n_activity=50474 dram_eff=0.562
bk0: 596a 1713029i bk1: 592a 1713128i bk2: 576a 1713686i bk3: 576a 1713676i bk4: 584a 1713856i bk5: 584a 1713336i bk6: 688a 1713792i bk7: 688a 1712266i bk8: 736a 1712729i bk9: 736a 1712120i bk10: 824a 1710727i bk11: 824a 1709505i bk12: 788a 1710260i bk13: 788a 1709877i bk14: 644a 1712543i bk15: 644a 1712578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.178894
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1718261 n_nop=1702493 n_act=827 n_pre=811 n_req=4044 n_rd=10864 n_write=3266 bw_util=0.01645
n_activity=41803 dram_eff=0.676
bk0: 592a 1712616i bk1: 592a 1711633i bk2: 576a 1713415i bk3: 576a 1712979i bk4: 584a 1713022i bk5: 584a 1712713i bk6: 688a 1712337i bk7: 688a 1711989i bk8: 736a 1712438i bk9: 736a 1711870i bk10: 824a 1710148i bk11: 824a 1709004i bk12: 788a 1709992i bk13: 788a 1709028i bk14: 644a 1712590i bk15: 644a 1711634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.192833
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1718261 n_nop=1702539 n_act=802 n_pre=786 n_req=4063 n_rd=10860 n_write=3274 bw_util=0.01645
n_activity=41566 dram_eff=0.6801
bk0: 592a 1712650i bk1: 592a 1711607i bk2: 576a 1714115i bk3: 576a 1713193i bk4: 584a 1713354i bk5: 584a 1712786i bk6: 688a 1712668i bk7: 688a 1711631i bk8: 736a 1712203i bk9: 736a 1711290i bk10: 824a 1709826i bk11: 824a 1708570i bk12: 788a 1709671i bk13: 788a 1708782i bk14: 644a 1712457i bk15: 640a 1711400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186368
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1718261 n_nop=1702556 n_act=825 n_pre=809 n_req=4027 n_rd=10840 n_write=3231 bw_util=0.01638
n_activity=41382 dram_eff=0.6801
bk0: 592a 1712712i bk1: 592a 1711973i bk2: 576a 1713677i bk3: 576a 1713172i bk4: 584a 1713373i bk5: 584a 1713231i bk6: 688a 1713403i bk7: 688a 1712402i bk8: 736a 1712811i bk9: 736a 1711539i bk10: 824a 1710812i bk11: 824a 1709532i bk12: 780a 1709749i bk13: 780a 1708745i bk14: 640a 1711885i bk15: 640a 1711121i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.189969

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7485, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1491, Reservation_fails = 0
L2_cache_bank[1]: Access = 7444, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1463, Reservation_fails = 0
L2_cache_bank[2]: Access = 7423, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1440, Reservation_fails = 0
L2_cache_bank[3]: Access = 7396, Miss = 1353, Miss_rate = 0.183, Pending_hits = 1413, Reservation_fails = 0
L2_cache_bank[4]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1463, Reservation_fails = 0
L2_cache_bank[5]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[6]: Access = 7399, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1418, Reservation_fails = 0
L2_cache_bank[7]: Access = 7402, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1418, Reservation_fails = 0
L2_cache_bank[8]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1444, Reservation_fails = 0
L2_cache_bank[9]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1428, Reservation_fails = 0
L2_cache_bank[10]: Access = 7450, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[11]: Access = 7447, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1492, Reservation_fails = 0
L2_cache_bank[12]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[13]: Access = 7503, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1489, Reservation_fails = 0
L2_cache_bank[14]: Access = 25505, Miss = 1359, Miss_rate = 0.053, Pending_hits = 1618, Reservation_fails = 0
L2_cache_bank[15]: Access = 7503, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1488, Reservation_fails = 0
L2_cache_bank[16]: Access = 7503, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[17]: Access = 7474, Miss = 1358, Miss_rate = 0.182, Pending_hits = 1446, Reservation_fails = 0
L2_cache_bank[18]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[19]: Access = 7470, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1444, Reservation_fails = 0
L2_cache_bank[20]: Access = 7465, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[21]: Access = 7465, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1427, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 32155
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64392
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25043
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55554
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6885
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 200
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 220.91
	minimum = 6
	maximum = 5481
Network latency average = 124.688
	minimum = 6
	maximum = 3045
Slowest packet = 109976
Flit latency average = 74.9943
	minimum = 6
	maximum = 3045
Slowest flit = 231190
Fragmentation average = 0.0579006
	minimum = 0
	maximum = 970
Injected packet rate average = 0.00420237
	minimum = 0.00352553 (at node 17)
	maximum = 0.0189974 (at node 42)
Accepted packet rate average = 0.00420237
	minimum = 0.00352553 (at node 17)
	maximum = 0.0189974 (at node 42)
Injected flit rate average = 0.00989486
	minimum = 0.00624028 (at node 17)
	maximum = 0.0850636 (at node 42)
Accepted flit rate average= 0.00989486
	minimum = 0.00778507 (at node 31)
	maximum = 0.0227145 (at node 42)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 120.098 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2842 (2 samples)
Network latency average = 69.4726 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1593.5 (2 samples)
Flit latency average = 44.3197 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1593 (2 samples)
Fragmentation average = 0.029384 (2 samples)
	minimum = 0 (2 samples)
	maximum = 532.5 (2 samples)
Injected packet rate average = 0.00381356 (2 samples)
	minimum = 0.00320751 (2 samples)
	maximum = 0.011472 (2 samples)
Accepted packet rate average = 0.00381356 (2 samples)
	minimum = 0.00320751 (2 samples)
	maximum = 0.011472 (2 samples)
Injected flit rate average = 0.00855333 (2 samples)
	minimum = 0.00610658 (2 samples)
	maximum = 0.0467996 (2 samples)
Accepted flit rate average = 0.00855333 (2 samples)
	minimum = 0.00699155 (2 samples)
	maximum = 0.0154155 (2 samples)
Injected packet size average = 2.24287 (2 samples)
Accepted packet size average = 2.24287 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 40 min, 43 sec (2443 sec)
gpgpu_simulation_rate = 19009 (inst/sec)
gpgpu_simulation_rate = 629 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6715 Tlb_hit: 4660 Tlb_miss: 2055 Tlb_hit_rate: 0.693969
Shader1: Tlb_access: 6714 Tlb_hit: 4638 Tlb_miss: 2076 Tlb_hit_rate: 0.690795
Shader2: Tlb_access: 6647 Tlb_hit: 4644 Tlb_miss: 2003 Tlb_hit_rate: 0.698661
Shader3: Tlb_access: 6595 Tlb_hit: 4558 Tlb_miss: 2037 Tlb_hit_rate: 0.691130
Shader4: Tlb_access: 6530 Tlb_hit: 4494 Tlb_miss: 2036 Tlb_hit_rate: 0.688208
Shader5: Tlb_access: 6421 Tlb_hit: 4370 Tlb_miss: 2051 Tlb_hit_rate: 0.680579
Shader6: Tlb_access: 6488 Tlb_hit: 4460 Tlb_miss: 2028 Tlb_hit_rate: 0.687423
Shader7: Tlb_access: 6706 Tlb_hit: 4587 Tlb_miss: 2119 Tlb_hit_rate: 0.684014
Shader8: Tlb_access: 6259 Tlb_hit: 4268 Tlb_miss: 1991 Tlb_hit_rate: 0.681898
Shader9: Tlb_access: 6726 Tlb_hit: 4643 Tlb_miss: 2083 Tlb_hit_rate: 0.690306
Shader10: Tlb_access: 6487 Tlb_hit: 4494 Tlb_miss: 1993 Tlb_hit_rate: 0.692770
Shader11: Tlb_access: 6478 Tlb_hit: 4478 Tlb_miss: 2000 Tlb_hit_rate: 0.691263
Shader12: Tlb_access: 6640 Tlb_hit: 4600 Tlb_miss: 2040 Tlb_hit_rate: 0.692771
Shader13: Tlb_access: 6481 Tlb_hit: 4469 Tlb_miss: 2012 Tlb_hit_rate: 0.689554
Shader14: Tlb_access: 6494 Tlb_hit: 4488 Tlb_miss: 2006 Tlb_hit_rate: 0.691099
Shader15: Tlb_access: 6279 Tlb_hit: 4373 Tlb_miss: 1906 Tlb_hit_rate: 0.696449
Shader16: Tlb_access: 6487 Tlb_hit: 4477 Tlb_miss: 2010 Tlb_hit_rate: 0.690150
Shader17: Tlb_access: 6205 Tlb_hit: 4287 Tlb_miss: 1918 Tlb_hit_rate: 0.690894
Shader18: Tlb_access: 6537 Tlb_hit: 4470 Tlb_miss: 2067 Tlb_hit_rate: 0.683800
Shader19: Tlb_access: 6370 Tlb_hit: 4351 Tlb_miss: 2019 Tlb_hit_rate: 0.683046
Shader20: Tlb_access: 6437 Tlb_hit: 4434 Tlb_miss: 2003 Tlb_hit_rate: 0.688830
Shader21: Tlb_access: 6382 Tlb_hit: 4347 Tlb_miss: 2035 Tlb_hit_rate: 0.681134
Shader22: Tlb_access: 6378 Tlb_hit: 4392 Tlb_miss: 1986 Tlb_hit_rate: 0.688617
Shader23: Tlb_access: 6206 Tlb_hit: 4280 Tlb_miss: 1926 Tlb_hit_rate: 0.689655
Shader24: Tlb_access: 6419 Tlb_hit: 4351 Tlb_miss: 2068 Tlb_hit_rate: 0.677831
Shader25: Tlb_access: 6543 Tlb_hit: 4532 Tlb_miss: 2011 Tlb_hit_rate: 0.692649
Shader26: Tlb_access: 6613 Tlb_hit: 4562 Tlb_miss: 2051 Tlb_hit_rate: 0.689853
Shader27: Tlb_access: 6456 Tlb_hit: 4416 Tlb_miss: 2040 Tlb_hit_rate: 0.684015
Tlb_tot_access: 181693 Tlb_tot_hit: 125123, Tlb_tot_miss: 56570, Tlb_tot_hit_rate: 0.688651
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 198 Tlb_invalidate: 195 Tlb_evict: 0 Tlb_page_evict: 195
Shader1: Tlb_validate: 193 Tlb_invalidate: 190 Tlb_evict: 0 Tlb_page_evict: 190
Shader2: Tlb_validate: 183 Tlb_invalidate: 180 Tlb_evict: 0 Tlb_page_evict: 180
Shader3: Tlb_validate: 190 Tlb_invalidate: 187 Tlb_evict: 0 Tlb_page_evict: 187
Shader4: Tlb_validate: 186 Tlb_invalidate: 183 Tlb_evict: 0 Tlb_page_evict: 183
Shader5: Tlb_validate: 185 Tlb_invalidate: 182 Tlb_evict: 0 Tlb_page_evict: 182
Shader6: Tlb_validate: 196 Tlb_invalidate: 193 Tlb_evict: 0 Tlb_page_evict: 193
Shader7: Tlb_validate: 190 Tlb_invalidate: 187 Tlb_evict: 0 Tlb_page_evict: 187
Shader8: Tlb_validate: 191 Tlb_invalidate: 188 Tlb_evict: 0 Tlb_page_evict: 188
Shader9: Tlb_validate: 204 Tlb_invalidate: 201 Tlb_evict: 0 Tlb_page_evict: 201
Shader10: Tlb_validate: 180 Tlb_invalidate: 177 Tlb_evict: 0 Tlb_page_evict: 177
Shader11: Tlb_validate: 188 Tlb_invalidate: 185 Tlb_evict: 0 Tlb_page_evict: 185
Shader12: Tlb_validate: 192 Tlb_invalidate: 189 Tlb_evict: 0 Tlb_page_evict: 189
Shader13: Tlb_validate: 186 Tlb_invalidate: 183 Tlb_evict: 0 Tlb_page_evict: 183
Shader14: Tlb_validate: 187 Tlb_invalidate: 184 Tlb_evict: 0 Tlb_page_evict: 184
Shader15: Tlb_validate: 188 Tlb_invalidate: 185 Tlb_evict: 0 Tlb_page_evict: 185
Shader16: Tlb_validate: 177 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader17: Tlb_validate: 182 Tlb_invalidate: 179 Tlb_evict: 0 Tlb_page_evict: 179
Shader18: Tlb_validate: 185 Tlb_invalidate: 182 Tlb_evict: 0 Tlb_page_evict: 182
Shader19: Tlb_validate: 191 Tlb_invalidate: 188 Tlb_evict: 0 Tlb_page_evict: 188
Shader20: Tlb_validate: 180 Tlb_invalidate: 177 Tlb_evict: 0 Tlb_page_evict: 177
Shader21: Tlb_validate: 189 Tlb_invalidate: 186 Tlb_evict: 0 Tlb_page_evict: 186
Shader22: Tlb_validate: 184 Tlb_invalidate: 181 Tlb_evict: 0 Tlb_page_evict: 181
Shader23: Tlb_validate: 184 Tlb_invalidate: 181 Tlb_evict: 0 Tlb_page_evict: 181
Shader24: Tlb_validate: 192 Tlb_invalidate: 189 Tlb_evict: 0 Tlb_page_evict: 189
Shader25: Tlb_validate: 184 Tlb_invalidate: 181 Tlb_evict: 0 Tlb_page_evict: 181
Shader26: Tlb_validate: 186 Tlb_invalidate: 183 Tlb_evict: 0 Tlb_page_evict: 183
Shader27: Tlb_validate: 188 Tlb_invalidate: 185 Tlb_evict: 0 Tlb_page_evict: 185
Tlb_tot_valiate: 5259 Tlb_invalidate: 5175, Tlb_tot_evict: 0, Tlb_tot_evict page: 5175
========================================TLB statistics(thrashing)==============================
Shader0: Page: 524928 Trashed: 1 | Total 1
Shader1: Page: 524928 Trashed: 1 | Total 1
Shader2: Page: 524928 Trashed: 1 | Total 1
Shader3: Page: 524928 Trashed: 1 | Total 1
Shader4: Page: 524928 Trashed: 1 | Total 1
Shader5: Page: 524928 Trashed: 1 | Total 1
Shader6: Page: 524928 Trashed: 1 | Total 1
Shader7: Page: 524928 Trashed: 1 | Total 1
Shader8: Page: 524928 Trashed: 1 | Total 1
Shader9: Page: 524928 Trashed: 1 | Total 1
Shader10: Page: 524928 Trashed: 1 | Total 1
Shader11: Page: 524928 Trashed: 1 | Total 1
Shader12: Page: 524928 Trashed: 1 | Total 1
Shader13: Page: 524928 Trashed: 1 | Total 1
Shader14: Page: 524928 Trashed: 1 | Total 1
Shader15: Page: 524928 Trashed: 1 | Total 1
Shader16: Page: 524928 Trashed: 1 | Total 1
Shader17: Page: 524928 Trashed: 1 | Total 1
Shader18: Page: 524928 Trashed: 1 | Total 1
Shader19: Page: 524928 Trashed: 1 | Total 1
Shader20: Page: 524928 Trashed: 1 | Total 1
Shader21: Page: 524928 Trashed: 1 | Total 1
Shader22: Page: 524928 Trashed: 1 | Total 1
Shader23: Page: 524928 Trashed: 1 | Total 1
Shader24: Page: 524928 Trashed: 1 | Total 1
Shader25: Page: 524928 Trashed: 1 | Total 1
Shader26: Page: 524928 Trashed: 1 | Total 1
Shader27: Page: 524928 Trashed: 1 | Total 1
Tlb_tot_thrash: 28
========================================Page fault statistics==============================
Shader0: Page_table_access:2055 Page_hit: 887 Page_miss: 1168 Page_hit_rate: 0.431630
Shader1: Page_table_access:2076 Page_hit: 915 Page_miss: 1161 Page_hit_rate: 0.440751
Shader2: Page_table_access:2003 Page_hit: 826 Page_miss: 1177 Page_hit_rate: 0.412381
Shader3: Page_table_access:2037 Page_hit: 840 Page_miss: 1197 Page_hit_rate: 0.412371
Shader4: Page_table_access:2036 Page_hit: 899 Page_miss: 1137 Page_hit_rate: 0.441552
Shader5: Page_table_access:2051 Page_hit: 998 Page_miss: 1053 Page_hit_rate: 0.486592
Shader6: Page_table_access:2028 Page_hit: 882 Page_miss: 1146 Page_hit_rate: 0.434911
Shader7: Page_table_access:2119 Page_hit: 910 Page_miss: 1209 Page_hit_rate: 0.429448
Shader8: Page_table_access:1991 Page_hit: 842 Page_miss: 1149 Page_hit_rate: 0.422903
Shader9: Page_table_access:2083 Page_hit: 951 Page_miss: 1132 Page_hit_rate: 0.456553
Shader10: Page_table_access:1993 Page_hit: 897 Page_miss: 1096 Page_hit_rate: 0.450075
Shader11: Page_table_access:2000 Page_hit: 823 Page_miss: 1177 Page_hit_rate: 0.411500
Shader12: Page_table_access:2040 Page_hit: 800 Page_miss: 1240 Page_hit_rate: 0.392157
Shader13: Page_table_access:2012 Page_hit: 851 Page_miss: 1161 Page_hit_rate: 0.422962
Shader14: Page_table_access:2006 Page_hit: 913 Page_miss: 1093 Page_hit_rate: 0.455135
Shader15: Page_table_access:1906 Page_hit: 810 Page_miss: 1096 Page_hit_rate: 0.424974
Shader16: Page_table_access:2010 Page_hit: 929 Page_miss: 1081 Page_hit_rate: 0.462189
Shader17: Page_table_access:1918 Page_hit: 852 Page_miss: 1066 Page_hit_rate: 0.444213
Shader18: Page_table_access:2067 Page_hit: 922 Page_miss: 1145 Page_hit_rate: 0.446057
Shader19: Page_table_access:2019 Page_hit: 794 Page_miss: 1225 Page_hit_rate: 0.393264
Shader20: Page_table_access:2003 Page_hit: 851 Page_miss: 1152 Page_hit_rate: 0.424863
Shader21: Page_table_access:2035 Page_hit: 894 Page_miss: 1141 Page_hit_rate: 0.439312
Shader22: Page_table_access:1986 Page_hit: 874 Page_miss: 1112 Page_hit_rate: 0.440081
Shader23: Page_table_access:1926 Page_hit: 822 Page_miss: 1104 Page_hit_rate: 0.426791
Shader24: Page_table_access:2068 Page_hit: 866 Page_miss: 1202 Page_hit_rate: 0.418762
Shader25: Page_table_access:2011 Page_hit: 953 Page_miss: 1058 Page_hit_rate: 0.473894
Shader26: Page_table_access:2051 Page_hit: 915 Page_miss: 1136 Page_hit_rate: 0.446124
Shader27: Page_table_access:2040 Page_hit: 1064 Page_miss: 976 Page_hit_rate: 0.521569
Page_table_tot_access: 56570 Page_tot_hit: 24780, Page_tot_miss 31790, Page_tot_hit_rate: 0.438041 Page_tot_fault: 26 Page_tot_pending: 31764
Total_memory_access_page_fault: 26, Average_latency: 833801.937500
========================================Page thrashing statistics==============================
Page_validate: 1424 Page_evict_dirty: 256 Page_evict_not_dirty: 16
Page: 524928 Thrashed: 1
Page: 524929 Thrashed: 1
Page: 524930 Thrashed: 1
Page: 524931 Thrashed: 1
Page: 524932 Thrashed: 1
Page: 524933 Thrashed: 1
Page: 524934 Thrashed: 1
Page: 524935 Thrashed: 1
Page: 524936 Thrashed: 1
Page: 524937 Thrashed: 1
Page: 524938 Thrashed: 1
Page: 524939 Thrashed: 1
Page: 524940 Thrashed: 1
Page: 524941 Thrashed: 1
Page: 524942 Thrashed: 1
Page: 524943 Thrashed: 1
Page_tot_thrash: 16
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 1.008773
[0-25]: 0.055632, [26-50]: 0.003737, [51-75]: 0.023451, [76-100]: 0.917179
Pcie_write_utilization: 0.974412
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
F:   222150----T:   541930 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(215.921677)
F:   223063----T:   225668 	 St: 80240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: 80241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: 802b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: 802b5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: 802c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   257582 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   257582----T:   273277 	 St: 802d1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   273277----T:   275882 	 St: 808e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275882----T:   284122 	 St: 808e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   284750----T:   287550 	 St: 802f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   287550----T:   317803 	 St: 802f2000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   321710----T:   324315 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   324315----T:   385151 	 St: 80331000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   394033----T:   396638 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   396638----T:   404878 	 St: 80251000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   404878----T:   407483 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   407483----T:   528572 	 St: 803b1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   530774----T:   533379 	 St: 808f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   533379----T:   541619 	 St: 808f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   541930----T:   544535 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   541930----T:   550170 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   552775----T:   555380 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   552775----T:   561015 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   563620----T:   566225 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   563620----T:   579315 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   581920----T:   584525 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   581920----T:   612643 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   615248----T:   617853 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   615248----T:   676084 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:   678689----T:   681294 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   678689----T:   708001 	 St: 0 Sz: 245760 	 Sm: 0 	 T: device_sync(19.792032)
F:   932756----T:  1538339 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(408.901428)
F:   933529----T:   936134 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   936134----T:   944374 	 St: 80281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   944563----T:   947993 	 St: 806c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   947993----T:   954858 	 St: 806c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   954858----T:   957944 	 St: 806d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   957944----T:   965266 	 St: 806d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   965266----T:   969485 	 St: 806e0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   969485----T:   982840 	 St: 806e6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   982840----T:   986270 	 St: 804b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   986270----T:   993135 	 St: 804b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   993135----T:   995740 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   995740----T:  1003980 	 St: 804c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1003980----T:  1006585 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1006585----T:  1022280 	 St: 804d1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1027042----T:  1032116 	 St: 80700000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1032116----T:  1059548 	 St: 80708000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F:  1059548----T:  1062153 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1062153----T:  1092876 	 St: 804f1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1104876----T:  1109095 	 St: 80740000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1109095----T:  1167578 	 St: 80746000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(39.488857)
F:  1167578----T:  1171390 	 St: 80530000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1171390----T:  1230343 	 St: 80535000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:  1264102----T:  1266707 	 St: 807c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1264102----T:  1272804 	 St: 804b0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1272804----T:  1281506 	 St: 806c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1281506----T:  1290208 	 St: 804c0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1290208----T:  1298910 	 St: 806d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1298910----T:  1307612 	 St: 804d0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1307612----T:  1316314 	 St: 804e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1316314----T:  1325016 	 St: 806e0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1325016----T:  1333718 	 St: 806f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1333718----T:  1342420 	 St: 804f0000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1342420----T:  1351122 	 St: 80500000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1351122----T:  1359824 	 St: 80700000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1359824----T:  1368526 	 St: 80710000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1368526----T:  1489615 	 St: 807c1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1368526----T:  1377228 	 St: 80510000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1377229----T:  1385931 	 St: 80280000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1489615----T:  1492220 	 St: 805b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1492220----T:  1500460 	 St: 805b1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1492612----T:  1501314 	 St: 80520000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1500460----T:  1503065 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1503065----T:  1511305 	 St: 80281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1515668----T:  1518273 	 St: 805c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1515668----T:  1524370 	 St: 80720000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1518273----T:  1526513 	 St: 805c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1524371----T:  1533073 	 St: 80730000 Sz: 65536 	 Sm: 0 	 T: write_back(5.875760)
F:  1526513----T:  1530732 	 St: 805d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1530732----T:  1536693 	 St: 805d6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1538339----T:  1540944 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1538339----T:  1546579 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1549184----T:  1551789 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1549184----T:  1557424 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1560029----T:  1562634 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1560029----T:  1575724 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1578329----T:  1580934 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1578329----T:  1609052 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1611657----T:  1614262 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1611657----T:  1672493 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1675098----T:  1677703 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1675098----T:  1723698 	 St: 0 Sz: 413696 	 Sm: 0 	 T: device_sync(32.815666)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 925363(cycle), 624.823120(us)
Tot_kernel_exec_time_and_fault_time: 2658133(cycle), 1794.823120(us)
Tot_memcpy_h2d_time: 749209(cycle), 505.880493(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 749209(cycle), 505.880493(us)
Tot_devicesync_time: 356640(cycle), 240.810257(us)
Tot_writeback_time: 147934(cycle), 99.887917(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 504574(cycle), 340.698181(us)
GPGPU-Sim: *** exit detected ***
