
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	40 0c 00 20 3d 18 00 00 c5 4b 00 00 f5 17 00 00     @.. =....K......
  10:	f5 17 00 00 f5 17 00 00 f5 17 00 00 00 00 00 00     ................
	...
  2c:	81 14 00 00 f5 17 00 00 00 00 00 00 29 14 00 00     ............)...
  3c:	f5 17 00 00                                         ....

00000040 <_irq_vector_table>:
  40:	61 15 00 00 61 15 00 00 61 15 00 00 61 15 00 00     a...a...a...a...
  50:	61 15 00 00 61 15 00 00 61 15 00 00 61 15 00 00     a...a...a...a...
  60:	61 15 00 00 61 15 00 00 61 15 00 00 61 15 00 00     a...a...a...a...
  70:	61 15 00 00 61 15 00 00 61 15 00 00 61 15 00 00     a...a...a...a...
  80:	61 15 00 00 61 15 00 00 61 15 00 00 61 15 00 00     a...a...a...a...
  90:	61 15 00 00 61 15 00 00 61 15 00 00 61 15 00 00     a...a...a...a...
  a0:	61 15 00 00 61 15 00 00 61 15 00 00 61 15 00 00     a...a...a...a...
  b0:	61 15 00 00 61 15 00 00 61 15 00 00 61 15 00 00     a...a...a...a...
  c0:	61 15 00 00 61 15 00 00 61 15 00 00 61 15 00 00     a...a...a...a...
  d0:	61 15 00 00 61 15 00 00 61 15 00 00 61 15 00 00     a...a...a...a...
  e0:	61 15 00 00 61 15 00 00 61 15 00 00 61 15 00 00     a...a...a...a...
  f0:	61 15 00 00 61 15 00 00 61 15 00 00 61 15 00 00     a...a...a...a...

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295
     110:	f04f 30ff 	movne.w	r0, #4294967295
     114:	f000 b80c 	b.w	130 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f808 	bl	134 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__aeabi_idiv0>:
     130:	4770      	bx	lr
     132:	bf00      	nop

00000134 <__udivmoddi4>:
     134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     138:	4607      	mov	r7, r0
     13a:	468c      	mov	ip, r1
     13c:	4608      	mov	r0, r1
     13e:	9e09      	ldr	r6, [sp, #36]	; 0x24
     140:	4615      	mov	r5, r2
     142:	463c      	mov	r4, r7
     144:	4619      	mov	r1, r3
     146:	2b00      	cmp	r3, #0
     148:	f040 80c6 	bne.w	2d8 <CONFIG_FLASH_SIZE+0xd8>
     14c:	4282      	cmp	r2, r0
     14e:	fab2 f782 	clz	r7, r2
     152:	d946      	bls.n	1e2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x75>
     154:	b14f      	cbz	r7, 16a <CONFIG_IDLE_STACK_SIZE+0x2a>
     156:	f1c7 0e20 	rsb	lr, r7, #32
     15a:	fa24 fe0e 	lsr.w	lr, r4, lr
     15e:	fa00 f307 	lsl.w	r3, r0, r7
     162:	40bd      	lsls	r5, r7
     164:	ea4e 0c03 	orr.w	ip, lr, r3
     168:	40bc      	lsls	r4, r7
     16a:	ea4f 4815 	mov.w	r8, r5, lsr #16
     16e:	fa1f fe85 	uxth.w	lr, r5
     172:	fbbc f9f8 	udiv	r9, ip, r8
     176:	0c22      	lsrs	r2, r4, #16
     178:	fb08 c319 	mls	r3, r8, r9, ip
     17c:	fb09 fa0e 	mul.w	sl, r9, lr
     180:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
     184:	459a      	cmp	sl, r3
     186:	d928      	bls.n	1da <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x6d>
     188:	18eb      	adds	r3, r5, r3
     18a:	f109 30ff 	add.w	r0, r9, #4294967295
     18e:	d204      	bcs.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     190:	459a      	cmp	sl, r3
     192:	d902      	bls.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     194:	f1a9 0002 	sub.w	r0, r9, #2
     198:	442b      	add	r3, r5
     19a:	eba3 030a 	sub.w	r3, r3, sl
     19e:	b2a4      	uxth	r4, r4
     1a0:	fbb3 f2f8 	udiv	r2, r3, r8
     1a4:	fb08 3312 	mls	r3, r8, r2, r3
     1a8:	fb02 fe0e 	mul.w	lr, r2, lr
     1ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1b0:	45a6      	cmp	lr, r4
     1b2:	d914      	bls.n	1de <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x71>
     1b4:	192c      	adds	r4, r5, r4
     1b6:	f102 33ff 	add.w	r3, r2, #4294967295
     1ba:	d203      	bcs.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1bc:	45a6      	cmp	lr, r4
     1be:	d901      	bls.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1c0:	1e93      	subs	r3, r2, #2
     1c2:	442c      	add	r4, r5
     1c4:	eba4 040e 	sub.w	r4, r4, lr
     1c8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     1cc:	b11e      	cbz	r6, 1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     1ce:	40fc      	lsrs	r4, r7
     1d0:	2300      	movs	r3, #0
     1d2:	6034      	str	r4, [r6, #0]
     1d4:	6073      	str	r3, [r6, #4]
     1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     1da:	4648      	mov	r0, r9
     1dc:	e7dd      	b.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     1de:	4613      	mov	r3, r2
     1e0:	e7f0      	b.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1e2:	b902      	cbnz	r2, 1e6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x79>
     1e4:	deff      	udf	#255	; 0xff
     1e6:	bb87      	cbnz	r7, 24a <CONFIG_FLASH_SIZE+0x4a>
     1e8:	1a83      	subs	r3, r0, r2
     1ea:	2101      	movs	r1, #1
     1ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1f0:	b2aa      	uxth	r2, r5
     1f2:	fbb3 fcfe 	udiv	ip, r3, lr
     1f6:	0c20      	lsrs	r0, r4, #16
     1f8:	fb0e 331c 	mls	r3, lr, ip, r3
     1fc:	fb0c f802 	mul.w	r8, ip, r2
     200:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     204:	4598      	cmp	r8, r3
     206:	d963      	bls.n	2d0 <CONFIG_FLASH_SIZE+0xd0>
     208:	18eb      	adds	r3, r5, r3
     20a:	f10c 30ff 	add.w	r0, ip, #4294967295
     20e:	d204      	bcs.n	21a <CONFIG_FLASH_SIZE+0x1a>
     210:	4598      	cmp	r8, r3
     212:	d902      	bls.n	21a <CONFIG_FLASH_SIZE+0x1a>
     214:	f1ac 0002 	sub.w	r0, ip, #2
     218:	442b      	add	r3, r5
     21a:	eba3 0308 	sub.w	r3, r3, r8
     21e:	b2a4      	uxth	r4, r4
     220:	fbb3 fcfe 	udiv	ip, r3, lr
     224:	fb0e 331c 	mls	r3, lr, ip, r3
     228:	fb0c f202 	mul.w	r2, ip, r2
     22c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     230:	42a2      	cmp	r2, r4
     232:	d94f      	bls.n	2d4 <CONFIG_FLASH_SIZE+0xd4>
     234:	192c      	adds	r4, r5, r4
     236:	f10c 33ff 	add.w	r3, ip, #4294967295
     23a:	d204      	bcs.n	246 <CONFIG_FLASH_SIZE+0x46>
     23c:	42a2      	cmp	r2, r4
     23e:	d902      	bls.n	246 <CONFIG_FLASH_SIZE+0x46>
     240:	f1ac 0302 	sub.w	r3, ip, #2
     244:	442c      	add	r4, r5
     246:	1aa4      	subs	r4, r4, r2
     248:	e7be      	b.n	1c8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x5b>
     24a:	f1c7 0c20 	rsb	ip, r7, #32
     24e:	fa20 f80c 	lsr.w	r8, r0, ip
     252:	fa00 f307 	lsl.w	r3, r0, r7
     256:	fa24 fc0c 	lsr.w	ip, r4, ip
     25a:	40bd      	lsls	r5, r7
     25c:	ea4c 0203 	orr.w	r2, ip, r3
     260:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     264:	b2ab      	uxth	r3, r5
     266:	fbb8 fcfe 	udiv	ip, r8, lr
     26a:	0c11      	lsrs	r1, r2, #16
     26c:	fb0e 801c 	mls	r0, lr, ip, r8
     270:	fb0c f903 	mul.w	r9, ip, r3
     274:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
     278:	4581      	cmp	r9, r0
     27a:	fa04 f407 	lsl.w	r4, r4, r7
     27e:	d923      	bls.n	2c8 <CONFIG_FLASH_SIZE+0xc8>
     280:	1828      	adds	r0, r5, r0
     282:	f10c 31ff 	add.w	r1, ip, #4294967295
     286:	d204      	bcs.n	292 <CONFIG_FLASH_SIZE+0x92>
     288:	4581      	cmp	r9, r0
     28a:	d902      	bls.n	292 <CONFIG_FLASH_SIZE+0x92>
     28c:	f1ac 0102 	sub.w	r1, ip, #2
     290:	4428      	add	r0, r5
     292:	eba0 0009 	sub.w	r0, r0, r9
     296:	b292      	uxth	r2, r2
     298:	fbb0 fcfe 	udiv	ip, r0, lr
     29c:	fb0e 001c 	mls	r0, lr, ip, r0
     2a0:	fb0c f803 	mul.w	r8, ip, r3
     2a4:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
     2a8:	4598      	cmp	r8, r3
     2aa:	d90f      	bls.n	2cc <CONFIG_FLASH_SIZE+0xcc>
     2ac:	18eb      	adds	r3, r5, r3
     2ae:	f10c 32ff 	add.w	r2, ip, #4294967295
     2b2:	d204      	bcs.n	2be <CONFIG_FLASH_SIZE+0xbe>
     2b4:	4598      	cmp	r8, r3
     2b6:	d902      	bls.n	2be <CONFIG_FLASH_SIZE+0xbe>
     2b8:	f1ac 0202 	sub.w	r2, ip, #2
     2bc:	442b      	add	r3, r5
     2be:	eba3 0308 	sub.w	r3, r3, r8
     2c2:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
     2c6:	e791      	b.n	1ec <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7f>
     2c8:	4661      	mov	r1, ip
     2ca:	e7e2      	b.n	292 <CONFIG_FLASH_SIZE+0x92>
     2cc:	4662      	mov	r2, ip
     2ce:	e7f6      	b.n	2be <CONFIG_FLASH_SIZE+0xbe>
     2d0:	4660      	mov	r0, ip
     2d2:	e7a2      	b.n	21a <CONFIG_FLASH_SIZE+0x1a>
     2d4:	4663      	mov	r3, ip
     2d6:	e7b6      	b.n	246 <CONFIG_FLASH_SIZE+0x46>
     2d8:	4283      	cmp	r3, r0
     2da:	d905      	bls.n	2e8 <CONFIG_FLASH_SIZE+0xe8>
     2dc:	b10e      	cbz	r6, 2e2 <CONFIG_FLASH_SIZE+0xe2>
     2de:	e9c6 7000 	strd	r7, r0, [r6]
     2e2:	2100      	movs	r1, #0
     2e4:	4608      	mov	r0, r1
     2e6:	e776      	b.n	1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     2e8:	fab3 f183 	clz	r1, r3
     2ec:	b981      	cbnz	r1, 310 <CONFIG_FLASH_SIZE+0x110>
     2ee:	4283      	cmp	r3, r0
     2f0:	d301      	bcc.n	2f6 <CONFIG_FLASH_SIZE+0xf6>
     2f2:	42ba      	cmp	r2, r7
     2f4:	d80a      	bhi.n	30c <CONFIG_FLASH_SIZE+0x10c>
     2f6:	1abc      	subs	r4, r7, r2
     2f8:	eb60 0303 	sbc.w	r3, r0, r3
     2fc:	2001      	movs	r0, #1
     2fe:	469c      	mov	ip, r3
     300:	2e00      	cmp	r6, #0
     302:	d068      	beq.n	3d6 <CONFIG_FLASH_SIZE+0x1d6>
     304:	e9c6 4c00 	strd	r4, ip, [r6]
     308:	2100      	movs	r1, #0
     30a:	e764      	b.n	1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     30c:	4608      	mov	r0, r1
     30e:	e7f7      	b.n	300 <CONFIG_FLASH_SIZE+0x100>
     310:	f1c1 0c20 	rsb	ip, r1, #32
     314:	408b      	lsls	r3, r1
     316:	fa22 f40c 	lsr.w	r4, r2, ip
     31a:	431c      	orrs	r4, r3
     31c:	fa02 f501 	lsl.w	r5, r2, r1
     320:	fa00 f301 	lsl.w	r3, r0, r1
     324:	fa27 f20c 	lsr.w	r2, r7, ip
     328:	fa20 fb0c 	lsr.w	fp, r0, ip
     32c:	ea4f 4914 	mov.w	r9, r4, lsr #16
     330:	4313      	orrs	r3, r2
     332:	fbbb f8f9 	udiv	r8, fp, r9
     336:	fa1f fe84 	uxth.w	lr, r4
     33a:	fb09 bb18 	mls	fp, r9, r8, fp
     33e:	0c1a      	lsrs	r2, r3, #16
     340:	fb08 fa0e 	mul.w	sl, r8, lr
     344:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
     348:	4592      	cmp	sl, r2
     34a:	fa07 f701 	lsl.w	r7, r7, r1
     34e:	d93e      	bls.n	3ce <CONFIG_FLASH_SIZE+0x1ce>
     350:	18a2      	adds	r2, r4, r2
     352:	f108 30ff 	add.w	r0, r8, #4294967295
     356:	d204      	bcs.n	362 <CONFIG_FLASH_SIZE+0x162>
     358:	4592      	cmp	sl, r2
     35a:	d902      	bls.n	362 <CONFIG_FLASH_SIZE+0x162>
     35c:	f1a8 0002 	sub.w	r0, r8, #2
     360:	4422      	add	r2, r4
     362:	eba2 020a 	sub.w	r2, r2, sl
     366:	b29b      	uxth	r3, r3
     368:	fbb2 f8f9 	udiv	r8, r2, r9
     36c:	fb09 2218 	mls	r2, r9, r8, r2
     370:	fb08 fe0e 	mul.w	lr, r8, lr
     374:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
     378:	4596      	cmp	lr, r2
     37a:	d92a      	bls.n	3d2 <CONFIG_FLASH_SIZE+0x1d2>
     37c:	18a2      	adds	r2, r4, r2
     37e:	f108 33ff 	add.w	r3, r8, #4294967295
     382:	d204      	bcs.n	38e <CONFIG_FLASH_SIZE+0x18e>
     384:	4596      	cmp	lr, r2
     386:	d902      	bls.n	38e <CONFIG_FLASH_SIZE+0x18e>
     388:	f1a8 0302 	sub.w	r3, r8, #2
     38c:	4422      	add	r2, r4
     38e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     392:	fba0 9305 	umull	r9, r3, r0, r5
     396:	eba2 020e 	sub.w	r2, r2, lr
     39a:	429a      	cmp	r2, r3
     39c:	46ce      	mov	lr, r9
     39e:	4698      	mov	r8, r3
     3a0:	d302      	bcc.n	3a8 <CONFIG_FLASH_SIZE+0x1a8>
     3a2:	d106      	bne.n	3b2 <CONFIG_FLASH_SIZE+0x1b2>
     3a4:	454f      	cmp	r7, r9
     3a6:	d204      	bcs.n	3b2 <CONFIG_FLASH_SIZE+0x1b2>
     3a8:	ebb9 0e05 	subs.w	lr, r9, r5
     3ac:	eb63 0804 	sbc.w	r8, r3, r4
     3b0:	3801      	subs	r0, #1
     3b2:	b186      	cbz	r6, 3d6 <CONFIG_FLASH_SIZE+0x1d6>
     3b4:	ebb7 030e 	subs.w	r3, r7, lr
     3b8:	eb62 0708 	sbc.w	r7, r2, r8
     3bc:	fa07 fc0c 	lsl.w	ip, r7, ip
     3c0:	40cb      	lsrs	r3, r1
     3c2:	ea4c 0303 	orr.w	r3, ip, r3
     3c6:	40cf      	lsrs	r7, r1
     3c8:	e9c6 3700 	strd	r3, r7, [r6]
     3cc:	e79c      	b.n	308 <CONFIG_FLASH_SIZE+0x108>
     3ce:	4640      	mov	r0, r8
     3d0:	e7c7      	b.n	362 <CONFIG_FLASH_SIZE+0x162>
     3d2:	4643      	mov	r3, r8
     3d4:	e7db      	b.n	38e <CONFIG_FLASH_SIZE+0x18e>
     3d6:	4631      	mov	r1, r6
     3d8:	e6fd      	b.n	1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
	...

000003dc <button_pressed>:
static struct gpio_dt_spec led = GPIO_DT_SPEC_GET_OR(DT_ALIAS(led0), gpios,
						     {0});

void button_pressed(const struct device *dev, struct gpio_callback *cb,
		    uint32_t pins)
{
     3dc:	b508      	push	{r3, lr}
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
     3de:	f005 f901 	bl	55e4 <sys_clock_cycle_get_32>
     3e2:	4601      	mov	r1, r0
	printk("Button pressed at %" PRIu32 "\n", k_cycle_get_32());
     3e4:	4801      	ldr	r0, [pc, #4]	; (3ec <button_pressed+0x10>)
     3e6:	f004 f9d9 	bl	479c <printk>
}
     3ea:	bd08      	pop	{r3, pc}
     3ec:	00005f18 	.word	0x00005f18

000003f0 <main>:

void main(void)
{
     3f0:	b530      	push	{r4, r5, lr}
     3f2:	b083      	sub	sp, #12
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
     3f4:	4859      	ldr	r0, [pc, #356]	; (55c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x74>)
     3f6:	f005 fa4f 	bl	5898 <z_device_is_ready>
	int ret;

	if (!device_is_ready(button.port)) {
     3fa:	2800      	cmp	r0, #0
     3fc:	d052      	beq.n	4a4 <CONFIG_MAIN_STACK_SIZE+0xa4>
		printk("Error: button device %s is not ready\n",
		       button.port->name);
		return;
	}

	ret = gpio_pin_configure_dt(&button, GPIO_INPUT);
     3fe:	f44f 3180 	mov.w	r1, #65536	; 0x10000
     402:	4857      	ldr	r0, [pc, #348]	; (560 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x78>)
     404:	f004 f978 	bl	46f8 <gpio_pin_configure_dt>
	if (ret != 0) {
     408:	4601      	mov	r1, r0
     40a:	2800      	cmp	r0, #0
     40c:	d151      	bne.n	4b2 <CONFIG_MAIN_STACK_SIZE+0xb2>

static inline int z_impl_gpio_pin_interrupt_configure(const struct device *port,
						      gpio_pin_t pin,
						      gpio_flags_t flags)
{
	const struct gpio_driver_api *api =
     40e:	4b53      	ldr	r3, [pc, #332]	; (55c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x74>)
     410:	6899      	ldr	r1, [r3, #8]
		(const struct gpio_driver_api *)port->api;
	const struct gpio_driver_config *const cfg =
		(const struct gpio_driver_config *)port->config;
	const struct gpio_driver_data *const data =
     412:	691b      	ldr	r3, [r3, #16]
	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
	    ((data->invert & (gpio_port_pins_t)BIT(pin)) != 0)) {
     414:	681b      	ldr	r3, [r3, #0]
	if (((flags & GPIO_INT_LEVELS_LOGICAL) != 0) &&
     416:	f413 6f00 	tst.w	r3, #2048	; 0x800
     41a:	d151      	bne.n	4c0 <CONFIG_MAIN_STACK_SIZE+0xc0>
     41c:	f04f 62b8 	mov.w	r2, #96468992	; 0x5c00000
	}

	trig = (enum gpio_int_trig)(flags & (GPIO_INT_LOW_0 | GPIO_INT_HIGH_1));
	mode = (enum gpio_int_mode)(flags & (GPIO_INT_EDGE | GPIO_INT_DISABLE | GPIO_INT_ENABLE));

	return api->pin_interrupt_configure(port, pin, mode, trig);
     420:	698c      	ldr	r4, [r1, #24]
     422:	f002 63c0 	and.w	r3, r2, #100663296	; 0x6000000
     426:	f002 72a0 	and.w	r2, r2, #20971520	; 0x1400000
     42a:	210b      	movs	r1, #11
     42c:	484b      	ldr	r0, [pc, #300]	; (55c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x74>)
     42e:	47a0      	blx	r4
		return;
	}

	ret = gpio_pin_interrupt_configure_dt(&button,
					      GPIO_INT_EDGE_TO_ACTIVE);
	if (ret != 0) {
     430:	4604      	mov	r4, r0
     432:	2800      	cmp	r0, #0
     434:	d147      	bne.n	4c6 <CONFIG_MAIN_STACK_SIZE+0xc6>
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
     436:	4b4b      	ldr	r3, [pc, #300]	; (564 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x7c>)
     438:	4a4b      	ldr	r2, [pc, #300]	; (568 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x80>)
     43a:	605a      	str	r2, [r3, #4]
	callback->pin_mask = pin_mask;
     43c:	f44f 6200 	mov.w	r2, #2048	; 0x800
     440:	609a      	str	r2, [r3, #8]
 * Note: enables to add as many callback as needed on the same port.
 */
static inline int gpio_add_callback(const struct device *port,
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
     442:	4b46      	ldr	r3, [pc, #280]	; (55c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x74>)
     444:	689b      	ldr	r3, [r3, #8]
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
     446:	69db      	ldr	r3, [r3, #28]
     448:	b11b      	cbz	r3, 452 <CONFIG_MAIN_STACK_SIZE+0x52>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
     44a:	2201      	movs	r2, #1
     44c:	4945      	ldr	r1, [pc, #276]	; (564 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x7c>)
     44e:	4843      	ldr	r0, [pc, #268]	; (55c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x74>)
     450:	4798      	blx	r3
		return;
	}

	gpio_init_callback(&button_cb_data, button_pressed, BIT(button.pin));
	gpio_add_callback(button.port, &button_cb_data);
	printk("Set up button at %s pin %d\n", button.port->name, button.pin);
     452:	220b      	movs	r2, #11
     454:	4b41      	ldr	r3, [pc, #260]	; (55c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x74>)
     456:	6819      	ldr	r1, [r3, #0]
     458:	4844      	ldr	r0, [pc, #272]	; (56c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x84>)
     45a:	f004 f99f 	bl	479c <printk>

	if (led.port && !device_is_ready(led.port)) {
     45e:	4b44      	ldr	r3, [pc, #272]	; (570 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x88>)
     460:	6818      	ldr	r0, [r3, #0]
     462:	b118      	cbz	r0, 46c <CONFIG_MAIN_STACK_SIZE+0x6c>
     464:	f005 fa18 	bl	5898 <z_device_is_ready>
     468:	2800      	cmp	r0, #0
     46a:	d034      	beq.n	4d6 <CONFIG_MAIN_STACK_SIZE+0xd6>
		printk("Error %d: LED device %s is not ready; ignoring it\n",
		       ret, led.port->name);
		led.port = NULL;
	}
	if (led.port) {
     46c:	4b40      	ldr	r3, [pc, #256]	; (570 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x88>)
     46e:	681b      	ldr	r3, [r3, #0]
     470:	b183      	cbz	r3, 494 <CONFIG_MAIN_STACK_SIZE+0x94>
		ret = gpio_pin_configure_dt(&led, GPIO_OUTPUT);
     472:	f44f 3100 	mov.w	r1, #131072	; 0x20000
     476:	483e      	ldr	r0, [pc, #248]	; (570 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x88>)
     478:	f004 f93e 	bl	46f8 <gpio_pin_configure_dt>
		if (ret != 0) {
     47c:	4601      	mov	r1, r0
     47e:	2800      	cmp	r0, #0
     480:	d033      	beq.n	4ea <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x2>
			printk("Error %d: failed to configure LED device %s pin %d\n",
			       ret, led.port->name, led.pin);
     482:	4c3b      	ldr	r4, [pc, #236]	; (570 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x88>)
     484:	6822      	ldr	r2, [r4, #0]
			printk("Error %d: failed to configure LED device %s pin %d\n",
     486:	7923      	ldrb	r3, [r4, #4]
     488:	6812      	ldr	r2, [r2, #0]
     48a:	483a      	ldr	r0, [pc, #232]	; (574 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8c>)
     48c:	f004 f986 	bl	479c <printk>
			led.port = NULL;
     490:	2300      	movs	r3, #0
     492:	6023      	str	r3, [r4, #0]
		} else {
			printk("Set up LED at %s pin %d\n", led.port->name, led.pin);
		}
	}

	printk("Press the button\n");
     494:	4838      	ldr	r0, [pc, #224]	; (578 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x90>)
     496:	f004 f981 	bl	479c <printk>
	if (led.port) {
     49a:	4b35      	ldr	r3, [pc, #212]	; (570 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x88>)
     49c:	681b      	ldr	r3, [r3, #0]
     49e:	2b00      	cmp	r3, #0
     4a0:	d135      	bne.n	50e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x26>
     4a2:	e004      	b.n	4ae <CONFIG_MAIN_STACK_SIZE+0xae>
		printk("Error: button device %s is not ready\n",
     4a4:	4b2d      	ldr	r3, [pc, #180]	; (55c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x74>)
     4a6:	6819      	ldr	r1, [r3, #0]
     4a8:	4834      	ldr	r0, [pc, #208]	; (57c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x94>)
     4aa:	f004 f977 	bl	479c <printk>
				gpio_pin_set_dt(&led, val);
			}
			k_msleep(SLEEP_TIME_MS);
		}
	}
}
     4ae:	b003      	add	sp, #12
     4b0:	bd30      	pop	{r4, r5, pc}
		printk("Error %d: failed to configure %s pin %d\n",
     4b2:	230b      	movs	r3, #11
     4b4:	4a29      	ldr	r2, [pc, #164]	; (55c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x74>)
     4b6:	6812      	ldr	r2, [r2, #0]
     4b8:	4831      	ldr	r0, [pc, #196]	; (580 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x98>)
     4ba:	f004 f96f 	bl	479c <printk>
		return;
     4be:	e7f6      	b.n	4ae <CONFIG_MAIN_STACK_SIZE+0xae>
		flags ^= (GPIO_INT_LOW_0 | GPIO_INT_HIGH_1);
     4c0:	f04f 7270 	mov.w	r2, #62914560	; 0x3c00000
     4c4:	e7ac      	b.n	420 <CONFIG_MAIN_STACK_SIZE+0x20>
		printk("Error %d: failed to configure interrupt on %s pin %d\n",
     4c6:	230b      	movs	r3, #11
     4c8:	4a24      	ldr	r2, [pc, #144]	; (55c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x74>)
     4ca:	6812      	ldr	r2, [r2, #0]
     4cc:	4601      	mov	r1, r0
     4ce:	482d      	ldr	r0, [pc, #180]	; (584 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x9c>)
     4d0:	f004 f964 	bl	479c <printk>
		return;
     4d4:	e7eb      	b.n	4ae <CONFIG_MAIN_STACK_SIZE+0xae>
		       ret, led.port->name);
     4d6:	4d26      	ldr	r5, [pc, #152]	; (570 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x88>)
     4d8:	682b      	ldr	r3, [r5, #0]
		printk("Error %d: LED device %s is not ready; ignoring it\n",
     4da:	681a      	ldr	r2, [r3, #0]
     4dc:	4621      	mov	r1, r4
     4de:	482a      	ldr	r0, [pc, #168]	; (588 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa0>)
     4e0:	f004 f95c 	bl	479c <printk>
		led.port = NULL;
     4e4:	2300      	movs	r3, #0
     4e6:	602b      	str	r3, [r5, #0]
     4e8:	e7c0      	b.n	46c <CONFIG_MAIN_STACK_SIZE+0x6c>
			printk("Set up LED at %s pin %d\n", led.port->name, led.pin);
     4ea:	4b21      	ldr	r3, [pc, #132]	; (570 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x88>)
     4ec:	6819      	ldr	r1, [r3, #0]
     4ee:	791a      	ldrb	r2, [r3, #4]
     4f0:	6809      	ldr	r1, [r1, #0]
     4f2:	4826      	ldr	r0, [pc, #152]	; (58c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xa4>)
     4f4:	f004 f952 	bl	479c <printk>
     4f8:	e7cc      	b.n	494 <CONFIG_MAIN_STACK_SIZE+0x94>
		ret = gpio_port_clear_bits_raw(port, (gpio_port_pins_t)BIT(pin));
     4fa:	2301      	movs	r3, #1
     4fc:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
     500:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
     502:	691b      	ldr	r3, [r3, #16]
     504:	4798      	blx	r3
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
     506:	2021      	movs	r0, #33	; 0x21
     508:	2100      	movs	r1, #0
     50a:	f003 ff1d 	bl	4348 <z_impl_k_sleep>
	const struct gpio_driver_data *const data =
     50e:	4813      	ldr	r0, [pc, #76]	; (55c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x74>)
     510:	6904      	ldr	r4, [r0, #16]
	const struct gpio_driver_api *api =
     512:	6883      	ldr	r3, [r0, #8]
	return api->port_get_raw(port, value);
     514:	685b      	ldr	r3, [r3, #4]
     516:	a901      	add	r1, sp, #4
     518:	4798      	blx	r3
	if (ret == 0) {
     51a:	4603      	mov	r3, r0
     51c:	b918      	cbnz	r0, 526 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x3e>
		*value ^= data->invert;
     51e:	6821      	ldr	r1, [r4, #0]
     520:	9a01      	ldr	r2, [sp, #4]
     522:	404a      	eors	r2, r1
     524:	9201      	str	r2, [sp, #4]
	if (ret == 0) {
     526:	b913      	cbnz	r3, 52e <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x46>
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
     528:	9b01      	ldr	r3, [sp, #4]
     52a:	f3c3 23c0 	ubfx	r3, r3, #11, #1
			if (val >= 0) {
     52e:	2b00      	cmp	r3, #0
     530:	dbe9      	blt.n	506 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e>
	return gpio_pin_set(spec->port, spec->pin, value);
     532:	4a0f      	ldr	r2, [pc, #60]	; (570 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x88>)
     534:	6810      	ldr	r0, [r2, #0]
     536:	7911      	ldrb	r1, [r2, #4]
	const struct gpio_driver_data *const data =
     538:	6902      	ldr	r2, [r0, #16]
	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
     53a:	6814      	ldr	r4, [r2, #0]
     53c:	2201      	movs	r2, #1
     53e:	408a      	lsls	r2, r1
     540:	4214      	tst	r4, r2
     542:	d002      	beq.n	54a <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x62>
		value = (value != 0) ? 0 : 1;
     544:	fab3 f383 	clz	r3, r3
     548:	095b      	lsrs	r3, r3, #5
	if (value != 0)	{
     54a:	2b00      	cmp	r3, #0
     54c:	d0d5      	beq.n	4fa <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x12>
		ret = gpio_port_set_bits_raw(port, (gpio_port_pins_t)BIT(pin));
     54e:	2301      	movs	r3, #1
     550:	fa03 f101 	lsl.w	r1, r3, r1
	const struct gpio_driver_api *api =
     554:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
     556:	68db      	ldr	r3, [r3, #12]
     558:	4798      	blx	r3
     55a:	e7d4      	b.n	506 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1e>
     55c:	00005cdc 	.word	0x00005cdc
     560:	00006070 	.word	0x00006070
     564:	20000258 	.word	0x20000258
     568:	000003dd 	.word	0x000003dd
     56c:	00005fbc 	.word	0x00005fbc
     570:	20000000 	.word	0x20000000
     574:	0000600c 	.word	0x0000600c
     578:	0000605c 	.word	0x0000605c
     57c:	00005f30 	.word	0x00005f30
     580:	00005f58 	.word	0x00005f58
     584:	00005f84 	.word	0x00005f84
     588:	00005fd8 	.word	0x00005fd8
     58c:	00006040 	.word	0x00006040

00000590 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
     590:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
     592:	680b      	ldr	r3, [r1, #0]
     594:	3301      	adds	r3, #1
     596:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     598:	4b01      	ldr	r3, [pc, #4]	; (5a0 <char_out+0x10>)
     59a:	681b      	ldr	r3, [r3, #0]
     59c:	4798      	blx	r3
}
     59e:	bd08      	pop	{r3, pc}
     5a0:	20000008 	.word	0x20000008

000005a4 <__printk_hook_install>:
	_char_out = fn;
     5a4:	4b01      	ldr	r3, [pc, #4]	; (5ac <__printk_hook_install+0x8>)
     5a6:	6018      	str	r0, [r3, #0]
}
     5a8:	4770      	bx	lr
     5aa:	bf00      	nop
     5ac:	20000008 	.word	0x20000008

000005b0 <vprintk>:

void vprintk(const char *fmt, va_list ap)
{
     5b0:	b500      	push	{lr}
     5b2:	b083      	sub	sp, #12
     5b4:	4602      	mov	r2, r0
     5b6:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
     5b8:	2100      	movs	r1, #0
     5ba:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
     5bc:	a901      	add	r1, sp, #4
     5be:	4803      	ldr	r0, [pc, #12]	; (5cc <vprintk+0x1c>)
     5c0:	f000 fa3c 	bl	a3c <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     5c4:	b003      	add	sp, #12
     5c6:	f85d fb04 	ldr.w	pc, [sp], #4
     5ca:	bf00      	nop
     5cc:	00000591 	.word	0x00000591

000005d0 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     5d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
     5d4:	b083      	sub	sp, #12
     5d6:	4604      	mov	r4, r0
     5d8:	4608      	mov	r0, r1
     5da:	4615      	mov	r5, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     5dc:	8b23      	ldrh	r3, [r4, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     5de:	f013 0f08 	tst.w	r3, #8
     5e2:	d105      	bne.n	5f0 <process_event+0x20>
     5e4:	f003 0607 	and.w	r6, r3, #7
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
     5e8:	2300      	movs	r3, #0
     5ea:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
     5ec:	9301      	str	r3, [sp, #4]
}
     5ee:	e069      	b.n	6c4 <process_event+0xf4>
		if (evt == EVT_COMPLETE) {
     5f0:	2901      	cmp	r1, #1
     5f2:	d009      	beq.n	608 <process_event+0x38>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     5f4:	f043 0320 	orr.w	r3, r3, #32
     5f8:	8323      	strh	r3, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     5fa:	f385 8811 	msr	BASEPRI, r5
     5fe:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     602:	b003      	add	sp, #12
     604:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     608:	f043 0310 	orr.w	r3, r3, #16
     60c:	8323      	strh	r3, [r4, #24]
     60e:	e7f4      	b.n	5fa <process_event+0x2a>
			evt = process_recheck(mgr);
     610:	4620      	mov	r0, r4
     612:	f004 f8f8 	bl	4806 <process_recheck>
     616:	e057      	b.n	6c8 <process_event+0xf8>
			res = mgr->last_res;
     618:	f8d4 9014 	ldr.w	r9, [r4, #20]
			process_complete(mgr, &clients, res);
     61c:	464a      	mov	r2, r9
     61e:	4669      	mov	r1, sp
     620:	4620      	mov	r0, r4
     622:	f004 f909 	bl	4838 <process_complete>
		onoff_transition_fn transit = NULL;
     626:	2700      	movs	r7, #0
     628:	e05a      	b.n	6e0 <process_event+0x110>
			transit = mgr->transitions->start;
     62a:	6923      	ldr	r3, [r4, #16]
     62c:	681f      	ldr	r7, [r3, #0]
			set_state(mgr, ONOFF_STATE_TO_ON);
     62e:	2106      	movs	r1, #6
     630:	4620      	mov	r0, r4
     632:	f004 f8c1 	bl	47b8 <set_state>
		res = 0;
     636:	f04f 0900 	mov.w	r9, #0
     63a:	e051      	b.n	6e0 <process_event+0x110>
			transit = mgr->transitions->stop;
     63c:	6923      	ldr	r3, [r4, #16]
     63e:	685f      	ldr	r7, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
     640:	2104      	movs	r1, #4
     642:	4620      	mov	r0, r4
     644:	f004 f8b8 	bl	47b8 <set_state>
		res = 0;
     648:	f04f 0900 	mov.w	r9, #0
     64c:	e048      	b.n	6e0 <process_event+0x110>
			transit = mgr->transitions->reset;
     64e:	6923      	ldr	r3, [r4, #16]
     650:	689f      	ldr	r7, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
     652:	2105      	movs	r1, #5
     654:	4620      	mov	r0, r4
     656:	f004 f8af 	bl	47b8 <set_state>
		res = 0;
     65a:	f04f 0900 	mov.w	r9, #0
     65e:	e03f      	b.n	6e0 <process_event+0x110>
				   && !sys_slist_is_empty(&mgr->monitors);
     660:	2200      	movs	r2, #0
     662:	e046      	b.n	6f2 <process_event+0x122>
     664:	2200      	movs	r2, #0
     666:	e044      	b.n	6f2 <process_event+0x122>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     668:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
     66c:	8323      	strh	r3, [r4, #24]
     66e:	f385 8811 	msr	BASEPRI, r5
     672:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     676:	2900      	cmp	r1, #0
     678:	d144      	bne.n	704 <process_event+0x134>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     67a:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
     67c:	b12b      	cbz	r3, 68a <process_event+0xba>
				notify_all(mgr, &clients, state, res);
     67e:	464b      	mov	r3, r9
     680:	4642      	mov	r2, r8
     682:	4669      	mov	r1, sp
     684:	4620      	mov	r0, r4
     686:	f004 f94e 	bl	4926 <notify_all>
			if (transit != NULL) {
     68a:	b117      	cbz	r7, 692 <process_event+0xc2>
				transit(mgr, transition_complete);
     68c:	4925      	ldr	r1, [pc, #148]	; (724 <process_event+0x154>)
     68e:	4620      	mov	r0, r4
     690:	47b8      	blx	r7
	__asm__ volatile(
     692:	f04f 0320 	mov.w	r3, #32
     696:	f3ef 8511 	mrs	r5, BASEPRI
     69a:	f383 8812 	msr	BASEPRI_MAX, r3
     69e:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     6a2:	8b23      	ldrh	r3, [r4, #24]
     6a4:	f023 0308 	bic.w	r3, r3, #8
     6a8:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     6aa:	8b23      	ldrh	r3, [r4, #24]
     6ac:	f013 0f10 	tst.w	r3, #16
     6b0:	d02e      	beq.n	710 <process_event+0x140>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     6b2:	f023 0310 	bic.w	r3, r3, #16
     6b6:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     6b8:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     6ba:	8b26      	ldrh	r6, [r4, #24]
     6bc:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
     6c0:	2800      	cmp	r0, #0
     6c2:	d09a      	beq.n	5fa <process_event+0x2a>
		if (evt == EVT_RECHECK) {
     6c4:	2802      	cmp	r0, #2
     6c6:	d0a3      	beq.n	610 <process_event+0x40>
		if (evt == EVT_NOP) {
     6c8:	2800      	cmp	r0, #0
     6ca:	d096      	beq.n	5fa <process_event+0x2a>
		if (evt == EVT_COMPLETE) {
     6cc:	2801      	cmp	r0, #1
     6ce:	d0a3      	beq.n	618 <process_event+0x48>
		} else if (evt == EVT_START) {
     6d0:	2803      	cmp	r0, #3
     6d2:	d0aa      	beq.n	62a <process_event+0x5a>
		} else if (evt == EVT_STOP) {
     6d4:	2804      	cmp	r0, #4
     6d6:	d0b1      	beq.n	63c <process_event+0x6c>
		} else if (evt == EVT_RESET) {
     6d8:	2805      	cmp	r0, #5
     6da:	d0b8      	beq.n	64e <process_event+0x7e>
		onoff_transition_fn transit = NULL;
     6dc:	2700      	movs	r7, #0
		res = 0;
     6de:	46b9      	mov	r9, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     6e0:	8b23      	ldrh	r3, [r4, #24]
     6e2:	f003 0807 	and.w	r8, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     6e6:	45b0      	cmp	r8, r6
     6e8:	d0ba      	beq.n	660 <process_event+0x90>
     6ea:	68a2      	ldr	r2, [r4, #8]
     6ec:	2a00      	cmp	r2, #0
     6ee:	d0b9      	beq.n	664 <process_event+0x94>
     6f0:	2201      	movs	r2, #1
		if (do_monitors
     6f2:	4611      	mov	r1, r2
     6f4:	2a00      	cmp	r2, #0
     6f6:	d1b7      	bne.n	668 <process_event+0x98>
     6f8:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
     6fa:	2a00      	cmp	r2, #0
     6fc:	d1b4      	bne.n	668 <process_event+0x98>
		    || (transit != NULL)) {
     6fe:	2f00      	cmp	r7, #0
     700:	d1b2      	bne.n	668 <process_event+0x98>
     702:	e7d2      	b.n	6aa <process_event+0xda>
				notify_monitors(mgr, state, res);
     704:	464a      	mov	r2, r9
     706:	4641      	mov	r1, r8
     708:	4620      	mov	r0, r4
     70a:	f004 f85d 	bl	47c8 <notify_monitors>
     70e:	e7b4      	b.n	67a <process_event+0xaa>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     710:	f013 0f20 	tst.w	r3, #32
     714:	d004      	beq.n	720 <process_event+0x150>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     716:	f023 0320 	bic.w	r3, r3, #32
     71a:	8323      	strh	r3, [r4, #24]
			evt = EVT_RECHECK;
     71c:	2002      	movs	r0, #2
     71e:	e7cc      	b.n	6ba <process_event+0xea>
		evt = EVT_NOP;
     720:	2000      	movs	r0, #0
     722:	e7ca      	b.n	6ba <process_event+0xea>
     724:	00004955 	.word	0x00004955

00000728 <extract_conversion>:
 *
 * @return pointer to the first character that follows the specification.
 */
static inline const char *extract_conversion(struct conversion *conv,
					     const char *sp)
{
     728:	b570      	push	{r4, r5, r6, lr}
     72a:	b082      	sub	sp, #8
     72c:	4604      	mov	r4, r0
	*conv = (struct conversion) {
     72e:	2300      	movs	r3, #0
     730:	6003      	str	r3, [r0, #0]
     732:	6043      	str	r3, [r0, #4]
     734:	6083      	str	r3, [r0, #8]
	/* Skip over the opening %.  If the conversion specifier is %,
	 * that's the only thing that should be there, so
	 * fast-exit.
	 */
	++sp;
	if (*sp == '%') {
     736:	784b      	ldrb	r3, [r1, #1]
     738:	2b25      	cmp	r3, #37	; 0x25
     73a:	d002      	beq.n	742 <extract_conversion+0x1a>
     73c:	1c4e      	adds	r6, r1, #1
	bool loop = true;
     73e:	2501      	movs	r5, #1
     740:	e01f      	b.n	782 <extract_conversion+0x5a>
		conv->specifier = *sp++;
     742:	1c88      	adds	r0, r1, #2
     744:	70e3      	strb	r3, [r4, #3]
		return sp;
     746:	e145      	b.n	9d4 <CONFIG_ISR_STACK_SIZE+0x1d4>
			conv->flag_dash = true;
     748:	7823      	ldrb	r3, [r4, #0]
     74a:	f043 0304 	orr.w	r3, r3, #4
     74e:	7023      	strb	r3, [r4, #0]
		if (loop) {
     750:	b1b5      	cbz	r5, 780 <extract_conversion+0x58>
			++sp;
     752:	3601      	adds	r6, #1
     754:	e014      	b.n	780 <extract_conversion+0x58>
			conv->flag_plus = true;
     756:	7823      	ldrb	r3, [r4, #0]
     758:	f043 0308 	orr.w	r3, r3, #8
     75c:	7023      	strb	r3, [r4, #0]
			break;
     75e:	e7f7      	b.n	750 <extract_conversion+0x28>
			conv->flag_space = true;
     760:	7823      	ldrb	r3, [r4, #0]
     762:	f043 0310 	orr.w	r3, r3, #16
     766:	7023      	strb	r3, [r4, #0]
			break;
     768:	e7f2      	b.n	750 <extract_conversion+0x28>
			conv->flag_hash = true;
     76a:	7823      	ldrb	r3, [r4, #0]
     76c:	f043 0320 	orr.w	r3, r3, #32
     770:	7023      	strb	r3, [r4, #0]
			break;
     772:	e7ed      	b.n	750 <extract_conversion+0x28>
			conv->flag_zero = true;
     774:	7823      	ldrb	r3, [r4, #0]
     776:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     77a:	7023      	strb	r3, [r4, #0]
			break;
     77c:	e7e8      	b.n	750 <extract_conversion+0x28>
		switch (*sp) {
     77e:	2500      	movs	r5, #0
	} while (loop);
     780:	b345      	cbz	r5, 7d4 <extract_conversion+0xac>
		switch (*sp) {
     782:	7833      	ldrb	r3, [r6, #0]
     784:	3b20      	subs	r3, #32
     786:	2b10      	cmp	r3, #16
     788:	d8f9      	bhi.n	77e <extract_conversion+0x56>
     78a:	a201      	add	r2, pc, #4	; (adr r2, 790 <extract_conversion+0x68>)
     78c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     790:	00000761 	.word	0x00000761
     794:	0000077f 	.word	0x0000077f
     798:	0000077f 	.word	0x0000077f
     79c:	0000076b 	.word	0x0000076b
     7a0:	0000077f 	.word	0x0000077f
     7a4:	0000077f 	.word	0x0000077f
     7a8:	0000077f 	.word	0x0000077f
     7ac:	0000077f 	.word	0x0000077f
     7b0:	0000077f 	.word	0x0000077f
     7b4:	0000077f 	.word	0x0000077f
     7b8:	0000077f 	.word	0x0000077f
     7bc:	00000757 	.word	0x00000757
     7c0:	0000077f 	.word	0x0000077f
     7c4:	00000749 	.word	0x00000749
     7c8:	0000077f 	.word	0x0000077f
     7cc:	0000077f 	.word	0x0000077f
     7d0:	00000775 	.word	0x00000775
	if (conv->flag_zero && conv->flag_dash) {
     7d4:	7823      	ldrb	r3, [r4, #0]
     7d6:	f003 0344 	and.w	r3, r3, #68	; 0x44
     7da:	2b44      	cmp	r3, #68	; 0x44
     7dc:	d05f      	beq.n	89e <CONFIG_ISR_STACK_SIZE+0x9e>
	}

	sp = extract_flags(conv, sp);
	sp = extract_width(conv, sp);
     7de:	9601      	str	r6, [sp, #4]
	conv->width_present = true;
     7e0:	7823      	ldrb	r3, [r4, #0]
     7e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     7e6:	7023      	strb	r3, [r4, #0]
	if (*sp == '*') {
     7e8:	7833      	ldrb	r3, [r6, #0]
     7ea:	2b2a      	cmp	r3, #42	; 0x2a
     7ec:	d05c      	beq.n	8a8 <CONFIG_ISR_STACK_SIZE+0xa8>
	size_t width = extract_decimal(&sp);
     7ee:	a801      	add	r0, sp, #4
     7f0:	f004 f941 	bl	4a76 <extract_decimal>
	if (sp != wp) {
     7f4:	9b01      	ldr	r3, [sp, #4]
     7f6:	429e      	cmp	r6, r3
     7f8:	d00f      	beq.n	81a <CONFIG_ISR_STACK_SIZE+0x1a>
		conv->width_present = true;
     7fa:	7823      	ldrb	r3, [r4, #0]
     7fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     800:	7023      	strb	r3, [r4, #0]
		conv->width_value = width;
     802:	6060      	str	r0, [r4, #4]
		conv->unsupported |= ((conv->width_value < 0)
     804:	b2db      	uxtb	r3, r3
     806:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
     80a:	2800      	cmp	r0, #0
     80c:	db54      	blt.n	8b8 <CONFIG_ISR_STACK_SIZE+0xb8>
     80e:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
     810:	4313      	orrs	r3, r2
     812:	7822      	ldrb	r2, [r4, #0]
     814:	f363 0241 	bfi	r2, r3, #1, #1
     818:	7022      	strb	r2, [r4, #0]
	return sp;
     81a:	9b01      	ldr	r3, [sp, #4]
	sp = extract_prec(conv, sp);
     81c:	9301      	str	r3, [sp, #4]
	conv->prec_present = (*sp == '.');
     81e:	781b      	ldrb	r3, [r3, #0]
     820:	2b2e      	cmp	r3, #46	; 0x2e
     822:	bf14      	ite	ne
     824:	2300      	movne	r3, #0
     826:	2301      	moveq	r3, #1
     828:	7862      	ldrb	r2, [r4, #1]
     82a:	f363 0241 	bfi	r2, r3, #1, #1
     82e:	7062      	strb	r2, [r4, #1]
	if (!conv->prec_present) {
     830:	2b00      	cmp	r3, #0
     832:	d043      	beq.n	8bc <CONFIG_ISR_STACK_SIZE+0xbc>
	++sp;
     834:	9b01      	ldr	r3, [sp, #4]
     836:	1c5a      	adds	r2, r3, #1
     838:	9201      	str	r2, [sp, #4]
	if (*sp == '*') {
     83a:	785b      	ldrb	r3, [r3, #1]
     83c:	2b2a      	cmp	r3, #42	; 0x2a
     83e:	d03f      	beq.n	8c0 <CONFIG_ISR_STACK_SIZE+0xc0>
	size_t prec = extract_decimal(&sp);
     840:	a801      	add	r0, sp, #4
     842:	f004 f918 	bl	4a76 <extract_decimal>
	conv->prec_value = prec;
     846:	60a0      	str	r0, [r4, #8]
	conv->unsupported |= ((conv->prec_value < 0)
     848:	7823      	ldrb	r3, [r4, #0]
     84a:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
     84e:	2800      	cmp	r0, #0
     850:	db3e      	blt.n	8d0 <CONFIG_ISR_STACK_SIZE+0xd0>
     852:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
     854:	4313      	orrs	r3, r2
     856:	7822      	ldrb	r2, [r4, #0]
     858:	f363 0241 	bfi	r2, r3, #1, #1
     85c:	7022      	strb	r2, [r4, #0]
	return sp;
     85e:	9801      	ldr	r0, [sp, #4]
	switch (*sp) {
     860:	7803      	ldrb	r3, [r0, #0]
     862:	3b4c      	subs	r3, #76	; 0x4c
     864:	2b2e      	cmp	r3, #46	; 0x2e
     866:	f200 809d 	bhi.w	9a4 <CONFIG_ISR_STACK_SIZE+0x1a4>
     86a:	e8df f003 	tbb	[pc, r3]
     86e:	9b90      	.short	0x9b90
     870:	9b9b9b9b 	.word	0x9b9b9b9b
     874:	9b9b9b9b 	.word	0x9b9b9b9b
     878:	9b9b9b9b 	.word	0x9b9b9b9b
     87c:	9b9b9b9b 	.word	0x9b9b9b9b
     880:	9b9b9b9b 	.word	0x9b9b9b9b
     884:	9b9b9b9b 	.word	0x9b9b9b9b
     888:	9b339b9b 	.word	0x9b339b9b
     88c:	9b459b57 	.word	0x9b459b57
     890:	9b9b9b9b 	.word	0x9b9b9b9b
     894:	9b899b9b 	.word	0x9b899b9b
     898:	9b9b9b9b 	.word	0x9b9b9b9b
     89c:	82          	.byte	0x82
     89d:	00          	.byte	0x00
		conv->flag_zero = false;
     89e:	7823      	ldrb	r3, [r4, #0]
     8a0:	f36f 1386 	bfc	r3, #6, #1
     8a4:	7023      	strb	r3, [r4, #0]
     8a6:	e79a      	b.n	7de <extract_conversion+0xb6>
		conv->width_star = true;
     8a8:	7863      	ldrb	r3, [r4, #1]
     8aa:	f043 0301 	orr.w	r3, r3, #1
     8ae:	7063      	strb	r3, [r4, #1]
		return ++sp;
     8b0:	4633      	mov	r3, r6
     8b2:	3301      	adds	r3, #1
     8b4:	9301      	str	r3, [sp, #4]
     8b6:	e7b1      	b.n	81c <CONFIG_ISR_STACK_SIZE+0x1c>
				      || (width != (size_t)conv->width_value));
     8b8:	2201      	movs	r2, #1
     8ba:	e7a9      	b.n	810 <CONFIG_ISR_STACK_SIZE+0x10>
		return sp;
     8bc:	9801      	ldr	r0, [sp, #4]
     8be:	e7cf      	b.n	860 <CONFIG_ISR_STACK_SIZE+0x60>
		conv->prec_star = true;
     8c0:	7863      	ldrb	r3, [r4, #1]
     8c2:	f043 0304 	orr.w	r3, r3, #4
     8c6:	7063      	strb	r3, [r4, #1]
		return ++sp;
     8c8:	4610      	mov	r0, r2
     8ca:	3001      	adds	r0, #1
     8cc:	9001      	str	r0, [sp, #4]
     8ce:	e7c7      	b.n	860 <CONFIG_ISR_STACK_SIZE+0x60>
			      || (prec != (size_t)conv->prec_value));
     8d0:	2201      	movs	r2, #1
     8d2:	e7bf      	b.n	854 <CONFIG_ISR_STACK_SIZE+0x54>
		if (*++sp == 'h') {
     8d4:	1c42      	adds	r2, r0, #1
     8d6:	7843      	ldrb	r3, [r0, #1]
     8d8:	2b68      	cmp	r3, #104	; 0x68
     8da:	d006      	beq.n	8ea <CONFIG_ISR_STACK_SIZE+0xea>
			conv->length_mod = LENGTH_H;
     8dc:	7863      	ldrb	r3, [r4, #1]
     8de:	2102      	movs	r1, #2
     8e0:	f361 03c6 	bfi	r3, r1, #3, #4
     8e4:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'h') {
     8e6:	4610      	mov	r0, r2
     8e8:	e01e      	b.n	928 <CONFIG_ISR_STACK_SIZE+0x128>
			conv->length_mod = LENGTH_HH;
     8ea:	7863      	ldrb	r3, [r4, #1]
     8ec:	2201      	movs	r2, #1
     8ee:	f362 03c6 	bfi	r3, r2, #3, #4
     8f2:	7063      	strb	r3, [r4, #1]
			++sp;
     8f4:	3002      	adds	r0, #2
     8f6:	e017      	b.n	928 <CONFIG_ISR_STACK_SIZE+0x128>
		if (*++sp == 'l') {
     8f8:	1c42      	adds	r2, r0, #1
     8fa:	7843      	ldrb	r3, [r0, #1]
     8fc:	2b6c      	cmp	r3, #108	; 0x6c
     8fe:	d006      	beq.n	90e <CONFIG_ISR_STACK_SIZE+0x10e>
			conv->length_mod = LENGTH_L;
     900:	7863      	ldrb	r3, [r4, #1]
     902:	2103      	movs	r1, #3
     904:	f361 03c6 	bfi	r3, r1, #3, #4
     908:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'l') {
     90a:	4610      	mov	r0, r2
     90c:	e00c      	b.n	928 <CONFIG_ISR_STACK_SIZE+0x128>
			conv->length_mod = LENGTH_LL;
     90e:	7863      	ldrb	r3, [r4, #1]
     910:	2204      	movs	r2, #4
     912:	f362 03c6 	bfi	r3, r2, #3, #4
     916:	7063      	strb	r3, [r4, #1]
			++sp;
     918:	3002      	adds	r0, #2
     91a:	e005      	b.n	928 <CONFIG_ISR_STACK_SIZE+0x128>
		conv->length_mod = LENGTH_J;
     91c:	7863      	ldrb	r3, [r4, #1]
     91e:	2205      	movs	r2, #5
     920:	f362 03c6 	bfi	r3, r2, #3, #4
     924:	7063      	strb	r3, [r4, #1]
		++sp;
     926:	3001      	adds	r0, #1
	conv->specifier = *sp++;
     928:	f810 3b01 	ldrb.w	r3, [r0], #1
     92c:	70e3      	strb	r3, [r4, #3]
	switch (conv->specifier) {
     92e:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
     932:	2a37      	cmp	r2, #55	; 0x37
     934:	d87d      	bhi.n	a32 <CONFIG_ISR_STACK_SIZE+0x232>
     936:	e8df f002 	tbb	[pc, r2]
     93a:	7c5e      	.short	0x7c5e
     93c:	5e5e7c7c 	.word	0x5e5e7c7c
     940:	7c7c7c5e 	.word	0x7c7c7c5e
     944:	7c7c7c7c 	.word	0x7c7c7c7c
     948:	7c7c7c7c 	.word	0x7c7c7c7c
     94c:	7c7c7c7c 	.word	0x7c7c7c7c
     950:	7c7c4f7c 	.word	0x7c7c4f7c
     954:	7c7c7c7c 	.word	0x7c7c7c7c
     958:	7c5e7c7c 	.word	0x7c5e7c7c
     95c:	5e5e3a4f 	.word	0x5e5e3a4f
     960:	7c3a7c5e 	.word	0x7c3a7c5e
     964:	657c7c7c 	.word	0x657c7c7c
     968:	7c7c714f 	.word	0x7c7c714f
     96c:	7c4f7c71 	.word	0x7c4f7c71
     970:	4f7c      	.short	0x4f7c
		conv->length_mod = LENGTH_Z;
     972:	7863      	ldrb	r3, [r4, #1]
     974:	2206      	movs	r2, #6
     976:	f362 03c6 	bfi	r3, r2, #3, #4
     97a:	7063      	strb	r3, [r4, #1]
		++sp;
     97c:	3001      	adds	r0, #1
		break;
     97e:	e7d3      	b.n	928 <CONFIG_ISR_STACK_SIZE+0x128>
		conv->length_mod = LENGTH_T;
     980:	7863      	ldrb	r3, [r4, #1]
     982:	2207      	movs	r2, #7
     984:	f362 03c6 	bfi	r3, r2, #3, #4
     988:	7063      	strb	r3, [r4, #1]
		++sp;
     98a:	3001      	adds	r0, #1
		break;
     98c:	e7cc      	b.n	928 <CONFIG_ISR_STACK_SIZE+0x128>
		conv->length_mod = LENGTH_UPPER_L;
     98e:	7863      	ldrb	r3, [r4, #1]
     990:	2208      	movs	r2, #8
     992:	f362 03c6 	bfi	r3, r2, #3, #4
     996:	7063      	strb	r3, [r4, #1]
		++sp;
     998:	3001      	adds	r0, #1
		conv->unsupported = true;
     99a:	7823      	ldrb	r3, [r4, #0]
     99c:	f043 0302 	orr.w	r3, r3, #2
     9a0:	7023      	strb	r3, [r4, #0]
		break;
     9a2:	e7c1      	b.n	928 <CONFIG_ISR_STACK_SIZE+0x128>
		conv->length_mod = LENGTH_NONE;
     9a4:	7863      	ldrb	r3, [r4, #1]
     9a6:	f36f 03c6 	bfc	r3, #3, #4
     9aa:	7063      	strb	r3, [r4, #1]
		break;
     9ac:	e7bc      	b.n	928 <CONFIG_ISR_STACK_SIZE+0x128>
		conv->specifier_cat = SPECIFIER_SINT;
     9ae:	78a2      	ldrb	r2, [r4, #2]
     9b0:	2101      	movs	r1, #1
     9b2:	f361 0202 	bfi	r2, r1, #0, #3
     9b6:	70a2      	strb	r2, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
     9b8:	7862      	ldrb	r2, [r4, #1]
     9ba:	f002 0278 	and.w	r2, r2, #120	; 0x78
     9be:	2a40      	cmp	r2, #64	; 0x40
     9c0:	d010      	beq.n	9e4 <CONFIG_ISR_STACK_SIZE+0x1e4>
		if (conv->specifier == 'c') {
     9c2:	2b63      	cmp	r3, #99	; 0x63
     9c4:	d013      	beq.n	9ee <CONFIG_ISR_STACK_SIZE+0x1ee>
	conv->unsupported |= unsupported;
     9c6:	7823      	ldrb	r3, [r4, #0]
     9c8:	f3c3 0240 	ubfx	r2, r3, #1, #1
     9cc:	4315      	orrs	r5, r2
     9ce:	f365 0341 	bfi	r3, r5, #1, #1
     9d2:	7023      	strb	r3, [r4, #0]
	sp = extract_length(conv, sp);
	sp = extract_specifier(conv, sp);

	return sp;
}
     9d4:	b002      	add	sp, #8
     9d6:	bd70      	pop	{r4, r5, r6, pc}
		conv->specifier_cat = SPECIFIER_UINT;
     9d8:	78a2      	ldrb	r2, [r4, #2]
     9da:	2102      	movs	r1, #2
     9dc:	f361 0202 	bfi	r2, r1, #0, #3
     9e0:	70a2      	strb	r2, [r4, #2]
     9e2:	e7e9      	b.n	9b8 <CONFIG_ISR_STACK_SIZE+0x1b8>
			conv->invalid = true;
     9e4:	7821      	ldrb	r1, [r4, #0]
     9e6:	f041 0101 	orr.w	r1, r1, #1
     9ea:	7021      	strb	r1, [r4, #0]
     9ec:	e7e9      	b.n	9c2 <CONFIG_ISR_STACK_SIZE+0x1c2>
			unsupported = (conv->length_mod != LENGTH_NONE);
     9ee:	1e15      	subs	r5, r2, #0
     9f0:	bf18      	it	ne
     9f2:	2501      	movne	r5, #1
     9f4:	e7e7      	b.n	9c6 <CONFIG_ISR_STACK_SIZE+0x1c6>
		conv->specifier_cat = SPECIFIER_FP;
     9f6:	78a3      	ldrb	r3, [r4, #2]
     9f8:	2204      	movs	r2, #4
     9fa:	f362 0302 	bfi	r3, r2, #0, #3
     9fe:	70a3      	strb	r3, [r4, #2]
			unsupported = true;
     a00:	2501      	movs	r5, #1
			break;
     a02:	e7e0      	b.n	9c6 <CONFIG_ISR_STACK_SIZE+0x1c6>
		conv->specifier_cat = SPECIFIER_PTR;
     a04:	78a3      	ldrb	r3, [r4, #2]
     a06:	2203      	movs	r2, #3
     a08:	f362 0302 	bfi	r3, r2, #0, #3
     a0c:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
     a0e:	7863      	ldrb	r3, [r4, #1]
     a10:	f003 0378 	and.w	r3, r3, #120	; 0x78
     a14:	2b40      	cmp	r3, #64	; 0x40
     a16:	d1d6      	bne.n	9c6 <CONFIG_ISR_STACK_SIZE+0x1c6>
			unsupported = true;
     a18:	2501      	movs	r5, #1
     a1a:	e7d4      	b.n	9c6 <CONFIG_ISR_STACK_SIZE+0x1c6>
		conv->specifier_cat = SPECIFIER_PTR;
     a1c:	78a3      	ldrb	r3, [r4, #2]
     a1e:	2203      	movs	r2, #3
     a20:	f362 0302 	bfi	r3, r2, #0, #3
     a24:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod != LENGTH_NONE) {
     a26:	7863      	ldrb	r3, [r4, #1]
     a28:	f013 0f78 	tst.w	r3, #120	; 0x78
     a2c:	d0cb      	beq.n	9c6 <CONFIG_ISR_STACK_SIZE+0x1c6>
			unsupported = true;
     a2e:	2501      	movs	r5, #1
     a30:	e7c9      	b.n	9c6 <CONFIG_ISR_STACK_SIZE+0x1c6>
		conv->invalid = true;
     a32:	7823      	ldrb	r3, [r4, #0]
     a34:	f043 0301 	orr.w	r3, r3, #1
     a38:	7023      	strb	r3, [r4, #0]
		break;
     a3a:	e7c4      	b.n	9c6 <CONFIG_ISR_STACK_SIZE+0x1c6>

00000a3c <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     a40:	b091      	sub	sp, #68	; 0x44
     a42:	4606      	mov	r6, r0
     a44:	460d      	mov	r5, r1
     a46:	4691      	mov	r9, r2
     a48:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     a4a:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     a4c:	f899 0000 	ldrb.w	r0, [r9]
     a50:	2800      	cmp	r0, #0
     a52:	f000 82d5 	beq.w	1000 <CONFIG_FPROTECT_BLOCK_SIZE>
		if (*fp != '%') {
     a56:	2825      	cmp	r0, #37	; 0x25
     a58:	d008      	beq.n	a6c <cbvprintf+0x30>
			OUTC(*fp++);
     a5a:	f109 0901 	add.w	r9, r9, #1
     a5e:	4629      	mov	r1, r5
     a60:	47b0      	blx	r6
     a62:	2800      	cmp	r0, #0
     a64:	f2c0 82cd 	blt.w	1002 <CONFIG_FPROTECT_BLOCK_SIZE+0x2>
     a68:	3401      	adds	r4, #1
			continue;
     a6a:	e7ef      	b.n	a4c <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
     a6c:	2300      	movs	r3, #0
     a6e:	9304      	str	r3, [sp, #16]
     a70:	9305      	str	r3, [sp, #20]
     a72:	9306      	str	r3, [sp, #24]
     a74:	9307      	str	r3, [sp, #28]
     a76:	9308      	str	r3, [sp, #32]
     a78:	9309      	str	r3, [sp, #36]	; 0x24
		int precision = -1;
		const char *bps = NULL;
		const char *bpe = buf + sizeof(buf);
		char sign = 0;

		fp = extract_conversion(conv, sp);
     a7a:	4649      	mov	r1, r9
     a7c:	a806      	add	r0, sp, #24
     a7e:	f7ff fe53 	bl	728 <extract_conversion>
     a82:	9002      	str	r0, [sp, #8]

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
     a84:	f89d 3019 	ldrb.w	r3, [sp, #25]
     a88:	f013 0f01 	tst.w	r3, #1
     a8c:	f000 8097 	beq.w	bbe <cbvprintf+0x182>
			width = va_arg(ap, int);
     a90:	9b03      	ldr	r3, [sp, #12]
     a92:	1d1a      	adds	r2, r3, #4
     a94:	9203      	str	r2, [sp, #12]
     a96:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
     a98:	2f00      	cmp	r7, #0
     a9a:	f2c0 8088 	blt.w	bae <cbvprintf+0x172>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
     a9e:	f89d 3019 	ldrb.w	r3, [sp, #25]
     aa2:	f013 0f04 	tst.w	r3, #4
     aa6:	f000 809c 	beq.w	be2 <cbvprintf+0x1a6>
			int arg = va_arg(ap, int);
     aaa:	9b03      	ldr	r3, [sp, #12]
     aac:	1d1a      	adds	r2, r3, #4
     aae:	9203      	str	r2, [sp, #12]
     ab0:	f8d3 a000 	ldr.w	sl, [r3]

			if (arg < 0) {
     ab4:	f1ba 0f00 	cmp.w	sl, #0
     ab8:	f2c0 808a 	blt.w	bd0 <cbvprintf+0x194>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
     abc:	2300      	movs	r3, #0
     abe:	9307      	str	r3, [sp, #28]
		conv->pad0_pre_exp = 0;
     ac0:	9308      	str	r3, [sp, #32]
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
     ac2:	f89d 301a 	ldrb.w	r3, [sp, #26]
     ac6:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
     aca:	f89d 1019 	ldrb.w	r1, [sp, #25]
     ace:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
     ad2:	2b01      	cmp	r3, #1
     ad4:	f000 808e 	beq.w	bf4 <cbvprintf+0x1b8>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
     ad8:	2b02      	cmp	r3, #2
     ada:	f000 80d3 	beq.w	c84 <cbvprintf+0x248>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
     ade:	2b04      	cmp	r3, #4
     ae0:	f000 8124 	beq.w	d2c <cbvprintf+0x2f0>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
     ae4:	2b03      	cmp	r3, #3
     ae6:	f000 813b 	beq.w	d60 <cbvprintf+0x324>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
     aea:	f89d 8018 	ldrb.w	r8, [sp, #24]
     aee:	f018 0b03 	ands.w	fp, r8, #3
     af2:	f040 813b 	bne.w	d6c <cbvprintf+0x330>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
     af6:	f89d 301b 	ldrb.w	r3, [sp, #27]
     afa:	3b25      	subs	r3, #37	; 0x25
     afc:	2b53      	cmp	r3, #83	; 0x53
     afe:	f200 81e6 	bhi.w	ece <cbvprintf+0x492>
     b02:	e8df f013 	tbh	[pc, r3, lsl #1]
     b06:	0140      	.short	0x0140
     b08:	01e401e4 	.word	0x01e401e4
     b0c:	01e401e4 	.word	0x01e401e4
     b10:	01e401e4 	.word	0x01e401e4
     b14:	01e401e4 	.word	0x01e401e4
     b18:	01e401e4 	.word	0x01e401e4
     b1c:	01e401e4 	.word	0x01e401e4
     b20:	01e401e4 	.word	0x01e401e4
     b24:	01e401e4 	.word	0x01e401e4
     b28:	01e401e4 	.word	0x01e401e4
     b2c:	01e401e4 	.word	0x01e401e4
     b30:	01e401e4 	.word	0x01e401e4
     b34:	01e401e4 	.word	0x01e401e4
     b38:	01e401e4 	.word	0x01e401e4
     b3c:	01e401e4 	.word	0x01e401e4
     b40:	01e401e4 	.word	0x01e401e4
     b44:	01e401e4 	.word	0x01e401e4
     b48:	01e401e4 	.word	0x01e401e4
     b4c:	01e401e4 	.word	0x01e401e4
     b50:	01e401e4 	.word	0x01e401e4
     b54:	01e401e4 	.word	0x01e401e4
     b58:	01e401e4 	.word	0x01e401e4
     b5c:	01e401e4 	.word	0x01e401e4
     b60:	01e401e4 	.word	0x01e401e4
     b64:	01e401e4 	.word	0x01e401e4
     b68:	01e401e4 	.word	0x01e401e4
     b6c:	01e40181 	.word	0x01e40181
     b70:	01e401e4 	.word	0x01e401e4
     b74:	01e401e4 	.word	0x01e401e4
     b78:	01e401e4 	.word	0x01e401e4
     b7c:	01e401e4 	.word	0x01e401e4
     b80:	015e01e4 	.word	0x015e01e4
     b84:	01e40167 	.word	0x01e40167
     b88:	01e401e4 	.word	0x01e401e4
     b8c:	016701e4 	.word	0x016701e4
     b90:	01e401e4 	.word	0x01e401e4
     b94:	01e401e4 	.word	0x01e401e4
     b98:	018101be 	.word	0x018101be
     b9c:	01e401a2 	.word	0x01e401a2
     ba0:	014d01e4 	.word	0x014d01e4
     ba4:	018101e4 	.word	0x018101e4
     ba8:	01e401e4 	.word	0x01e401e4
     bac:	0181      	.short	0x0181
				conv->flag_dash = true;
     bae:	f89d 3018 	ldrb.w	r3, [sp, #24]
     bb2:	f043 0304 	orr.w	r3, r3, #4
     bb6:	f88d 3018 	strb.w	r3, [sp, #24]
				width = -width;
     bba:	427f      	negs	r7, r7
     bbc:	e76f      	b.n	a9e <cbvprintf+0x62>
		} else if (conv->width_present) {
     bbe:	f99d 3018 	ldrsb.w	r3, [sp, #24]
     bc2:	2b00      	cmp	r3, #0
     bc4:	db02      	blt.n	bcc <cbvprintf+0x190>
		int width = -1;
     bc6:	f04f 37ff 	mov.w	r7, #4294967295
     bca:	e768      	b.n	a9e <cbvprintf+0x62>
			width = conv->width_value;
     bcc:	9f07      	ldr	r7, [sp, #28]
     bce:	e766      	b.n	a9e <cbvprintf+0x62>
				conv->prec_present = false;
     bd0:	f89d 3019 	ldrb.w	r3, [sp, #25]
     bd4:	f36f 0341 	bfc	r3, #1, #1
     bd8:	f88d 3019 	strb.w	r3, [sp, #25]
		int precision = -1;
     bdc:	f04f 3aff 	mov.w	sl, #4294967295
     be0:	e76c      	b.n	abc <cbvprintf+0x80>
		} else if (conv->prec_present) {
     be2:	f013 0f02 	tst.w	r3, #2
     be6:	d002      	beq.n	bee <cbvprintf+0x1b2>
			precision = conv->prec_value;
     be8:	f8dd a020 	ldr.w	sl, [sp, #32]
     bec:	e766      	b.n	abc <cbvprintf+0x80>
		int precision = -1;
     bee:	f04f 3aff 	mov.w	sl, #4294967295
     bf2:	e763      	b.n	abc <cbvprintf+0x80>
			switch (length_mod) {
     bf4:	1ecb      	subs	r3, r1, #3
     bf6:	2b04      	cmp	r3, #4
     bf8:	d804      	bhi.n	c04 <cbvprintf+0x1c8>
     bfa:	e8df f003 	tbb	[pc, r3]
     bfe:	1d0b      	.short	0x1d0b
     c00:	3529      	.short	0x3529
     c02:	35          	.byte	0x35
     c03:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
     c04:	9b03      	ldr	r3, [sp, #12]
     c06:	1d1a      	adds	r2, r3, #4
     c08:	9203      	str	r2, [sp, #12]
     c0a:	681b      	ldr	r3, [r3, #0]
     c0c:	17da      	asrs	r2, r3, #31
     c0e:	9304      	str	r3, [sp, #16]
     c10:	9205      	str	r2, [sp, #20]
				break;
     c12:	e006      	b.n	c22 <cbvprintf+0x1e6>
					value->sint = va_arg(ap, long);
     c14:	9b03      	ldr	r3, [sp, #12]
     c16:	1d1a      	adds	r2, r3, #4
     c18:	9203      	str	r2, [sp, #12]
     c1a:	681b      	ldr	r3, [r3, #0]
     c1c:	17da      	asrs	r2, r3, #31
     c1e:	9304      	str	r3, [sp, #16]
     c20:	9205      	str	r2, [sp, #20]
			if (length_mod == LENGTH_HH) {
     c22:	2901      	cmp	r1, #1
     c24:	d028      	beq.n	c78 <cbvprintf+0x23c>
			} else if (length_mod == LENGTH_H) {
     c26:	2902      	cmp	r1, #2
     c28:	f47f af5f 	bne.w	aea <cbvprintf+0xae>
				value->sint = (short)value->sint;
     c2c:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
     c30:	17da      	asrs	r2, r3, #31
     c32:	9304      	str	r3, [sp, #16]
     c34:	9205      	str	r2, [sp, #20]
     c36:	e758      	b.n	aea <cbvprintf+0xae>
					(sint_value_type)va_arg(ap, long long);
     c38:	9b03      	ldr	r3, [sp, #12]
     c3a:	3307      	adds	r3, #7
     c3c:	f023 0307 	bic.w	r3, r3, #7
     c40:	f103 0208 	add.w	r2, r3, #8
     c44:	9203      	str	r2, [sp, #12]
     c46:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     c4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     c4e:	e7e8      	b.n	c22 <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, intmax_t);
     c50:	9b03      	ldr	r3, [sp, #12]
     c52:	3307      	adds	r3, #7
     c54:	f023 0307 	bic.w	r3, r3, #7
     c58:	f103 0208 	add.w	r2, r3, #8
     c5c:	9203      	str	r2, [sp, #12]
     c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     c62:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     c66:	e7dc      	b.n	c22 <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     c68:	9b03      	ldr	r3, [sp, #12]
     c6a:	1d1a      	adds	r2, r3, #4
     c6c:	9203      	str	r2, [sp, #12]
     c6e:	681b      	ldr	r3, [r3, #0]
     c70:	17da      	asrs	r2, r3, #31
				value->sint =
     c72:	9304      	str	r3, [sp, #16]
     c74:	9205      	str	r2, [sp, #20]
				break;
     c76:	e7d4      	b.n	c22 <cbvprintf+0x1e6>
				value->sint = (char)value->sint;
     c78:	f89d 3010 	ldrb.w	r3, [sp, #16]
     c7c:	9304      	str	r3, [sp, #16]
     c7e:	2300      	movs	r3, #0
     c80:	9305      	str	r3, [sp, #20]
     c82:	e732      	b.n	aea <cbvprintf+0xae>
			switch (length_mod) {
     c84:	1ecb      	subs	r3, r1, #3
     c86:	2b04      	cmp	r3, #4
     c88:	d804      	bhi.n	c94 <cbvprintf+0x258>
     c8a:	e8df f003 	tbb	[pc, r3]
     c8e:	1f0b      	.short	0x1f0b
     c90:	4135      	.short	0x4135
     c92:	41          	.byte	0x41
     c93:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
     c94:	9b03      	ldr	r3, [sp, #12]
     c96:	1d1a      	adds	r2, r3, #4
     c98:	9203      	str	r2, [sp, #12]
     c9a:	681b      	ldr	r3, [r3, #0]
     c9c:	9304      	str	r3, [sp, #16]
     c9e:	2300      	movs	r3, #0
     ca0:	9305      	str	r3, [sp, #20]
				break;
     ca2:	e01e      	b.n	ce2 <cbvprintf+0x2a6>
				    && (conv->specifier == 'c')) {
     ca4:	f89d 301b 	ldrb.w	r3, [sp, #27]
				if ((!WCHAR_IS_SIGNED)
     ca8:	2b63      	cmp	r3, #99	; 0x63
     caa:	d007      	beq.n	cbc <cbvprintf+0x280>
					value->uint = va_arg(ap, unsigned long);
     cac:	9b03      	ldr	r3, [sp, #12]
     cae:	1d1a      	adds	r2, r3, #4
     cb0:	9203      	str	r2, [sp, #12]
     cb2:	681b      	ldr	r3, [r3, #0]
     cb4:	9304      	str	r3, [sp, #16]
     cb6:	2300      	movs	r3, #0
     cb8:	9305      	str	r3, [sp, #20]
     cba:	e012      	b.n	ce2 <cbvprintf+0x2a6>
					value->uint = (wchar_t)va_arg(ap,
     cbc:	9b03      	ldr	r3, [sp, #12]
     cbe:	1d1a      	adds	r2, r3, #4
     cc0:	9203      	str	r2, [sp, #12]
     cc2:	681b      	ldr	r3, [r3, #0]
     cc4:	9304      	str	r3, [sp, #16]
     cc6:	2300      	movs	r3, #0
     cc8:	9305      	str	r3, [sp, #20]
     cca:	e00a      	b.n	ce2 <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap,
     ccc:	9b03      	ldr	r3, [sp, #12]
     cce:	3307      	adds	r3, #7
     cd0:	f023 0307 	bic.w	r3, r3, #7
     cd4:	f103 0208 	add.w	r2, r3, #8
     cd8:	9203      	str	r2, [sp, #12]
     cda:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     cde:	e9cd 2304 	strd	r2, r3, [sp, #16]
			if (length_mod == LENGTH_HH) {
     ce2:	2901      	cmp	r1, #1
     ce4:	d01c      	beq.n	d20 <cbvprintf+0x2e4>
			} else if (length_mod == LENGTH_H) {
     ce6:	2902      	cmp	r1, #2
     ce8:	f47f aeff 	bne.w	aea <cbvprintf+0xae>
				value->uint = (unsigned short)value->uint;
     cec:	f8bd 3010 	ldrh.w	r3, [sp, #16]
     cf0:	9304      	str	r3, [sp, #16]
     cf2:	2300      	movs	r3, #0
     cf4:	9305      	str	r3, [sp, #20]
     cf6:	e6f8      	b.n	aea <cbvprintf+0xae>
					(uint_value_type)va_arg(ap,
     cf8:	9b03      	ldr	r3, [sp, #12]
     cfa:	3307      	adds	r3, #7
     cfc:	f023 0307 	bic.w	r3, r3, #7
     d00:	f103 0208 	add.w	r2, r3, #8
     d04:	9203      	str	r2, [sp, #12]
     d06:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     d0a:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     d0e:	e7e8      	b.n	ce2 <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap, size_t);
     d10:	9b03      	ldr	r3, [sp, #12]
     d12:	1d1a      	adds	r2, r3, #4
     d14:	9203      	str	r2, [sp, #12]
     d16:	681b      	ldr	r3, [r3, #0]
				value->uint =
     d18:	9304      	str	r3, [sp, #16]
     d1a:	2300      	movs	r3, #0
     d1c:	9305      	str	r3, [sp, #20]
				break;
     d1e:	e7e0      	b.n	ce2 <cbvprintf+0x2a6>
				value->uint = (unsigned char)value->uint;
     d20:	f89d 3010 	ldrb.w	r3, [sp, #16]
     d24:	9304      	str	r3, [sp, #16]
     d26:	2300      	movs	r3, #0
     d28:	9305      	str	r3, [sp, #20]
     d2a:	e6de      	b.n	aea <cbvprintf+0xae>
			if (length_mod == LENGTH_UPPER_L) {
     d2c:	2908      	cmp	r1, #8
     d2e:	d00b      	beq.n	d48 <cbvprintf+0x30c>
				value->dbl = va_arg(ap, double);
     d30:	9b03      	ldr	r3, [sp, #12]
     d32:	3307      	adds	r3, #7
     d34:	f023 0307 	bic.w	r3, r3, #7
     d38:	f103 0208 	add.w	r2, r3, #8
     d3c:	9203      	str	r2, [sp, #12]
     d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
     d42:	e9cd 2304 	strd	r2, r3, [sp, #16]
     d46:	e6d0      	b.n	aea <cbvprintf+0xae>
				value->ldbl = va_arg(ap, long double);
     d48:	9b03      	ldr	r3, [sp, #12]
     d4a:	3307      	adds	r3, #7
     d4c:	f023 0307 	bic.w	r3, r3, #7
     d50:	f103 0208 	add.w	r2, r3, #8
     d54:	9203      	str	r2, [sp, #12]
     d56:	e9d3 2300 	ldrd	r2, r3, [r3]
     d5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
     d5e:	e6c4      	b.n	aea <cbvprintf+0xae>
			value->ptr = va_arg(ap, void *);
     d60:	9b03      	ldr	r3, [sp, #12]
     d62:	1d1a      	adds	r2, r3, #4
     d64:	9203      	str	r2, [sp, #12]
     d66:	681b      	ldr	r3, [r3, #0]
     d68:	9304      	str	r3, [sp, #16]
     d6a:	e6be      	b.n	aea <cbvprintf+0xae>
			OUTS(sp, fp);
     d6c:	9f02      	ldr	r7, [sp, #8]
     d6e:	463b      	mov	r3, r7
     d70:	464a      	mov	r2, r9
     d72:	4629      	mov	r1, r5
     d74:	4630      	mov	r0, r6
     d76:	f003 fefa 	bl	4b6e <outs>
     d7a:	2800      	cmp	r0, #0
     d7c:	f2c0 8141 	blt.w	1002 <CONFIG_FPROTECT_BLOCK_SIZE+0x2>
     d80:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
     d82:	46b9      	mov	r9, r7
			continue;
     d84:	e662      	b.n	a4c <cbvprintf+0x10>
		case '%':
			OUTC('%');
     d86:	4629      	mov	r1, r5
     d88:	2025      	movs	r0, #37	; 0x25
     d8a:	47b0      	blx	r6
     d8c:	2800      	cmp	r0, #0
     d8e:	f2c0 8138 	blt.w	1002 <CONFIG_FPROTECT_BLOCK_SIZE+0x2>
     d92:	3401      	adds	r4, #1
		char sign = 0;
     d94:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
     d96:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
     d9a:	f04f 0900 	mov.w	r9, #0
			break;
     d9e:	e09b      	b.n	ed8 <cbvprintf+0x49c>
		case 's': {
			bps = (const char *)value->ptr;
     da0:	f8dd 9010 	ldr.w	r9, [sp, #16]

			size_t len;

			if (precision >= 0) {
     da4:	f1ba 0f00 	cmp.w	sl, #0
     da8:	db07      	blt.n	dba <cbvprintf+0x37e>
				len = strnlen(bps, precision);
     daa:	4651      	mov	r1, sl
     dac:	4648      	mov	r0, r9
     dae:	f003 ffcf 	bl	4d50 <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
     db2:	eb09 0a00 	add.w	sl, r9, r0
		char sign = 0;
     db6:	46d8      	mov	r8, fp
			precision = -1;

			break;
     db8:	e08e      	b.n	ed8 <cbvprintf+0x49c>
				len = strlen(bps);
     dba:	4648      	mov	r0, r9
     dbc:	f003 ffbf 	bl	4d3e <strlen>
     dc0:	e7f7      	b.n	db2 <cbvprintf+0x376>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     dc2:	9b04      	ldr	r3, [sp, #16]
     dc4:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		char sign = 0;
     dc8:	46d8      	mov	r8, fp
			bpe = buf + 1;
     dca:	f10d 0a29 	add.w	sl, sp, #41	; 0x29
			bps = buf;
     dce:	f10d 0928 	add.w	r9, sp, #40	; 0x28
			break;
     dd2:	e081      	b.n	ed8 <cbvprintf+0x49c>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
     dd4:	f018 0f08 	tst.w	r8, #8
     dd8:	d105      	bne.n	de6 <cbvprintf+0x3aa>
				sign = '+';
			} else if (conv->flag_space) {
     dda:	f018 0810 	ands.w	r8, r8, #16
     dde:	d004      	beq.n	dea <cbvprintf+0x3ae>
				sign = ' ';
     de0:	f04f 0820 	mov.w	r8, #32
     de4:	e001      	b.n	dea <cbvprintf+0x3ae>
				sign = '+';
     de6:	f04f 082b 	mov.w	r8, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
     dea:	9a04      	ldr	r2, [sp, #16]
     dec:	9b05      	ldr	r3, [sp, #20]
			if (sint < 0) {
     dee:	2b00      	cmp	r3, #0
     df0:	db02      	blt.n	df8 <cbvprintf+0x3bc>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
     df2:	9204      	str	r2, [sp, #16]
     df4:	9305      	str	r3, [sp, #20]
     df6:	e008      	b.n	e0a <cbvprintf+0x3ce>
				value->uint = (uint_value_type)-sint;
     df8:	4252      	negs	r2, r2
     dfa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     dfe:	9204      	str	r2, [sp, #16]
     e00:	9305      	str	r3, [sp, #20]
				sign = '-';
     e02:	f04f 082d 	mov.w	r8, #45	; 0x2d
     e06:	e000      	b.n	e0a <cbvprintf+0x3ce>
		switch (conv->specifier) {
     e08:	46d8      	mov	r8, fp
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
     e0a:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     e0e:	9300      	str	r3, [sp, #0]
     e10:	ab0a      	add	r3, sp, #40	; 0x28
     e12:	aa06      	add	r2, sp, #24
     e14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
     e18:	f003 fe3f 	bl	4a9a <encode_uint>
     e1c:	4681      	mov	r9, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
     e1e:	f1ba 0f00 	cmp.w	sl, #0
     e22:	f2c0 8088 	blt.w	f36 <cbvprintf+0x4fa>
				size_t len = bpe - bps;
     e26:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     e2a:	eba3 0309 	sub.w	r3, r3, r9

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
     e2e:	f89d 2018 	ldrb.w	r2, [sp, #24]
     e32:	f36f 1286 	bfc	r2, #6, #1
     e36:	f88d 2018 	strb.w	r2, [sp, #24]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
     e3a:	459a      	cmp	sl, r3
     e3c:	d97e      	bls.n	f3c <cbvprintf+0x500>
					conv->pad0_value = precision - (int)len;
     e3e:	ebaa 0303 	sub.w	r3, sl, r3
     e42:	9307      	str	r3, [sp, #28]
		const char *bpe = buf + sizeof(buf);
     e44:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     e48:	e046      	b.n	ed8 <cbvprintf+0x49c>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
     e4a:	9804      	ldr	r0, [sp, #16]
     e4c:	b928      	cbnz	r0, e5a <cbvprintf+0x41e>
		char sign = 0;
     e4e:	46d8      	mov	r8, fp

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
     e50:	f8df a1b4 	ldr.w	sl, [pc, #436]	; 1008 <CONFIG_FPROTECT_BLOCK_SIZE+0x8>
			bps = "(nil)";
     e54:	f1aa 0905 	sub.w	r9, sl, #5
     e58:	e03e      	b.n	ed8 <cbvprintf+0x49c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     e5a:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     e5e:	9300      	str	r3, [sp, #0]
     e60:	ab0a      	add	r3, sp, #40	; 0x28
     e62:	aa06      	add	r2, sp, #24
     e64:	2100      	movs	r1, #0
     e66:	f003 fe18 	bl	4a9a <encode_uint>
     e6a:	4681      	mov	r9, r0
				conv->altform_0c = true;
     e6c:	f89d 301a 	ldrb.w	r3, [sp, #26]
     e70:	f043 0310 	orr.w	r3, r3, #16
     e74:	f88d 301a 	strb.w	r3, [sp, #26]
				conv->specifier = 'x';
     e78:	2378      	movs	r3, #120	; 0x78
     e7a:	f88d 301b 	strb.w	r3, [sp, #27]
		char sign = 0;
     e7e:	46d8      	mov	r8, fp
				goto prec_int_pad0;
     e80:	e7cd      	b.n	e1e <cbvprintf+0x3e2>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
     e82:	9a04      	ldr	r2, [sp, #16]
	switch ((enum length_mod_enum)conv->length_mod) {
     e84:	f89d 3019 	ldrb.w	r3, [sp, #25]
     e88:	f3c3 03c3 	ubfx	r3, r3, #3, #4
     e8c:	2b07      	cmp	r3, #7
     e8e:	d806      	bhi.n	e9e <cbvprintf+0x462>
     e90:	e8df f003 	tbb	[pc, r3]
     e94:	0f0d0b04 	.word	0x0f0d0b04
     e98:	1b191511 	.word	0x1b191511
		*(int *)dp = count;
     e9c:	6014      	str	r4, [r2, #0]
		char sign = 0;
     e9e:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
     ea0:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
     ea4:	f04f 0900 	mov.w	r9, #0
}
     ea8:	e016      	b.n	ed8 <cbvprintf+0x49c>
		*(signed char *)dp = (signed char)count;
     eaa:	7014      	strb	r4, [r2, #0]
		break;
     eac:	e7f7      	b.n	e9e <cbvprintf+0x462>
		*(short *)dp = (short)count;
     eae:	8014      	strh	r4, [r2, #0]
		break;
     eb0:	e7f5      	b.n	e9e <cbvprintf+0x462>
		*(long *)dp = (long)count;
     eb2:	6014      	str	r4, [r2, #0]
		break;
     eb4:	e7f3      	b.n	e9e <cbvprintf+0x462>
		*(long long *)dp = (long long)count;
     eb6:	17e3      	asrs	r3, r4, #31
     eb8:	6014      	str	r4, [r2, #0]
     eba:	6053      	str	r3, [r2, #4]
		break;
     ebc:	e7ef      	b.n	e9e <cbvprintf+0x462>
		*(intmax_t *)dp = (intmax_t)count;
     ebe:	17e3      	asrs	r3, r4, #31
     ec0:	6014      	str	r4, [r2, #0]
     ec2:	6053      	str	r3, [r2, #4]
		break;
     ec4:	e7eb      	b.n	e9e <cbvprintf+0x462>
		*(size_t *)dp = (size_t)count;
     ec6:	6014      	str	r4, [r2, #0]
		break;
     ec8:	e7e9      	b.n	e9e <cbvprintf+0x462>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     eca:	6014      	str	r4, [r2, #0]
		break;
     ecc:	e7e7      	b.n	e9e <cbvprintf+0x462>
		switch (conv->specifier) {
     ece:	46d8      	mov	r8, fp
     ed0:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     ed4:	f04f 0900 	mov.w	r9, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
     ed8:	f1b9 0f00 	cmp.w	r9, #0
     edc:	f000 808d 	beq.w	ffa <cbvprintf+0x5be>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
     ee0:	ebaa 0309 	sub.w	r3, sl, r9
		int pad_len = 0;

		if (sign != 0) {
     ee4:	f1b8 0f00 	cmp.w	r8, #0
     ee8:	d000      	beq.n	eec <cbvprintf+0x4b0>
			nj_len += 1U;
     eea:	3301      	adds	r3, #1
		}

		if (conv->altform_0c) {
     eec:	f89d 201a 	ldrb.w	r2, [sp, #26]
     ef0:	f012 0f10 	tst.w	r2, #16
     ef4:	d025      	beq.n	f42 <cbvprintf+0x506>
			nj_len += 2U;
     ef6:	3302      	adds	r3, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
     ef8:	9907      	ldr	r1, [sp, #28]
     efa:	440b      	add	r3, r1
		if (conv->pad_fp) {
     efc:	f012 0f40 	tst.w	r2, #64	; 0x40
     f00:	d001      	beq.n	f06 <cbvprintf+0x4ca>
			nj_len += conv->pad0_pre_exp;
     f02:	9a08      	ldr	r2, [sp, #32]
     f04:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
     f06:	2f00      	cmp	r7, #0
     f08:	dd31      	ble.n	f6e <cbvprintf+0x532>
			width -= (int)nj_len;
     f0a:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
     f0c:	f89d 3018 	ldrb.w	r3, [sp, #24]
     f10:	f013 0f04 	tst.w	r3, #4
     f14:	d12b      	bne.n	f6e <cbvprintf+0x532>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
     f16:	f013 0f40 	tst.w	r3, #64	; 0x40
     f1a:	d017      	beq.n	f4c <cbvprintf+0x510>
					if (sign != 0) {
     f1c:	f1b8 0f00 	cmp.w	r8, #0
     f20:	d017      	beq.n	f52 <cbvprintf+0x516>
						OUTC(sign);
     f22:	4629      	mov	r1, r5
     f24:	4640      	mov	r0, r8
     f26:	47b0      	blx	r6
     f28:	2800      	cmp	r0, #0
     f2a:	db6a      	blt.n	1002 <CONFIG_FPROTECT_BLOCK_SIZE+0x2>
     f2c:	3401      	adds	r4, #1
						sign = 0;
     f2e:	46d8      	mov	r8, fp
					}
					pad = '0';
     f30:	f04f 0b30 	mov.w	fp, #48	; 0x30
     f34:	e00f      	b.n	f56 <cbvprintf+0x51a>
		const char *bpe = buf + sizeof(buf);
     f36:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     f3a:	e7cd      	b.n	ed8 <cbvprintf+0x49c>
     f3c:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     f40:	e7ca      	b.n	ed8 <cbvprintf+0x49c>
		} else if (conv->altform_0) {
     f42:	f012 0f08 	tst.w	r2, #8
     f46:	d0d7      	beq.n	ef8 <cbvprintf+0x4bc>
			nj_len += 1U;
     f48:	3301      	adds	r3, #1
     f4a:	e7d5      	b.n	ef8 <cbvprintf+0x4bc>
				char pad = ' ';
     f4c:	f04f 0b20 	mov.w	fp, #32
     f50:	e001      	b.n	f56 <cbvprintf+0x51a>
					pad = '0';
     f52:	f04f 0b30 	mov.w	fp, #48	; 0x30
     f56:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
     f58:	1e5f      	subs	r7, r3, #1
     f5a:	2b00      	cmp	r3, #0
     f5c:	dd07      	ble.n	f6e <cbvprintf+0x532>
					OUTC(pad);
     f5e:	4629      	mov	r1, r5
     f60:	4658      	mov	r0, fp
     f62:	47b0      	blx	r6
     f64:	2800      	cmp	r0, #0
     f66:	db4c      	blt.n	1002 <CONFIG_FPROTECT_BLOCK_SIZE+0x2>
     f68:	3401      	adds	r4, #1
				while (width-- > 0) {
     f6a:	463b      	mov	r3, r7
     f6c:	e7f4      	b.n	f58 <cbvprintf+0x51c>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
     f6e:	f1b8 0f00 	cmp.w	r8, #0
     f72:	d005      	beq.n	f80 <cbvprintf+0x544>
			OUTC(sign);
     f74:	4629      	mov	r1, r5
     f76:	4640      	mov	r0, r8
     f78:	47b0      	blx	r6
     f7a:	2800      	cmp	r0, #0
     f7c:	db41      	blt.n	1002 <CONFIG_FPROTECT_BLOCK_SIZE+0x2>
     f7e:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
     f80:	f89d 301a 	ldrb.w	r3, [sp, #26]
     f84:	f3c3 1200 	ubfx	r2, r3, #4, #1
     f88:	f3c3 03c0 	ubfx	r3, r3, #3, #1
     f8c:	4313      	orrs	r3, r2
     f8e:	d005      	beq.n	f9c <cbvprintf+0x560>
				OUTC('0');
     f90:	4629      	mov	r1, r5
     f92:	2030      	movs	r0, #48	; 0x30
     f94:	47b0      	blx	r6
     f96:	2800      	cmp	r0, #0
     f98:	db33      	blt.n	1002 <CONFIG_FPROTECT_BLOCK_SIZE+0x2>
     f9a:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
     f9c:	f89d 301a 	ldrb.w	r3, [sp, #26]
     fa0:	f013 0f10 	tst.w	r3, #16
     fa4:	d006      	beq.n	fb4 <cbvprintf+0x578>
				OUTC(conv->specifier);
     fa6:	4629      	mov	r1, r5
     fa8:	f89d 001b 	ldrb.w	r0, [sp, #27]
     fac:	47b0      	blx	r6
     fae:	2800      	cmp	r0, #0
     fb0:	db27      	blt.n	1002 <CONFIG_FPROTECT_BLOCK_SIZE+0x2>
     fb2:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
     fb4:	9b07      	ldr	r3, [sp, #28]
			while (pad_len-- > 0) {
     fb6:	f103 38ff 	add.w	r8, r3, #4294967295
     fba:	2b00      	cmp	r3, #0
     fbc:	dd07      	ble.n	fce <cbvprintf+0x592>
				OUTC('0');
     fbe:	4629      	mov	r1, r5
     fc0:	2030      	movs	r0, #48	; 0x30
     fc2:	47b0      	blx	r6
     fc4:	2800      	cmp	r0, #0
     fc6:	db1c      	blt.n	1002 <CONFIG_FPROTECT_BLOCK_SIZE+0x2>
     fc8:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
     fca:	4643      	mov	r3, r8
     fcc:	e7f3      	b.n	fb6 <cbvprintf+0x57a>
			}

			OUTS(bps, bpe);
     fce:	4653      	mov	r3, sl
     fd0:	464a      	mov	r2, r9
     fd2:	4629      	mov	r1, r5
     fd4:	4630      	mov	r0, r6
     fd6:	f003 fdca 	bl	4b6e <outs>
     fda:	2800      	cmp	r0, #0
     fdc:	db11      	blt.n	1002 <CONFIG_FPROTECT_BLOCK_SIZE+0x2>
     fde:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
     fe0:	2f00      	cmp	r7, #0
     fe2:	dd07      	ble.n	ff4 <cbvprintf+0x5b8>
			OUTC(' ');
     fe4:	4629      	mov	r1, r5
     fe6:	2020      	movs	r0, #32
     fe8:	47b0      	blx	r6
     fea:	2800      	cmp	r0, #0
     fec:	db09      	blt.n	1002 <CONFIG_FPROTECT_BLOCK_SIZE+0x2>
     fee:	3401      	adds	r4, #1
			--width;
     ff0:	3f01      	subs	r7, #1
     ff2:	e7f5      	b.n	fe0 <cbvprintf+0x5a4>
		fp = extract_conversion(conv, sp);
     ff4:	f8dd 9008 	ldr.w	r9, [sp, #8]
     ff8:	e528      	b.n	a4c <cbvprintf+0x10>
     ffa:	f8dd 9008 	ldr.w	r9, [sp, #8]
     ffe:	e525      	b.n	a4c <cbvprintf+0x10>
		}
	}

	return count;
    1000:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
    1002:	b011      	add	sp, #68	; 0x44
    1004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1008:	0000607d 	.word	0x0000607d

0000100c <pm_system_resume>:
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}

void pm_system_resume(void)
{
    100c:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = _current_cpu->id;
    100e:	4b2a      	ldr	r3, [pc, #168]	; (10b8 <pm_system_resume+0xac>)
    1010:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    1012:	f005 031f 	and.w	r3, r5, #31
    1016:	2201      	movs	r2, #1
    1018:	409a      	lsls	r2, r3
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    101a:	0969      	lsrs	r1, r5, #5
    101c:	4b27      	ldr	r3, [pc, #156]	; (10bc <pm_system_resume+0xb0>)
    101e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    1022:	43d0      	mvns	r0, r2
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1024:	f3bf 8f5b 	dmb	ish
    1028:	e853 1f00 	ldrex	r1, [r3]
    102c:	ea01 0400 	and.w	r4, r1, r0
    1030:	e843 4600 	strex	r6, r4, [r3]
    1034:	2e00      	cmp	r6, #0
    1036:	d1f7      	bne.n	1028 <pm_system_resume+0x1c>
    1038:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    103c:	420a      	tst	r2, r1
    103e:	d100      	bne.n	1042 <pm_system_resume+0x36>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
			0, 0};
	}
}
    1040:	bd70      	pop	{r4, r5, r6, pc}
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
    1042:	481f      	ldr	r0, [pc, #124]	; (10c0 <pm_system_resume+0xb4>)
    1044:	eb05 0245 	add.w	r2, r5, r5, lsl #1
    1048:	0093      	lsls	r3, r2, #2
    104a:	18c1      	adds	r1, r0, r3
	if (pm_state_exit_post_ops != NULL) {
    104c:	4a1d      	ldr	r2, [pc, #116]	; (10c4 <pm_system_resume+0xb8>)
    104e:	b172      	cbz	r2, 106e <pm_system_resume+0x62>
		pm_state_exit_post_ops(info->state, info->substate_id);
    1050:	7849      	ldrb	r1, [r1, #1]
    1052:	5cc0      	ldrb	r0, [r0, r3]
    1054:	f003 fee2 	bl	4e1c <pm_state_exit_post_ops>
    1058:	f04f 0320 	mov.w	r3, #32
    105c:	f3ef 8611 	mrs	r6, BASEPRI
    1060:	f383 8812 	msr	BASEPRI_MAX, r3
    1064:	f3bf 8f6f 	isb	sy
    1068:	4b17      	ldr	r3, [pc, #92]	; (10c8 <pm_system_resume+0xbc>)
    106a:	681c      	ldr	r4, [r3, #0]
    106c:	e010      	b.n	1090 <pm_system_resume+0x84>
	__asm__ volatile(
    106e:	2300      	movs	r3, #0
    1070:	f383 8811 	msr	BASEPRI, r3
    1074:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    1078:	e7ee      	b.n	1058 <pm_system_resume+0x4c>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    107a:	4b0f      	ldr	r3, [pc, #60]	; (10b8 <pm_system_resume+0xac>)
    107c:	7d1b      	ldrb	r3, [r3, #20]
    107e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1082:	0099      	lsls	r1, r3, #2
    1084:	4b0e      	ldr	r3, [pc, #56]	; (10c0 <pm_system_resume+0xb4>)
    1086:	5c58      	ldrb	r0, [r3, r1]
    1088:	4790      	blx	r2
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    108a:	b10c      	cbz	r4, 1090 <pm_system_resume+0x84>
	return node->next;
    108c:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    108e:	b124      	cbz	r4, 109a <pm_system_resume+0x8e>
    1090:	b11c      	cbz	r4, 109a <pm_system_resume+0x8e>
			callback = notifier->state_exit;
    1092:	68a2      	ldr	r2, [r4, #8]
		if (callback) {
    1094:	2a00      	cmp	r2, #0
    1096:	d1f0      	bne.n	107a <pm_system_resume+0x6e>
    1098:	e7f7      	b.n	108a <pm_system_resume+0x7e>
	__asm__ volatile(
    109a:	f386 8811 	msr	BASEPRI, r6
    109e:	f3bf 8f6f 	isb	sy
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    10a2:	4807      	ldr	r0, [pc, #28]	; (10c0 <pm_system_resume+0xb4>)
    10a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    10a8:	00aa      	lsls	r2, r5, #2
    10aa:	1881      	adds	r1, r0, r2
    10ac:	2300      	movs	r3, #0
    10ae:	5083      	str	r3, [r0, r2]
    10b0:	604b      	str	r3, [r1, #4]
    10b2:	608b      	str	r3, [r1, #8]
}
    10b4:	e7c4      	b.n	1040 <pm_system_resume+0x34>
    10b6:	bf00      	nop
    10b8:	200007f8 	.word	0x200007f8
    10bc:	2000027c 	.word	0x2000027c
    10c0:	2000026c 	.word	0x2000026c
    10c4:	00004e1d 	.word	0x00004e1d
    10c8:	20000264 	.word	0x20000264

000010cc <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    10cc:	b570      	push	{r4, r5, r6, lr}
    10ce:	4604      	mov	r4, r0
	bool ret = true;
	uint8_t id = _current_cpu->id;
    10d0:	4b57      	ldr	r3, [pc, #348]	; (1230 <pm_system_suspend+0x164>)
    10d2:	7d1d      	ldrb	r5, [r3, #20]
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
    10d4:	096a      	lsrs	r2, r5, #5
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    10d6:	f3bf 8f5b 	dmb	ish
    10da:	4b56      	ldr	r3, [pc, #344]	; (1234 <pm_system_suspend+0x168>)
    10dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    10e0:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    10e4:	f005 021f 	and.w	r2, r5, #31
    10e8:	4113      	asrs	r3, r2

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    10ea:	f013 0f01 	tst.w	r3, #1
    10ee:	d015      	beq.n	111c <pm_system_suspend+0x50>
		if (info != NULL) {
			z_cpus_pm_state[id] = *info;
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    10f0:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    10f4:	4a50      	ldr	r2, [pc, #320]	; (1238 <pm_system_suspend+0x16c>)
    10f6:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
    10fa:	b1f3      	cbz	r3, 113a <pm_system_suspend+0x6e>
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    10fc:	f1b4 3fff 	cmp.w	r4, #4294967295
    1100:	d131      	bne.n	1166 <pm_system_suspend+0x9a>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    1102:	f002 fe4d 	bl	3da0 <k_sched_lock>
	__asm__ volatile(
    1106:	f04f 0320 	mov.w	r3, #32
    110a:	f3ef 8611 	mrs	r6, BASEPRI
    110e:	f383 8812 	msr	BASEPRI_MAX, r3
    1112:	f3bf 8f6f 	isb	sy
	return list->head;
    1116:	4b49      	ldr	r3, [pc, #292]	; (123c <pm_system_suspend+0x170>)
    1118:	681c      	ldr	r4, [r3, #0]
    111a:	e045      	b.n	11a8 <pm_system_suspend+0xdc>
		info = pm_policy_next_state(id, ticks);
    111c:	4601      	mov	r1, r0
    111e:	4628      	mov	r0, r5
    1120:	f000 f8a4 	bl	126c <pm_policy_next_state>
		if (info != NULL) {
    1124:	2800      	cmp	r0, #0
    1126:	d0e3      	beq.n	10f0 <pm_system_suspend+0x24>
			z_cpus_pm_state[id] = *info;
    1128:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    112c:	4a42      	ldr	r2, [pc, #264]	; (1238 <pm_system_suspend+0x16c>)
    112e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    1132:	c807      	ldmia	r0, {r0, r1, r2}
    1134:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    1138:	e7da      	b.n	10f0 <pm_system_suspend+0x24>
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    113a:	f005 021f 	and.w	r2, r5, #31
    113e:	2301      	movs	r3, #1
    1140:	4093      	lsls	r3, r2

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1142:	096d      	lsrs	r5, r5, #5
    1144:	4a3b      	ldr	r2, [pc, #236]	; (1234 <pm_system_suspend+0x168>)
    1146:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    114a:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    114c:	f3bf 8f5b 	dmb	ish
    1150:	e855 2f00 	ldrex	r2, [r5]
    1154:	401a      	ands	r2, r3
    1156:	e845 2100 	strex	r1, r2, [r5]
    115a:	2900      	cmp	r1, #0
    115c:	d1f8      	bne.n	1150 <pm_system_suspend+0x84>
    115e:	f3bf 8f5b 	dmb	ish
		ret = false;
    1162:	2000      	movs	r0, #0
		goto end;
    1164:	e062      	b.n	122c <pm_system_suspend+0x160>
		     k_us_to_ticks_ceil32(
    1166:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    116a:	4a33      	ldr	r2, [pc, #204]	; (1238 <pm_system_suspend+0x16c>)
    116c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    1170:	6898      	ldr	r0, [r3, #8]
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    1172:	0c41      	lsrs	r1, r0, #17
    1174:	03c0      	lsls	r0, r0, #15
    1176:	4b32      	ldr	r3, [pc, #200]	; (1240 <pm_system_suspend+0x174>)
    1178:	18c0      	adds	r0, r0, r3
    117a:	4a32      	ldr	r2, [pc, #200]	; (1244 <pm_system_suspend+0x178>)
    117c:	f04f 0300 	mov.w	r3, #0
    1180:	f141 0100 	adc.w	r1, r1, #0
    1184:	f7fe ffbc 	bl	100 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    1188:	2101      	movs	r1, #1
    118a:	1a20      	subs	r0, r4, r0
    118c:	f004 fd2d 	bl	5bea <z_set_timeout_expiry>
    1190:	e7b7      	b.n	1102 <pm_system_suspend+0x36>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    1192:	4b27      	ldr	r3, [pc, #156]	; (1230 <pm_system_suspend+0x164>)
    1194:	7d1b      	ldrb	r3, [r3, #20]
    1196:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    119a:	4927      	ldr	r1, [pc, #156]	; (1238 <pm_system_suspend+0x16c>)
    119c:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
    11a0:	4790      	blx	r2
Z_GENLIST_PEEK_NEXT(slist, snode)
    11a2:	b10c      	cbz	r4, 11a8 <pm_system_suspend+0xdc>
	return node->next;
    11a4:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    11a6:	b124      	cbz	r4, 11b2 <pm_system_suspend+0xe6>
    11a8:	b11c      	cbz	r4, 11b2 <pm_system_suspend+0xe6>
			callback = notifier->state_entry;
    11aa:	6862      	ldr	r2, [r4, #4]
		if (callback) {
    11ac:	2a00      	cmp	r2, #0
    11ae:	d1f0      	bne.n	1192 <pm_system_suspend+0xc6>
    11b0:	e7f7      	b.n	11a2 <pm_system_suspend+0xd6>
	__asm__ volatile(
    11b2:	f386 8811 	msr	BASEPRI, r6
    11b6:	f3bf 8f6f 	isb	sy
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    11ba:	f005 031f 	and.w	r3, r5, #31
    11be:	2101      	movs	r1, #1
    11c0:	4099      	lsls	r1, r3

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    11c2:	096b      	lsrs	r3, r5, #5
    11c4:	4a20      	ldr	r2, [pc, #128]	; (1248 <pm_system_suspend+0x17c>)
    11c6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    11ca:	f3bf 8f5b 	dmb	ish
    11ce:	e853 2f00 	ldrex	r2, [r3]
    11d2:	430a      	orrs	r2, r1
    11d4:	e843 2000 	strex	r0, r2, [r3]
    11d8:	2800      	cmp	r0, #0
    11da:	d1f8      	bne.n	11ce <pm_system_suspend+0x102>
    11dc:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    11e0:	4b1a      	ldr	r3, [pc, #104]	; (124c <pm_system_suspend+0x180>)
    11e2:	b14b      	cbz	r3, 11f8 <pm_system_suspend+0x12c>
		pm_state_set(info->state, info->substate_id);
    11e4:	4b14      	ldr	r3, [pc, #80]	; (1238 <pm_system_suspend+0x16c>)
    11e6:	eb05 0245 	add.w	r2, r5, r5, lsl #1
    11ea:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    11ee:	7849      	ldrb	r1, [r1, #1]
    11f0:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
    11f4:	f003 fe06 	bl	4e04 <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    11f8:	f7ff ff08 	bl	100c <pm_system_resume>
	atomic_val_t mask = ATOMIC_MASK(bit);
    11fc:	f005 031f 	and.w	r3, r5, #31
    1200:	2401      	movs	r4, #1
    1202:	fa04 f303 	lsl.w	r3, r4, r3
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    1206:	096d      	lsrs	r5, r5, #5
    1208:	4a0a      	ldr	r2, [pc, #40]	; (1234 <pm_system_suspend+0x168>)
    120a:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    120e:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1210:	f3bf 8f5b 	dmb	ish
    1214:	e855 2f00 	ldrex	r2, [r5]
    1218:	401a      	ands	r2, r3
    121a:	e845 2100 	strex	r1, r2, [r5]
    121e:	2900      	cmp	r1, #0
    1220:	d1f8      	bne.n	1214 <pm_system_suspend+0x148>
    1222:	f3bf 8f5b 	dmb	ish
	atomic_clear_bit(z_cpus_pm_state_forced, id);
	k_sched_unlock();
    1226:	f002 ff7d 	bl	4124 <k_sched_unlock>
	bool ret = true;
    122a:	4620      	mov	r0, r4
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
    122c:	bd70      	pop	{r4, r5, r6, pc}
    122e:	bf00      	nop
    1230:	200007f8 	.word	0x200007f8
    1234:	20000278 	.word	0x20000278
    1238:	2000026c 	.word	0x2000026c
    123c:	20000264 	.word	0x20000264
    1240:	000f423f 	.word	0x000f423f
    1244:	000f4240 	.word	0x000f4240
    1248:	2000027c 	.word	0x2000027c
    124c:	00004e05 	.word	0x00004e05

00001250 <pm_policy_state_lock_is_active>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    1250:	f3bf 8f5b 	dmb	ish
    1254:	4b04      	ldr	r3, [pc, #16]	; (1268 <pm_policy_state_lock_is_active+0x18>)
    1256:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    125a:	f3bf 8f5b 	dmb	ish
}

bool pm_policy_state_lock_is_active(enum pm_state state)
{
	return (atomic_get(&state_lock_cnt[state]) != 0);
}
    125e:	3800      	subs	r0, #0
    1260:	bf18      	it	ne
    1262:	2001      	movne	r0, #1
    1264:	4770      	bx	lr
    1266:	bf00      	nop
    1268:	20000280 	.word	0x20000280

0000126c <pm_policy_next_state>:
{
    126c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1270:	b082      	sub	sp, #8
    1272:	460e      	mov	r6, r1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    1274:	a901      	add	r1, sp, #4
    1276:	f000 f843 	bl	1300 <pm_state_cpu_get_all>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    127a:	1e44      	subs	r4, r0, #1
    127c:	b224      	sxth	r4, r4
    127e:	e007      	b.n	1290 <pm_policy_next_state+0x24>
		if ((ticks == K_TICKS_FOREVER) ||
    1280:	f1b6 3fff 	cmp.w	r6, #4294967295
    1284:	d032      	beq.n	12ec <pm_policy_next_state+0x80>
		    (ticks >= (min_residency + exit_latency))) {
    1286:	4440      	add	r0, r8
		if ((ticks == K_TICKS_FOREVER) ||
    1288:	42b0      	cmp	r0, r6
    128a:	d92f      	bls.n	12ec <pm_policy_next_state+0x80>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    128c:	3c01      	subs	r4, #1
    128e:	b224      	sxth	r4, r4
    1290:	2c00      	cmp	r4, #0
    1292:	db2a      	blt.n	12ea <pm_policy_next_state+0x7e>
		const struct pm_state_info *state = &cpu_states[i];
    1294:	9b01      	ldr	r3, [sp, #4]
    1296:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    129a:	eb03 0582 	add.w	r5, r3, r2, lsl #2
		if (pm_policy_state_lock_is_active(state->state)) {
    129e:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
    12a2:	f7ff ffd5 	bl	1250 <pm_policy_state_lock_is_active>
    12a6:	2800      	cmp	r0, #0
    12a8:	d1f0      	bne.n	128c <pm_policy_next_state+0x20>
		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
    12aa:	6868      	ldr	r0, [r5, #4]
    12ac:	0c41      	lsrs	r1, r0, #17
    12ae:	03c0      	lsls	r0, r0, #15
    12b0:	4f10      	ldr	r7, [pc, #64]	; (12f4 <pm_policy_next_state+0x88>)
    12b2:	19c0      	adds	r0, r0, r7
    12b4:	4a10      	ldr	r2, [pc, #64]	; (12f8 <pm_policy_next_state+0x8c>)
    12b6:	f04f 0300 	mov.w	r3, #0
    12ba:	f141 0100 	adc.w	r1, r1, #0
    12be:	f7fe ff1f 	bl	100 <__aeabi_uldivmod>
    12c2:	4680      	mov	r8, r0
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);
    12c4:	68ab      	ldr	r3, [r5, #8]
    12c6:	0c59      	lsrs	r1, r3, #17
    12c8:	03db      	lsls	r3, r3, #15
    12ca:	19d8      	adds	r0, r3, r7
    12cc:	4a0a      	ldr	r2, [pc, #40]	; (12f8 <pm_policy_next_state+0x8c>)
    12ce:	f04f 0300 	mov.w	r3, #0
    12d2:	f141 0100 	adc.w	r1, r1, #0
    12d6:	f7fe ff13 	bl	100 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    12da:	4b08      	ldr	r3, [pc, #32]	; (12fc <pm_policy_next_state+0x90>)
    12dc:	681b      	ldr	r3, [r3, #0]
    12de:	f1b3 3fff 	cmp.w	r3, #4294967295
    12e2:	d0cd      	beq.n	1280 <pm_policy_next_state+0x14>
    12e4:	4283      	cmp	r3, r0
    12e6:	d8cb      	bhi.n	1280 <pm_policy_next_state+0x14>
    12e8:	e7d0      	b.n	128c <pm_policy_next_state+0x20>
	return NULL;
    12ea:	2500      	movs	r5, #0
}
    12ec:	4628      	mov	r0, r5
    12ee:	b002      	add	sp, #8
    12f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    12f4:	000f423f 	.word	0x000f423f
    12f8:	000f4240 	.word	0x000f4240
    12fc:	2000000c 	.word	0x2000000c

00001300 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    1300:	b908      	cbnz	r0, 1306 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    1302:	4b02      	ldr	r3, [pc, #8]	; (130c <pm_state_cpu_get_all+0xc>)
    1304:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    1306:	2000      	movs	r0, #0
    1308:	4770      	bx	lr
    130a:	bf00      	nop
    130c:	00006080 	.word	0x00006080

00001310 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    1310:	4901      	ldr	r1, [pc, #4]	; (1318 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    1312:	2210      	movs	r2, #16
	str	r2, [r1]
    1314:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    1316:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1318:	e000ed10 	.word	0xe000ed10

0000131c <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    131c:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    131e:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    1320:	f380 8811 	msr	BASEPRI, r0
	isb
    1324:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    1328:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    132c:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    132e:	b662      	cpsie	i
	isb
    1330:	f3bf 8f6f 	isb	sy

	bx	lr
    1334:	4770      	bx	lr
    1336:	bf00      	nop

00001338 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    1338:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    133a:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    133c:	f381 8811 	msr	BASEPRI, r1

	wfe
    1340:	bf20      	wfe

	msr	BASEPRI, r0
    1342:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    1346:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    1348:	4770      	bx	lr
    134a:	bf00      	nop

0000134c <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    134c:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    134e:	2800      	cmp	r0, #0
    1350:	db07      	blt.n	1362 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1352:	f000 021f 	and.w	r2, r0, #31
    1356:	0940      	lsrs	r0, r0, #5
    1358:	2301      	movs	r3, #1
    135a:	4093      	lsls	r3, r2
    135c:	4a01      	ldr	r2, [pc, #4]	; (1364 <arch_irq_enable+0x18>)
    135e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
    1362:	4770      	bx	lr
    1364:	e000e100 	.word	0xe000e100

00001368 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    1368:	0942      	lsrs	r2, r0, #5
    136a:	4b05      	ldr	r3, [pc, #20]	; (1380 <arch_irq_is_enabled+0x18>)
    136c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    1370:	f000 001f 	and.w	r0, r0, #31
    1374:	2301      	movs	r3, #1
    1376:	fa03 f000 	lsl.w	r0, r3, r0
}
    137a:	4010      	ands	r0, r2
    137c:	4770      	bx	lr
    137e:	bf00      	nop
    1380:	e000e100 	.word	0xe000e100

00001384 <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    1384:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    1386:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    1388:	2800      	cmp	r0, #0
    138a:	db08      	blt.n	139e <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    138c:	0149      	lsls	r1, r1, #5
    138e:	b2c9      	uxtb	r1, r1
    1390:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
    1394:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
    1398:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
    139c:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    139e:	f000 000f 	and.w	r0, r0, #15
    13a2:	0149      	lsls	r1, r1, #5
    13a4:	b2c9      	uxtb	r1, r1
    13a6:	4b01      	ldr	r3, [pc, #4]	; (13ac <z_arm_irq_priority_set+0x28>)
    13a8:	5419      	strb	r1, [r3, r0]
}
    13aa:	4770      	bx	lr
    13ac:	e000ed14 	.word	0xe000ed14

000013b0 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    13b0:	bf30      	wfi
    b z_SysNmiOnReset
    13b2:	f7ff bffd 	b.w	13b0 <z_SysNmiOnReset>
    13b6:	bf00      	nop

000013b8 <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    13b8:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    13ba:	4b0b      	ldr	r3, [pc, #44]	; (13e8 <z_arm_prep_c+0x30>)
    13bc:	4a0b      	ldr	r2, [pc, #44]	; (13ec <z_arm_prep_c+0x34>)
    13be:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    13c2:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    13c4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    13c8:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    13cc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    13d0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    13d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    13d8:	f002 fa80 	bl	38dc <z_bss_zero>
	z_data_copy();
    13dc:	f003 f80e 	bl	43fc <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    13e0:	f000 fa12 	bl	1808 <z_arm_interrupt_init>
	z_cstart();
    13e4:	f002 fad8 	bl	3998 <z_cstart>
    13e8:	e000ed00 	.word	0xe000ed00
    13ec:	00000000 	.word	0x00000000

000013f0 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    13f0:	4a0a      	ldr	r2, [pc, #40]	; (141c <arch_swap+0x2c>)
    13f2:	6893      	ldr	r3, [r2, #8]
    13f4:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	_current->arch.swap_return_value = _k_neg_eagain;
    13f8:	4909      	ldr	r1, [pc, #36]	; (1420 <arch_swap+0x30>)
    13fa:	6809      	ldr	r1, [r1, #0]
    13fc:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1400:	4908      	ldr	r1, [pc, #32]	; (1424 <arch_swap+0x34>)
    1402:	684b      	ldr	r3, [r1, #4]
    1404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1408:	604b      	str	r3, [r1, #4]
    140a:	2300      	movs	r3, #0
    140c:	f383 8811 	msr	BASEPRI, r3
    1410:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    1414:	6893      	ldr	r3, [r2, #8]
}
    1416:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
    141a:	4770      	bx	lr
    141c:	200007f8 	.word	0x200007f8
    1420:	000061fc 	.word	0x000061fc
    1424:	e000ed00 	.word	0xe000ed00

00001428 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1428:	4913      	ldr	r1, [pc, #76]	; (1478 <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    142a:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    142c:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    1430:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    1432:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    1436:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    143a:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    143c:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    1440:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    1444:	4f0d      	ldr	r7, [pc, #52]	; (147c <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    1446:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    144a:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    144c:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    144e:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1450:	f8d2 00a8 	ldr.w	r0, [r2, #168]	; 0xa8
    movs r3, #0
    1454:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1456:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    145a:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    145e:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    1460:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    1462:	f000 fa7b 	bl	195c <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    1466:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    146a:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    146e:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1472:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    1476:	4770      	bx	lr
    ldr r1, =_kernel
    1478:	200007f8 	.word	0x200007f8
    ldr v4, =_SCS_ICSR
    147c:	e000ed04 	.word	0xe000ed04

00001480 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1480:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1484:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    1486:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    148a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    148e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1490:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1494:	2902      	cmp	r1, #2
    beq _oops
    1496:	d0ff      	beq.n	1498 <_oops>

00001498 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    1498:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    149a:	f003 fb87 	bl	4bac <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    149e:	bd01      	pop	{r0, pc}

000014a0 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    14a0:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    14a2:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    14a6:	490e      	ldr	r1, [pc, #56]	; (14e0 <arch_new_thread+0x40>)
    14a8:	f842 1c08 	str.w	r1, [r2, #-8]
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    14ac:	f021 0101 	bic.w	r1, r1, #1
    14b0:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    14b4:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    14b8:	9b01      	ldr	r3, [sp, #4]
    14ba:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    14be:	9b02      	ldr	r3, [sp, #8]
    14c0:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    14c4:	9b03      	ldr	r3, [sp, #12]
    14c6:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    14ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    14ce:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
    14d2:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    14d4:	2300      	movs	r3, #0
    14d6:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    14da:	bc10      	pop	{r4}
    14dc:	4770      	bx	lr
    14de:	bf00      	nop
    14e0:	00004a63 	.word	0x00004a63

000014e4 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    14e4:	4b12      	ldr	r3, [pc, #72]	; (1530 <z_check_thread_stack_fail+0x4c>)
    14e6:	689a      	ldr	r2, [r3, #8]

	if (thread == NULL) {
    14e8:	b302      	cbz	r2, 152c <z_check_thread_stack_fail+0x48>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    14ea:	f110 0f16 	cmn.w	r0, #22
    14ee:	d011      	beq.n	1514 <z_check_thread_stack_fail+0x30>
    14f0:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    14f4:	f1a3 0c20 	sub.w	ip, r3, #32
    14f8:	4584      	cmp	ip, r0
    14fa:	d805      	bhi.n	1508 <z_check_thread_stack_fail+0x24>
    14fc:	4283      	cmp	r3, r0
    14fe:	d905      	bls.n	150c <z_check_thread_stack_fail+0x28>
    1500:	428b      	cmp	r3, r1
    1502:	d805      	bhi.n	1510 <z_check_thread_stack_fail+0x2c>
    1504:	2100      	movs	r1, #0
    1506:	e00b      	b.n	1520 <z_check_thread_stack_fail+0x3c>
    1508:	2100      	movs	r1, #0
    150a:	e009      	b.n	1520 <z_check_thread_stack_fail+0x3c>
    150c:	2100      	movs	r1, #0
    150e:	e007      	b.n	1520 <z_check_thread_stack_fail+0x3c>
    1510:	2101      	movs	r1, #1
    1512:	e005      	b.n	1520 <z_check_thread_stack_fail+0x3c>
    1514:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    1518:	428b      	cmp	r3, r1
    151a:	bf94      	ite	ls
    151c:	2100      	movls	r1, #0
    151e:	2101      	movhi	r1, #1
    1520:	b909      	cbnz	r1, 1526 <z_check_thread_stack_fail+0x42>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    1522:	2000      	movs	r0, #0
}
    1524:	4770      	bx	lr
		return thread->stack_info.start;
    1526:	f8d2 0098 	ldr.w	r0, [r2, #152]	; 0x98
    152a:	4770      	bx	lr
		return 0;
    152c:	2000      	movs	r0, #0
    152e:	4770      	bx	lr
    1530:	200007f8 	.word	0x200007f8

00001534 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    1534:	b508      	push	{r3, lr}
    1536:	460d      	mov	r5, r1
    1538:	4614      	mov	r4, r2
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    153a:	4b08      	ldr	r3, [pc, #32]	; (155c <arch_switch_to_main_thread+0x28>)
    153c:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    153e:	f000 fa0d 	bl	195c <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    1542:	4620      	mov	r0, r4
    1544:	f385 8809 	msr	PSP, r5
    1548:	2100      	movs	r1, #0
    154a:	b663      	cpsie	if
    154c:	f381 8811 	msr	BASEPRI, r1
    1550:	f3bf 8f6f 	isb	sy
    1554:	2200      	movs	r2, #0
    1556:	2300      	movs	r3, #0
    1558:	f003 fa83 	bl	4a62 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    155c:	200007f8 	.word	0x200007f8

00001560 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    1560:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    1562:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    1564:	4a0b      	ldr	r2, [pc, #44]	; (1594 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    1566:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    1568:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    156a:	bf1e      	ittt	ne
	movne	r1, #0
    156c:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    156e:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    1570:	f004 f9e8 	blne	5944 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    1574:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    1576:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    157a:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    157e:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    1582:	4905      	ldr	r1, [pc, #20]	; (1598 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1584:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    1586:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    1588:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    158a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    158e:	4903      	ldr	r1, [pc, #12]	; (159c <_isr_wrapper+0x3c>)
	bx r1
    1590:	4708      	bx	r1
    1592:	0000      	.short	0x0000
	ldr r2, =_kernel
    1594:	200007f8 	.word	0x200007f8
	ldr r1, =_sw_isr_table
    1598:	00005d24 	.word	0x00005d24
	ldr r1, =z_arm_int_exit
    159c:	000015a1 	.word	0x000015a1

000015a0 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    15a0:	4b04      	ldr	r3, [pc, #16]	; (15b4 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    15a2:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    15a4:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    15a6:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    15a8:	d003      	beq.n	15b2 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    15aa:	4903      	ldr	r1, [pc, #12]	; (15b8 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    15ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    15b0:	600a      	str	r2, [r1, #0]

000015b2 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    15b2:	4770      	bx	lr
	ldr r3, =_kernel
    15b4:	200007f8 	.word	0x200007f8
	ldr r1, =_SCS_ICSR
    15b8:	e000ed04 	.word	0xe000ed04

000015bc <bus_fault>:
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    15bc:	b510      	push	{r4, lr}
    15be:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    15c0:	4b12      	ldr	r3, [pc, #72]	; (160c <bus_fault+0x50>)
    15c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    15c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    15c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    15c8:	f413 7f00 	tst.w	r3, #512	; 0x200
    15cc:	d00b      	beq.n	15e6 <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    15ce:	4b0f      	ldr	r3, [pc, #60]	; (160c <bus_fault+0x50>)
    15d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    15d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    15d4:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    15d8:	d005      	beq.n	15e6 <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    15da:	b121      	cbz	r1, 15e6 <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    15dc:	4a0b      	ldr	r2, [pc, #44]	; (160c <bus_fault+0x50>)
    15de:	6a93      	ldr	r3, [r2, #40]	; 0x28
    15e0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    15e4:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    15e6:	4b09      	ldr	r3, [pc, #36]	; (160c <bus_fault+0x50>)
    15e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    15ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    15ec:	f413 7f80 	tst.w	r3, #256	; 0x100
    15f0:	d101      	bne.n	15f6 <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    15f2:	4b06      	ldr	r3, [pc, #24]	; (160c <bus_fault+0x50>)
    15f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    15f6:	4a05      	ldr	r2, [pc, #20]	; (160c <bus_fault+0x50>)
    15f8:	6a93      	ldr	r3, [r2, #40]	; 0x28
    15fa:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    15fe:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    1600:	2101      	movs	r1, #1
    1602:	f003 fae5 	bl	4bd0 <memory_fault_recoverable>
    1606:	7020      	strb	r0, [r4, #0]

	return reason;
}
    1608:	2000      	movs	r0, #0
    160a:	bd10      	pop	{r4, pc}
    160c:	e000ed00 	.word	0xe000ed00

00001610 <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1610:	4b07      	ldr	r3, [pc, #28]	; (1630 <usage_fault+0x20>)
    1612:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1614:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    1616:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1618:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    161a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    161c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    161e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1620:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1624:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    1628:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    162a:	2000      	movs	r0, #0
    162c:	4770      	bx	lr
    162e:	bf00      	nop
    1630:	e000ed00 	.word	0xe000ed00

00001634 <mem_manage_fault>:
{
    1634:	b570      	push	{r4, r5, r6, lr}
    1636:	4605      	mov	r5, r0
    1638:	4616      	mov	r6, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    163a:	4b25      	ldr	r3, [pc, #148]	; (16d0 <mem_manage_fault+0x9c>)
    163c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    163e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1642:	f013 0f02 	tst.w	r3, #2
    1646:	d00c      	beq.n	1662 <mem_manage_fault+0x2e>
		uint32_t temp = SCB->MMFAR;
    1648:	4b21      	ldr	r3, [pc, #132]	; (16d0 <mem_manage_fault+0x9c>)
    164a:	6b58      	ldr	r0, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    164c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    164e:	f013 0f80 	tst.w	r3, #128	; 0x80
    1652:	d02f      	beq.n	16b4 <mem_manage_fault+0x80>
			if (from_hard_fault != 0) {
    1654:	b139      	cbz	r1, 1666 <mem_manage_fault+0x32>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    1656:	4a1e      	ldr	r2, [pc, #120]	; (16d0 <mem_manage_fault+0x9c>)
    1658:	6a93      	ldr	r3, [r2, #40]	; 0x28
    165a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    165e:	6293      	str	r3, [r2, #40]	; 0x28
    1660:	e001      	b.n	1666 <mem_manage_fault+0x32>
	uint32_t mmfar = -EINVAL;
    1662:	f06f 0015 	mvn.w	r0, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1666:	4b1a      	ldr	r3, [pc, #104]	; (16d0 <mem_manage_fault+0x9c>)
    1668:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    166a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    166c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    166e:	f013 0f10 	tst.w	r3, #16
    1672:	d104      	bne.n	167e <mem_manage_fault+0x4a>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    1674:	4b16      	ldr	r3, [pc, #88]	; (16d0 <mem_manage_fault+0x9c>)
    1676:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1678:	f014 0402 	ands.w	r4, r4, #2
    167c:	d004      	beq.n	1688 <mem_manage_fault+0x54>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    167e:	4b14      	ldr	r3, [pc, #80]	; (16d0 <mem_manage_fault+0x9c>)
    1680:	685c      	ldr	r4, [r3, #4]
    1682:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
    1686:	d118      	bne.n	16ba <mem_manage_fault+0x86>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1688:	4b11      	ldr	r3, [pc, #68]	; (16d0 <mem_manage_fault+0x9c>)
    168a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    168c:	f013 0f20 	tst.w	r3, #32
    1690:	d004      	beq.n	169c <mem_manage_fault+0x68>
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    1692:	4a0f      	ldr	r2, [pc, #60]	; (16d0 <mem_manage_fault+0x9c>)
    1694:	6a53      	ldr	r3, [r2, #36]	; 0x24
    1696:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    169a:	6253      	str	r3, [r2, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    169c:	4a0c      	ldr	r2, [pc, #48]	; (16d0 <mem_manage_fault+0x9c>)
    169e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    16a0:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    16a4:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    16a6:	2101      	movs	r1, #1
    16a8:	4628      	mov	r0, r5
    16aa:	f003 fa91 	bl	4bd0 <memory_fault_recoverable>
    16ae:	7030      	strb	r0, [r6, #0]
}
    16b0:	4620      	mov	r0, r4
    16b2:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    16b4:	f06f 0015 	mvn.w	r0, #21
    16b8:	e7d5      	b.n	1666 <mem_manage_fault+0x32>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    16ba:	4629      	mov	r1, r5
    16bc:	f7ff ff12 	bl	14e4 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    16c0:	4604      	mov	r4, r0
    16c2:	2800      	cmp	r0, #0
    16c4:	d0e0      	beq.n	1688 <mem_manage_fault+0x54>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    16c6:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    16ca:	2402      	movs	r4, #2
    16cc:	e7dc      	b.n	1688 <mem_manage_fault+0x54>
    16ce:	bf00      	nop
    16d0:	e000ed00 	.word	0xe000ed00

000016d4 <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    16d4:	b508      	push	{r3, lr}
    16d6:	4684      	mov	ip, r0
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    16d8:	2300      	movs	r3, #0
    16da:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    16dc:	4b1b      	ldr	r3, [pc, #108]	; (174c <hard_fault+0x78>)
    16de:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    16e0:	f010 0002 	ands.w	r0, r0, #2
    16e4:	d12e      	bne.n	1744 <hard_fault+0x70>
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    16e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    16e8:	2b00      	cmp	r3, #0
    16ea:	db2c      	blt.n	1746 <hard_fault+0x72>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    16ec:	4b17      	ldr	r3, [pc, #92]	; (174c <hard_fault+0x78>)
    16ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    16f0:	f013 4380 	ands.w	r3, r3, #1073741824	; 0x40000000
    16f4:	d028      	beq.n	1748 <hard_fault+0x74>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    16f6:	f8dc 3018 	ldr.w	r3, [ip, #24]
	uint16_t fault_insn = *(ret_addr - 1);
    16fa:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    16fe:	f64d 7302 	movw	r3, #57090	; 0xdf02
    1702:	429a      	cmp	r2, r3
    1704:	d00f      	beq.n	1726 <hard_fault+0x52>
		PR_EXC("  Fault escalation (see below)");
		if (z_arm_is_synchronous_svc(esf)) {
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
			reason = esf->basic.r0;
		} else if (SCB_MMFSR != 0) {
    1706:	4b11      	ldr	r3, [pc, #68]	; (174c <hard_fault+0x78>)
    1708:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
    170c:	b973      	cbnz	r3, 172c <hard_fault+0x58>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if (SCB_BFSR != 0) {
    170e:	4b0f      	ldr	r3, [pc, #60]	; (174c <hard_fault+0x78>)
    1710:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    1714:	b983      	cbnz	r3, 1738 <hard_fault+0x64>
			reason = bus_fault(esf, 1, recoverable);
		} else if (SCB_UFSR != 0) {
    1716:	4b0d      	ldr	r3, [pc, #52]	; (174c <hard_fault+0x78>)
    1718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    171a:	b29b      	uxth	r3, r3
    171c:	b19b      	cbz	r3, 1746 <hard_fault+0x72>
			reason = usage_fault(esf);
    171e:	4660      	mov	r0, ip
    1720:	f7ff ff76 	bl	1610 <usage_fault>
    1724:	e00f      	b.n	1746 <hard_fault+0x72>
			reason = esf->basic.r0;
    1726:	f8dc 0000 	ldr.w	r0, [ip]
    172a:	e00c      	b.n	1746 <hard_fault+0x72>
			reason = mem_manage_fault(esf, 1, recoverable);
    172c:	460a      	mov	r2, r1
    172e:	2101      	movs	r1, #1
    1730:	4660      	mov	r0, ip
    1732:	f7ff ff7f 	bl	1634 <mem_manage_fault>
    1736:	e006      	b.n	1746 <hard_fault+0x72>
			reason = bus_fault(esf, 1, recoverable);
    1738:	460a      	mov	r2, r1
    173a:	2101      	movs	r1, #1
    173c:	4660      	mov	r0, ip
    173e:	f7ff ff3d 	bl	15bc <bus_fault>
    1742:	e000      	b.n	1746 <hard_fault+0x72>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1744:	2000      	movs	r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
    1746:	bd08      	pop	{r3, pc}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1748:	4618      	mov	r0, r3
	return reason;
    174a:	e7fc      	b.n	1746 <hard_fault+0x72>
    174c:	e000ed00 	.word	0xe000ed00

00001750 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    1750:	b570      	push	{r4, r5, r6, lr}
    1752:	b08a      	sub	sp, #40	; 0x28
    1754:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1756:	4b22      	ldr	r3, [pc, #136]	; (17e0 <z_arm_fault+0x90>)
    1758:	6859      	ldr	r1, [r3, #4]
    175a:	f3c1 0108 	ubfx	r1, r1, #0, #9
    175e:	2300      	movs	r3, #0
    1760:	f383 8811 	msr	BASEPRI, r3
    1764:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    1768:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    176c:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    1770:	d115      	bne.n	179e <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    1772:	f002 030c 	and.w	r3, r2, #12
    1776:	2b08      	cmp	r3, #8
    1778:	d014      	beq.n	17a4 <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    177a:	f012 0f08 	tst.w	r2, #8
    177e:	d00b      	beq.n	1798 <z_arm_fault+0x48>
	*nested_exc = false;
    1780:	2600      	movs	r6, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    1782:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    1786:	4620      	mov	r0, r4
    1788:	f003 fa27 	bl	4bda <fault_handle>
    178c:	4605      	mov	r5, r0
	if (recoverable) {
    178e:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    1792:	b153      	cbz	r3, 17aa <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    1794:	b00a      	add	sp, #40	; 0x28
    1796:	bd70      	pop	{r4, r5, r6, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    1798:	4604      	mov	r4, r0
			*nested_exc = true;
    179a:	2601      	movs	r6, #1
    179c:	e7f1      	b.n	1782 <z_arm_fault+0x32>
	*nested_exc = false;
    179e:	2600      	movs	r6, #0
		return NULL;
    17a0:	4634      	mov	r4, r6
    17a2:	e7ee      	b.n	1782 <z_arm_fault+0x32>
	*nested_exc = false;
    17a4:	2600      	movs	r6, #0
		return NULL;
    17a6:	4634      	mov	r4, r6
    17a8:	e7eb      	b.n	1782 <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    17aa:	2220      	movs	r2, #32
    17ac:	4621      	mov	r1, r4
    17ae:	a801      	add	r0, sp, #4
    17b0:	f003 fad8 	bl	4d64 <memcpy>
	if (nested_exc) {
    17b4:	b14e      	cbz	r6, 17ca <z_arm_fault+0x7a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    17b6:	9b08      	ldr	r3, [sp, #32]
    17b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
    17bc:	b95a      	cbnz	r2, 17d6 <z_arm_fault+0x86>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    17be:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    17c2:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    17c6:	9308      	str	r3, [sp, #32]
    17c8:	e005      	b.n	17d6 <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    17ca:	9b08      	ldr	r3, [sp, #32]
    17cc:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    17d0:	f023 0301 	bic.w	r3, r3, #1
    17d4:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    17d6:	a901      	add	r1, sp, #4
    17d8:	4628      	mov	r0, r5
    17da:	f003 f9e3 	bl	4ba4 <z_arm_fatal_error>
    17de:	e7d9      	b.n	1794 <z_arm_fault+0x44>
    17e0:	e000ed00 	.word	0xe000ed00

000017e4 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    17e4:	4a02      	ldr	r2, [pc, #8]	; (17f0 <z_arm_fault_init+0xc>)
    17e6:	6953      	ldr	r3, [r2, #20]
    17e8:	f043 0310 	orr.w	r3, r3, #16
    17ec:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    17ee:	4770      	bx	lr
    17f0:	e000ed00 	.word	0xe000ed00

000017f4 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    17f4:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    17f8:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    17fc:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    17fe:	4672      	mov	r2, lr
	bl z_arm_fault
    1800:	f7ff ffa6 	bl	1750 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1804:	bd01      	pop	{r0, pc}
    1806:	bf00      	nop

00001808 <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    1808:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    180a:	e006      	b.n	181a <z_arm_interrupt_init+0x12>
    180c:	f002 010f 	and.w	r1, r2, #15
    1810:	4b09      	ldr	r3, [pc, #36]	; (1838 <z_arm_interrupt_init+0x30>)
    1812:	440b      	add	r3, r1
    1814:	2120      	movs	r1, #32
    1816:	7619      	strb	r1, [r3, #24]
    1818:	3201      	adds	r2, #1
    181a:	2a2f      	cmp	r2, #47	; 0x2f
    181c:	dc0a      	bgt.n	1834 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    181e:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    1820:	2b00      	cmp	r3, #0
    1822:	dbf3      	blt.n	180c <z_arm_interrupt_init+0x4>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1824:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    1828:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    182c:	2120      	movs	r1, #32
    182e:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    1832:	e7f1      	b.n	1818 <z_arm_interrupt_init+0x10>
	}
}
    1834:	4770      	bx	lr
    1836:	bf00      	nop
    1838:	e000ecfc 	.word	0xe000ecfc

0000183c <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    183c:	2000      	movs	r0, #0
    msr CONTROL, r0
    183e:	f380 8814 	msr	CONTROL, r0
    isb
    1842:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    1846:	f004 fa07 	bl	5c58 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    184a:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    184c:	490d      	ldr	r1, [pc, #52]	; (1884 <__start+0x48>)
    str r0, [r1]
    184e:	6008      	str	r0, [r1, #0]
    dsb
    1850:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1854:	480c      	ldr	r0, [pc, #48]	; (1888 <__start+0x4c>)
    msr msp, r0
    1856:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    185a:	f000 f82d 	bl	18b8 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    185e:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1860:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1864:	4809      	ldr	r0, [pc, #36]	; (188c <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1866:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    186a:	1840      	adds	r0, r0, r1
    msr PSP, r0
    186c:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1870:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1874:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1876:	4308      	orrs	r0, r1
    msr CONTROL, r0
    1878:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    187c:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1880:	f7ff fd9a 	bl	13b8 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    1884:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1888:	20000c40 	.word	0x20000c40
    ldr r0, =z_interrupt_stacks
    188c:	20000dc0 	.word	0x20000dc0

00001890 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    1890:	4b08      	ldr	r3, [pc, #32]	; (18b4 <z_arm_clear_arm_mpu_config+0x24>)
    1892:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
	int num_regions =
    1896:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    189a:	2300      	movs	r3, #0
    189c:	e006      	b.n	18ac <z_arm_clear_arm_mpu_config+0x1c>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
    189e:	4a05      	ldr	r2, [pc, #20]	; (18b4 <z_arm_clear_arm_mpu_config+0x24>)
    18a0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    18a4:	2100      	movs	r1, #0
    18a6:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    18aa:	3301      	adds	r3, #1
    18ac:	4283      	cmp	r3, r0
    18ae:	dbf6      	blt.n	189e <z_arm_clear_arm_mpu_config+0xe>
		ARM_MPU_ClrRegion(i);
	}
}
    18b0:	4770      	bx	lr
    18b2:	bf00      	nop
    18b4:	e000ed00 	.word	0xe000ed00

000018b8 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    18b8:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    18ba:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    18bc:	2400      	movs	r4, #0
    18be:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    18c2:	f7ff ffe5 	bl	1890 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    18c6:	4623      	mov	r3, r4
    18c8:	e008      	b.n	18dc <z_arm_init_arch_hw_at_boot+0x24>
		NVIC->ICER[i] = 0xFFFFFFFF;
    18ca:	f103 0120 	add.w	r1, r3, #32
    18ce:	4a0e      	ldr	r2, [pc, #56]	; (1908 <z_arm_init_arch_hw_at_boot+0x50>)
    18d0:	f04f 30ff 	mov.w	r0, #4294967295
    18d4:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    18d8:	3301      	adds	r3, #1
    18da:	b2db      	uxtb	r3, r3
    18dc:	2b07      	cmp	r3, #7
    18de:	d9f4      	bls.n	18ca <z_arm_init_arch_hw_at_boot+0x12>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    18e0:	2300      	movs	r3, #0
    18e2:	e008      	b.n	18f6 <z_arm_init_arch_hw_at_boot+0x3e>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    18e4:	f103 0160 	add.w	r1, r3, #96	; 0x60
    18e8:	4a07      	ldr	r2, [pc, #28]	; (1908 <z_arm_init_arch_hw_at_boot+0x50>)
    18ea:	f04f 30ff 	mov.w	r0, #4294967295
    18ee:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    18f2:	3301      	adds	r3, #1
    18f4:	b2db      	uxtb	r3, r3
    18f6:	2b07      	cmp	r3, #7
    18f8:	d9f4      	bls.n	18e4 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    18fa:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    18fc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1900:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    1904:	bd10      	pop	{r4, pc}
    1906:	bf00      	nop
    1908:	e000e100 	.word	0xe000e100

0000190c <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    190c:	b508      	push	{r3, lr}
	if (_current == thread) {
    190e:	4b0a      	ldr	r3, [pc, #40]	; (1938 <z_impl_k_thread_abort+0x2c>)
    1910:	689b      	ldr	r3, [r3, #8]
    1912:	4283      	cmp	r3, r0
    1914:	d002      	beq.n	191c <z_impl_k_thread_abort+0x10>
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
		}
	}

	z_thread_abort(thread);
    1916:	f002 fd49 	bl	43ac <z_thread_abort>
}
    191a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    191c:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    1920:	2b00      	cmp	r3, #0
    1922:	d0f8      	beq.n	1916 <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1924:	4b05      	ldr	r3, [pc, #20]	; (193c <z_impl_k_thread_abort+0x30>)
    1926:	685a      	ldr	r2, [r3, #4]
    1928:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    192c:	605a      	str	r2, [r3, #4]
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    192e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    1930:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1934:	625a      	str	r2, [r3, #36]	; 0x24
    1936:	e7ee      	b.n	1916 <z_impl_k_thread_abort+0xa>
    1938:	200007f8 	.word	0x200007f8
    193c:	e000ed00 	.word	0xe000ed00

00001940 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    1940:	b508      	push	{r3, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1942:	4b03      	ldr	r3, [pc, #12]	; (1950 <z_arm_configure_static_mpu_regions+0x10>)
    1944:	4a03      	ldr	r2, [pc, #12]	; (1954 <z_arm_configure_static_mpu_regions+0x14>)
    1946:	2101      	movs	r1, #1
    1948:	4803      	ldr	r0, [pc, #12]	; (1958 <z_arm_configure_static_mpu_regions+0x18>)
    194a:	f003 f9cc 	bl	4ce6 <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    194e:	bd08      	pop	{r3, pc}
    1950:	20020000 	.word	0x20020000
    1954:	20000000 	.word	0x20000000
    1958:	00006080 	.word	0x00006080

0000195c <z_arm_configure_dynamic_mpu_regions>:
 *
 * This function is not inherently thread-safe, but the memory domain
 * spinlock needs to be held anyway.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    195c:	b508      	push	{r3, lr}
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    195e:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
    1962:	3b20      	subs	r3, #32
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    1964:	4804      	ldr	r0, [pc, #16]	; (1978 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    1966:	6003      	str	r3, [r0, #0]
	dynamic_regions[region_num].size = guard_size;
    1968:	2320      	movs	r3, #32
    196a:	6043      	str	r3, [r0, #4]
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    196c:	4b03      	ldr	r3, [pc, #12]	; (197c <z_arm_configure_dynamic_mpu_regions+0x20>)
    196e:	6083      	str	r3, [r0, #8]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    1970:	2101      	movs	r1, #1
    1972:	f003 f9bc 	bl	4cee <arm_core_mpu_configure_dynamic_mpu_regions>
						   region_num);
}
    1976:	bd08      	pop	{r3, pc}
    1978:	2000029c 	.word	0x2000029c
    197c:	150b0000 	.word	0x150b0000

00001980 <region_init>:
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    1980:	4a08      	ldr	r2, [pc, #32]	; (19a4 <region_init+0x24>)
    1982:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98

	set_region_base_address(region_conf->base & MPU_RBAR_ADDR_Msk);
	set_region_attributes(region_conf->attr.rasr);
	set_region_size(region_conf->size | MPU_RASR_ENABLE_Msk);
#else
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1986:	680b      	ldr	r3, [r1, #0]
    1988:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    198c:	4303      	orrs	r3, r0
    198e:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1992:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1996:	688b      	ldr	r3, [r1, #8]
    1998:	f043 0301 	orr.w	r3, r3, #1
    199c:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	LOG_DBG("[%d] 0x%08x 0x%08x",
		index, region_conf->base, region_conf->attr.rasr);
#endif
}
    19a0:	4770      	bx	lr
    19a2:	bf00      	nop
    19a4:	e000ed00 	.word	0xe000ed00

000019a8 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    19a8:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    19aa:	4c03      	ldr	r4, [pc, #12]	; (19b8 <mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    19ac:	2301      	movs	r3, #1
    19ae:	7822      	ldrb	r2, [r4, #0]
    19b0:	f003 f971 	bl	4c96 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    19b4:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    19b6:	bd10      	pop	{r4, pc}
    19b8:	20000834 	.word	0x20000834

000019bc <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    19bc:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    19be:	2300      	movs	r3, #0
    19c0:	4a09      	ldr	r2, [pc, #36]	; (19e8 <mpu_configure_dynamic_mpu_regions+0x2c>)
    19c2:	7812      	ldrb	r2, [r2, #0]
    19c4:	f003 f967 	bl	4c96 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    19c8:	f110 0f16 	cmn.w	r0, #22
    19cc:	d00a      	beq.n	19e4 <mpu_configure_dynamic_mpu_regions+0x28>

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    19ce:	4603      	mov	r3, r0
    19d0:	e006      	b.n	19e0 <mpu_configure_dynamic_mpu_regions+0x24>
  MPU->RNR = rnr;
    19d2:	4a06      	ldr	r2, [pc, #24]	; (19ec <mpu_configure_dynamic_mpu_regions+0x30>)
    19d4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    19d8:	2100      	movs	r1, #0
    19da:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    19de:	3301      	adds	r3, #1
    19e0:	2b07      	cmp	r3, #7
    19e2:	ddf6      	ble.n	19d2 <mpu_configure_dynamic_mpu_regions+0x16>
			ARM_MPU_ClrRegion(i);
		}
	}

	return mpu_reg_index;
}
    19e4:	bd08      	pop	{r3, pc}
    19e6:	bf00      	nop
    19e8:	20000834 	.word	0x20000834
    19ec:	e000ed00 	.word	0xe000ed00

000019f0 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    19f0:	4b04      	ldr	r3, [pc, #16]	; (1a04 <arm_core_mpu_enable+0x14>)
    19f2:	2205      	movs	r2, #5
    19f4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    19f8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    19fc:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    1a00:	4770      	bx	lr
    1a02:	bf00      	nop
    1a04:	e000ed00 	.word	0xe000ed00

00001a08 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    1a08:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1a0c:	4b02      	ldr	r3, [pc, #8]	; (1a18 <arm_core_mpu_disable+0x10>)
    1a0e:	2200      	movs	r2, #0
    1a10:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    1a14:	4770      	bx	lr
    1a16:	bf00      	nop
    1a18:	e000ed00 	.word	0xe000ed00

00001a1c <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    1a1c:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    1a1e:	4b0e      	ldr	r3, [pc, #56]	; (1a58 <z_arm_mpu_init+0x3c>)
    1a20:	681d      	ldr	r5, [r3, #0]
    1a22:	2d08      	cmp	r5, #8
    1a24:	d815      	bhi.n	1a52 <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    1a26:	f7ff ffef 	bl	1a08 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1a2a:	2400      	movs	r4, #0
    1a2c:	e009      	b.n	1a42 <z_arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    1a2e:	4b0a      	ldr	r3, [pc, #40]	; (1a58 <z_arm_mpu_init+0x3c>)
    1a30:	6859      	ldr	r1, [r3, #4]
    1a32:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    1a36:	0093      	lsls	r3, r2, #2
    1a38:	4419      	add	r1, r3
    1a3a:	4620      	mov	r0, r4
    1a3c:	f7ff ffa0 	bl	1980 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1a40:	3401      	adds	r4, #1
    1a42:	42a5      	cmp	r5, r4
    1a44:	d8f3      	bhi.n	1a2e <z_arm_mpu_init+0x12>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1a46:	4b05      	ldr	r3, [pc, #20]	; (1a5c <z_arm_mpu_init+0x40>)
    1a48:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    1a4a:	f7ff ffd1 	bl	19f0 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    1a4e:	2000      	movs	r0, #0
}
    1a50:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    1a52:	f04f 30ff 	mov.w	r0, #4294967295
    1a56:	e7fb      	b.n	1a50 <z_arm_mpu_init+0x34>
    1a58:	0000609c 	.word	0x0000609c
    1a5c:	20000834 	.word	0x20000834

00001a60 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    1a60:	4b01      	ldr	r3, [pc, #4]	; (1a68 <__stdout_hook_install+0x8>)
    1a62:	6018      	str	r0, [r3, #0]
}
    1a64:	4770      	bx	lr
    1a66:	bf00      	nop
    1a68:	20000010 	.word	0x20000010

00001a6c <nordicsemi_nrf52_init>:
	__asm__ volatile(
    1a6c:	f04f 0320 	mov.w	r3, #32
    1a70:	f3ef 8211 	mrs	r2, BASEPRI
    1a74:	f383 8812 	msr	BASEPRI_MAX, r3
    1a78:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    1a7c:	2301      	movs	r3, #1
    1a7e:	4906      	ldr	r1, [pc, #24]	; (1a98 <nordicsemi_nrf52_init+0x2c>)
    1a80:	f8c1 3540 	str.w	r3, [r1, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    1a84:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    1a88:	f8c1 3578 	str.w	r3, [r1, #1400]	; 0x578
	__asm__ volatile(
    1a8c:	f382 8811 	msr	BASEPRI, r2
    1a90:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    1a94:	2000      	movs	r0, #0
    1a96:	4770      	bx	lr
    1a98:	4001e000 	.word	0x4001e000

00001a9c <sys_arch_reboot>:
    *p_gpregret = val;
    1a9c:	b2c0      	uxtb	r0, r0
    1a9e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1aa2:	f8c2 051c 	str.w	r0, [r2, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    1aa6:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1aaa:	4905      	ldr	r1, [pc, #20]	; (1ac0 <sys_arch_reboot+0x24>)
    1aac:	68ca      	ldr	r2, [r1, #12]
    1aae:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1ab2:	4b04      	ldr	r3, [pc, #16]	; (1ac4 <sys_arch_reboot+0x28>)
    1ab4:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1ab6:	60cb      	str	r3, [r1, #12]
    1ab8:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1abc:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    1abe:	e7fd      	b.n	1abc <sys_arch_reboot+0x20>
    1ac0:	e000ed00 	.word	0xe000ed00
    1ac4:	05fa0004 	.word	0x05fa0004

00001ac8 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    1ac8:	b130      	cbz	r0, 1ad8 <arch_busy_wait+0x10>

void arch_busy_wait(uint32_t time_us)
{
    1aca:	b508      	push	{r3, lr}
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    1acc:	0180      	lsls	r0, r0, #6
    1ace:	4b03      	ldr	r3, [pc, #12]	; (1adc <arch_busy_wait+0x14>)
    1ad0:	f043 0301 	orr.w	r3, r3, #1
    1ad4:	4798      	blx	r3
	nrfx_coredep_delay_us(time_us);
}
    1ad6:	bd08      	pop	{r3, pc}
    1ad8:	4770      	bx	lr
    1ada:	bf00      	nop
    1adc:	00005f10 	.word	0x00005f10

00001ae0 <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    1ae0:	4800      	ldr	r0, [pc, #0]	; (1ae4 <get_hf_flags+0x4>)
    1ae2:	4770      	bx	lr
    1ae4:	200002f8 	.word	0x200002f8

00001ae8 <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    1ae8:	4b03      	ldr	r3, [pc, #12]	; (1af8 <get_subsys+0x10>)
    1aea:	1ac0      	subs	r0, r0, r3
    1aec:	1080      	asrs	r0, r0, #2

	return (clock_control_subsys_t)offset;
}
    1aee:	4b03      	ldr	r3, [pc, #12]	; (1afc <get_subsys+0x14>)
    1af0:	fb03 f000 	mul.w	r0, r3, r0
    1af4:	4770      	bx	lr
    1af6:	bf00      	nop
    1af8:	200002b8 	.word	0x200002b8
    1afc:	b6db6db7 	.word	0xb6db6db7

00001b00 <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1b00:	b538      	push	{r3, r4, r5, lr}
    1b02:	4605      	mov	r5, r0
    1b04:	460c      	mov	r4, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1b06:	f7ff ffef 	bl	1ae8 <get_subsys>
    1b0a:	4601      	mov	r1, r0
    1b0c:	2240      	movs	r2, #64	; 0x40
    1b0e:	4803      	ldr	r0, [pc, #12]	; (1b1c <onoff_stop+0x1c>)
    1b10:	f003 f9ff 	bl	4f12 <stop>
    1b14:	4601      	mov	r1, r0
	notify(mgr, res);
    1b16:	4628      	mov	r0, r5
    1b18:	47a0      	blx	r4
}
    1b1a:	bd38      	pop	{r3, r4, r5, pc}
    1b1c:	00005cac 	.word	0x00005cac

00001b20 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1b20:	b530      	push	{r4, r5, lr}
    1b22:	b083      	sub	sp, #12
    1b24:	4605      	mov	r5, r0
    1b26:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1b28:	f7ff ffde 	bl	1ae8 <get_subsys>
    1b2c:	4601      	mov	r1, r0
    1b2e:	2340      	movs	r3, #64	; 0x40
    1b30:	9300      	str	r3, [sp, #0]
    1b32:	4623      	mov	r3, r4
    1b34:	4a05      	ldr	r2, [pc, #20]	; (1b4c <onoff_start+0x2c>)
    1b36:	4806      	ldr	r0, [pc, #24]	; (1b50 <onoff_start+0x30>)
    1b38:	f003 fa05 	bl	4f46 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    1b3c:	1e01      	subs	r1, r0, #0
    1b3e:	db01      	blt.n	1b44 <onoff_start+0x24>
		notify(mgr, err);
	}
}
    1b40:	b003      	add	sp, #12
    1b42:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    1b44:	4628      	mov	r0, r5
    1b46:	47a0      	blx	r4
}
    1b48:	e7fa      	b.n	1b40 <onoff_start+0x20>
    1b4a:	bf00      	nop
    1b4c:	00004f8f 	.word	0x00004f8f
    1b50:	00005cac 	.word	0x00005cac

00001b54 <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    1b54:	b508      	push	{r3, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    1b56:	b110      	cbz	r0, 1b5e <clock_event_handler+0xa>
    1b58:	2801      	cmp	r0, #1
    1b5a:	d00d      	beq.n	1b78 <clock_event_handler+0x24>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
    1b5c:	bd08      	pop	{r3, pc}
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1b5e:	2100      	movs	r1, #0
    1b60:	4808      	ldr	r0, [pc, #32]	; (1b84 <clock_event_handler+0x30>)
    1b62:	f003 f961 	bl	4e28 <get_sub_data>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    1b66:	6883      	ldr	r3, [r0, #8]
    1b68:	f013 0f07 	tst.w	r3, #7
    1b6c:	d1f6      	bne.n	1b5c <clock_event_handler+0x8>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1b6e:	2100      	movs	r1, #0
    1b70:	4804      	ldr	r0, [pc, #16]	; (1b84 <clock_event_handler+0x30>)
    1b72:	f003 f9bc 	bl	4eee <clkstarted_handle>
    1b76:	e7f1      	b.n	1b5c <clock_event_handler+0x8>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1b78:	2101      	movs	r1, #1
    1b7a:	4802      	ldr	r0, [pc, #8]	; (1b84 <clock_event_handler+0x30>)
    1b7c:	f003 f9b7 	bl	4eee <clkstarted_handle>
}
    1b80:	e7ec      	b.n	1b5c <clock_event_handler+0x8>
    1b82:	bf00      	nop
    1b84:	00005cac 	.word	0x00005cac

00001b88 <generic_hfclk_start>:
{
    1b88:	b510      	push	{r4, lr}
	__asm__ volatile(
    1b8a:	f04f 0320 	mov.w	r3, #32
    1b8e:	f3ef 8411 	mrs	r4, BASEPRI
    1b92:	f383 8812 	msr	BASEPRI_MAX, r3
    1b96:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    1b9a:	4a13      	ldr	r2, [pc, #76]	; (1be8 <generic_hfclk_start+0x60>)
    1b9c:	6813      	ldr	r3, [r2, #0]
    1b9e:	f043 0302 	orr.w	r3, r3, #2
    1ba2:	6013      	str	r3, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    1ba4:	f013 0f01 	tst.w	r3, #1
    1ba8:	d108      	bne.n	1bbc <generic_hfclk_start+0x34>
	bool already_started = false;
    1baa:	2300      	movs	r3, #0
	__asm__ volatile(
    1bac:	f384 8811 	msr	BASEPRI, r4
    1bb0:	f3bf 8f6f 	isb	sy
	if (already_started) {
    1bb4:	b99b      	cbnz	r3, 1bde <generic_hfclk_start+0x56>
	hfclk_start();
    1bb6:	f003 f9f2 	bl	4f9e <hfclk_start>
}
    1bba:	bd10      	pop	{r4, pc}
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    1bbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1bc0:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    1bc4:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    1bc8:	f012 0f01 	tst.w	r2, #1
    1bcc:	d101      	bne.n	1bd2 <generic_hfclk_start+0x4a>
	bool already_started = false;
    1bce:	2300      	movs	r3, #0
    1bd0:	e7ec      	b.n	1bac <generic_hfclk_start+0x24>
			set_on_state(get_hf_flags());
    1bd2:	f7ff ff85 	bl	1ae0 <get_hf_flags>
    1bd6:	f003 f977 	bl	4ec8 <set_on_state>
			already_started = true;
    1bda:	2301      	movs	r3, #1
    1bdc:	e7e6      	b.n	1bac <generic_hfclk_start+0x24>
		clkstarted_handle(CLOCK_DEVICE,
    1bde:	2100      	movs	r1, #0
    1be0:	4802      	ldr	r0, [pc, #8]	; (1bec <generic_hfclk_start+0x64>)
    1be2:	f003 f984 	bl	4eee <clkstarted_handle>
		return;
    1be6:	e7e8      	b.n	1bba <generic_hfclk_start+0x32>
    1be8:	20000308 	.word	0x20000308
    1bec:	00005cac 	.word	0x00005cac

00001bf0 <generic_hfclk_stop>:
{
    1bf0:	b508      	push	{r3, lr}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1bf2:	4b0a      	ldr	r3, [pc, #40]	; (1c1c <generic_hfclk_stop+0x2c>)
    1bf4:	f3bf 8f5b 	dmb	ish
    1bf8:	e853 2f00 	ldrex	r2, [r3]
    1bfc:	f022 0102 	bic.w	r1, r2, #2
    1c00:	e843 1000 	strex	r0, r1, [r3]
    1c04:	2800      	cmp	r0, #0
    1c06:	d1f7      	bne.n	1bf8 <generic_hfclk_stop+0x8>
    1c08:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    1c0c:	f012 0f01 	tst.w	r2, #1
    1c10:	d000      	beq.n	1c14 <generic_hfclk_stop+0x24>
}
    1c12:	bd08      	pop	{r3, pc}
	hfclk_stop();
    1c14:	f003 f9cd 	bl	4fb2 <hfclk_stop>
    1c18:	e7fb      	b.n	1c12 <generic_hfclk_stop+0x22>
    1c1a:	bf00      	nop
    1c1c:	20000308 	.word	0x20000308

00001c20 <api_blocking_start>:
{
    1c20:	b500      	push	{lr}
    1c22:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1c24:	f8cd d000 	str.w	sp, [sp]
    1c28:	f8cd d004 	str.w	sp, [sp, #4]
    1c2c:	2300      	movs	r3, #0
    1c2e:	9302      	str	r3, [sp, #8]
    1c30:	2301      	movs	r3, #1
    1c32:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1c34:	466b      	mov	r3, sp
    1c36:	4a07      	ldr	r2, [pc, #28]	; (1c54 <api_blocking_start+0x34>)
    1c38:	f003 f9a1 	bl	4f7e <api_start>
	if (err < 0) {
    1c3c:	2800      	cmp	r0, #0
    1c3e:	db05      	blt.n	1c4c <api_blocking_start+0x2c>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1c40:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1c44:	2300      	movs	r3, #0
    1c46:	4668      	mov	r0, sp
    1c48:	f002 f808 	bl	3c5c <z_impl_k_sem_take>
}
    1c4c:	b005      	add	sp, #20
    1c4e:	f85d fb04 	ldr.w	pc, [sp], #4
    1c52:	bf00      	nop
    1c54:	00004fc7 	.word	0x00004fc7

00001c58 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    1c58:	b570      	push	{r4, r5, r6, lr}
    1c5a:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1c5c:	2200      	movs	r2, #0
    1c5e:	2101      	movs	r1, #1
    1c60:	4610      	mov	r0, r2
    1c62:	f7ff fb8f 	bl	1384 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1c66:	4811      	ldr	r0, [pc, #68]	; (1cac <clk_init+0x54>)
    1c68:	f001 f842 	bl	2cf0 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1c6c:	4b10      	ldr	r3, [pc, #64]	; (1cb0 <clk_init+0x58>)
    1c6e:	4298      	cmp	r0, r3
    1c70:	d119      	bne.n	1ca6 <clk_init+0x4e>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1c72:	f003 fd88 	bl	5786 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    1c76:	2400      	movs	r4, #0
    1c78:	2c01      	cmp	r4, #1
    1c7a:	d812      	bhi.n	1ca2 <clk_init+0x4a>
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    1c7c:	4621      	mov	r1, r4
    1c7e:	4630      	mov	r0, r6
    1c80:	f003 f8d2 	bl	4e28 <get_sub_data>
    1c84:	4605      	mov	r5, r0

		err = onoff_manager_init(get_onoff_manager(dev, i),
    1c86:	4621      	mov	r1, r4
    1c88:	4630      	mov	r0, r6
    1c8a:	f003 f8d8 	bl	4e3e <get_onoff_manager>
    1c8e:	4909      	ldr	r1, [pc, #36]	; (1cb4 <clk_init+0x5c>)
    1c90:	f002 fe6e 	bl	4970 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    1c94:	2800      	cmp	r0, #0
    1c96:	db05      	blt.n	1ca4 <clk_init+0x4c>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1c98:	2301      	movs	r3, #1
    1c9a:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    1c9c:	441c      	add	r4, r3
    1c9e:	b2e4      	uxtb	r4, r4
    1ca0:	e7ea      	b.n	1c78 <clk_init+0x20>
	}

	return 0;
    1ca2:	2000      	movs	r0, #0
}
    1ca4:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    1ca6:	f06f 0004 	mvn.w	r0, #4
    1caa:	e7fb      	b.n	1ca4 <clk_init+0x4c>
    1cac:	00001b55 	.word	0x00001b55
    1cb0:	0bad0000 	.word	0x0bad0000
    1cb4:	000060ec 	.word	0x000060ec

00001cb8 <lfclk_spinwait>:
{
    1cb8:	b570      	push	{r4, r5, r6, lr}
    1cba:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    1cbc:	2801      	cmp	r0, #1
    1cbe:	d107      	bne.n	1cd0 <lfclk_spinwait+0x18>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    1cc0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1cc4:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    1cc8:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    1ccc:	2b01      	cmp	r3, #1
    1cce:	d05a      	beq.n	1d86 <lfclk_spinwait+0xce>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1cd0:	f003 fe23 	bl	591a <k_is_in_isr>
    1cd4:	b928      	cbnz	r0, 1ce2 <lfclk_spinwait+0x2a>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    1cd6:	4b2f      	ldr	r3, [pc, #188]	; (1d94 <lfclk_spinwait+0xdc>)
    1cd8:	781b      	ldrb	r3, [r3, #0]
    1cda:	2b00      	cmp	r3, #0
    1cdc:	d043      	beq.n	1d66 <lfclk_spinwait+0xae>
    1cde:	2300      	movs	r3, #0
    1ce0:	e000      	b.n	1ce4 <lfclk_spinwait+0x2c>
    1ce2:	2301      	movs	r3, #1
	int key = isr_mode ? irq_lock() : 0;
    1ce4:	461c      	mov	r4, r3
    1ce6:	2b00      	cmp	r3, #0
    1ce8:	d03f      	beq.n	1d6a <lfclk_spinwait+0xb2>
	__asm__ volatile(
    1cea:	f04f 0320 	mov.w	r3, #32
    1cee:	f3ef 8611 	mrs	r6, BASEPRI
    1cf2:	f383 8812 	msr	BASEPRI_MAX, r3
    1cf6:	f3bf 8f6f 	isb	sy
	if (!isr_mode) {
    1cfa:	b924      	cbnz	r4, 1d06 <lfclk_spinwait+0x4e>
    p_reg->INTENCLR = mask;
    1cfc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1d00:	2202      	movs	r2, #2
    1d02:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    1d06:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1d0a:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    1d0e:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    1d12:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    1d16:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    1d1a:	d12d      	bne.n	1d78 <lfclk_spinwait+0xc0>
    return false;
    1d1c:	2200      	movs	r2, #0
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1d1e:	b11a      	cbz	r2, 1d28 <lfclk_spinwait+0x70>
    1d20:	2b01      	cmp	r3, #1
    1d22:	d02b      	beq.n	1d7c <lfclk_spinwait+0xc4>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1d24:	2d01      	cmp	r5, #1
    1d26:	d029      	beq.n	1d7c <lfclk_spinwait+0xc4>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1d28:	b30c      	cbz	r4, 1d6e <lfclk_spinwait+0xb6>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1d2a:	4630      	mov	r0, r6
    1d2c:	f7ff fb04 	bl	1338 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1d30:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1d34:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1d38:	2b00      	cmp	r3, #0
    1d3a:	d1e4      	bne.n	1d06 <lfclk_spinwait+0x4e>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1d3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1d40:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    1d44:	2b00      	cmp	r3, #0
    1d46:	d0de      	beq.n	1d06 <lfclk_spinwait+0x4e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1d48:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1d4c:	2200      	movs	r2, #0
    1d4e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1d52:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    1d56:	2201      	movs	r2, #1
    1d58:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1d5c:	490e      	ldr	r1, [pc, #56]	; (1d98 <lfclk_spinwait+0xe0>)
    1d5e:	f8c1 2180 	str.w	r2, [r1, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1d62:	609a      	str	r2, [r3, #8]
}
    1d64:	e7cf      	b.n	1d06 <lfclk_spinwait+0x4e>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1d66:	2301      	movs	r3, #1
    1d68:	e7bc      	b.n	1ce4 <lfclk_spinwait+0x2c>
	int key = isr_mode ? irq_lock() : 0;
    1d6a:	2600      	movs	r6, #0
    1d6c:	e7c5      	b.n	1cfa <lfclk_spinwait+0x42>
	return z_impl_k_sleep(timeout);
    1d6e:	2021      	movs	r0, #33	; 0x21
    1d70:	2100      	movs	r1, #0
    1d72:	f002 fae9 	bl	4348 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1d76:	e7db      	b.n	1d30 <lfclk_spinwait+0x78>
                return true;
    1d78:	2201      	movs	r2, #1
    1d7a:	e7d0      	b.n	1d1e <lfclk_spinwait+0x66>
	if (isr_mode) {
    1d7c:	b124      	cbz	r4, 1d88 <lfclk_spinwait+0xd0>
	__asm__ volatile(
    1d7e:	f386 8811 	msr	BASEPRI, r6
    1d82:	f3bf 8f6f 	isb	sy
}
    1d86:	bd70      	pop	{r4, r5, r6, pc}
    p_reg->INTENSET = mask;
    1d88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1d8c:	2202      	movs	r2, #2
    1d8e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1d92:	e7f8      	b.n	1d86 <lfclk_spinwait+0xce>
    1d94:	20000835 	.word	0x20000835
    1d98:	e000e100 	.word	0xe000e100

00001d9c <z_nrf_clock_control_lf_on>:
{
    1d9c:	b510      	push	{r4, lr}
    1d9e:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1da0:	4b10      	ldr	r3, [pc, #64]	; (1de4 <z_nrf_clock_control_lf_on+0x48>)
    1da2:	2101      	movs	r1, #1
    1da4:	f3bf 8f5b 	dmb	ish
    1da8:	e853 2f00 	ldrex	r2, [r3]
    1dac:	e843 1000 	strex	r0, r1, [r3]
    1db0:	2800      	cmp	r0, #0
    1db2:	d1f9      	bne.n	1da8 <z_nrf_clock_control_lf_on+0xc>
    1db4:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    1db8:	b11a      	cbz	r2, 1dc2 <z_nrf_clock_control_lf_on+0x26>
	switch (start_mode) {
    1dba:	1e63      	subs	r3, r4, #1
    1dbc:	2b01      	cmp	r3, #1
    1dbe:	d90d      	bls.n	1ddc <z_nrf_clock_control_lf_on+0x40>
}
    1dc0:	bd10      	pop	{r4, pc}
				get_onoff_manager(CLOCK_DEVICE,
    1dc2:	4809      	ldr	r0, [pc, #36]	; (1de8 <z_nrf_clock_control_lf_on+0x4c>)
    1dc4:	f003 f83b 	bl	4e3e <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    1dc8:	4908      	ldr	r1, [pc, #32]	; (1dec <z_nrf_clock_control_lf_on+0x50>)
    1dca:	2300      	movs	r3, #0
    1dcc:	604b      	str	r3, [r1, #4]
    1dce:	608b      	str	r3, [r1, #8]
    1dd0:	60cb      	str	r3, [r1, #12]
    1dd2:	2301      	movs	r3, #1
    1dd4:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    1dd6:	f002 fde8 	bl	49aa <onoff_request>
    1dda:	e7ee      	b.n	1dba <z_nrf_clock_control_lf_on+0x1e>
		lfclk_spinwait(start_mode);
    1ddc:	4620      	mov	r0, r4
    1dde:	f7ff ff6b 	bl	1cb8 <lfclk_spinwait>
		break;
    1de2:	e7ed      	b.n	1dc0 <z_nrf_clock_control_lf_on+0x24>
    1de4:	2000030c 	.word	0x2000030c
    1de8:	00005cac 	.word	0x00005cac
    1dec:	200002a8 	.word	0x200002a8

00001df0 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    1df0:	b510      	push	{r4, lr}
    1df2:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    1df4:	280a      	cmp	r0, #10
    1df6:	d007      	beq.n	1e08 <console_out+0x18>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    1df8:	4b07      	ldr	r3, [pc, #28]	; (1e18 <console_out+0x28>)
    1dfa:	6818      	ldr	r0, [r3, #0]
    1dfc:	b2e1      	uxtb	r1, r4
			     unsigned char out_char);

static inline void z_impl_uart_poll_out(const struct device *dev,
					unsigned char out_char)
{
	const struct uart_driver_api *api =
    1dfe:	6883      	ldr	r3, [r0, #8]
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    1e00:	685b      	ldr	r3, [r3, #4]
    1e02:	4798      	blx	r3

	return c;
}
    1e04:	4620      	mov	r0, r4
    1e06:	bd10      	pop	{r4, pc}
		uart_poll_out(uart_console_dev, '\r');
    1e08:	4b03      	ldr	r3, [pc, #12]	; (1e18 <console_out+0x28>)
    1e0a:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    1e0c:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    1e0e:	685b      	ldr	r3, [r3, #4]
    1e10:	210d      	movs	r1, #13
    1e12:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    1e14:	e7f0      	b.n	1df8 <console_out+0x8>
    1e16:	bf00      	nop
    1e18:	20000310 	.word	0x20000310

00001e1c <uart_console_hook_install>:
/**
 * @brief Install printk/stdout hook for UART console output
 */

static void uart_console_hook_install(void)
{
    1e1c:	b510      	push	{r4, lr}
#if defined(CONFIG_STDOUT_CONSOLE)
	__stdout_hook_install(console_out);
    1e1e:	4c04      	ldr	r4, [pc, #16]	; (1e30 <uart_console_hook_install+0x14>)
    1e20:	4620      	mov	r0, r4
    1e22:	f7ff fe1d 	bl	1a60 <__stdout_hook_install>
#endif
#if defined(CONFIG_PRINTK)
	__printk_hook_install(console_out);
    1e26:	4620      	mov	r0, r4
    1e28:	f7fe fbbc 	bl	5a4 <__printk_hook_install>
#endif
}
    1e2c:	bd10      	pop	{r4, pc}
    1e2e:	bf00      	nop
    1e30:	00001df1 	.word	0x00001df1

00001e34 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    1e34:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    1e36:	4806      	ldr	r0, [pc, #24]	; (1e50 <uart_console_init+0x1c>)
    1e38:	4b06      	ldr	r3, [pc, #24]	; (1e54 <uart_console_init+0x20>)
    1e3a:	6018      	str	r0, [r3, #0]
    1e3c:	f003 fd2c 	bl	5898 <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    1e40:	b118      	cbz	r0, 1e4a <uart_console_init+0x16>
		return -ENODEV;
	}

	uart_console_hook_install();
    1e42:	f7ff ffeb 	bl	1e1c <uart_console_hook_install>

	return 0;
    1e46:	2000      	movs	r0, #0
}
    1e48:	bd08      	pop	{r3, pc}
		return -ENODEV;
    1e4a:	f06f 0012 	mvn.w	r0, #18
    1e4e:	e7fb      	b.n	1e48 <uart_console_init+0x14>
    1e50:	00005d0c 	.word	0x00005d0c
    1e54:	20000310 	.word	0x20000310

00001e58 <get_dev>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1e58:	b128      	cbz	r0, 1e66 <get_dev+0xe>
    1e5a:	2801      	cmp	r0, #1
    1e5c:	d101      	bne.n	1e62 <get_dev+0xa>
    1e5e:	4803      	ldr	r0, [pc, #12]	; (1e6c <get_dev+0x14>)
	#undef GPIO_NRF_GET_DEV

	return dev;
}
    1e60:	4770      	bx	lr
	const struct device *dev = NULL;
    1e62:	2000      	movs	r0, #0
    1e64:	4770      	bx	lr
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1e66:	4802      	ldr	r0, [pc, #8]	; (1e70 <get_dev+0x18>)
    1e68:	4770      	bx	lr
    1e6a:	bf00      	nop
    1e6c:	00005cc4 	.word	0x00005cc4
    1e70:	00005cdc 	.word	0x00005cdc

00001e74 <gpio_nrfx_pin_interrupt_configure>:
{
    1e74:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e76:	b085      	sub	sp, #20
    1e78:	460e      	mov	r6, r1
    1e7a:	4619      	mov	r1, r3
	return port->config;
    1e7c:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1e7e:	7b1b      	ldrb	r3, [r3, #12]
    1e80:	f006 051f 	and.w	r5, r6, #31
    1e84:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    1e88:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
    1e8c:	d022      	beq.n	1ed4 <gpio_nrfx_pin_interrupt_configure+0x60>
    1e8e:	4607      	mov	r7, r0
    1e90:	4614      	mov	r4, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    1e92:	2300      	movs	r3, #0
    1e94:	9302      	str	r3, [sp, #8]
    1e96:	9303      	str	r3, [sp, #12]
		.trigger = get_trigger(mode, trig),
    1e98:	4610      	mov	r0, r2
    1e9a:	f003 f912 	bl	50c2 <get_trigger>
	nrfx_gpiote_trigger_config_t trigger_config = {
    1e9e:	f88d 0008 	strb.w	r0, [sp, #8]
	return port->config;
    1ea2:	687b      	ldr	r3, [r7, #4]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    1ea4:	6899      	ldr	r1, [r3, #8]
    1ea6:	40f1      	lsrs	r1, r6
    1ea8:	f011 0f01 	tst.w	r1, #1
    1eac:	d102      	bne.n	1eb4 <gpio_nrfx_pin_interrupt_configure+0x40>
    1eae:	f1b4 7fa0 	cmp.w	r4, #20971520	; 0x1400000
    1eb2:	d014      	beq.n	1ede <gpio_nrfx_pin_interrupt_configure+0x6a>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1eb4:	2300      	movs	r3, #0
    1eb6:	aa02      	add	r2, sp, #8
    1eb8:	4619      	mov	r1, r3
    1eba:	4628      	mov	r0, r5
    1ebc:	f001 f982 	bl	31c4 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1ec0:	4b1b      	ldr	r3, [pc, #108]	; (1f30 <gpio_nrfx_pin_interrupt_configure+0xbc>)
    1ec2:	4298      	cmp	r0, r3
    1ec4:	d131      	bne.n	1f2a <gpio_nrfx_pin_interrupt_configure+0xb6>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    1ec6:	2101      	movs	r1, #1
    1ec8:	4628      	mov	r0, r5
    1eca:	f001 fb59 	bl	3580 <nrfx_gpiote_trigger_enable>
	return 0;
    1ece:	2000      	movs	r0, #0
}
    1ed0:	b005      	add	sp, #20
    1ed2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrfx_gpiote_trigger_disable(abs_pin);
    1ed4:	4628      	mov	r0, r5
    1ed6:	f001 fbb7 	bl	3648 <nrfx_gpiote_trigger_disable>
		return 0;
    1eda:	2000      	movs	r0, #0
    1edc:	e7f8      	b.n	1ed0 <gpio_nrfx_pin_interrupt_configure+0x5c>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    1ede:	f005 031f 	and.w	r3, r5, #31

    return pin_number >> 5;
    1ee2:	096a      	lsrs	r2, r5, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    1ee4:	2a01      	cmp	r2, #1
    1ee6:	d014      	beq.n	1f12 <gpio_nrfx_pin_interrupt_configure+0x9e>
        case 0: return NRF_P0;
    1ee8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1eec:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    1ef0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    1ef4:	f013 0f01 	tst.w	r3, #1
    1ef8:	d1dc      	bne.n	1eb4 <gpio_nrfx_pin_interrupt_configure+0x40>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1efa:	f10d 0107 	add.w	r1, sp, #7
    1efe:	4628      	mov	r0, r5
    1f00:	f001 fae2 	bl	34c8 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    1f04:	4b0b      	ldr	r3, [pc, #44]	; (1f34 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    1f06:	4298      	cmp	r0, r3
    1f08:	d005      	beq.n	1f16 <gpio_nrfx_pin_interrupt_configure+0xa2>
		trigger_config.p_in_channel = &ch;
    1f0a:	f10d 0307 	add.w	r3, sp, #7
    1f0e:	9303      	str	r3, [sp, #12]
    1f10:	e7d0      	b.n	1eb4 <gpio_nrfx_pin_interrupt_configure+0x40>
        case 1: return NRF_P1;
    1f12:	4a09      	ldr	r2, [pc, #36]	; (1f38 <gpio_nrfx_pin_interrupt_configure+0xc4>)
    1f14:	e7ea      	b.n	1eec <gpio_nrfx_pin_interrupt_configure+0x78>
			err = nrfx_gpiote_channel_alloc(&ch);
    1f16:	f10d 0007 	add.w	r0, sp, #7
    1f1a:	f001 fb29 	bl	3570 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    1f1e:	4b04      	ldr	r3, [pc, #16]	; (1f30 <gpio_nrfx_pin_interrupt_configure+0xbc>)
    1f20:	4298      	cmp	r0, r3
    1f22:	d0f2      	beq.n	1f0a <gpio_nrfx_pin_interrupt_configure+0x96>
				return -ENOMEM;
    1f24:	f06f 000b 	mvn.w	r0, #11
    1f28:	e7d2      	b.n	1ed0 <gpio_nrfx_pin_interrupt_configure+0x5c>
		return -EIO;
    1f2a:	f06f 0004 	mvn.w	r0, #4
    1f2e:	e7cf      	b.n	1ed0 <gpio_nrfx_pin_interrupt_configure+0x5c>
    1f30:	0bad0000 	.word	0x0bad0000
    1f34:	0bad0004 	.word	0x0bad0004
    1f38:	50000300 	.word	0x50000300

00001f3c <pin_uninit>:
{
    1f3c:	b530      	push	{r4, r5, lr}
    1f3e:	b083      	sub	sp, #12
    1f40:	4604      	mov	r4, r0
	err = nrfx_gpiote_channel_get(pin, &ch);
    1f42:	f10d 0107 	add.w	r1, sp, #7
    1f46:	f001 fabf 	bl	34c8 <nrfx_gpiote_channel_get>
    1f4a:	4605      	mov	r5, r0
	err = nrfx_gpiote_pin_uninit(pin);
    1f4c:	4620      	mov	r0, r4
    1f4e:	f001 fbab 	bl	36a8 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    1f52:	4b0b      	ldr	r3, [pc, #44]	; (1f80 <pin_uninit+0x44>)
    1f54:	4298      	cmp	r0, r3
    1f56:	d10f      	bne.n	1f78 <pin_uninit+0x3c>
	if (free_ch) {
    1f58:	429d      	cmp	r5, r3
    1f5a:	d005      	beq.n	1f68 <pin_uninit+0x2c>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    1f5c:	4b08      	ldr	r3, [pc, #32]	; (1f80 <pin_uninit+0x44>)
    1f5e:	4298      	cmp	r0, r3
    1f60:	d107      	bne.n	1f72 <pin_uninit+0x36>
    1f62:	2000      	movs	r0, #0
}
    1f64:	b003      	add	sp, #12
    1f66:	bd30      	pop	{r4, r5, pc}
		err = nrfx_gpiote_channel_free(ch);
    1f68:	f89d 0007 	ldrb.w	r0, [sp, #7]
    1f6c:	f001 faf8 	bl	3560 <nrfx_gpiote_channel_free>
    1f70:	e7f4      	b.n	1f5c <pin_uninit+0x20>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    1f72:	f06f 0004 	mvn.w	r0, #4
    1f76:	e7f5      	b.n	1f64 <pin_uninit+0x28>
		return -EIO;
    1f78:	f06f 0004 	mvn.w	r0, #4
    1f7c:	e7f2      	b.n	1f64 <pin_uninit+0x28>
    1f7e:	bf00      	nop
    1f80:	0bad0000 	.word	0x0bad0000

00001f84 <gpio_nrfx_pin_configure>:
{
    1f84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1f88:	b087      	sub	sp, #28
	return port->config;
    1f8a:	f8d0 8004 	ldr.w	r8, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1f8e:	f898 300c 	ldrb.w	r3, [r8, #12]
    1f92:	f001 051f 	and.w	r5, r1, #31
    1f96:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    1f9a:	2a00      	cmp	r2, #0
    1f9c:	d044      	beq.n	2028 <gpio_nrfx_pin_configure+0xa4>
    1f9e:	460c      	mov	r4, r1
    1fa0:	4617      	mov	r7, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    1fa2:	2600      	movs	r6, #0
    1fa4:	9603      	str	r6, [sp, #12]
    1fa6:	9604      	str	r6, [sp, #16]
	err = nrfx_gpiote_channel_get(pin, &ch);
    1fa8:	f10d 0117 	add.w	r1, sp, #23
    1fac:	4620      	mov	r0, r4
    1fae:	f001 fa8b 	bl	34c8 <nrfx_gpiote_channel_get>
    1fb2:	4681      	mov	r9, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1fb4:	4633      	mov	r3, r6
    1fb6:	aa03      	add	r2, sp, #12
    1fb8:	4631      	mov	r1, r6
    1fba:	4628      	mov	r0, r5
    1fbc:	f001 f902 	bl	31c4 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1fc0:	4b30      	ldr	r3, [pc, #192]	; (2084 <gpio_nrfx_pin_configure+0x100>)
    1fc2:	4298      	cmp	r0, r3
    1fc4:	d15b      	bne.n	207e <gpio_nrfx_pin_configure+0xfa>
	if (free_ch) {
    1fc6:	4599      	cmp	r9, r3
    1fc8:	d036      	beq.n	2038 <gpio_nrfx_pin_configure+0xb4>
	if (flags & GPIO_OUTPUT) {
    1fca:	f417 3f00 	tst.w	r7, #131072	; 0x20000
    1fce:	d043      	beq.n	2058 <gpio_nrfx_pin_configure+0xd4>
		int rv = get_drive(flags, &drive);
    1fd0:	f10d 0103 	add.w	r1, sp, #3
    1fd4:	4638      	mov	r0, r7
    1fd6:	f002 fffb 	bl	4fd0 <get_drive>
		if (rv != 0) {
    1fda:	4606      	mov	r6, r0
    1fdc:	bb40      	cbnz	r0, 2030 <gpio_nrfx_pin_configure+0xac>
		nrfx_gpiote_output_config_t output_config = {
    1fde:	f89d 3003 	ldrb.w	r3, [sp, #3]
    1fe2:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    1fe6:	f417 3f80 	tst.w	r7, #65536	; 0x10000
    1fea:	bf0c      	ite	eq
    1fec:	2301      	moveq	r3, #1
    1fee:	2300      	movne	r3, #0
		nrfx_gpiote_output_config_t output_config = {
    1ff0:	f88d 3005 	strb.w	r3, [sp, #5]
			.pull = get_pull(flags)
    1ff4:	4638      	mov	r0, r7
    1ff6:	f003 f831 	bl	505c <get_pull>
		nrfx_gpiote_output_config_t output_config = {
    1ffa:	f88d 0006 	strb.w	r0, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1ffe:	f417 2f00 	tst.w	r7, #524288	; 0x80000
    2002:	d01e      	beq.n	2042 <gpio_nrfx_pin_configure+0xbe>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    2004:	f8d8 3004 	ldr.w	r3, [r8, #4]
    2008:	2101      	movs	r1, #1
    200a:	fa01 f404 	lsl.w	r4, r1, r4
    p_reg->OUTSET = set_mask;
    200e:	f8c3 4508 	str.w	r4, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    2012:	2200      	movs	r2, #0
    2014:	a901      	add	r1, sp, #4
    2016:	4628      	mov	r0, r5
    2018:	f001 f98c 	bl	3334 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    201c:	4b19      	ldr	r3, [pc, #100]	; (2084 <gpio_nrfx_pin_configure+0x100>)
    201e:	4298      	cmp	r0, r3
    2020:	d006      	beq.n	2030 <gpio_nrfx_pin_configure+0xac>
    2022:	f06f 0615 	mvn.w	r6, #21
    2026:	e003      	b.n	2030 <gpio_nrfx_pin_configure+0xac>
		return pin_uninit(abs_pin);
    2028:	4628      	mov	r0, r5
    202a:	f7ff ff87 	bl	1f3c <pin_uninit>
    202e:	4606      	mov	r6, r0
}
    2030:	4630      	mov	r0, r6
    2032:	b007      	add	sp, #28
    2034:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		err = nrfx_gpiote_channel_free(ch);
    2038:	f89d 0017 	ldrb.w	r0, [sp, #23]
    203c:	f001 fa90 	bl	3560 <nrfx_gpiote_channel_free>
    2040:	e7c3      	b.n	1fca <gpio_nrfx_pin_configure+0x46>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    2042:	f417 2f80 	tst.w	r7, #262144	; 0x40000
    2046:	d0e4      	beq.n	2012 <gpio_nrfx_pin_configure+0x8e>
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    2048:	f8d8 2004 	ldr.w	r2, [r8, #4]
    204c:	2301      	movs	r3, #1
    204e:	fa03 f404 	lsl.w	r4, r3, r4
    p_reg->OUTCLR = clr_mask;
    2052:	f8c2 450c 	str.w	r4, [r2, #1292]	; 0x50c
}
    2056:	e7dc      	b.n	2012 <gpio_nrfx_pin_configure+0x8e>
		.pull = get_pull(flags)
    2058:	4638      	mov	r0, r7
    205a:	f002 ffff 	bl	505c <get_pull>
	nrfx_gpiote_input_config_t input_config = {
    205e:	f88d 0008 	strb.w	r0, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    2062:	2300      	movs	r3, #0
    2064:	461a      	mov	r2, r3
    2066:	a902      	add	r1, sp, #8
    2068:	4628      	mov	r0, r5
    206a:	f001 f8ab 	bl	31c4 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    206e:	4b05      	ldr	r3, [pc, #20]	; (2084 <gpio_nrfx_pin_configure+0x100>)
    2070:	4298      	cmp	r0, r3
    2072:	d101      	bne.n	2078 <gpio_nrfx_pin_configure+0xf4>
    2074:	2600      	movs	r6, #0
    2076:	e7db      	b.n	2030 <gpio_nrfx_pin_configure+0xac>
    2078:	f06f 0615 	mvn.w	r6, #21
    207c:	e7d8      	b.n	2030 <gpio_nrfx_pin_configure+0xac>
		return -EINVAL;
    207e:	f06f 0615 	mvn.w	r6, #21
    2082:	e7d5      	b.n	2030 <gpio_nrfx_pin_configure+0xac>
    2084:	0bad0000 	.word	0x0bad0000

00002088 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    2088:	b508      	push	{r3, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    208a:	f001 fa5f 	bl	354c <nrfx_gpiote_is_init>
    208e:	b108      	cbz	r0, 2094 <gpio_nrfx_init+0xc>
		return 0;
    2090:	2000      	movs	r0, #0

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    2092:	bd08      	pop	{r3, pc}
	err = nrfx_gpiote_init(0/*not used*/);
    2094:	f001 fa30 	bl	34f8 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    2098:	4b08      	ldr	r3, [pc, #32]	; (20bc <gpio_nrfx_init+0x34>)
    209a:	4298      	cmp	r0, r3
    209c:	d10a      	bne.n	20b4 <gpio_nrfx_init+0x2c>
	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    209e:	2100      	movs	r1, #0
    20a0:	4807      	ldr	r0, [pc, #28]	; (20c0 <gpio_nrfx_init+0x38>)
    20a2:	f001 fa0b 	bl	34bc <nrfx_gpiote_global_callback_set>
	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    20a6:	2200      	movs	r2, #0
    20a8:	2105      	movs	r1, #5
    20aa:	2006      	movs	r0, #6
    20ac:	f7ff f96a 	bl	1384 <z_arm_irq_priority_set>
	return 0;
    20b0:	2000      	movs	r0, #0
    20b2:	e7ee      	b.n	2092 <gpio_nrfx_init+0xa>
		return -EIO;
    20b4:	f06f 0004 	mvn.w	r0, #4
    20b8:	e7eb      	b.n	2092 <gpio_nrfx_init+0xa>
    20ba:	bf00      	nop
    20bc:	0bad0000 	.word	0x0bad0000
    20c0:	00005161 	.word	0x00005161

000020c4 <baudrate_set>:
#endif
};

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = dev->config;
    20c4:	6843      	ldr	r3, [r0, #4]

	return config->uarte_regs;
    20c6:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    20c8:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    20cc:	d06f      	beq.n	21ae <baudrate_set+0xea>
    20ce:	d83a      	bhi.n	2146 <baudrate_set+0x82>
    20d0:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    20d4:	d06e      	beq.n	21b4 <baudrate_set+0xf0>
    20d6:	d90a      	bls.n	20ee <baudrate_set+0x2a>
    20d8:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    20dc:	d075      	beq.n	21ca <baudrate_set+0x106>
    20de:	d924      	bls.n	212a <baudrate_set+0x66>
    20e0:	f647 2312 	movw	r3, #31250	; 0x7a12
    20e4:	4299      	cmp	r1, r3
    20e6:	d12b      	bne.n	2140 <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    20e8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    20ec:	e013      	b.n	2116 <baudrate_set+0x52>
	switch (baudrate) {
    20ee:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    20f2:	d061      	beq.n	21b8 <baudrate_set+0xf4>
    20f4:	d907      	bls.n	2106 <baudrate_set+0x42>
    20f6:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    20fa:	d063      	beq.n	21c4 <baudrate_set+0x100>
    20fc:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    2100:	d110      	bne.n	2124 <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2102:	4b3c      	ldr	r3, [pc, #240]	; (21f4 <baudrate_set+0x130>)
    2104:	e007      	b.n	2116 <baudrate_set+0x52>
	switch (baudrate) {
    2106:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    210a:	d058      	beq.n	21be <baudrate_set+0xfa>
    210c:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    2110:	d105      	bne.n	211e <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    2112:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    2116:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    211a:	2000      	movs	r0, #0
    211c:	4770      	bx	lr
	switch (baudrate) {
    211e:	f06f 0015 	mvn.w	r0, #21
    2122:	4770      	bx	lr
    2124:	f06f 0015 	mvn.w	r0, #21
    2128:	4770      	bx	lr
    212a:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    212e:	d04e      	beq.n	21ce <baudrate_set+0x10a>
    2130:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    2134:	d101      	bne.n	213a <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    2136:	4b30      	ldr	r3, [pc, #192]	; (21f8 <baudrate_set+0x134>)
    2138:	e7ed      	b.n	2116 <baudrate_set+0x52>
	switch (baudrate) {
    213a:	f06f 0015 	mvn.w	r0, #21
    213e:	4770      	bx	lr
    2140:	f06f 0015 	mvn.w	r0, #21
    2144:	4770      	bx	lr
    2146:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    214a:	d042      	beq.n	21d2 <baudrate_set+0x10e>
    214c:	d909      	bls.n	2162 <baudrate_set+0x9e>
    214e:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    2152:	d046      	beq.n	21e2 <baudrate_set+0x11e>
    2154:	d91f      	bls.n	2196 <baudrate_set+0xd2>
    2156:	4b29      	ldr	r3, [pc, #164]	; (21fc <baudrate_set+0x138>)
    2158:	4299      	cmp	r1, r3
    215a:	d148      	bne.n	21ee <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    215c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2160:	e7d9      	b.n	2116 <baudrate_set+0x52>
	switch (baudrate) {
    2162:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    2166:	d037      	beq.n	21d8 <baudrate_set+0x114>
    2168:	d905      	bls.n	2176 <baudrate_set+0xb2>
    216a:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    216e:	d10f      	bne.n	2190 <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    2170:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    2174:	e7cf      	b.n	2116 <baudrate_set+0x52>
	switch (baudrate) {
    2176:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    217a:	4299      	cmp	r1, r3
    217c:	d02e      	beq.n	21dc <baudrate_set+0x118>
    217e:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    2182:	d102      	bne.n	218a <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    2184:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    2188:	e7c5      	b.n	2116 <baudrate_set+0x52>
	switch (baudrate) {
    218a:	f06f 0015 	mvn.w	r0, #21
    218e:	4770      	bx	lr
    2190:	f06f 0015 	mvn.w	r0, #21
    2194:	4770      	bx	lr
    2196:	4b1a      	ldr	r3, [pc, #104]	; (2200 <baudrate_set+0x13c>)
    2198:	4299      	cmp	r1, r3
    219a:	d025      	beq.n	21e8 <baudrate_set+0x124>
    219c:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    21a0:	d102      	bne.n	21a8 <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    21a2:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    21a6:	e7b6      	b.n	2116 <baudrate_set+0x52>
	switch (baudrate) {
    21a8:	f06f 0015 	mvn.w	r0, #21
    21ac:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    21ae:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    21b2:	e7b0      	b.n	2116 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    21b4:	4b13      	ldr	r3, [pc, #76]	; (2204 <baudrate_set+0x140>)
    21b6:	e7ae      	b.n	2116 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    21b8:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    21bc:	e7ab      	b.n	2116 <baudrate_set+0x52>
	switch (baudrate) {
    21be:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    21c2:	e7a8      	b.n	2116 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    21c4:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    21c8:	e7a5      	b.n	2116 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    21ca:	4b0f      	ldr	r3, [pc, #60]	; (2208 <baudrate_set+0x144>)
    21cc:	e7a3      	b.n	2116 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    21ce:	4b0f      	ldr	r3, [pc, #60]	; (220c <baudrate_set+0x148>)
    21d0:	e7a1      	b.n	2116 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    21d2:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    21d6:	e79e      	b.n	2116 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    21d8:	4b0d      	ldr	r3, [pc, #52]	; (2210 <baudrate_set+0x14c>)
    21da:	e79c      	b.n	2116 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    21dc:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    21e0:	e799      	b.n	2116 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    21e2:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    21e6:	e796      	b.n	2116 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    21e8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    21ec:	e793      	b.n	2116 <baudrate_set+0x52>
	switch (baudrate) {
    21ee:	f06f 0015 	mvn.w	r0, #21
}
    21f2:	4770      	bx	lr
    21f4:	0013b000 	.word	0x0013b000
    21f8:	004ea000 	.word	0x004ea000
    21fc:	000f4240 	.word	0x000f4240
    2200:	0003d090 	.word	0x0003d090
    2204:	00275000 	.word	0x00275000
    2208:	0075c000 	.word	0x0075c000
    220c:	003af000 	.word	0x003af000
    2210:	013a9000 	.word	0x013a9000

00002214 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    2214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2218:	4605      	mov	r5, r0
    221a:	460f      	mov	r7, r1
	struct uarte_nrfx_data *data = dev->data;
    221c:	f8d0 8010 	ldr.w	r8, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    2220:	f003 fb7b 	bl	591a <k_is_in_isr>
    2224:	b920      	cbnz	r0, 2230 <uarte_nrfx_poll_out+0x1c>
	return !z_sys_post_kernel;
    2226:	4b16      	ldr	r3, [pc, #88]	; (2280 <uarte_nrfx_poll_out+0x6c>)
    2228:	781b      	ldrb	r3, [r3, #0]
    222a:	b143      	cbz	r3, 223e <uarte_nrfx_poll_out+0x2a>
    222c:	2300      	movs	r3, #0
    222e:	e000      	b.n	2232 <uarte_nrfx_poll_out+0x1e>
    2230:	2301      	movs	r3, #1
	int key;

	if (isr_mode) {
    2232:	b953      	cbnz	r3, 224a <uarte_nrfx_poll_out+0x36>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    2234:	4628      	mov	r0, r5
    2236:	f003 f8b9 	bl	53ac <wait_tx_ready>
    223a:	4606      	mov	r6, r0
    223c:	e013      	b.n	2266 <uarte_nrfx_poll_out+0x52>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    223e:	2301      	movs	r3, #1
    2240:	e7f7      	b.n	2232 <uarte_nrfx_poll_out+0x1e>
    2242:	f384 8811 	msr	BASEPRI, r4
    2246:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    224a:	f04f 0320 	mov.w	r3, #32
    224e:	f3ef 8411 	mrs	r4, BASEPRI
    2252:	f383 8812 	msr	BASEPRI_MAX, r3
    2256:	f3bf 8f6f 	isb	sy
			key = irq_lock();
    225a:	4626      	mov	r6, r4
			if (is_tx_ready(dev)) {
    225c:	4628      	mov	r0, r5
    225e:	f003 f857 	bl	5310 <is_tx_ready>
    2262:	2800      	cmp	r0, #0
    2264:	d0ed      	beq.n	2242 <uarte_nrfx_poll_out+0x2e>
	}

	data->char_out = c;
    2266:	4641      	mov	r1, r8
    2268:	f801 7f10 	strb.w	r7, [r1, #16]!
	tx_start(dev, &data->char_out, 1);
    226c:	2201      	movs	r2, #1
    226e:	4628      	mov	r0, r5
    2270:	f003 f868 	bl	5344 <tx_start>
	__asm__ volatile(
    2274:	f386 8811 	msr	BASEPRI, r6
    2278:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    227c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2280:	20000835 	.word	0x20000835

00002284 <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    2284:	b538      	push	{r3, r4, r5, lr}
    2286:	4604      	mov	r4, r0
    2288:	460d      	mov	r5, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    228a:	f101 0012 	add.w	r0, r1, #18
    228e:	f001 fa5f 	bl	3750 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    2292:	4b0c      	ldr	r3, [pc, #48]	; (22c4 <endtx_stoptx_ppi_init+0x40>)
    2294:	4298      	cmp	r0, r3
    2296:	d111      	bne.n	22bc <endtx_stoptx_ppi_init+0x38>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    2298:	7cab      	ldrb	r3, [r5, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    229a:	f504 7190 	add.w	r1, r4, #288	; 0x120
    return (uint32_t)p_reg + (uint32_t)task;
    229e:	340c      	adds	r4, #12
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    22a0:	4a09      	ldr	r2, [pc, #36]	; (22c8 <endtx_stoptx_ppi_init+0x44>)
    22a2:	33a2      	adds	r3, #162	; 0xa2
    22a4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    p_reg->CH[(uint32_t) channel].TEP = tep;
    22a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    22ac:	605c      	str	r4, [r3, #4]
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    22ae:	7ca9      	ldrb	r1, [r5, #18]
    22b0:	2301      	movs	r3, #1
    22b2:	408b      	lsls	r3, r1
    p_reg->CHENSET = mask;
    22b4:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    22b8:	2000      	movs	r0, #0
}
    22ba:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    22bc:	f06f 0004 	mvn.w	r0, #4
    22c0:	e7fb      	b.n	22ba <endtx_stoptx_ppi_init+0x36>
    22c2:	bf00      	nop
    22c4:	0bad0000 	.word	0x0bad0000
    22c8:	4001f000 	.word	0x4001f000

000022cc <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    22cc:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    22d0:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    22d4:	4b01      	ldr	r3, [pc, #4]	; (22dc <set_comparator+0x10>)
    22d6:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    22da:	4770      	bx	lr
    22dc:	40011000 	.word	0x40011000

000022e0 <get_comparator>:
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    22e0:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    22e4:	4b01      	ldr	r3, [pc, #4]	; (22ec <get_comparator+0xc>)
    22e6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

static uint32_t get_comparator(int32_t chan)
{
	return nrf_rtc_cc_get(RTC, chan);
}
    22ea:	4770      	bx	lr
    22ec:	40011000 	.word	0x40011000

000022f0 <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    22f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    22f4:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    22f6:	4a02      	ldr	r2, [pc, #8]	; (2300 <event_enable+0x10>)
    22f8:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    22fc:	4770      	bx	lr
    22fe:	bf00      	nop
    2300:	40011000 	.word	0x40011000

00002304 <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2304:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2308:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    230a:	4a02      	ldr	r2, [pc, #8]	; (2314 <event_disable+0x10>)
    230c:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    2310:	4770      	bx	lr
    2312:	bf00      	nop
    2314:	40011000 	.word	0x40011000

00002318 <counter>:
     return p_reg->COUNTER;
    2318:	4b01      	ldr	r3, [pc, #4]	; (2320 <counter+0x8>)
    231a:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    231e:	4770      	bx	lr
    2320:	40011000 	.word	0x40011000

00002324 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    2324:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    2326:	2301      	movs	r3, #1
    2328:	4083      	lsls	r3, r0
    232a:	ea6f 0c03 	mvn.w	ip, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    232e:	4a10      	ldr	r2, [pc, #64]	; (2370 <compare_int_lock+0x4c>)
    2330:	f3bf 8f5b 	dmb	ish
    2334:	e852 1f00 	ldrex	r1, [r2]
    2338:	ea01 0e0c 	and.w	lr, r1, ip
    233c:	e842 e400 	strex	r4, lr, [r2]
    2340:	2c00      	cmp	r4, #0
    2342:	d1f7      	bne.n	2334 <compare_int_lock+0x10>
    2344:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2348:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    234c:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    2350:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2354:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    2358:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    235c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2360:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    2364:	420b      	tst	r3, r1
}
    2366:	bf14      	ite	ne
    2368:	2001      	movne	r0, #1
    236a:	2000      	moveq	r0, #0
    236c:	bd10      	pop	{r4, pc}
    236e:	bf00      	nop
    2370:	20000330 	.word	0x20000330

00002374 <channel_processing_check_and_clear>:
		event_enable(chan);
	}
}

static bool channel_processing_check_and_clear(int32_t chan)
{
    2374:	b570      	push	{r4, r5, r6, lr}
    2376:	4604      	mov	r4, r0
	bool result = false;

	uint32_t mcu_critical_state = full_int_lock();
    2378:	f003 f8d2 	bl	5520 <full_int_lock>
    237c:	4605      	mov	r5, r0

	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    237e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2382:	40a3      	lsls	r3, r4
    return p_reg->INTENSET & mask;
    2384:	4a17      	ldr	r2, [pc, #92]	; (23e4 <channel_processing_check_and_clear+0x70>)
    2386:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    238a:	4213      	tst	r3, r2
    238c:	d105      	bne.n	239a <channel_processing_check_and_clear+0x26>
	bool result = false;
    238e:	2600      	movs	r6, #0
		if (result) {
			event_clear(chan);
		}
	}

	full_int_unlock(mcu_critical_state);
    2390:	4628      	mov	r0, r5
    2392:	f003 f8ce 	bl	5532 <full_int_unlock>

	return result;
}
    2396:	4630      	mov	r0, r6
    2398:	bd70      	pop	{r4, r5, r6, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    239a:	2301      	movs	r3, #1
    239c:	40a3      	lsls	r3, r4
    239e:	43db      	mvns	r3, r3
    23a0:	4a11      	ldr	r2, [pc, #68]	; (23e8 <channel_processing_check_and_clear+0x74>)
    23a2:	f3bf 8f5b 	dmb	ish
    23a6:	e852 1f00 	ldrex	r1, [r2]
    23aa:	ea01 0003 	and.w	r0, r1, r3
    23ae:	e842 0600 	strex	r6, r0, [r2]
    23b2:	2e00      	cmp	r6, #0
    23b4:	d1f7      	bne.n	23a6 <channel_processing_check_and_clear+0x32>
    23b6:	f3bf 8f5b 	dmb	ish
    23ba:	b959      	cbnz	r1, 23d4 <channel_processing_check_and_clear+0x60>
			 nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    23bc:	f104 0350 	add.w	r3, r4, #80	; 0x50
    23c0:	009b      	lsls	r3, r3, #2
    23c2:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    23c4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    23c8:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    23cc:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    23ce:	b113      	cbz	r3, 23d6 <channel_processing_check_and_clear+0x62>
    23d0:	2301      	movs	r3, #1
    23d2:	e000      	b.n	23d6 <channel_processing_check_and_clear+0x62>
    23d4:	2301      	movs	r3, #1
		if (result) {
    23d6:	461e      	mov	r6, r3
    23d8:	2b00      	cmp	r3, #0
    23da:	d0d9      	beq.n	2390 <channel_processing_check_and_clear+0x1c>
			event_clear(chan);
    23dc:	4620      	mov	r0, r4
    23de:	f003 f890 	bl	5502 <event_clear>
    23e2:	e7d5      	b.n	2390 <channel_processing_check_and_clear+0x1c>
    23e4:	40011000 	.word	0x40011000
    23e8:	2000032c 	.word	0x2000032c

000023ec <compare_int_unlock>:
	if (key) {
    23ec:	b901      	cbnz	r1, 23f0 <compare_int_unlock+0x4>
}
    23ee:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    23f0:	2301      	movs	r3, #1
    23f2:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    23f4:	4a11      	ldr	r2, [pc, #68]	; (243c <compare_int_unlock+0x50>)
    23f6:	f3bf 8f5b 	dmb	ish
    23fa:	e852 1f00 	ldrex	r1, [r2]
    23fe:	4319      	orrs	r1, r3
    2400:	e842 1c00 	strex	ip, r1, [r2]
    2404:	f1bc 0f00 	cmp.w	ip, #0
    2408:	d1f7      	bne.n	23fa <compare_int_unlock+0xe>
    240a:	f3bf 8f5b 	dmb	ish
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    240e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2412:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    2414:	4a0a      	ldr	r2, [pc, #40]	; (2440 <compare_int_unlock+0x54>)
    2416:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    241a:	f3bf 8f5b 	dmb	ish
    241e:	4b09      	ldr	r3, [pc, #36]	; (2444 <compare_int_unlock+0x58>)
    2420:	681b      	ldr	r3, [r3, #0]
    2422:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    2426:	fa23 f000 	lsr.w	r0, r3, r0
    242a:	f010 0f01 	tst.w	r0, #1
    242e:	d0de      	beq.n	23ee <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2430:	4b05      	ldr	r3, [pc, #20]	; (2448 <compare_int_unlock+0x5c>)
    2432:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    2436:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    243a:	e7d8      	b.n	23ee <compare_int_unlock+0x2>
    243c:	20000330 	.word	0x20000330
    2440:	40011000 	.word	0x40011000
    2444:	2000032c 	.word	0x2000032c
    2448:	e000e100 	.word	0xe000e100

0000244c <sys_clock_timeout_handler>:
{
    244c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2450:	4607      	mov	r7, r0
    2452:	4614      	mov	r4, r2
    2454:	461e      	mov	r6, r3
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    2456:	4610      	mov	r0, r2
    2458:	4619      	mov	r1, r3
    245a:	f003 f85e 	bl	551a <absolute_time_to_cc>
    245e:	4605      	mov	r5, r0
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    2460:	4b15      	ldr	r3, [pc, #84]	; (24b8 <sys_clock_timeout_handler+0x6c>)
    2462:	681a      	ldr	r2, [r3, #0]
    2464:	1aa0      	subs	r0, r4, r2
	last_count += dticks * CYC_PER_TICK;
    2466:	601c      	str	r4, [r3, #0]
    2468:	605e      	str	r6, [r3, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    246a:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    246e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    2472:	d309      	bcc.n	2488 <sys_clock_timeout_handler+0x3c>
	return false;
    2474:	2400      	movs	r4, #0
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    2476:	f002 f8af 	bl	45d8 <sys_clock_announce>
	if (cc_value == get_comparator(chan)) {
    247a:	4638      	mov	r0, r7
    247c:	f7ff ff30 	bl	22e0 <get_comparator>
    2480:	42a8      	cmp	r0, r5
    2482:	d00e      	beq.n	24a2 <sys_clock_timeout_handler+0x56>
}
    2484:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    2488:	4b0c      	ldr	r3, [pc, #48]	; (24bc <sys_clock_timeout_handler+0x70>)
    248a:	681b      	ldr	r3, [r3, #0]
    248c:	0a1a      	lsrs	r2, r3, #8
    248e:	061b      	lsls	r3, r3, #24
    2490:	eb15 0803 	adds.w	r8, r5, r3
    2494:	f142 0900 	adc.w	r9, r2, #0
    2498:	4b09      	ldr	r3, [pc, #36]	; (24c0 <sys_clock_timeout_handler+0x74>)
    249a:	e9c3 8900 	strd	r8, r9, [r3]
		return true;
    249e:	2401      	movs	r4, #1
    24a0:	e7e9      	b.n	2476 <sys_clock_timeout_handler+0x2a>
		if (!anchor_updated) {
    24a2:	b11c      	cbz	r4, 24ac <sys_clock_timeout_handler+0x60>
		event_enable(chan);
    24a4:	4638      	mov	r0, r7
    24a6:	f7ff ff23 	bl	22f0 <event_enable>
}
    24aa:	e7eb      	b.n	2484 <sys_clock_timeout_handler+0x38>
			set_comparator(chan, COUNTER_HALF_SPAN);
    24ac:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
    24b0:	4638      	mov	r0, r7
    24b2:	f7ff ff0b 	bl	22cc <set_comparator>
    24b6:	e7f5      	b.n	24a4 <sys_clock_timeout_handler+0x58>
    24b8:	200000e8 	.word	0x200000e8
    24bc:	20000334 	.word	0x20000334
    24c0:	200000d0 	.word	0x200000d0

000024c4 <z_nrf_rtc_timer_read>:
{
    24c4:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    24c6:	4b0d      	ldr	r3, [pc, #52]	; (24fc <z_nrf_rtc_timer_read+0x38>)
    24c8:	681c      	ldr	r4, [r3, #0]
    24ca:	0a25      	lsrs	r5, r4, #8
    24cc:	0624      	lsls	r4, r4, #24
  __ASM volatile ("dmb 0xF":::"memory");
    24ce:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    24d2:	f7ff ff21 	bl	2318 <counter>
    24d6:	4603      	mov	r3, r0
	val += cntr;
    24d8:	1900      	adds	r0, r0, r4
    24da:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    24de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    24e2:	d20a      	bcs.n	24fa <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    24e4:	4b06      	ldr	r3, [pc, #24]	; (2500 <z_nrf_rtc_timer_read+0x3c>)
    24e6:	e9d3 2300 	ldrd	r2, r3, [r3]
    24ea:	4290      	cmp	r0, r2
    24ec:	eb71 0303 	sbcs.w	r3, r1, r3
    24f0:	d203      	bcs.n	24fa <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    24f2:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    24f6:	f141 0100 	adc.w	r1, r1, #0
}
    24fa:	bd38      	pop	{r3, r4, r5, pc}
    24fc:	20000334 	.word	0x20000334
    2500:	200000d0 	.word	0x200000d0

00002504 <compare_set_nolocks>:
{
    2504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2506:	4606      	mov	r6, r0
    2508:	4614      	mov	r4, r2
    250a:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    250c:	4610      	mov	r0, r2
    250e:	4619      	mov	r1, r3
    2510:	f003 f803 	bl	551a <absolute_time_to_cc>
    2514:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    2516:	f7ff ffd5 	bl	24c4 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    251a:	42a0      	cmp	r0, r4
    251c:	eb71 0305 	sbcs.w	r3, r1, r5
    2520:	d21d      	bcs.n	255e <compare_set_nolocks+0x5a>
		if (target_time - curr_time > COUNTER_SPAN) {
    2522:	1a23      	subs	r3, r4, r0
    2524:	eb65 0101 	sbc.w	r1, r5, r1
    2528:	4a1b      	ldr	r2, [pc, #108]	; (2598 <compare_set_nolocks+0x94>)
    252a:	4293      	cmp	r3, r2
    252c:	f171 0300 	sbcs.w	r3, r1, #0
    2530:	d22f      	bcs.n	2592 <compare_set_nolocks+0x8e>
		if (target_time != cc_data[chan].target_time) {
    2532:	4b1a      	ldr	r3, [pc, #104]	; (259c <compare_set_nolocks+0x98>)
    2534:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    2538:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    253c:	42ab      	cmp	r3, r5
    253e:	bf08      	it	eq
    2540:	42a2      	cmpeq	r2, r4
    2542:	d01a      	beq.n	257a <compare_set_nolocks+0x76>
			uint32_t cc_set = set_absolute_alarm(chan, cc_value);
    2544:	4639      	mov	r1, r7
    2546:	4630      	mov	r0, r6
    2548:	f002 fff8 	bl	553c <set_absolute_alarm>
			target_time += counter_sub(cc_set, cc_value);
    254c:	4639      	mov	r1, r7
    254e:	f002 ffd4 	bl	54fa <counter_sub>
    2552:	1900      	adds	r0, r0, r4
    2554:	f145 0300 	adc.w	r3, r5, #0
    2558:	4604      	mov	r4, r0
    255a:	461d      	mov	r5, r3
    255c:	e00d      	b.n	257a <compare_set_nolocks+0x76>
		atomic_or(&force_isr_mask, BIT(chan));
    255e:	2301      	movs	r3, #1
    2560:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2562:	4a0f      	ldr	r2, [pc, #60]	; (25a0 <compare_set_nolocks+0x9c>)
    2564:	f3bf 8f5b 	dmb	ish
    2568:	e852 1f00 	ldrex	r1, [r2]
    256c:	4319      	orrs	r1, r3
    256e:	e842 1000 	strex	r0, r1, [r2]
    2572:	2800      	cmp	r0, #0
    2574:	d1f8      	bne.n	2568 <compare_set_nolocks+0x64>
    2576:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
    257a:	4b08      	ldr	r3, [pc, #32]	; (259c <compare_set_nolocks+0x98>)
    257c:	0132      	lsls	r2, r6, #4
    257e:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    2582:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    2586:	9906      	ldr	r1, [sp, #24]
    2588:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    258a:	9b07      	ldr	r3, [sp, #28]
    258c:	6073      	str	r3, [r6, #4]
	return ret;
    258e:	2000      	movs	r0, #0
}
    2590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -EINVAL;
    2592:	f06f 0015 	mvn.w	r0, #21
    2596:	e7fb      	b.n	2590 <compare_set_nolocks+0x8c>
    2598:	01000001 	.word	0x01000001
    259c:	200000d8 	.word	0x200000d8
    25a0:	2000032c 	.word	0x2000032c

000025a4 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    25a4:	b530      	push	{r4, r5, lr}
    25a6:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    25a8:	2300      	movs	r3, #0
    25aa:	4a1d      	ldr	r2, [pc, #116]	; (2620 <sys_clock_driver_init+0x7c>)
    25ac:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    25b0:	2b00      	cmp	r3, #0
    25b2:	dd24      	ble.n	25fe <sys_clock_driver_init+0x5a>
    p_reg->INTENSET = mask;
    25b4:	4c1a      	ldr	r4, [pc, #104]	; (2620 <sys_clock_driver_init+0x7c>)
    25b6:	2502      	movs	r5, #2
    25b8:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    25bc:	4b19      	ldr	r3, [pc, #100]	; (2624 <sys_clock_driver_init+0x80>)
    25be:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    25c2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    25c6:	2200      	movs	r2, #0
    25c8:	2101      	movs	r1, #1
    25ca:	2011      	movs	r0, #17
    25cc:	f7fe feda 	bl	1384 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    25d0:	2011      	movs	r0, #17
    25d2:	f7fe febb 	bl	134c <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    25d6:	2301      	movs	r3, #1
    25d8:	60a3      	str	r3, [r4, #8]
    25da:	6023      	str	r3, [r4, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    25dc:	4a12      	ldr	r2, [pc, #72]	; (2628 <sys_clock_driver_init+0x84>)
    25de:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    25e0:	2400      	movs	r4, #0
    25e2:	9401      	str	r4, [sp, #4]
    25e4:	4b11      	ldr	r3, [pc, #68]	; (262c <sys_clock_driver_init+0x88>)
    25e6:	9300      	str	r3, [sp, #0]
    25e8:	4a11      	ldr	r2, [pc, #68]	; (2630 <sys_clock_driver_init+0x8c>)
    25ea:	2300      	movs	r3, #0
    25ec:	4620      	mov	r0, r4
    25ee:	f002 ffe0 	bl	55b2 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    25f2:	4628      	mov	r0, r5
    25f4:	f7ff fbd2 	bl	1d9c <z_nrf_clock_control_lf_on>

	return 0;
}
    25f8:	4620      	mov	r0, r4
    25fa:	b003      	add	sp, #12
    25fc:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    25fe:	4a0d      	ldr	r2, [pc, #52]	; (2634 <sys_clock_driver_init+0x90>)
    2600:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    2604:	f04f 30ff 	mov.w	r0, #4294967295
    2608:	f04f 31ff 	mov.w	r1, #4294967295
    260c:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2610:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2614:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    2616:	4902      	ldr	r1, [pc, #8]	; (2620 <sys_clock_driver_init+0x7c>)
    2618:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    261c:	3301      	adds	r3, #1
    261e:	e7c7      	b.n	25b0 <sys_clock_driver_init+0xc>
    2620:	40011000 	.word	0x40011000
    2624:	e000e100 	.word	0xe000e100
    2628:	20000330 	.word	0x20000330
    262c:	0000244d 	.word	0x0000244d
    2630:	007fffff 	.word	0x007fffff
    2634:	200000d8 	.word	0x200000d8

00002638 <process_channel>:
{
    2638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    263c:	b082      	sub	sp, #8
    263e:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    2640:	f7ff fe98 	bl	2374 <channel_processing_check_and_clear>
    2644:	b910      	cbnz	r0, 264c <process_channel+0x14>
}
    2646:	b002      	add	sp, #8
    2648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    264c:	f7ff ff3a 	bl	24c4 <z_nrf_rtc_timer_read>
    2650:	4682      	mov	sl, r0
    2652:	460e      	mov	r6, r1
		mcu_critical_state = full_int_lock();
    2654:	f002 ff64 	bl	5520 <full_int_lock>
    2658:	4605      	mov	r5, r0
		expire_time = cc_data[chan].target_time;
    265a:	4b13      	ldr	r3, [pc, #76]	; (26a8 <process_channel+0x70>)
    265c:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2660:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    2664:	45c2      	cmp	sl, r8
    2666:	eb76 0309 	sbcs.w	r3, r6, r9
    266a:	d20b      	bcs.n	2684 <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    266c:	2600      	movs	r6, #0
		full_int_unlock(mcu_critical_state);
    266e:	4628      	mov	r0, r5
    2670:	f002 ff5f 	bl	5532 <full_int_unlock>
		if (handler) {
    2674:	2e00      	cmp	r6, #0
    2676:	d0e6      	beq.n	2646 <process_channel+0xe>
			handler(chan, expire_time, user_context);
    2678:	9700      	str	r7, [sp, #0]
    267a:	4642      	mov	r2, r8
    267c:	464b      	mov	r3, r9
    267e:	4620      	mov	r0, r4
    2680:	47b0      	blx	r6
}
    2682:	e7e0      	b.n	2646 <process_channel+0xe>
			handler = cc_data[chan].callback;
    2684:	4a08      	ldr	r2, [pc, #32]	; (26a8 <process_channel+0x70>)
    2686:	0123      	lsls	r3, r4, #4
    2688:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    268c:	58d6      	ldr	r6, [r2, r3]
			user_context = cc_data[chan].user_context;
    268e:	684f      	ldr	r7, [r1, #4]
			cc_data[chan].callback = NULL;
    2690:	2000      	movs	r0, #0
    2692:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    2694:	f04f 32ff 	mov.w	r2, #4294967295
    2698:	f04f 33ff 	mov.w	r3, #4294967295
    269c:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    26a0:	4620      	mov	r0, r4
    26a2:	f7ff fe2f 	bl	2304 <event_disable>
    26a6:	e7e2      	b.n	266e <process_channel+0x36>
    26a8:	200000d8 	.word	0x200000d8

000026ac <rtc_nrf_isr>:
{
    26ac:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    26ae:	4b0e      	ldr	r3, [pc, #56]	; (26e8 <rtc_nrf_isr+0x3c>)
    26b0:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    26b4:	f013 0f02 	tst.w	r3, #2
    26b8:	d00d      	beq.n	26d6 <rtc_nrf_isr+0x2a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    26ba:	4b0b      	ldr	r3, [pc, #44]	; (26e8 <rtc_nrf_isr+0x3c>)
    26bc:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    26c0:	b14b      	cbz	r3, 26d6 <rtc_nrf_isr+0x2a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    26c2:	4b09      	ldr	r3, [pc, #36]	; (26e8 <rtc_nrf_isr+0x3c>)
    26c4:	2200      	movs	r2, #0
    26c6:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    26ca:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		overflow_cnt++;
    26ce:	4a07      	ldr	r2, [pc, #28]	; (26ec <rtc_nrf_isr+0x40>)
    26d0:	6813      	ldr	r3, [r2, #0]
    26d2:	3301      	adds	r3, #1
    26d4:	6013      	str	r3, [r2, #0]
{
    26d6:	2400      	movs	r4, #0
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    26d8:	2c00      	cmp	r4, #0
    26da:	dd00      	ble.n	26de <rtc_nrf_isr+0x32>
}
    26dc:	bd10      	pop	{r4, pc}
		process_channel(chan);
    26de:	4620      	mov	r0, r4
    26e0:	f7ff ffaa 	bl	2638 <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    26e4:	3401      	adds	r4, #1
    26e6:	e7f7      	b.n	26d8 <rtc_nrf_isr+0x2c>
    26e8:	40011000 	.word	0x40011000
    26ec:	20000334 	.word	0x20000334

000026f0 <sys_clock_set_timeout>:
{
    26f0:	b510      	push	{r4, lr}
    26f2:	b082      	sub	sp, #8
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    26f4:	f1b0 3fff 	cmp.w	r0, #4294967295
    26f8:	d006      	beq.n	2708 <sys_clock_set_timeout+0x18>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    26fa:	2801      	cmp	r0, #1
    26fc:	dd06      	ble.n	270c <sys_clock_set_timeout+0x1c>
    26fe:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2702:	da05      	bge.n	2710 <sys_clock_set_timeout+0x20>
    2704:	1e44      	subs	r4, r0, #1
    2706:	e004      	b.n	2712 <sys_clock_set_timeout+0x22>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2708:	480f      	ldr	r0, [pc, #60]	; (2748 <sys_clock_set_timeout+0x58>)
    270a:	e7f8      	b.n	26fe <sys_clock_set_timeout+0xe>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    270c:	2400      	movs	r4, #0
    270e:	e000      	b.n	2712 <sys_clock_set_timeout+0x22>
    2710:	4c0d      	ldr	r4, [pc, #52]	; (2748 <sys_clock_set_timeout+0x58>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    2712:	f7ff fed7 	bl	24c4 <z_nrf_rtc_timer_read>
    2716:	4b0d      	ldr	r3, [pc, #52]	; (274c <sys_clock_set_timeout+0x5c>)
    2718:	6819      	ldr	r1, [r3, #0]
    271a:	685b      	ldr	r3, [r3, #4]
    271c:	1a40      	subs	r0, r0, r1
	if (unannounced >= COUNTER_HALF_SPAN) {
    271e:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2722:	d300      	bcc.n	2726 <sys_clock_set_timeout+0x36>
		ticks = 0;
    2724:	2400      	movs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    2726:	4420      	add	r0, r4
    2728:	1c42      	adds	r2, r0, #1
	if (cyc > MAX_CYCLES) {
    272a:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
    272e:	d300      	bcc.n	2732 <sys_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
    2730:	4a05      	ldr	r2, [pc, #20]	; (2748 <sys_clock_set_timeout+0x58>)
	uint64_t target_time = cyc + last_count;
    2732:	2000      	movs	r0, #0
    2734:	188a      	adds	r2, r1, r2
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    2736:	9001      	str	r0, [sp, #4]
    2738:	4905      	ldr	r1, [pc, #20]	; (2750 <sys_clock_set_timeout+0x60>)
    273a:	9100      	str	r1, [sp, #0]
    273c:	f143 0300 	adc.w	r3, r3, #0
    2740:	f002 ff37 	bl	55b2 <compare_set>
}
    2744:	b002      	add	sp, #8
    2746:	bd10      	pop	{r4, pc}
    2748:	007fffff 	.word	0x007fffff
    274c:	200000e8 	.word	0x200000e8
    2750:	0000244d 	.word	0x0000244d

00002754 <sys_clock_elapsed>:
{
    2754:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    2756:	f7ff feb5 	bl	24c4 <z_nrf_rtc_timer_read>
    275a:	4b02      	ldr	r3, [pc, #8]	; (2764 <sys_clock_elapsed+0x10>)
    275c:	681b      	ldr	r3, [r3, #0]
}
    275e:	1ac0      	subs	r0, r0, r3
    2760:	bd08      	pop	{r3, pc}
    2762:	bf00      	nop
    2764:	200000e8 	.word	0x200000e8

00002768 <nrf_pin_configure>:
 */
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input,
				       nrf_gpio_pin_drive_t drive)
{
    2768:	b500      	push	{lr}
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
    276a:	f410 5f80 	tst.w	r0, #4096	; 0x1000
    276e:	d001      	beq.n	2774 <nrf_pin_configure+0xc>
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2770:	2201      	movs	r2, #1
		dir = NRF_GPIO_PIN_DIR_INPUT;
    2772:	2100      	movs	r1, #0
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
    2774:	f3c0 1e81 	ubfx	lr, r0, #6, #2
		     NRF_GET_DRIVE(pin), NRF_GPIO_PIN_NOSENSE);
    2778:	f3c0 2c03 	ubfx	ip, r0, #8, #4
    *p_pin = pin_number & 0x1F;
    277c:	f000 031f 	and.w	r3, r0, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2780:	f010 0f20 	tst.w	r0, #32
    2784:	d10d      	bne.n	27a2 <nrf_pin_configure+0x3a>
        case 0: return NRF_P0;
    2786:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    278a:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
    278e:	ea41 018e 	orr.w	r1, r1, lr, lsl #2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    2792:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
    reg->PIN_CNF[pin_number] = cnf;
    2796:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    279a:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
}
    279e:	f85d fb04 	ldr.w	pc, [sp], #4
        case 1: return NRF_P1;
    27a2:	4801      	ldr	r0, [pc, #4]	; (27a8 <nrf_pin_configure+0x40>)
    27a4:	e7f1      	b.n	278a <nrf_pin_configure+0x22>
    27a6:	bf00      	nop
    27a8:	50000300 	.word	0x50000300

000027ac <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    27ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    27b0:	4606      	mov	r6, r0
    27b2:	460f      	mov	r7, r1
    27b4:	4690      	mov	r8, r2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    27b6:	2400      	movs	r4, #0
    27b8:	e017      	b.n	27ea <pinctrl_configure_pins+0x3e>
		__unused nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);

		switch (NRF_GET_FUN(pins[i])) {
#if defined(NRF_PSEL_UART)
		case NRF_FUN_UART_TX:
			NRF_PSEL_UART(reg, TXD) = NRF_GET_PIN(pins[i]);
    27ba:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    27be:	f8c8 550c 	str.w	r5, [r8, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    27c2:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
    27c6:	f001 021f 	and.w	r2, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    27ca:	f011 0f20 	tst.w	r1, #32
    27ce:	d14f      	bne.n	2870 <pinctrl_configure_pins+0xc4>
        case 0: return NRF_P0;
    27d0:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    27d4:	2101      	movs	r1, #1
    27d6:	fa01 f202 	lsl.w	r2, r1, r2
    p_reg->OUTSET = set_mask;
    27da:	f8c5 2508 	str.w	r2, [r5, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    27de:	460a      	mov	r2, r1
    27e0:	5830      	ldr	r0, [r6, r0]
    27e2:	f7ff ffc1 	bl	2768 <nrf_pin_configure>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    27e6:	3401      	adds	r4, #1
    27e8:	b2e4      	uxtb	r4, r4
    27ea:	42bc      	cmp	r4, r7
    27ec:	f080 816e 	bcs.w	2acc <pinctrl_configure_pins+0x320>
		__unused nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    27f0:	00a0      	lsls	r0, r4, #2
    27f2:	f856 5024 	ldr.w	r5, [r6, r4, lsl #2]
    27f6:	f3c5 2303 	ubfx	r3, r5, #8, #4
		switch (NRF_GET_FUN(pins[i])) {
    27fa:	0c2a      	lsrs	r2, r5, #16
    27fc:	2a19      	cmp	r2, #25
    27fe:	f200 8167 	bhi.w	2ad0 <pinctrl_configure_pins+0x324>
    2802:	a101      	add	r1, pc, #4	; (adr r1, 2808 <pinctrl_configure_pins+0x5c>)
    2804:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
    2808:	000027bb 	.word	0x000027bb
    280c:	00002875 	.word	0x00002875
    2810:	0000288b 	.word	0x0000288b
    2814:	000028bd 	.word	0x000028bd
    2818:	000028d3 	.word	0x000028d3
    281c:	00002905 	.word	0x00002905
    2820:	00002937 	.word	0x00002937
    2824:	00002ad1 	.word	0x00002ad1
    2828:	00002ad1 	.word	0x00002ad1
    282c:	00002ad1 	.word	0x00002ad1
    2830:	00002ad1 	.word	0x00002ad1
    2834:	0000294d 	.word	0x0000294d
    2838:	00002965 	.word	0x00002965
    283c:	00002ad1 	.word	0x00002ad1
    2840:	00002ad1 	.word	0x00002ad1
    2844:	00002ad1 	.word	0x00002ad1
    2848:	00002ad1 	.word	0x00002ad1
    284c:	00002ad1 	.word	0x00002ad1
    2850:	00002ad1 	.word	0x00002ad1
    2854:	00002ad1 	.word	0x00002ad1
    2858:	00002ad1 	.word	0x00002ad1
    285c:	00002ad1 	.word	0x00002ad1
    2860:	0000297d 	.word	0x0000297d
    2864:	000029d1 	.word	0x000029d1
    2868:	00002a25 	.word	0x00002a25
    286c:	00002a79 	.word	0x00002a79
        case 1: return NRF_P1;
    2870:	4d99      	ldr	r5, [pc, #612]	; (2ad8 <pinctrl_configure_pins+0x32c>)
    2872:	e7af      	b.n	27d4 <pinctrl_configure_pins+0x28>
					  NRF_GPIO_PIN_INPUT_DISCONNECT, drive);
			break;
		case NRF_FUN_UART_RX:
			NRF_PSEL_UART(reg, RXD) = NRF_GET_PIN(pins[i]);
    2874:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    2878:	f8c8 5514 	str.w	r5, [r8, #1300]	; 0x514
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    287c:	2200      	movs	r2, #0
    287e:	4611      	mov	r1, r2
    2880:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
    2884:	f7ff ff70 	bl	2768 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
    2888:	e7ad      	b.n	27e6 <pinctrl_configure_pins+0x3a>
		case NRF_FUN_UART_RTS:
			NRF_PSEL_UART(reg, RTS) = NRF_GET_PIN(pins[i]);
    288a:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    288e:	f8c8 5508 	str.w	r5, [r8, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    2892:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
    2896:	f001 021f 	and.w	r2, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    289a:	f011 0f20 	tst.w	r1, #32
    289e:	d10b      	bne.n	28b8 <pinctrl_configure_pins+0x10c>
        case 0: return NRF_P0;
    28a0:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    28a4:	2101      	movs	r1, #1
    28a6:	fa01 f202 	lsl.w	r2, r1, r2
    p_reg->OUTSET = set_mask;
    28aa:	f8c5 2508 	str.w	r2, [r5, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    28ae:	460a      	mov	r2, r1
    28b0:	5830      	ldr	r0, [r6, r0]
    28b2:	f7ff ff59 	bl	2768 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT, drive);
			break;
    28b6:	e796      	b.n	27e6 <pinctrl_configure_pins+0x3a>
        case 1: return NRF_P1;
    28b8:	4d87      	ldr	r5, [pc, #540]	; (2ad8 <pinctrl_configure_pins+0x32c>)
    28ba:	e7f3      	b.n	28a4 <pinctrl_configure_pins+0xf8>
		case NRF_FUN_UART_CTS:
			NRF_PSEL_UART(reg, CTS) = NRF_GET_PIN(pins[i]);
    28bc:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    28c0:	f8c8 5510 	str.w	r5, [r8, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    28c4:	2200      	movs	r2, #0
    28c6:	4611      	mov	r1, r2
    28c8:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
    28cc:	f7ff ff4c 	bl	2768 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
    28d0:	e789      	b.n	27e6 <pinctrl_configure_pins+0x3a>
#endif /* defined(NRF_PSEL_UART) */
#if defined(NRF_PSEL_SPIM)
		case NRF_FUN_SPIM_SCK:
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
    28d2:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    28d6:	f8c8 5508 	str.w	r5, [r8, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    28da:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
    28de:	f001 021f 	and.w	r2, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    28e2:	f011 0f20 	tst.w	r1, #32
    28e6:	d10b      	bne.n	2900 <pinctrl_configure_pins+0x154>
        case 0: return NRF_P0;
    28e8:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    28ec:	2101      	movs	r1, #1
    28ee:	fa01 f202 	lsl.w	r2, r1, r2
    p_reg->OUTCLR = clr_mask;
    28f2:	f8c5 250c 	str.w	r2, [r5, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    28f6:	2200      	movs	r2, #0
    28f8:	5830      	ldr	r0, [r6, r0]
    28fa:	f7ff ff35 	bl	2768 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
    28fe:	e772      	b.n	27e6 <pinctrl_configure_pins+0x3a>
        case 1: return NRF_P1;
    2900:	4d75      	ldr	r5, [pc, #468]	; (2ad8 <pinctrl_configure_pins+0x32c>)
    2902:	e7f3      	b.n	28ec <pinctrl_configure_pins+0x140>
		case NRF_FUN_SPIM_MOSI:
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
    2904:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    2908:	f8c8 550c 	str.w	r5, [r8, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    290c:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
    2910:	f001 021f 	and.w	r2, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2914:	f011 0f20 	tst.w	r1, #32
    2918:	d10b      	bne.n	2932 <pinctrl_configure_pins+0x186>
        case 0: return NRF_P0;
    291a:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    291e:	2101      	movs	r1, #1
    2920:	fa01 f202 	lsl.w	r2, r1, r2
    p_reg->OUTCLR = clr_mask;
    2924:	f8c5 250c 	str.w	r2, [r5, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    2928:	460a      	mov	r2, r1
    292a:	5830      	ldr	r0, [r6, r0]
    292c:	f7ff ff1c 	bl	2768 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT, drive);
			break;
    2930:	e759      	b.n	27e6 <pinctrl_configure_pins+0x3a>
        case 1: return NRF_P1;
    2932:	4d69      	ldr	r5, [pc, #420]	; (2ad8 <pinctrl_configure_pins+0x32c>)
    2934:	e7f3      	b.n	291e <pinctrl_configure_pins+0x172>
		case NRF_FUN_SPIM_MISO:
			NRF_PSEL_SPIM(reg, MISO) = NRF_GET_PIN(pins[i]);
    2936:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    293a:	f8c8 5510 	str.w	r5, [r8, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    293e:	2200      	movs	r2, #0
    2940:	4611      	mov	r1, r2
    2942:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
    2946:	f7ff ff0f 	bl	2768 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
    294a:	e74c      	b.n	27e6 <pinctrl_configure_pins+0x3a>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
#endif /* defined(NRF_PSEL_SPIS) */
#if defined(NRF_PSEL_TWIM)
		case NRF_FUN_TWIM_SCL:
			NRF_PSEL_TWIM(reg, SCL) = NRF_GET_PIN(pins[i]);
    294c:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    2950:	f8c8 5508 	str.w	r5, [r8, #1288]	; 0x508
			if (drive == NRF_DRIVE_S0S1) {
    2954:	b903      	cbnz	r3, 2958 <pinctrl_configure_pins+0x1ac>
				 * suitable for TWI/TWIM peripherals (S0D1).
				 * This drive cannot be used always so that
				 * users are able to select e.g. H0D1 or E0E1
				 * in devicetree.
				 */
				drive = NRF_DRIVE_S0D1;
    2956:	2306      	movs	r3, #6
			}
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    2958:	2200      	movs	r2, #0
    295a:	4611      	mov	r1, r2
    295c:	5830      	ldr	r0, [r6, r0]
    295e:	f7ff ff03 	bl	2768 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
    2962:	e740      	b.n	27e6 <pinctrl_configure_pins+0x3a>
		case NRF_FUN_TWIM_SDA:
			NRF_PSEL_TWIM(reg, SDA) = NRF_GET_PIN(pins[i]);
    2964:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    2968:	f8c8 550c 	str.w	r5, [r8, #1292]	; 0x50c
			if (drive == NRF_DRIVE_S0S1) {
    296c:	b903      	cbnz	r3, 2970 <pinctrl_configure_pins+0x1c4>
				drive = NRF_DRIVE_S0D1;
    296e:	2306      	movs	r3, #6
			}
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    2970:	2200      	movs	r2, #0
    2972:	4611      	mov	r1, r2
    2974:	5830      	ldr	r0, [r6, r0]
    2976:	f7ff fef7 	bl	2768 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
    297a:	e734      	b.n	27e6 <pinctrl_configure_pins+0x3a>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
#endif /* defined(NRF_PSEL_PDM) */
#if defined(NRF_PSEL_PWM)
		case NRF_FUN_PWM_OUT0:
			NRF_PSEL_PWM(reg, OUT[0]) = NRF_GET_PIN(pins[i]);
    297c:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    2980:	f8c8 5560 	str.w	r5, [r8, #1376]	; 0x560
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    2984:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
    2988:	f002 013f 	and.w	r1, r2, #63	; 0x3f
    if (value == 0)
    298c:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    2990:	d111      	bne.n	29b6 <pinctrl_configure_pins+0x20a>
    *p_pin = pin_number & 0x1F;
    2992:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2996:	094a      	lsrs	r2, r1, #5
    2998:	d10b      	bne.n	29b2 <pinctrl_configure_pins+0x206>
        case 0: return NRF_P0;
    299a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    299e:	2201      	movs	r2, #1
    29a0:	40aa      	lsls	r2, r5
    p_reg->OUTCLR = clr_mask;
    29a2:	f8c1 250c 	str.w	r2, [r1, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    29a6:	2201      	movs	r2, #1
    29a8:	4611      	mov	r1, r2
    29aa:	5830      	ldr	r0, [r6, r0]
    29ac:	f7ff fedc 	bl	2768 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT, drive);
			break;
    29b0:	e719      	b.n	27e6 <pinctrl_configure_pins+0x3a>
        case 1: return NRF_P1;
    29b2:	4949      	ldr	r1, [pc, #292]	; (2ad8 <pinctrl_configure_pins+0x32c>)
    29b4:	e7f3      	b.n	299e <pinctrl_configure_pins+0x1f2>
    *p_pin = pin_number & 0x1F;
    29b6:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    29ba:	094a      	lsrs	r2, r1, #5
    29bc:	d106      	bne.n	29cc <pinctrl_configure_pins+0x220>
        case 0: return NRF_P0;
    29be:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    29c2:	2201      	movs	r2, #1
    29c4:	40aa      	lsls	r2, r5
    p_reg->OUTSET = set_mask;
    29c6:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
}
    29ca:	e7ec      	b.n	29a6 <pinctrl_configure_pins+0x1fa>
        case 1: return NRF_P1;
    29cc:	4942      	ldr	r1, [pc, #264]	; (2ad8 <pinctrl_configure_pins+0x32c>)
    29ce:	e7f8      	b.n	29c2 <pinctrl_configure_pins+0x216>
		case NRF_FUN_PWM_OUT1:
			NRF_PSEL_PWM(reg, OUT[1]) = NRF_GET_PIN(pins[i]);
    29d0:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    29d4:	f8c8 5564 	str.w	r5, [r8, #1380]	; 0x564
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    29d8:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
    29dc:	f002 013f 	and.w	r1, r2, #63	; 0x3f
    if (value == 0)
    29e0:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    29e4:	d111      	bne.n	2a0a <pinctrl_configure_pins+0x25e>
    *p_pin = pin_number & 0x1F;
    29e6:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    29ea:	094a      	lsrs	r2, r1, #5
    29ec:	d10b      	bne.n	2a06 <pinctrl_configure_pins+0x25a>
        case 0: return NRF_P0;
    29ee:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    29f2:	2201      	movs	r2, #1
    29f4:	40aa      	lsls	r2, r5
    p_reg->OUTCLR = clr_mask;
    29f6:	f8c1 250c 	str.w	r2, [r1, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    29fa:	2201      	movs	r2, #1
    29fc:	4611      	mov	r1, r2
    29fe:	5830      	ldr	r0, [r6, r0]
    2a00:	f7ff feb2 	bl	2768 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT, drive);
			break;
    2a04:	e6ef      	b.n	27e6 <pinctrl_configure_pins+0x3a>
        case 1: return NRF_P1;
    2a06:	4934      	ldr	r1, [pc, #208]	; (2ad8 <pinctrl_configure_pins+0x32c>)
    2a08:	e7f3      	b.n	29f2 <pinctrl_configure_pins+0x246>
    *p_pin = pin_number & 0x1F;
    2a0a:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2a0e:	094a      	lsrs	r2, r1, #5
    2a10:	d106      	bne.n	2a20 <pinctrl_configure_pins+0x274>
        case 0: return NRF_P0;
    2a12:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2a16:	2201      	movs	r2, #1
    2a18:	40aa      	lsls	r2, r5
    p_reg->OUTSET = set_mask;
    2a1a:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
}
    2a1e:	e7ec      	b.n	29fa <pinctrl_configure_pins+0x24e>
        case 1: return NRF_P1;
    2a20:	492d      	ldr	r1, [pc, #180]	; (2ad8 <pinctrl_configure_pins+0x32c>)
    2a22:	e7f8      	b.n	2a16 <pinctrl_configure_pins+0x26a>
		case NRF_FUN_PWM_OUT2:
			NRF_PSEL_PWM(reg, OUT[2]) = NRF_GET_PIN(pins[i]);
    2a24:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    2a28:	f8c8 5568 	str.w	r5, [r8, #1384]	; 0x568
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    2a2c:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
    2a30:	f002 013f 	and.w	r1, r2, #63	; 0x3f
    if (value == 0)
    2a34:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    2a38:	d111      	bne.n	2a5e <pinctrl_configure_pins+0x2b2>
    *p_pin = pin_number & 0x1F;
    2a3a:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2a3e:	094a      	lsrs	r2, r1, #5
    2a40:	d10b      	bne.n	2a5a <pinctrl_configure_pins+0x2ae>
        case 0: return NRF_P0;
    2a42:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    2a46:	2201      	movs	r2, #1
    2a48:	40aa      	lsls	r2, r5
    p_reg->OUTCLR = clr_mask;
    2a4a:	f8c1 250c 	str.w	r2, [r1, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    2a4e:	2201      	movs	r2, #1
    2a50:	4611      	mov	r1, r2
    2a52:	5830      	ldr	r0, [r6, r0]
    2a54:	f7ff fe88 	bl	2768 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT, drive);
			break;
    2a58:	e6c5      	b.n	27e6 <pinctrl_configure_pins+0x3a>
        case 1: return NRF_P1;
    2a5a:	491f      	ldr	r1, [pc, #124]	; (2ad8 <pinctrl_configure_pins+0x32c>)
    2a5c:	e7f3      	b.n	2a46 <pinctrl_configure_pins+0x29a>
    *p_pin = pin_number & 0x1F;
    2a5e:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2a62:	094a      	lsrs	r2, r1, #5
    2a64:	d106      	bne.n	2a74 <pinctrl_configure_pins+0x2c8>
        case 0: return NRF_P0;
    2a66:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2a6a:	2201      	movs	r2, #1
    2a6c:	40aa      	lsls	r2, r5
    p_reg->OUTSET = set_mask;
    2a6e:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
}
    2a72:	e7ec      	b.n	2a4e <pinctrl_configure_pins+0x2a2>
        case 1: return NRF_P1;
    2a74:	4918      	ldr	r1, [pc, #96]	; (2ad8 <pinctrl_configure_pins+0x32c>)
    2a76:	e7f8      	b.n	2a6a <pinctrl_configure_pins+0x2be>
		case NRF_FUN_PWM_OUT3:
			NRF_PSEL_PWM(reg, OUT[3]) = NRF_GET_PIN(pins[i]);
    2a78:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    2a7c:	f8c8 556c 	str.w	r5, [r8, #1388]	; 0x56c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    2a80:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
    2a84:	f002 013f 	and.w	r1, r2, #63	; 0x3f
    if (value == 0)
    2a88:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    2a8c:	d111      	bne.n	2ab2 <pinctrl_configure_pins+0x306>
    *p_pin = pin_number & 0x1F;
    2a8e:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2a92:	094a      	lsrs	r2, r1, #5
    2a94:	d10b      	bne.n	2aae <pinctrl_configure_pins+0x302>
        case 0: return NRF_P0;
    2a96:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    2a9a:	2201      	movs	r2, #1
    2a9c:	40aa      	lsls	r2, r5
    p_reg->OUTCLR = clr_mask;
    2a9e:	f8c1 250c 	str.w	r2, [r1, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    2aa2:	2201      	movs	r2, #1
    2aa4:	4611      	mov	r1, r2
    2aa6:	5830      	ldr	r0, [r6, r0]
    2aa8:	f7ff fe5e 	bl	2768 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT, drive);
			break;
    2aac:	e69b      	b.n	27e6 <pinctrl_configure_pins+0x3a>
        case 1: return NRF_P1;
    2aae:	490a      	ldr	r1, [pc, #40]	; (2ad8 <pinctrl_configure_pins+0x32c>)
    2ab0:	e7f3      	b.n	2a9a <pinctrl_configure_pins+0x2ee>
    *p_pin = pin_number & 0x1F;
    2ab2:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2ab6:	094a      	lsrs	r2, r1, #5
    2ab8:	d106      	bne.n	2ac8 <pinctrl_configure_pins+0x31c>
        case 0: return NRF_P0;
    2aba:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2abe:	2201      	movs	r2, #1
    2ac0:	40aa      	lsls	r2, r5
    p_reg->OUTSET = set_mask;
    2ac2:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
}
    2ac6:	e7ec      	b.n	2aa2 <pinctrl_configure_pins+0x2f6>
        case 1: return NRF_P1;
    2ac8:	4903      	ldr	r1, [pc, #12]	; (2ad8 <pinctrl_configure_pins+0x32c>)
    2aca:	e7f8      	b.n	2abe <pinctrl_configure_pins+0x312>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
    2acc:	2000      	movs	r0, #0
    2ace:	e001      	b.n	2ad4 <pinctrl_configure_pins+0x328>
		switch (NRF_GET_FUN(pins[i])) {
    2ad0:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    2ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2ad8:	50000300 	.word	0x50000300

00002adc <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    2adc:	4b02      	ldr	r3, [pc, #8]	; (2ae8 <nvmc_wait+0xc>)
    2ade:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    2ae2:	2b00      	cmp	r3, #0
    2ae4:	d0fa      	beq.n	2adc <nvmc_wait>
}
    2ae6:	4770      	bx	lr
    2ae8:	4001e000 	.word	0x4001e000

00002aec <nvmc_config>:

/*  Configure the NVMC to "mode".
    Mode must be an enumerator of field NVMC_CONFIG_WEN */
void nvmc_config(uint32_t mode)
{
    2aec:	b508      	push	{r3, lr}
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2aee:	4b03      	ldr	r3, [pc, #12]	; (2afc <nvmc_config+0x10>)
    2af0:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
    nvmc_wait();
    2af4:	f7ff fff2 	bl	2adc <nvmc_wait>
}
    2af8:	bd08      	pop	{r3, pc}
    2afa:	bf00      	nop
    2afc:	4001e000 	.word	0x4001e000

00002b00 <SystemCoreClockUpdate>:

void SystemCoreClockUpdate(void)
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    2b00:	4b01      	ldr	r3, [pc, #4]	; (2b08 <SystemCoreClockUpdate+0x8>)
    2b02:	4a02      	ldr	r2, [pc, #8]	; (2b0c <SystemCoreClockUpdate+0xc>)
    2b04:	601a      	str	r2, [r3, #0]
}
    2b06:	4770      	bx	lr
    2b08:	2000003c 	.word	0x2000003c
    2b0c:	03d09000 	.word	0x03d09000

00002b10 <SystemInit>:

void SystemInit(void)
{
    2b10:	b538      	push	{r3, r4, r5, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    2b12:	f002 fd89 	bl	5628 <nrf52_errata_36>
    2b16:	b140      	cbz	r0, 2b2a <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    2b18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2b1c:	2200      	movs	r2, #0
    2b1e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    2b22:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    2b26:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    2b2a:	f002 fd87 	bl	563c <nrf52_errata_66>
    2b2e:	2800      	cmp	r0, #0
    2b30:	d046      	beq.n	2bc0 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    2b32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    2b36:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    2b3a:	4b45      	ldr	r3, [pc, #276]	; (2c50 <SystemInit+0x140>)
    2b3c:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    2b40:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    2b44:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    2b48:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    2b4c:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    2b50:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    2b54:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    2b58:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    2b5c:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    2b60:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    2b64:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    2b68:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    2b6c:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    2b70:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    2b74:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    2b78:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    2b7c:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    2b80:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    2b84:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    2b88:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    2b8c:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    2b90:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    2b94:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    2b98:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    2b9c:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    2ba0:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    2ba4:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    2ba8:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    2bac:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    2bb0:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    2bb4:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    2bb8:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    2bbc:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    2bc0:	f002 fd46 	bl	5650 <nrf52_errata_136>
    2bc4:	b160      	cbz	r0, 2be0 <SystemInit+0xd0>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    2bc6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2bca:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    2bce:	f013 0f01 	tst.w	r3, #1
    2bd2:	d005      	beq.n	2be0 <SystemInit+0xd0>
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    2bd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2bd8:	f06f 0201 	mvn.w	r2, #1
    2bdc:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    2be0:	f002 fd40 	bl	5664 <nrf52_configuration_249>
    2be4:	b138      	cbz	r0, 2bf6 <SystemInit+0xe6>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    2be6:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2bea:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    2bee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2bf2:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2bf6:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2bfa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2bfe:	2b00      	cmp	r3, #0
    2c00:	db08      	blt.n	2c14 <SystemInit+0x104>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    2c02:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2c06:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2c0a:	2b00      	cmp	r3, #0
    2c0c:	db02      	blt.n	2c14 <SystemInit+0x104>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
    2c0e:	f7ff ff77 	bl	2b00 <SystemCoreClockUpdate>
}
    2c12:	bd38      	pop	{r3, r4, r5, pc}
            nvmc_config(NVMC_CONFIG_WEN_Wen);
    2c14:	2001      	movs	r0, #1
    2c16:	f7ff ff69 	bl	2aec <nvmc_config>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2c1a:	f04f 2410 	mov.w	r4, #268439552	; 0x10001000
    2c1e:	2512      	movs	r5, #18
    2c20:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
            nvmc_wait();
    2c24:	f7ff ff5a 	bl	2adc <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    2c28:	f8c4 5204 	str.w	r5, [r4, #516]	; 0x204
            nvmc_wait();
    2c2c:	f7ff ff56 	bl	2adc <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
    2c30:	2000      	movs	r0, #0
    2c32:	f7ff ff5b 	bl	2aec <nvmc_config>
  __ASM volatile ("dsb 0xF":::"memory");
    2c36:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2c3a:	4906      	ldr	r1, [pc, #24]	; (2c54 <SystemInit+0x144>)
    2c3c:	68ca      	ldr	r2, [r1, #12]
    2c3e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2c42:	4b05      	ldr	r3, [pc, #20]	; (2c58 <SystemInit+0x148>)
    2c44:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2c46:	60cb      	str	r3, [r1, #12]
    2c48:	f3bf 8f4f 	dsb	sy
    __NOP();
    2c4c:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2c4e:	e7fd      	b.n	2c4c <SystemInit+0x13c>
    2c50:	4000c000 	.word	0x4000c000
    2c54:	e000ed00 	.word	0xe000ed00
    2c58:	05fa0004 	.word	0x05fa0004

00002c5c <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    2c5c:	b510      	push	{r4, lr}
    int8_t idx;
    uint32_t new_mask, prev_mask;

    do {
        prev_mask = *p_mask;
    2c5e:	6804      	ldr	r4, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    2c60:	fab4 f384 	clz	r3, r4
    2c64:	f1c3 031f 	rsb	r3, r3, #31
    2c68:	fa5f fc83 	uxtb.w	ip, r3
        if (idx < 0) {
    2c6c:	2b00      	cmp	r3, #0
    2c6e:	db16      	blt.n	2c9e <nrfx_flag32_alloc+0x42>
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    2c70:	2201      	movs	r2, #1
    2c72:	fa02 f303 	lsl.w	r3, r2, r3
    2c76:	ea24 0303 	bic.w	r3, r4, r3
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2c7a:	f3bf 8f5b 	dmb	ish
    2c7e:	e850 2f00 	ldrex	r2, [r0]
    2c82:	42a2      	cmp	r2, r4
    2c84:	d104      	bne.n	2c90 <nrfx_flag32_alloc+0x34>
    2c86:	e840 3e00 	strex	lr, r3, [r0]
    2c8a:	f1be 0f00 	cmp.w	lr, #0
    2c8e:	d1f6      	bne.n	2c7e <nrfx_flag32_alloc+0x22>
    2c90:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2c94:	d1e3      	bne.n	2c5e <nrfx_flag32_alloc+0x2>

    *p_flag = idx;
    2c96:	f881 c000 	strb.w	ip, [r1]

    return NRFX_SUCCESS;
    2c9a:	4802      	ldr	r0, [pc, #8]	; (2ca4 <nrfx_flag32_alloc+0x48>)
}
    2c9c:	bd10      	pop	{r4, pc}
            return NRFX_ERROR_NO_MEM;
    2c9e:	4802      	ldr	r0, [pc, #8]	; (2ca8 <nrfx_flag32_alloc+0x4c>)
    2ca0:	e7fc      	b.n	2c9c <nrfx_flag32_alloc+0x40>
    2ca2:	bf00      	nop
    2ca4:	0bad0000 	.word	0x0bad0000
    2ca8:	0bad0002 	.word	0x0bad0002

00002cac <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    2cac:	6803      	ldr	r3, [r0, #0]
    2cae:	40cb      	lsrs	r3, r1
    2cb0:	f013 0f01 	tst.w	r3, #1
    2cb4:	d115      	bne.n	2ce2 <nrfx_flag32_free+0x36>
{
    2cb6:	b500      	push	{lr}
    {
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
    2cb8:	6802      	ldr	r2, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
    2cba:	2301      	movs	r3, #1
    2cbc:	408b      	lsls	r3, r1
    2cbe:	4313      	orrs	r3, r2
    2cc0:	f3bf 8f5b 	dmb	ish
    2cc4:	e850 cf00 	ldrex	ip, [r0]
    2cc8:	4594      	cmp	ip, r2
    2cca:	d104      	bne.n	2cd6 <nrfx_flag32_free+0x2a>
    2ccc:	e840 3e00 	strex	lr, r3, [r0]
    2cd0:	f1be 0f00 	cmp.w	lr, #0
    2cd4:	d1f6      	bne.n	2cc4 <nrfx_flag32_free+0x18>
    2cd6:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2cda:	d1ed      	bne.n	2cb8 <nrfx_flag32_free+0xc>

    return NRFX_SUCCESS;
    2cdc:	4802      	ldr	r0, [pc, #8]	; (2ce8 <nrfx_flag32_free+0x3c>)
}
    2cde:	f85d fb04 	ldr.w	pc, [sp], #4
        return NRFX_ERROR_INVALID_PARAM;
    2ce2:	4802      	ldr	r0, [pc, #8]	; (2cec <nrfx_flag32_free+0x40>)
}
    2ce4:	4770      	bx	lr
    2ce6:	bf00      	nop
    2ce8:	0bad0000 	.word	0x0bad0000
    2cec:	0bad0004 	.word	0x0bad0004

00002cf0 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2cf0:	4b05      	ldr	r3, [pc, #20]	; (2d08 <nrfx_clock_init+0x18>)
    2cf2:	791b      	ldrb	r3, [r3, #4]
    2cf4:	b92b      	cbnz	r3, 2d02 <nrfx_clock_init+0x12>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    2cf6:	4b04      	ldr	r3, [pc, #16]	; (2d08 <nrfx_clock_init+0x18>)
    2cf8:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    2cfa:	2201      	movs	r2, #1
    2cfc:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    2cfe:	4803      	ldr	r0, [pc, #12]	; (2d0c <nrfx_clock_init+0x1c>)
    2d00:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    2d02:	4803      	ldr	r0, [pc, #12]	; (2d10 <nrfx_clock_init+0x20>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2d04:	4770      	bx	lr
    2d06:	bf00      	nop
    2d08:	20000338 	.word	0x20000338
    2d0c:	0bad0000 	.word	0x0bad0000
    2d10:	0bad000c 	.word	0x0bad000c

00002d14 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    2d14:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2d1a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    2d1e:	b163      	cbz	r3, 2d3a <nrfx_power_clock_irq_handler+0x26>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2d24:	2000      	movs	r0, #0
    2d26:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
    2d2a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    2d2e:	2201      	movs	r2, #1
    2d30:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2d34:	4b13      	ldr	r3, [pc, #76]	; (2d84 <nrfx_power_clock_irq_handler+0x70>)
    2d36:	681b      	ldr	r3, [r3, #0]
    2d38:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2d3a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2d3e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    2d42:	b19b      	cbz	r3, 2d6c <nrfx_power_clock_irq_handler+0x58>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2d44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2d48:	2200      	movs	r2, #0
    2d4a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    2d4e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2d52:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2d56:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    2d5a:	f012 0f03 	tst.w	r2, #3
    2d5e:	d106      	bne.n	2d6e <nrfx_power_clock_irq_handler+0x5a>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2d60:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2d64:	2201      	movs	r2, #1
    2d66:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2d6a:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    2d6c:	bd08      	pop	{r3, pc}
    p_reg->INTENCLR = mask;
    2d6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2d72:	2202      	movs	r2, #2
    2d74:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2d78:	4b02      	ldr	r3, [pc, #8]	; (2d84 <nrfx_power_clock_irq_handler+0x70>)
    2d7a:	681b      	ldr	r3, [r3, #0]
    2d7c:	2001      	movs	r0, #1
    2d7e:	4798      	blx	r3
}
    2d80:	e7f4      	b.n	2d6c <nrfx_power_clock_irq_handler+0x58>
    2d82:	bf00      	nop
    2d84:	20000338 	.word	0x20000338

00002d88 <pin_in_use>:
 *
 * @return True if pin is in use.
 */
static bool pin_in_use(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    2d88:	3008      	adds	r0, #8
    2d8a:	4b03      	ldr	r3, [pc, #12]	; (2d98 <pin_in_use+0x10>)
    2d8c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2d90:	f000 0001 	and.w	r0, r0, #1
    2d94:	4770      	bx	lr
    2d96:	bf00      	nop
    2d98:	20000040 	.word	0x20000040

00002d9c <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    2d9c:	3008      	adds	r0, #8
    2d9e:	4b03      	ldr	r3, [pc, #12]	; (2dac <pin_in_use_by_te+0x10>)
    2da0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2da4:	f3c0 1040 	ubfx	r0, r0, #5, #1
    2da8:	4770      	bx	lr
    2daa:	bf00      	nop
    2dac:	20000040 	.word	0x20000040

00002db0 <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    2db0:	3008      	adds	r0, #8
    2db2:	4b04      	ldr	r3, [pc, #16]	; (2dc4 <pin_has_trigger+0x14>)
    2db4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2db8:	f010 001c 	ands.w	r0, r0, #28
    2dbc:	bf18      	it	ne
    2dbe:	2001      	movne	r0, #1
    2dc0:	4770      	bx	lr
    2dc2:	bf00      	nop
    2dc4:	20000040 	.word	0x20000040

00002dc8 <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2dc8:	3008      	adds	r0, #8
    2dca:	4b03      	ldr	r3, [pc, #12]	; (2dd8 <pin_is_output+0x10>)
    2dcc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2dd0:	f3c0 0040 	ubfx	r0, r0, #1, #1
    2dd4:	4770      	bx	lr
    2dd6:	bf00      	nop
    2dd8:	20000040 	.word	0x20000040

00002ddc <pin_te_get>:
}

/* Returns gpiote TE channel associated with the pin */
static uint8_t pin_te_get(nrfx_gpiote_pin_t pin)
{
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2ddc:	3008      	adds	r0, #8
    2dde:	4b02      	ldr	r3, [pc, #8]	; (2de8 <pin_te_get+0xc>)
    2de0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2de4:	0b40      	lsrs	r0, r0, #13
    2de6:	4770      	bx	lr
    2de8:	20000040 	.word	0x20000040

00002dec <handler_in_use>:
}

static bool handler_in_use(int32_t handler_id)
{

    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2dec:	2200      	movs	r2, #0
    2dee:	e004      	b.n	2dfa <handler_in_use+0xe>
    {
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2df0:	f04f 33ff 	mov.w	r3, #4294967295
    2df4:	4283      	cmp	r3, r0
    2df6:	d00f      	beq.n	2e18 <handler_in_use+0x2c>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2df8:	3201      	adds	r2, #1
    2dfa:	2a29      	cmp	r2, #41	; 0x29
    2dfc:	d80a      	bhi.n	2e14 <handler_in_use+0x28>
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2dfe:	f102 0308 	add.w	r3, r2, #8
    2e02:	4906      	ldr	r1, [pc, #24]	; (2e1c <handler_in_use+0x30>)
    2e04:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    2e08:	f413 7f80 	tst.w	r3, #256	; 0x100
    2e0c:	d0f0      	beq.n	2df0 <handler_in_use+0x4>
    2e0e:	f3c3 2343 	ubfx	r3, r3, #9, #4
    2e12:	e7ef      	b.n	2df4 <handler_in_use+0x8>
        {
            return true;
        }
    }

    return false;
    2e14:	2000      	movs	r0, #0
    2e16:	4770      	bx	lr
            return true;
    2e18:	2001      	movs	r0, #1
}
    2e1a:	4770      	bx	lr
    2e1c:	20000040 	.word	0x20000040

00002e20 <find_handler>:
    return NRFX_SUCCESS;
}

static int32_t find_handler(nrfx_gpiote_interrupt_handler_t handler, void * p_context)
{
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    2e20:	2300      	movs	r3, #0
    2e22:	b113      	cbz	r3, 2e2a <find_handler+0xa>
        {
            return i;
        }
    }

    return -1;
    2e24:	f04f 30ff 	mov.w	r0, #4294967295
}
    2e28:	4770      	bx	lr
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2e2a:	4a07      	ldr	r2, [pc, #28]	; (2e48 <find_handler+0x28>)
    2e2c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
    2e30:	4282      	cmp	r2, r0
    2e32:	d001      	beq.n	2e38 <find_handler+0x18>
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    2e34:	3301      	adds	r3, #1
    2e36:	e7f4      	b.n	2e22 <find_handler+0x2>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2e38:	4a03      	ldr	r2, [pc, #12]	; (2e48 <find_handler+0x28>)
    2e3a:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    2e3e:	6852      	ldr	r2, [r2, #4]
    2e40:	428a      	cmp	r2, r1
    2e42:	d1f7      	bne.n	2e34 <find_handler+0x14>
            return i;
    2e44:	4618      	mov	r0, r3
    2e46:	4770      	bx	lr
    2e48:	20000040 	.word	0x20000040

00002e4c <channel_handler_get>:
}

/* Return handler associated with given pin or null. */
static nrfx_gpiote_handler_config_t const * channel_handler_get(nrfx_gpiote_pin_t pin)
{
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2e4c:	3008      	adds	r0, #8
    2e4e:	4b06      	ldr	r3, [pc, #24]	; (2e68 <channel_handler_get+0x1c>)
    2e50:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    2e54:	f410 7f80 	tst.w	r0, #256	; 0x100
    2e58:	d004      	beq.n	2e64 <channel_handler_get+0x18>
    2e5a:	f3c0 2043 	ubfx	r0, r0, #9, #4
    if (handler_id == PIN_FLAG_NO_HANDLER)
    {
        return NULL;
    }

    return &m_cb.handlers[handler_id];
    2e5e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    2e62:	4770      	bx	lr
        return NULL;
    2e64:	2000      	movs	r0, #0
}
    2e66:	4770      	bx	lr
    2e68:	20000040 	.word	0x20000040

00002e6c <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    2e6c:	b570      	push	{r4, r5, r6, lr}
    2e6e:	4604      	mov	r4, r0
    2e70:	460d      	mov	r5, r1
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);
    2e72:	f7ff ffeb 	bl	2e4c <channel_handler_get>

    if (handler)
    2e76:	b120      	cbz	r0, 2e82 <call_handler+0x16>
    {
        handler->handler(pin, trigger, handler->p_context);
    2e78:	6806      	ldr	r6, [r0, #0]
    2e7a:	6842      	ldr	r2, [r0, #4]
    2e7c:	4629      	mov	r1, r5
    2e7e:	4620      	mov	r0, r4
    2e80:	47b0      	blx	r6
    }
    if (m_cb.global_handler.handler)
    2e82:	4b04      	ldr	r3, [pc, #16]	; (2e94 <call_handler+0x28>)
    2e84:	689b      	ldr	r3, [r3, #8]
    2e86:	b123      	cbz	r3, 2e92 <call_handler+0x26>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2e88:	4a02      	ldr	r2, [pc, #8]	; (2e94 <call_handler+0x28>)
    2e8a:	68d2      	ldr	r2, [r2, #12]
    2e8c:	4629      	mov	r1, r5
    2e8e:	4620      	mov	r0, r4
    2e90:	4798      	blx	r3
    }
}
    2e92:	bd70      	pop	{r4, r5, r6, pc}
    2e94:	20000040 	.word	0x20000040

00002e98 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2e98:	f100 0208 	add.w	r2, r0, #8
    2e9c:	4b0e      	ldr	r3, [pc, #56]	; (2ed8 <release_handler+0x40>)
    2e9e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2ea2:	f413 7f80 	tst.w	r3, #256	; 0x100
    2ea6:	d016      	beq.n	2ed6 <release_handler+0x3e>
{
    2ea8:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2eaa:	f3c3 2443 	ubfx	r4, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    2eae:	4610      	mov	r0, r2
    2eb0:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    2eb4:	4a08      	ldr	r2, [pc, #32]	; (2ed8 <release_handler+0x40>)
    2eb6:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    if (!handler_in_use(handler_id))
    2eba:	4620      	mov	r0, r4
    2ebc:	f7ff ff96 	bl	2dec <handler_in_use>
    2ec0:	b100      	cbz	r0, 2ec4 <release_handler+0x2c>
}
    2ec2:	bd10      	pop	{r4, pc}
        m_cb.handlers[handler_id].handler = NULL;
    2ec4:	4804      	ldr	r0, [pc, #16]	; (2ed8 <release_handler+0x40>)
    2ec6:	2300      	movs	r3, #0
    2ec8:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2ecc:	4621      	mov	r1, r4
    2ece:	3068      	adds	r0, #104	; 0x68
    2ed0:	f7ff feec 	bl	2cac <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    2ed4:	e7f5      	b.n	2ec2 <release_handler+0x2a>
    2ed6:	4770      	bx	lr
    2ed8:	20000040 	.word	0x20000040

00002edc <pin_handler_trigger_uninit>:
{
    2edc:	b510      	push	{r4, lr}
    2ede:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin))
    2ee0:	f7ff ff5c 	bl	2d9c <pin_in_use_by_te>
    2ee4:	b140      	cbz	r0, 2ef8 <pin_handler_trigger_uninit+0x1c>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    2ee6:	4620      	mov	r0, r4
    2ee8:	f7ff ff78 	bl	2ddc <pin_te_get>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    2eec:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    2ef0:	4b06      	ldr	r3, [pc, #24]	; (2f0c <pin_handler_trigger_uninit+0x30>)
    2ef2:	2200      	movs	r2, #0
    2ef4:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    release_handler(pin);
    2ef8:	4620      	mov	r0, r4
    2efa:	f7ff ffcd 	bl	2e98 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    2efe:	3408      	adds	r4, #8
    2f00:	4b03      	ldr	r3, [pc, #12]	; (2f10 <pin_handler_trigger_uninit+0x34>)
    2f02:	2200      	movs	r2, #0
    2f04:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
}
    2f08:	bd10      	pop	{r4, pc}
    2f0a:	bf00      	nop
    2f0c:	40006000 	.word	0x40006000
    2f10:	20000040 	.word	0x20000040

00002f14 <pin_handler_set>:
{
    2f14:	b570      	push	{r4, r5, r6, lr}
    2f16:	b082      	sub	sp, #8
    2f18:	4606      	mov	r6, r0
    2f1a:	460c      	mov	r4, r1
    2f1c:	4615      	mov	r5, r2
    release_handler(pin);
    2f1e:	f7ff ffbb 	bl	2e98 <release_handler>
    if (!handler)
    2f22:	b324      	cbz	r4, 2f6e <pin_handler_set+0x5a>
    handler_id = find_handler(handler, p_context);
    2f24:	4629      	mov	r1, r5
    2f26:	4620      	mov	r0, r4
    2f28:	f7ff ff7a 	bl	2e20 <find_handler>
    if (handler_id < 0)
    2f2c:	1e03      	subs	r3, r0, #0
    2f2e:	db13      	blt.n	2f58 <pin_handler_set+0x44>
    m_cb.handlers[handler_id].handler = handler;
    2f30:	4a10      	ldr	r2, [pc, #64]	; (2f74 <pin_handler_set+0x60>)
    2f32:	f842 4033 	str.w	r4, [r2, r3, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    2f36:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
    2f3a:	604d      	str	r5, [r1, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2f3c:	025b      	lsls	r3, r3, #9
    2f3e:	b29b      	uxth	r3, r3
    2f40:	f106 0008 	add.w	r0, r6, #8
    2f44:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
    2f48:	430b      	orrs	r3, r1
    2f4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2f4e:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    return NRFX_SUCCESS;
    2f52:	4809      	ldr	r0, [pc, #36]	; (2f78 <pin_handler_set+0x64>)
}
    2f54:	b002      	add	sp, #8
    2f56:	bd70      	pop	{r4, r5, r6, pc}
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    2f58:	f10d 0107 	add.w	r1, sp, #7
    2f5c:	4807      	ldr	r0, [pc, #28]	; (2f7c <pin_handler_set+0x68>)
    2f5e:	f7ff fe7d 	bl	2c5c <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    2f62:	4b05      	ldr	r3, [pc, #20]	; (2f78 <pin_handler_set+0x64>)
    2f64:	4298      	cmp	r0, r3
    2f66:	d1f5      	bne.n	2f54 <pin_handler_set+0x40>
        handler_id = (int32_t)id;
    2f68:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2f6c:	e7e0      	b.n	2f30 <pin_handler_set+0x1c>
        return NRFX_SUCCESS;
    2f6e:	4802      	ldr	r0, [pc, #8]	; (2f78 <pin_handler_set+0x64>)
    2f70:	e7f0      	b.n	2f54 <pin_handler_set+0x40>
    2f72:	bf00      	nop
    2f74:	20000040 	.word	0x20000040
    2f78:	0bad0000 	.word	0x0bad0000
    2f7c:	200000a8 	.word	0x200000a8

00002f80 <gpiote_evt_handle>:
    } while (input_read_and_check(input, pins_to_check));
}
#endif // defined(NRF_GPIO_LATCH_PRESENT)

static void gpiote_evt_handle(uint32_t mask)
{
    2f80:	b538      	push	{r3, r4, r5, lr}
    2f82:	4604      	mov	r4, r0
    while (mask)
    2f84:	e018      	b.n	2fb8 <gpiote_evt_handle+0x38>
    {
        uint32_t ch = NRF_CTZ(mask);
    2f86:	fa94 f3a4 	rbit	r3, r4
    2f8a:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    2f8e:	2201      	movs	r2, #1
    2f90:	409a      	lsls	r2, r3
    2f92:	ea24 0402 	bic.w	r4, r4, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    2f96:	4a0a      	ldr	r2, [pc, #40]	; (2fc0 <gpiote_evt_handle+0x40>)
    2f98:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    2f9c:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
    2fa0:	f3c5 2505 	ubfx	r5, r5, #8, #6
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    2fa4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        nrfx_gpiote_pin_t pin = nrf_gpiote_event_pin_get(NRF_GPIOTE, ch);
        nrf_gpiote_polarity_t polarity = nrf_gpiote_event_polarity_get(NRF_GPIOTE, ch);

        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    2fa8:	f3c0 4001 	ubfx	r0, r0, #16, #2
    2fac:	f002 fc64 	bl	5878 <gpiote_polarity_to_trigger>
    2fb0:	4601      	mov	r1, r0
    2fb2:	4628      	mov	r0, r5
    2fb4:	f7ff ff5a 	bl	2e6c <call_handler>
    while (mask)
    2fb8:	2c00      	cmp	r4, #0
    2fba:	d1e4      	bne.n	2f86 <gpiote_evt_handle+0x6>
    }
}
    2fbc:	bd38      	pop	{r3, r4, r5, pc}
    2fbe:	bf00      	nop
    2fc0:	40006000 	.word	0x40006000

00002fc4 <latch_pending_read_and_check>:
{
    2fc4:	b082      	sub	sp, #8
    2fc6:	4684      	mov	ip, r0
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
    2fc8:	4b11      	ldr	r3, [pc, #68]	; (3010 <latch_pending_read_and_check+0x4c>)
    2fca:	e893 0003 	ldmia.w	r3, {r0, r1}
    2fce:	ab02      	add	r3, sp, #8
    2fd0:	e903 0003 	stmdb	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
    2fd4:	4660      	mov	r0, ip
    2fd6:	2300      	movs	r3, #0
    2fd8:	e00b      	b.n	2ff2 <latch_pending_read_and_check+0x2e>
        *p_masks = gpio_regs[i]->LATCH;
    2fda:	aa02      	add	r2, sp, #8
    2fdc:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    2fe0:	f852 2c08 	ldr.w	r2, [r2, #-8]
    2fe4:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
    2fe8:	f840 1b04 	str.w	r1, [r0], #4
        gpio_regs[i]->LATCH = *p_masks;
    2fec:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
    2ff0:	3301      	adds	r3, #1
    2ff2:	2b01      	cmp	r3, #1
    2ff4:	d9f1      	bls.n	2fda <latch_pending_read_and_check+0x16>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    2ff6:	2300      	movs	r3, #0
    2ff8:	2b01      	cmp	r3, #1
    2ffa:	d804      	bhi.n	3006 <latch_pending_read_and_check+0x42>
        if (latch[port_idx])
    2ffc:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
    3000:	b922      	cbnz	r2, 300c <latch_pending_read_and_check+0x48>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    3002:	3301      	adds	r3, #1
    3004:	e7f8      	b.n	2ff8 <latch_pending_read_and_check+0x34>
    return false;
    3006:	2000      	movs	r0, #0
}
    3008:	b002      	add	sp, #8
    300a:	4770      	bx	lr
            return true;
    300c:	2001      	movs	r0, #1
    300e:	e7fb      	b.n	3008 <latch_pending_read_and_check+0x44>
    3010:	00005f00 	.word	0x00005f00

00003014 <next_sense_cond_call_handler>:
{
    3014:	b570      	push	{r4, r5, r6, lr}
    3016:	4604      	mov	r4, r0
    3018:	460d      	mov	r5, r1
    301a:	4616      	mov	r6, r2
    if (is_level(trigger))
    301c:	4608      	mov	r0, r1
    301e:	f002 fc2d 	bl	587c <is_level>
    3022:	b9d0      	cbnz	r0, 305a <next_sense_cond_call_handler+0x46>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3024:	2e02      	cmp	r6, #2
    3026:	d052      	beq.n	30ce <next_sense_cond_call_handler+0xba>
    3028:	2002      	movs	r0, #2
    *p_pin = pin_number & 0x1F;
    302a:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    302e:	0961      	lsrs	r1, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3030:	2901      	cmp	r1, #1
    3032:	d04e      	beq.n	30d2 <next_sense_cond_call_handler+0xbe>
        case 0: return NRF_P0;
    3034:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3038:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    303c:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    cnf &= ~to_update;
    3040:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3044:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    3048:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    304c:	2d03      	cmp	r5, #3
    304e:	d044      	beq.n	30da <next_sense_cond_call_handler+0xc6>
    3050:	2e02      	cmp	r6, #2
    3052:	d040      	beq.n	30d6 <next_sense_cond_call_handler+0xc2>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    3054:	2e03      	cmp	r6, #3
    3056:	d045      	beq.n	30e4 <next_sense_cond_call_handler+0xd0>
}
    3058:	bd70      	pop	{r4, r5, r6, pc}
        call_handler(pin, trigger);
    305a:	4629      	mov	r1, r5
    305c:	4620      	mov	r0, r4
    305e:	f7ff ff05 	bl	2e6c <call_handler>
    *p_pin = pin_number & 0x1F;
    3062:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    3066:	0962      	lsrs	r2, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3068:	2a01      	cmp	r2, #1
    306a:	d02a      	beq.n	30c2 <next_sense_cond_call_handler+0xae>
        case 0: return NRF_P0;
    306c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3070:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3078:	f3c3 4301 	ubfx	r3, r3, #16, #2
        if (nrf_gpio_pin_sense_get(pin) == sense)
    307c:	429e      	cmp	r6, r3
    307e:	d1eb      	bne.n	3058 <next_sense_cond_call_handler+0x44>
    *p_pin = pin_number & 0x1F;
    3080:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    3084:	0962      	lsrs	r2, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3086:	2a01      	cmp	r2, #1
    3088:	d01d      	beq.n	30c6 <next_sense_cond_call_handler+0xb2>
        case 0: return NRF_P0;
    308a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    308e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3092:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    3096:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
    309a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    *p_pin = pin_number & 0x1F;
    309e:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    30a2:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    30a4:	2c01      	cmp	r4, #1
    30a6:	d010      	beq.n	30ca <next_sense_cond_call_handler+0xb6>
        case 0: return NRF_P0;
    30a8:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    30ac:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    30b0:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    30b4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    30b8:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    30bc:	f841 6023 	str.w	r6, [r1, r3, lsl #2]
    30c0:	e7ca      	b.n	3058 <next_sense_cond_call_handler+0x44>
        case 1: return NRF_P1;
    30c2:	4a0a      	ldr	r2, [pc, #40]	; (30ec <next_sense_cond_call_handler+0xd8>)
    30c4:	e7d4      	b.n	3070 <next_sense_cond_call_handler+0x5c>
    30c6:	4909      	ldr	r1, [pc, #36]	; (30ec <next_sense_cond_call_handler+0xd8>)
    30c8:	e7e1      	b.n	308e <next_sense_cond_call_handler+0x7a>
    30ca:	4908      	ldr	r1, [pc, #32]	; (30ec <next_sense_cond_call_handler+0xd8>)
    30cc:	e7ee      	b.n	30ac <next_sense_cond_call_handler+0x98>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    30ce:	2003      	movs	r0, #3
    30d0:	e7ab      	b.n	302a <next_sense_cond_call_handler+0x16>
    30d2:	4906      	ldr	r1, [pc, #24]	; (30ec <next_sense_cond_call_handler+0xd8>)
    30d4:	e7b0      	b.n	3038 <next_sense_cond_call_handler+0x24>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    30d6:	2d01      	cmp	r5, #1
    30d8:	d1bc      	bne.n	3054 <next_sense_cond_call_handler+0x40>
            call_handler(pin, trigger);
    30da:	4629      	mov	r1, r5
    30dc:	4620      	mov	r0, r4
    30de:	f7ff fec5 	bl	2e6c <call_handler>
}
    30e2:	e7b9      	b.n	3058 <next_sense_cond_call_handler+0x44>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    30e4:	2d02      	cmp	r5, #2
    30e6:	d1b7      	bne.n	3058 <next_sense_cond_call_handler+0x44>
    30e8:	e7f7      	b.n	30da <next_sense_cond_call_handler+0xc6>
    30ea:	bf00      	nop
    30ec:	50000300 	.word	0x50000300

000030f0 <port_event_handle>:
{
    30f0:	b570      	push	{r4, r5, r6, lr}
    30f2:	b084      	sub	sp, #16
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
    30f4:	4a2f      	ldr	r2, [pc, #188]	; (31b4 <port_event_handle+0xc4>)
    30f6:	466b      	mov	r3, sp
    30f8:	e892 0003 	ldmia.w	r2, {r0, r1}
    30fc:	e883 0003 	stmia.w	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
    3100:	2300      	movs	r3, #0
    3102:	a802      	add	r0, sp, #8
    3104:	e00b      	b.n	311e <port_event_handle+0x2e>
        *p_masks = gpio_regs[i]->LATCH;
    3106:	aa04      	add	r2, sp, #16
    3108:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    310c:	f852 2c10 	ldr.w	r2, [r2, #-16]
    3110:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
    3114:	f840 1b04 	str.w	r1, [r0], #4
        gpio_regs[i]->LATCH = *p_masks;
    3118:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
    311c:	3301      	adds	r3, #1
    311e:	2b01      	cmp	r3, #1
    3120:	d9f1      	bls.n	3106 <port_event_handle+0x16>
    3122:	e042      	b.n	31aa <port_event_handle+0xba>
        case 1: return NRF_P1;
    3124:	4e24      	ldr	r6, [pc, #144]	; (31b8 <port_event_handle+0xc8>)
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3126:	f505 73e0 	add.w	r3, r5, #448	; 0x1c0
    312a:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
                next_sense_cond_call_handler(pin, trigger, sense);
    312e:	f3c2 4201 	ubfx	r2, r2, #16, #2
    3132:	f7ff ff6f 	bl	3014 <next_sense_cond_call_handler>
    reg->LATCH = (1 << pin_number);
    3136:	2301      	movs	r3, #1
    3138:	40ab      	lsls	r3, r5
    313a:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
            while (latch[i])
    313e:	ab04      	add	r3, sp, #16
    3140:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    3144:	f853 0c08 	ldr.w	r0, [r3, #-8]
    3148:	b310      	cbz	r0, 3190 <port_event_handle+0xa0>
                uint32_t pin = NRF_CTZ(latch[i]);
    314a:	fa90 f0a0 	rbit	r0, r0
    314e:	fab0 f080 	clz	r0, r0
                pin += 32 * i;
    3152:	eb00 1044 	add.w	r0, r0, r4, lsl #5
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3156:	f100 0208 	add.w	r2, r0, #8
    315a:	4b18      	ldr	r3, [pc, #96]	; (31bc <port_event_handle+0xcc>)
    315c:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
    3160:	f3c1 0182 	ubfx	r1, r1, #2, #3
 * @param[in,out] p_mask Pointer to mask with bit fields.
 */
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    3164:	08c5      	lsrs	r5, r0, #3
    bit = BITMASK_RELBIT_GET(bit);
    3166:	f000 0207 	and.w	r2, r0, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    316a:	f10d 0c08 	add.w	ip, sp, #8
    316e:	2301      	movs	r3, #1
    3170:	fa03 f202 	lsl.w	r2, r3, r2
    3174:	f81c 3005 	ldrb.w	r3, [ip, r5]
    3178:	ea23 0302 	bic.w	r3, r3, r2
    317c:	f80c 3005 	strb.w	r3, [ip, r5]
    *p_pin = pin_number & 0x1F;
    3180:	f000 051f 	and.w	r5, r0, #31
    return pin_number >> 5;
    3184:	0943      	lsrs	r3, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3186:	2b01      	cmp	r3, #1
    3188:	d0cc      	beq.n	3124 <port_event_handle+0x34>
        case 0: return NRF_P0;
    318a:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
    318e:	e7ca      	b.n	3126 <port_event_handle+0x36>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    3190:	3401      	adds	r4, #1
    3192:	2c01      	cmp	r4, #1
    3194:	d9d3      	bls.n	313e <port_event_handle+0x4e>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3196:	4b0a      	ldr	r3, [pc, #40]	; (31c0 <port_event_handle+0xd0>)
    3198:	2200      	movs	r2, #0
    319a:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    319e:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    } while (latch_pending_read_and_check(latch));
    31a2:	a802      	add	r0, sp, #8
    31a4:	f7ff ff0e 	bl	2fc4 <latch_pending_read_and_check>
    31a8:	b108      	cbz	r0, 31ae <port_event_handle+0xbe>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    31aa:	2400      	movs	r4, #0
    31ac:	e7f1      	b.n	3192 <port_event_handle+0xa2>
}
    31ae:	b004      	add	sp, #16
    31b0:	bd70      	pop	{r4, r5, r6, pc}
    31b2:	bf00      	nop
    31b4:	00005f00 	.word	0x00005f00
    31b8:	50000300 	.word	0x50000300
    31bc:	20000040 	.word	0x20000040
    31c0:	40006000 	.word	0x40006000

000031c4 <nrfx_gpiote_input_configure>:
{
    31c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    31c8:	4604      	mov	r4, r0
    31ca:	4615      	mov	r5, r2
    31cc:	461e      	mov	r6, r3
    if (p_input_config)
    31ce:	b371      	cbz	r1, 322e <nrfx_gpiote_input_configure+0x6a>
    31d0:	460f      	mov	r7, r1
        if (pin_is_task_output(pin))
    31d2:	f002 fb3b 	bl	584c <pin_is_task_output>
    31d6:	2800      	cmp	r0, #0
    31d8:	f040 8099 	bne.w	330e <nrfx_gpiote_input_configure+0x14a>
    *p_pin = pin_number & 0x1F;
    31dc:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    31e0:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    31e2:	2b01      	cmp	r3, #1
    31e4:	d045      	beq.n	3272 <nrfx_gpiote_input_configure+0xae>
        case 0: return NRF_P0;
    31e6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    31ea:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    31ee:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    31f2:	2f00      	cmp	r7, #0
    31f4:	d03f      	beq.n	3276 <nrfx_gpiote_input_configure+0xb2>
    31f6:	210c      	movs	r1, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    31f8:	f041 0103 	orr.w	r1, r1, #3
    cnf &= ~to_update;
    31fc:	ea23 0301 	bic.w	r3, r3, r1
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    3200:	2f00      	cmp	r7, #0
    3202:	d03a      	beq.n	327a <nrfx_gpiote_input_configure+0xb6>
    3204:	7839      	ldrb	r1, [r7, #0]
    3206:	0089      	lsls	r1, r1, #2
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3208:	430b      	orrs	r3, r1
    reg->PIN_CNF[pin_number] = cnf;
    320a:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    320e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    3212:	4a43      	ldr	r2, [pc, #268]	; (3320 <nrfx_gpiote_input_configure+0x15c>)
    3214:	f104 0108 	add.w	r1, r4, #8
    3218:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    321c:	f023 0302 	bic.w	r3, r3, #2
    3220:	b29b      	uxth	r3, r3
    3222:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    3226:	f043 0301 	orr.w	r3, r3, #1
    322a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    322e:	b1bd      	cbz	r5, 3260 <nrfx_gpiote_input_configure+0x9c>
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    3230:	782f      	ldrb	r7, [r5, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    3232:	f8d5 8004 	ldr.w	r8, [r5, #4]
        if (pin_is_output(pin))
    3236:	4620      	mov	r0, r4
    3238:	f7ff fdc6 	bl	2dc8 <pin_is_output>
    323c:	b1f8      	cbz	r0, 327e <nrfx_gpiote_input_configure+0xba>
            if (use_evt)
    323e:	f1b8 0f00 	cmp.w	r8, #0
    3242:	d166      	bne.n	3312 <nrfx_gpiote_input_configure+0x14e>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    3244:	4a36      	ldr	r2, [pc, #216]	; (3320 <nrfx_gpiote_input_configure+0x15c>)
    3246:	f104 0108 	add.w	r1, r4, #8
    324a:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    324e:	f023 031c 	bic.w	r3, r3, #28
    3252:	b29b      	uxth	r3, r3
    3254:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    3258:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    325c:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_handler_config)
    3260:	2e00      	cmp	r6, #0
    3262:	d05a      	beq.n	331a <nrfx_gpiote_input_configure+0x156>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    3264:	6872      	ldr	r2, [r6, #4]
    3266:	6831      	ldr	r1, [r6, #0]
    3268:	4620      	mov	r0, r4
    326a:	f7ff fe53 	bl	2f14 <pin_handler_set>
}
    326e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        case 1: return NRF_P1;
    3272:	482c      	ldr	r0, [pc, #176]	; (3324 <nrfx_gpiote_input_configure+0x160>)
    3274:	e7b9      	b.n	31ea <nrfx_gpiote_input_configure+0x26>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    3276:	2100      	movs	r1, #0
    3278:	e7be      	b.n	31f8 <nrfx_gpiote_input_configure+0x34>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    327a:	2100      	movs	r1, #0
    327c:	e7c4      	b.n	3208 <nrfx_gpiote_input_configure+0x44>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    327e:	4a28      	ldr	r2, [pc, #160]	; (3320 <nrfx_gpiote_input_configure+0x15c>)
    3280:	f104 0108 	add.w	r1, r4, #8
    3284:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3288:	f023 0320 	bic.w	r3, r3, #32
    328c:	04db      	lsls	r3, r3, #19
    328e:	0cdb      	lsrs	r3, r3, #19
    3290:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
            if (use_evt)
    3294:	f1b8 0f00 	cmp.w	r8, #0
    3298:	d0d4      	beq.n	3244 <nrfx_gpiote_input_configure+0x80>
                if (!edge)
    329a:	2f03      	cmp	r7, #3
    329c:	d83b      	bhi.n	3316 <nrfx_gpiote_input_configure+0x152>
                uint8_t ch = *p_trigger_config->p_in_channel;
    329e:	686b      	ldr	r3, [r5, #4]
    32a0:	781d      	ldrb	r5, [r3, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    32a2:	b937      	cbnz	r7, 32b2 <nrfx_gpiote_input_configure+0xee>
    p_reg->CONFIG[idx] = 0;
    32a4:	f505 75a2 	add.w	r5, r5, #324	; 0x144
    32a8:	4b1f      	ldr	r3, [pc, #124]	; (3328 <nrfx_gpiote_input_configure+0x164>)
    32aa:	2200      	movs	r2, #0
    32ac:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    32b0:	e7c8      	b.n	3244 <nrfx_gpiote_input_configure+0x80>
                    nrf_gpiote_polarity_t polarity = gpiote_trigger_to_polarity(trigger);
    32b2:	4638      	mov	r0, r7
    32b4:	f002 fae1 	bl	587a <gpiote_trigger_to_polarity>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    32b8:	4b1b      	ldr	r3, [pc, #108]	; (3328 <nrfx_gpiote_input_configure+0x164>)
    32ba:	f505 72a2 	add.w	r2, r5, #324	; 0x144
    32be:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    32c2:	f021 0103 	bic.w	r1, r1, #3
    32c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    32ca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    32ce:	f421 314f 	bic.w	r1, r1, #211968	; 0x33c00
    32d2:	f421 7140 	bic.w	r1, r1, #768	; 0x300
    32d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    32da:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
    32de:	0221      	lsls	r1, r4, #8
    32e0:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    32e4:	0400      	lsls	r0, r0, #16
    32e6:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    32ea:	4301      	orrs	r1, r0
    32ec:	ea4c 0101 	orr.w	r1, ip, r1
    32f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    32f4:	036b      	lsls	r3, r5, #13
    32f6:	b29b      	uxth	r3, r3
    32f8:	4a09      	ldr	r2, [pc, #36]	; (3320 <nrfx_gpiote_input_configure+0x15c>)
    32fa:	f104 0108 	add.w	r1, r4, #8
    32fe:	f832 0011 	ldrh.w	r0, [r2, r1, lsl #1]
    3302:	4303      	orrs	r3, r0
    3304:	f043 0320 	orr.w	r3, r3, #32
    3308:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    330c:	e79a      	b.n	3244 <nrfx_gpiote_input_configure+0x80>
            return NRFX_ERROR_INVALID_PARAM;
    330e:	4807      	ldr	r0, [pc, #28]	; (332c <nrfx_gpiote_input_configure+0x168>)
    3310:	e7ad      	b.n	326e <nrfx_gpiote_input_configure+0xaa>
                return NRFX_ERROR_INVALID_PARAM;
    3312:	4806      	ldr	r0, [pc, #24]	; (332c <nrfx_gpiote_input_configure+0x168>)
    3314:	e7ab      	b.n	326e <nrfx_gpiote_input_configure+0xaa>
                    return NRFX_ERROR_INVALID_PARAM;
    3316:	4805      	ldr	r0, [pc, #20]	; (332c <nrfx_gpiote_input_configure+0x168>)
    3318:	e7a9      	b.n	326e <nrfx_gpiote_input_configure+0xaa>
        err = NRFX_SUCCESS;
    331a:	4805      	ldr	r0, [pc, #20]	; (3330 <nrfx_gpiote_input_configure+0x16c>)
    331c:	e7a7      	b.n	326e <nrfx_gpiote_input_configure+0xaa>
    331e:	bf00      	nop
    3320:	20000040 	.word	0x20000040
    3324:	50000300 	.word	0x50000300
    3328:	40006000 	.word	0x40006000
    332c:	0bad0004 	.word	0x0bad0004
    3330:	0bad0000 	.word	0x0bad0000

00003334 <nrfx_gpiote_output_configure>:
{
    3334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3336:	4604      	mov	r4, r0
    3338:	4615      	mov	r5, r2
    if (p_config)
    333a:	2900      	cmp	r1, #0
    333c:	d055      	beq.n	33ea <nrfx_gpiote_output_configure+0xb6>
    333e:	460e      	mov	r6, r1
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    3340:	f002 fa93 	bl	586a <pin_is_input>
    3344:	b128      	cbz	r0, 3352 <nrfx_gpiote_output_configure+0x1e>
    3346:	4620      	mov	r0, r4
    3348:	f7ff fd28 	bl	2d9c <pin_in_use_by_te>
    334c:	2800      	cmp	r0, #0
    334e:	f040 80a2 	bne.w	3496 <nrfx_gpiote_output_configure+0x162>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    3352:	4620      	mov	r0, r4
    3354:	f7ff fd2c 	bl	2db0 <pin_has_trigger>
    3358:	b118      	cbz	r0, 3362 <nrfx_gpiote_output_configure+0x2e>
    335a:	7873      	ldrb	r3, [r6, #1]
    335c:	2b01      	cmp	r3, #1
    335e:	f000 809c 	beq.w	349a <nrfx_gpiote_output_configure+0x166>
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    3362:	f106 0c01 	add.w	ip, r6, #1
    3366:	1cb7      	adds	r7, r6, #2
    *p_pin = pin_number & 0x1F;
    3368:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    336c:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    336e:	2b01      	cmp	r3, #1
    3370:	d057      	beq.n	3422 <nrfx_gpiote_output_configure+0xee>
        case 0: return NRF_P0;
    3372:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3376:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    337a:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    337e:	f1bc 0f00 	cmp.w	ip, #0
    3382:	d050      	beq.n	3426 <nrfx_gpiote_output_configure+0xf2>
    3384:	2302      	movs	r3, #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    3386:	f043 0301 	orr.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    338a:	2f00      	cmp	r7, #0
    338c:	d04d      	beq.n	342a <nrfx_gpiote_output_configure+0xf6>
    338e:	f04f 0e0c 	mov.w	lr, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    3392:	ea43 030e 	orr.w	r3, r3, lr
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    3396:	2e00      	cmp	r6, #0
    3398:	d04a      	beq.n	3430 <nrfx_gpiote_output_configure+0xfc>
    339a:	f44f 6ee0 	mov.w	lr, #1792	; 0x700
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    339e:	ea43 030e 	orr.w	r3, r3, lr
    cnf &= ~to_update;
    33a2:	ea20 0003 	bic.w	r0, r0, r3
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    33a6:	f1bc 0f00 	cmp.w	ip, #0
    33aa:	d044      	beq.n	3436 <nrfx_gpiote_output_configure+0x102>
    33ac:	7873      	ldrb	r3, [r6, #1]
    33ae:	005b      	lsls	r3, r3, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    33b0:	f043 0301 	orr.w	r3, r3, #1
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    33b4:	2f00      	cmp	r7, #0
    33b6:	d040      	beq.n	343a <nrfx_gpiote_output_configure+0x106>
    33b8:	f896 c002 	ldrb.w	ip, [r6, #2]
    33bc:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    33c0:	ea43 030c 	orr.w	r3, r3, ip
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    33c4:	2e00      	cmp	r6, #0
    33c6:	d03b      	beq.n	3440 <nrfx_gpiote_output_configure+0x10c>
    33c8:	7836      	ldrb	r6, [r6, #0]
    33ca:	0236      	lsls	r6, r6, #8
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    33cc:	4333      	orrs	r3, r6
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    33ce:	4303      	orrs	r3, r0
    reg->PIN_CNF[pin_number] = cnf;
    33d0:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    33d4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    33d8:	4a33      	ldr	r2, [pc, #204]	; (34a8 <nrfx_gpiote_output_configure+0x174>)
    33da:	f104 0108 	add.w	r1, r4, #8
    33de:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    33e2:	f043 0303 	orr.w	r3, r3, #3
    33e6:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
    33ea:	2d00      	cmp	r5, #0
    33ec:	d057      	beq.n	349e <nrfx_gpiote_output_configure+0x16a>
        if (pin_is_input(pin))
    33ee:	4620      	mov	r0, r4
    33f0:	f002 fa3b 	bl	586a <pin_is_input>
    33f4:	2800      	cmp	r0, #0
    33f6:	d154      	bne.n	34a2 <nrfx_gpiote_output_configure+0x16e>
        uint32_t ch = p_task_config->task_ch;
    33f8:	782b      	ldrb	r3, [r5, #0]
    p_reg->CONFIG[idx] = 0;
    33fa:	f503 71a2 	add.w	r1, r3, #324	; 0x144
    33fe:	4a2b      	ldr	r2, [pc, #172]	; (34ac <nrfx_gpiote_output_configure+0x178>)
    3400:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    3404:	4928      	ldr	r1, [pc, #160]	; (34a8 <nrfx_gpiote_output_configure+0x174>)
    3406:	f104 0008 	add.w	r0, r4, #8
    340a:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
    340e:	f022 0220 	bic.w	r2, r2, #32
    3412:	04d2      	lsls	r2, r2, #19
    3414:	0cd2      	lsrs	r2, r2, #19
    3416:	f821 2010 	strh.w	r2, [r1, r0, lsl #1]
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    341a:	786a      	ldrb	r2, [r5, #1]
    341c:	b992      	cbnz	r2, 3444 <nrfx_gpiote_output_configure+0x110>
    return NRFX_SUCCESS;
    341e:	4824      	ldr	r0, [pc, #144]	; (34b0 <nrfx_gpiote_output_configure+0x17c>)
}
    3420:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        case 1: return NRF_P1;
    3422:	4924      	ldr	r1, [pc, #144]	; (34b4 <nrfx_gpiote_output_configure+0x180>)
    3424:	e7a7      	b.n	3376 <nrfx_gpiote_output_configure+0x42>
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    3426:	2300      	movs	r3, #0
    3428:	e7ad      	b.n	3386 <nrfx_gpiote_output_configure+0x52>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    342a:	f04f 0e00 	mov.w	lr, #0
    342e:	e7b0      	b.n	3392 <nrfx_gpiote_output_configure+0x5e>
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    3430:	f04f 0e00 	mov.w	lr, #0
    3434:	e7b3      	b.n	339e <nrfx_gpiote_output_configure+0x6a>
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    3436:	2300      	movs	r3, #0
    3438:	e7ba      	b.n	33b0 <nrfx_gpiote_output_configure+0x7c>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    343a:	f04f 0c00 	mov.w	ip, #0
    343e:	e7bf      	b.n	33c0 <nrfx_gpiote_output_configure+0x8c>
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    3440:	2600      	movs	r6, #0
    3442:	e7c3      	b.n	33cc <nrfx_gpiote_output_configure+0x98>
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    3444:	78af      	ldrb	r7, [r5, #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    3446:	4819      	ldr	r0, [pc, #100]	; (34ac <nrfx_gpiote_output_configure+0x178>)
    3448:	f503 75a2 	add.w	r5, r3, #324	; 0x144
    344c:	f850 1025 	ldr.w	r1, [r0, r5, lsl #2]
    3450:	f421 1199 	bic.w	r1, r1, #1253376	; 0x132000
    3454:	f421 51f8 	bic.w	r1, r1, #7936	; 0x1f00
    3458:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    345c:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
    3460:	0221      	lsls	r1, r4, #8
    3462:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    3466:	0412      	lsls	r2, r2, #16
    3468:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    346c:	430a      	orrs	r2, r1
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    346e:	0539      	lsls	r1, r7, #20
    3470:	f401 1180 	and.w	r1, r1, #1048576	; 0x100000
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    3474:	430a      	orrs	r2, r1
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3476:	4332      	orrs	r2, r6
    3478:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    347c:	035b      	lsls	r3, r3, #13
    347e:	b29b      	uxth	r3, r3
    3480:	4a09      	ldr	r2, [pc, #36]	; (34a8 <nrfx_gpiote_output_configure+0x174>)
    3482:	3408      	adds	r4, #8
    3484:	f832 1014 	ldrh.w	r1, [r2, r4, lsl #1]
    3488:	430b      	orrs	r3, r1
    348a:	f043 0320 	orr.w	r3, r3, #32
    348e:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    return NRFX_SUCCESS;
    3492:	4807      	ldr	r0, [pc, #28]	; (34b0 <nrfx_gpiote_output_configure+0x17c>)
    3494:	e7c4      	b.n	3420 <nrfx_gpiote_output_configure+0xec>
    3496:	4808      	ldr	r0, [pc, #32]	; (34b8 <nrfx_gpiote_output_configure+0x184>)
    3498:	e7c2      	b.n	3420 <nrfx_gpiote_output_configure+0xec>
    349a:	4807      	ldr	r0, [pc, #28]	; (34b8 <nrfx_gpiote_output_configure+0x184>)
    349c:	e7c0      	b.n	3420 <nrfx_gpiote_output_configure+0xec>
    349e:	4804      	ldr	r0, [pc, #16]	; (34b0 <nrfx_gpiote_output_configure+0x17c>)
    34a0:	e7be      	b.n	3420 <nrfx_gpiote_output_configure+0xec>
            return NRFX_ERROR_INVALID_PARAM;
    34a2:	4805      	ldr	r0, [pc, #20]	; (34b8 <nrfx_gpiote_output_configure+0x184>)
    34a4:	e7bc      	b.n	3420 <nrfx_gpiote_output_configure+0xec>
    34a6:	bf00      	nop
    34a8:	20000040 	.word	0x20000040
    34ac:	40006000 	.word	0x40006000
    34b0:	0bad0000 	.word	0x0bad0000
    34b4:	50000300 	.word	0x50000300
    34b8:	0bad0004 	.word	0x0bad0004

000034bc <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    34bc:	4b01      	ldr	r3, [pc, #4]	; (34c4 <nrfx_gpiote_global_callback_set+0x8>)
    34be:	6098      	str	r0, [r3, #8]
    m_cb.global_handler.p_context = p_context;
    34c0:	60d9      	str	r1, [r3, #12]
}
    34c2:	4770      	bx	lr
    34c4:	20000040 	.word	0x20000040

000034c8 <nrfx_gpiote_channel_get>:
{
    34c8:	b538      	push	{r3, r4, r5, lr}
    34ca:	4604      	mov	r4, r0
    34cc:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin))
    34ce:	f7ff fc65 	bl	2d9c <pin_in_use_by_te>
    34d2:	b140      	cbz	r0, 34e6 <nrfx_gpiote_channel_get+0x1e>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    34d4:	f104 0008 	add.w	r0, r4, #8
    34d8:	4b04      	ldr	r3, [pc, #16]	; (34ec <nrfx_gpiote_channel_get+0x24>)
    34da:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
    34de:	0b5b      	lsrs	r3, r3, #13
    34e0:	702b      	strb	r3, [r5, #0]
        return NRFX_SUCCESS;
    34e2:	4803      	ldr	r0, [pc, #12]	; (34f0 <nrfx_gpiote_channel_get+0x28>)
}
    34e4:	bd38      	pop	{r3, r4, r5, pc}
        return NRFX_ERROR_INVALID_PARAM;
    34e6:	4803      	ldr	r0, [pc, #12]	; (34f4 <nrfx_gpiote_channel_get+0x2c>)
    34e8:	e7fc      	b.n	34e4 <nrfx_gpiote_channel_get+0x1c>
    34ea:	bf00      	nop
    34ec:	20000040 	.word	0x20000040
    34f0:	0bad0000 	.word	0x0bad0000
    34f4:	0bad0004 	.word	0x0bad0004

000034f8 <nrfx_gpiote_init>:
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    34f8:	4b10      	ldr	r3, [pc, #64]	; (353c <nrfx_gpiote_init+0x44>)
    34fa:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
    34fe:	b10b      	cbz	r3, 3504 <nrfx_gpiote_init+0xc>
        return err_code;
    3500:	480f      	ldr	r0, [pc, #60]	; (3540 <nrfx_gpiote_init+0x48>)
}
    3502:	4770      	bx	lr
{
    3504:	b510      	push	{r4, lr}
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    3506:	4c0d      	ldr	r4, [pc, #52]	; (353c <nrfx_gpiote_init+0x44>)
    3508:	2254      	movs	r2, #84	; 0x54
    350a:	2100      	movs	r1, #0
    350c:	f104 0010 	add.w	r0, r4, #16
    3510:	f001 fc57 	bl	4dc2 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    3514:	2006      	movs	r0, #6
    3516:	f7fd ff19 	bl	134c <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    351a:	4b0a      	ldr	r3, [pc, #40]	; (3544 <nrfx_gpiote_init+0x4c>)
    351c:	2200      	movs	r2, #0
    351e:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    3522:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    3526:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    352a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    352e:	2301      	movs	r3, #1
    3530:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    3534:	66a3      	str	r3, [r4, #104]	; 0x68
    return err_code;
    3536:	4804      	ldr	r0, [pc, #16]	; (3548 <nrfx_gpiote_init+0x50>)
}
    3538:	bd10      	pop	{r4, pc}
    353a:	bf00      	nop
    353c:	20000040 	.word	0x20000040
    3540:	0bad0005 	.word	0x0bad0005
    3544:	40006000 	.word	0x40006000
    3548:	0bad0000 	.word	0x0bad0000

0000354c <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    354c:	4b03      	ldr	r3, [pc, #12]	; (355c <nrfx_gpiote_is_init+0x10>)
    354e:	f893 006c 	ldrb.w	r0, [r3, #108]	; 0x6c
}
    3552:	3800      	subs	r0, #0
    3554:	bf18      	it	ne
    3556:	2001      	movne	r0, #1
    3558:	4770      	bx	lr
    355a:	bf00      	nop
    355c:	20000040 	.word	0x20000040

00003560 <nrfx_gpiote_channel_free>:
{
    3560:	b508      	push	{r3, lr}
    3562:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    3564:	4801      	ldr	r0, [pc, #4]	; (356c <nrfx_gpiote_channel_free+0xc>)
    3566:	f7ff fba1 	bl	2cac <nrfx_flag32_free>
}
    356a:	bd08      	pop	{r3, pc}
    356c:	200000a4 	.word	0x200000a4

00003570 <nrfx_gpiote_channel_alloc>:
{
    3570:	b508      	push	{r3, lr}
    3572:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    3574:	4801      	ldr	r0, [pc, #4]	; (357c <nrfx_gpiote_channel_alloc+0xc>)
    3576:	f7ff fb71 	bl	2c5c <nrfx_flag32_alloc>
}
    357a:	bd08      	pop	{r3, pc}
    357c:	200000a4 	.word	0x200000a4

00003580 <nrfx_gpiote_trigger_enable>:
{
    3580:	b538      	push	{r3, r4, r5, lr}
    3582:	4604      	mov	r4, r0
    3584:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3586:	f7ff fc09 	bl	2d9c <pin_in_use_by_te>
    358a:	b308      	cbz	r0, 35d0 <nrfx_gpiote_trigger_enable+0x50>
    358c:	4620      	mov	r0, r4
    358e:	f002 f96c 	bl	586a <pin_is_input>
    3592:	b1e8      	cbz	r0, 35d0 <nrfx_gpiote_trigger_enable+0x50>
        uint8_t ch = pin_te_get(pin);
    3594:	4620      	mov	r0, r4
    3596:	f7ff fc21 	bl	2ddc <pin_te_get>
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    359a:	0083      	lsls	r3, r0, #2
    359c:	f503 7380 	add.w	r3, r3, #256	; 0x100
    return ((uint32_t)p_reg + event);
    35a0:	b29b      	uxth	r3, r3
    35a2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    35a6:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    35aa:	2200      	movs	r2, #0
    35ac:	601a      	str	r2, [r3, #0]
    35ae:	681b      	ldr	r3, [r3, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    35b0:	4a22      	ldr	r2, [pc, #136]	; (363c <nrfx_gpiote_trigger_enable+0xbc>)
    35b2:	f500 71a2 	add.w	r1, r0, #324	; 0x144
    35b6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    35ba:	f043 0301 	orr.w	r3, r3, #1
    35be:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        if (int_enable)
    35c2:	b39d      	cbz	r5, 362c <nrfx_gpiote_trigger_enable+0xac>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    35c4:	2301      	movs	r3, #1
    35c6:	fa03 f000 	lsl.w	r0, r3, r0
    p_reg->INTENSET = mask;
    35ca:	f8c2 0304 	str.w	r0, [r2, #772]	; 0x304
}
    35ce:	e02d      	b.n	362c <nrfx_gpiote_trigger_enable+0xac>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    35d0:	f104 0308 	add.w	r3, r4, #8
    35d4:	4a1a      	ldr	r2, [pc, #104]	; (3640 <nrfx_gpiote_trigger_enable+0xc0>)
    35d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    35da:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    35de:	2b04      	cmp	r3, #4
    35e0:	d012      	beq.n	3608 <nrfx_gpiote_trigger_enable+0x88>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    35e2:	2b05      	cmp	r3, #5
    35e4:	d023      	beq.n	362e <nrfx_gpiote_trigger_enable+0xae>
    *p_pin = pin_number & 0x1F;
    35e6:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    35ea:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    35ec:	2b01      	cmp	r3, #1
    35ee:	d009      	beq.n	3604 <nrfx_gpiote_trigger_enable+0x84>
        case 0: return NRF_P0;
    35f0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    return p_reg->IN;
    35f4:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    35f8:	40d3      	lsrs	r3, r2
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    35fa:	f013 0f01 	tst.w	r3, #1
    35fe:	d018      	beq.n	3632 <nrfx_gpiote_trigger_enable+0xb2>
    3600:	2003      	movs	r0, #3
    3602:	e002      	b.n	360a <nrfx_gpiote_trigger_enable+0x8a>
        case 1: return NRF_P1;
    3604:	4b0f      	ldr	r3, [pc, #60]	; (3644 <nrfx_gpiote_trigger_enable+0xc4>)
    3606:	e7f5      	b.n	35f4 <nrfx_gpiote_trigger_enable+0x74>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    3608:	2003      	movs	r0, #3
    *p_pin = pin_number & 0x1F;
    360a:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    360e:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3610:	2c01      	cmp	r4, #1
    3612:	d010      	beq.n	3636 <nrfx_gpiote_trigger_enable+0xb6>
        case 0: return NRF_P0;
    3614:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3618:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    361c:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    cnf &= ~to_update;
    3620:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3624:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    3628:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
}
    362c:	bd38      	pop	{r3, r4, r5, pc}
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    362e:	2002      	movs	r0, #2
    3630:	e7eb      	b.n	360a <nrfx_gpiote_trigger_enable+0x8a>
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3632:	2002      	movs	r0, #2
    3634:	e7e9      	b.n	360a <nrfx_gpiote_trigger_enable+0x8a>
        case 1: return NRF_P1;
    3636:	4903      	ldr	r1, [pc, #12]	; (3644 <nrfx_gpiote_trigger_enable+0xc4>)
    3638:	e7ee      	b.n	3618 <nrfx_gpiote_trigger_enable+0x98>
    363a:	bf00      	nop
    363c:	40006000 	.word	0x40006000
    3640:	20000040 	.word	0x20000040
    3644:	50000300 	.word	0x50000300

00003648 <nrfx_gpiote_trigger_disable>:
{
    3648:	b510      	push	{r4, lr}
    364a:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    364c:	f7ff fba6 	bl	2d9c <pin_in_use_by_te>
    3650:	b1a0      	cbz	r0, 367c <nrfx_gpiote_trigger_disable+0x34>
    3652:	4620      	mov	r0, r4
    3654:	f002 f909 	bl	586a <pin_is_input>
    3658:	b180      	cbz	r0, 367c <nrfx_gpiote_trigger_disable+0x34>
        uint8_t ch = pin_te_get(pin);
    365a:	4620      	mov	r0, r4
    365c:	f7ff fbbe 	bl	2ddc <pin_te_get>
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3660:	2201      	movs	r2, #1
    3662:	4082      	lsls	r2, r0
    p_reg->INTENCLR = mask;
    3664:	4b0e      	ldr	r3, [pc, #56]	; (36a0 <nrfx_gpiote_trigger_disable+0x58>)
    3666:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    366a:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    366e:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
    3672:	f022 0203 	bic.w	r2, r2, #3
    3676:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    367a:	e00e      	b.n	369a <nrfx_gpiote_trigger_disable+0x52>
    *p_pin = pin_number & 0x1F;
    367c:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    3680:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3682:	2c01      	cmp	r4, #1
    3684:	d00a      	beq.n	369c <nrfx_gpiote_trigger_disable+0x54>
        case 0: return NRF_P0;
    3686:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    368a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    368e:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    3692:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
    3696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    369a:	bd10      	pop	{r4, pc}
        case 1: return NRF_P1;
    369c:	4901      	ldr	r1, [pc, #4]	; (36a4 <nrfx_gpiote_trigger_disable+0x5c>)
    369e:	e7f4      	b.n	368a <nrfx_gpiote_trigger_disable+0x42>
    36a0:	40006000 	.word	0x40006000
    36a4:	50000300 	.word	0x50000300

000036a8 <nrfx_gpiote_pin_uninit>:
{
    36a8:	b510      	push	{r4, lr}
    36aa:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    36ac:	f7ff fb6c 	bl	2d88 <pin_in_use>
    36b0:	b908      	cbnz	r0, 36b6 <nrfx_gpiote_pin_uninit+0xe>
        return NRFX_ERROR_INVALID_PARAM;
    36b2:	480c      	ldr	r0, [pc, #48]	; (36e4 <nrfx_gpiote_pin_uninit+0x3c>)
}
    36b4:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_disable(pin);
    36b6:	4620      	mov	r0, r4
    36b8:	f7ff ffc6 	bl	3648 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    36bc:	4620      	mov	r0, r4
    36be:	f7ff fc0d 	bl	2edc <pin_handler_trigger_uninit>
    *p_pin = pin_number & 0x1F;
    36c2:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    36c6:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    36c8:	2c01      	cmp	r4, #1
    36ca:	d008      	beq.n	36de <nrfx_gpiote_pin_uninit+0x36>
        case 0: return NRF_P0;
    36cc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    36d0:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    36d4:	2102      	movs	r1, #2
    36d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    return NRFX_SUCCESS;
    36da:	4803      	ldr	r0, [pc, #12]	; (36e8 <nrfx_gpiote_pin_uninit+0x40>)
    36dc:	e7ea      	b.n	36b4 <nrfx_gpiote_pin_uninit+0xc>
        case 1: return NRF_P1;
    36de:	4a03      	ldr	r2, [pc, #12]	; (36ec <nrfx_gpiote_pin_uninit+0x44>)
    36e0:	e7f6      	b.n	36d0 <nrfx_gpiote_pin_uninit+0x28>
    36e2:	bf00      	nop
    36e4:	0bad0004 	.word	0x0bad0004
    36e8:	0bad0000 	.word	0x0bad0000
    36ec:	50000300 	.word	0x50000300

000036f0 <nrfx_gpiote_irq_handler>:

void nrfx_gpiote_irq_handler(void)
{
    36f0:	b538      	push	{r3, r4, r5, lr}
    uint32_t status = 0;
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    36f2:	2001      	movs	r0, #1
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    36f4:	f44f 7380 	mov.w	r3, #256	; 0x100

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    36f8:	2100      	movs	r1, #0
    uint32_t status = 0;
    36fa:	460c      	mov	r4, r1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    36fc:	e003      	b.n	3706 <nrfx_gpiote_irq_handler+0x16>
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
        }
        mask <<= 1;
    36fe:	0040      	lsls	r0, r0, #1
        /* Incrementing to next event, utilizing the fact that events are grouped together
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    3700:	3304      	adds	r3, #4
    3702:	b29b      	uxth	r3, r3
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3704:	3101      	adds	r1, #1
    3706:	2907      	cmp	r1, #7
    3708:	d814      	bhi.n	3734 <nrfx_gpiote_irq_handler+0x44>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    370a:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    370e:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    3712:	6812      	ldr	r2, [r2, #0]
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    3714:	2a00      	cmp	r2, #0
    3716:	d0f2      	beq.n	36fe <nrfx_gpiote_irq_handler+0xe>
    return p_reg->INTENSET & mask;
    3718:	4a0c      	ldr	r2, [pc, #48]	; (374c <nrfx_gpiote_irq_handler+0x5c>)
    371a:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    371e:	4210      	tst	r0, r2
    3720:	d0ed      	beq.n	36fe <nrfx_gpiote_irq_handler+0xe>
    return ((uint32_t)p_reg + event);
    3722:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    3726:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    372a:	2500      	movs	r5, #0
    372c:	6015      	str	r5, [r2, #0]
    372e:	6812      	ldr	r2, [r2, #0]
            status |= mask;
    3730:	4304      	orrs	r4, r0
    3732:	e7e4      	b.n	36fe <nrfx_gpiote_irq_handler+0xe>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3734:	4b05      	ldr	r3, [pc, #20]	; (374c <nrfx_gpiote_irq_handler+0x5c>)
    3736:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    373a:	b91b      	cbnz	r3, 3744 <nrfx_gpiote_irq_handler+0x54>
    {
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
    373c:	4620      	mov	r0, r4
    373e:	f7ff fc1f 	bl	2f80 <gpiote_evt_handle>
}
    3742:	bd38      	pop	{r3, r4, r5, pc}
        port_event_handle();
    3744:	f7ff fcd4 	bl	30f0 <port_event_handle>
    3748:	e7f8      	b.n	373c <nrfx_gpiote_irq_handler+0x4c>
    374a:	bf00      	nop
    374c:	40006000 	.word	0x40006000

00003750 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    3750:	b508      	push	{r3, lr}
    3752:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    3754:	4801      	ldr	r0, [pc, #4]	; (375c <nrfx_ppi_channel_alloc+0xc>)
    3756:	f7ff fa81 	bl	2c5c <nrfx_flag32_alloc>
}
    375a:	bd08      	pop	{r3, pc}
    375c:	200000b0 	.word	0x200000b0

00003760 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    3760:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    3762:	4c14      	ldr	r4, [pc, #80]	; (37b4 <_DoInit+0x54>)
    3764:	2303      	movs	r3, #3
    3766:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    3768:	6163      	str	r3, [r4, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    376a:	4a13      	ldr	r2, [pc, #76]	; (37b8 <_DoInit+0x58>)
    376c:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    376e:	4b13      	ldr	r3, [pc, #76]	; (37bc <_DoInit+0x5c>)
    3770:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    3772:	f44f 6380 	mov.w	r3, #1024	; 0x400
    3776:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    3778:	2300      	movs	r3, #0
    377a:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    377c:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    377e:	62e3      	str	r3, [r4, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
    3780:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    3782:	4a0f      	ldr	r2, [pc, #60]	; (37c0 <_DoInit+0x60>)
    3784:	6662      	str	r2, [r4, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    3786:	2210      	movs	r2, #16
    3788:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    378a:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    378c:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    378e:	6763      	str	r3, [r4, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    3790:	490c      	ldr	r1, [pc, #48]	; (37c4 <_DoInit+0x64>)
    3792:	1de0      	adds	r0, r4, #7
    3794:	f001 faaf 	bl	4cf6 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3798:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    379c:	490a      	ldr	r1, [pc, #40]	; (37c8 <_DoInit+0x68>)
    379e:	4620      	mov	r0, r4
    37a0:	f001 faa9 	bl	4cf6 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    37a4:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    37a8:	2320      	movs	r3, #32
    37aa:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    37ac:	f3bf 8f5f 	dmb	sy
}
    37b0:	bd10      	pop	{r4, pc}
    37b2:	bf00      	nop
    37b4:	20000340 	.word	0x20000340
    37b8:	000061d0 	.word	0x000061d0
    37bc:	200003f8 	.word	0x200003f8
    37c0:	200003e8 	.word	0x200003e8
    37c4:	000061dc 	.word	0x000061dc
    37c8:	000061e0 	.word	0x000061e0

000037cc <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    37cc:	4b03      	ldr	r3, [pc, #12]	; (37dc <z_device_state_init+0x10>)

	while (dev < __device_end) {
    37ce:	e000      	b.n	37d2 <z_device_state_init+0x6>
		z_object_init(dev);
		++dev;
    37d0:	3318      	adds	r3, #24
	while (dev < __device_end) {
    37d2:	4a03      	ldr	r2, [pc, #12]	; (37e0 <z_device_state_init+0x14>)
    37d4:	4293      	cmp	r3, r2
    37d6:	d3fb      	bcc.n	37d0 <z_device_state_init+0x4>
	}
}
    37d8:	4770      	bx	lr
    37da:	bf00      	nop
    37dc:	00005cac 	.word	0x00005cac
    37e0:	00005d24 	.word	0x00005d24

000037e4 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    37e4:	b570      	push	{r4, r5, r6, lr}
    37e6:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    37e8:	4b11      	ldr	r3, [pc, #68]	; (3830 <z_sys_init_run_level+0x4c>)
    37ea:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    37ee:	e009      	b.n	3804 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    37f0:	4240      	negs	r0, r0
    37f2:	e017      	b.n	3824 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    37f4:	68eb      	ldr	r3, [r5, #12]
    37f6:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    37f8:	68ea      	ldr	r2, [r5, #12]
    37fa:	7853      	ldrb	r3, [r2, #1]
    37fc:	f043 0301 	orr.w	r3, r3, #1
    3800:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3802:	3408      	adds	r4, #8
    3804:	1c73      	adds	r3, r6, #1
    3806:	4a0a      	ldr	r2, [pc, #40]	; (3830 <z_sys_init_run_level+0x4c>)
    3808:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    380c:	42a3      	cmp	r3, r4
    380e:	d90d      	bls.n	382c <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    3810:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    3812:	6823      	ldr	r3, [r4, #0]
    3814:	4628      	mov	r0, r5
    3816:	4798      	blx	r3
		if (dev != NULL) {
    3818:	2d00      	cmp	r5, #0
    381a:	d0f2      	beq.n	3802 <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    381c:	2800      	cmp	r0, #0
    381e:	d0eb      	beq.n	37f8 <z_sys_init_run_level+0x14>
				if (rc < 0) {
    3820:	2800      	cmp	r0, #0
    3822:	dbe5      	blt.n	37f0 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    3824:	28ff      	cmp	r0, #255	; 0xff
    3826:	dde5      	ble.n	37f4 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    3828:	20ff      	movs	r0, #255	; 0xff
    382a:	e7e3      	b.n	37f4 <z_sys_init_run_level+0x10>
		}
	}
}
    382c:	bd70      	pop	{r4, r5, r6, pc}
    382e:	bf00      	nop
    3830:	000061e8 	.word	0x000061e8

00003834 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    3834:	b510      	push	{r4, lr}
    3836:	b086      	sub	sp, #24
	struct k_thread *thread = &z_idle_threads[i];
    3838:	4c11      	ldr	r4, [pc, #68]	; (3880 <init_idle_thread+0x4c>)
    383a:	23b0      	movs	r3, #176	; 0xb0
    383c:	fb03 4400 	mla	r4, r3, r0, r4
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    3840:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    3844:	4b0f      	ldr	r3, [pc, #60]	; (3884 <init_idle_thread+0x50>)
    3846:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	z_setup_new_thread(thread, stack,
    384a:	4a0f      	ldr	r2, [pc, #60]	; (3888 <init_idle_thread+0x54>)
    384c:	9205      	str	r2, [sp, #20]
    384e:	2201      	movs	r2, #1
    3850:	9204      	str	r2, [sp, #16]
    3852:	220f      	movs	r2, #15
    3854:	9203      	str	r2, [sp, #12]
    3856:	2200      	movs	r2, #0
    3858:	9202      	str	r2, [sp, #8]
    385a:	9201      	str	r2, [sp, #4]
    385c:	9300      	str	r3, [sp, #0]
    385e:	4b0b      	ldr	r3, [pc, #44]	; (388c <init_idle_thread+0x58>)
    3860:	f44f 72a0 	mov.w	r2, #320	; 0x140
    3864:	490a      	ldr	r1, [pc, #40]	; (3890 <init_idle_thread+0x5c>)
    3866:	f44f 7cb0 	mov.w	ip, #352	; 0x160
    386a:	fb0c 1100 	mla	r1, ip, r0, r1
    386e:	4620      	mov	r0, r4
    3870:	f000 f904 	bl	3a7c <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    3874:	7b63      	ldrb	r3, [r4, #13]
    3876:	f023 0304 	bic.w	r3, r3, #4
    387a:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    387c:	b006      	add	sp, #24
    387e:	bd10      	pop	{r4, pc}
    3880:	200000f0 	.word	0x200000f0
    3884:	200007f8 	.word	0x200007f8
    3888:	00006200 	.word	0x00006200
    388c:	00003bd9 	.word	0x00003bd9
    3890:	20000c60 	.word	0x20000c60

00003894 <bg_thread_main>:
{
    3894:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    3896:	4b0a      	ldr	r3, [pc, #40]	; (38c0 <bg_thread_main+0x2c>)
    3898:	2201      	movs	r2, #1
    389a:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    389c:	2002      	movs	r0, #2
    389e:	f7ff ffa1 	bl	37e4 <z_sys_init_run_level>
	boot_banner();
    38a2:	f000 ff1b 	bl	46dc <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    38a6:	2003      	movs	r0, #3
    38a8:	f7ff ff9c 	bl	37e4 <z_sys_init_run_level>
	z_init_static_threads();
    38ac:	f000 f94a 	bl	3b44 <z_init_static_threads>
	main();
    38b0:	f7fc fd9e 	bl	3f0 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    38b4:	4a03      	ldr	r2, [pc, #12]	; (38c4 <bg_thread_main+0x30>)
    38b6:	7b13      	ldrb	r3, [r2, #12]
    38b8:	f023 0301 	bic.w	r3, r3, #1
    38bc:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    38be:	bd08      	pop	{r3, pc}
    38c0:	20000835 	.word	0x20000835
    38c4:	200001a0 	.word	0x200001a0

000038c8 <switch_to_main_thread>:
	return stack_ptr;
}

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    38c8:	b508      	push	{r3, lr}
    38ca:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    38cc:	4a01      	ldr	r2, [pc, #4]	; (38d4 <switch_to_main_thread+0xc>)
    38ce:	4802      	ldr	r0, [pc, #8]	; (38d8 <switch_to_main_thread+0x10>)
    38d0:	f7fd fe30 	bl	1534 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    38d4:	00003895 	.word	0x00003895
    38d8:	200001a0 	.word	0x200001a0

000038dc <z_bss_zero>:
{
    38dc:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    38de:	4803      	ldr	r0, [pc, #12]	; (38ec <z_bss_zero+0x10>)
    38e0:	4a03      	ldr	r2, [pc, #12]	; (38f0 <z_bss_zero+0x14>)
    38e2:	1a12      	subs	r2, r2, r0
    38e4:	2100      	movs	r1, #0
    38e6:	f001 fffe 	bl	58e6 <z_early_memset>
}
    38ea:	bd08      	pop	{r3, pc}
    38ec:	200000d0 	.word	0x200000d0
    38f0:	20000838 	.word	0x20000838

000038f4 <z_init_cpu>:
{
    38f4:	b510      	push	{r4, lr}
    38f6:	4604      	mov	r4, r0
	init_idle_thread(id);
    38f8:	f7ff ff9c 	bl	3834 <init_idle_thread>
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    38fc:	490b      	ldr	r1, [pc, #44]	; (392c <z_init_cpu+0x38>)
    38fe:	23b0      	movs	r3, #176	; 0xb0
    3900:	fb03 1104 	mla	r1, r3, r4, r1
    3904:	4a0a      	ldr	r2, [pc, #40]	; (3930 <z_init_cpu+0x3c>)
    3906:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    390a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    390e:	60d9      	str	r1, [r3, #12]
	_kernel.cpus[id].id = id;
    3910:	751c      	strb	r4, [r3, #20]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    3912:	eb04 1184 	add.w	r1, r4, r4, lsl #6
    3916:	4b07      	ldr	r3, [pc, #28]	; (3934 <z_init_cpu+0x40>)
    3918:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    391c:	f503 6302 	add.w	r3, r3, #2080	; 0x820
	_kernel.cpus[id].irq_stack =
    3920:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    3924:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
    3928:	6063      	str	r3, [r4, #4]
}
    392a:	bd10      	pop	{r4, pc}
    392c:	200000f0 	.word	0x200000f0
    3930:	200007f8 	.word	0x200007f8
    3934:	20000dc0 	.word	0x20000dc0

00003938 <prepare_multithreading>:
{
    3938:	b570      	push	{r4, r5, r6, lr}
    393a:	b086      	sub	sp, #24
	z_sched_init();
    393c:	f000 fc68 	bl	4210 <z_sched_init>
	_kernel.ready_q.cache = &z_main_thread;
    3940:	4d10      	ldr	r5, [pc, #64]	; (3984 <prepare_multithreading+0x4c>)
    3942:	4b11      	ldr	r3, [pc, #68]	; (3988 <prepare_multithreading+0x50>)
    3944:	61dd      	str	r5, [r3, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3946:	4b11      	ldr	r3, [pc, #68]	; (398c <prepare_multithreading+0x54>)
    3948:	9305      	str	r3, [sp, #20]
    394a:	2301      	movs	r3, #1
    394c:	9304      	str	r3, [sp, #16]
    394e:	2400      	movs	r4, #0
    3950:	9403      	str	r4, [sp, #12]
    3952:	9402      	str	r4, [sp, #8]
    3954:	9401      	str	r4, [sp, #4]
    3956:	9400      	str	r4, [sp, #0]
    3958:	4b0d      	ldr	r3, [pc, #52]	; (3990 <prepare_multithreading+0x58>)
    395a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    395e:	490d      	ldr	r1, [pc, #52]	; (3994 <prepare_multithreading+0x5c>)
    3960:	4628      	mov	r0, r5
    3962:	f000 f88b 	bl	3a7c <z_setup_new_thread>
    3966:	4606      	mov	r6, r0
    3968:	7b6b      	ldrb	r3, [r5, #13]
    396a:	f023 0304 	bic.w	r3, r3, #4
    396e:	736b      	strb	r3, [r5, #13]
	z_ready_thread(&z_main_thread);
    3970:	4628      	mov	r0, r5
    3972:	f002 f81f 	bl	59b4 <z_ready_thread>
	z_init_cpu(0);
    3976:	4620      	mov	r0, r4
    3978:	f7ff ffbc 	bl	38f4 <z_init_cpu>
}
    397c:	4630      	mov	r0, r6
    397e:	b006      	add	sp, #24
    3980:	bd70      	pop	{r4, r5, r6, pc}
    3982:	bf00      	nop
    3984:	200001a0 	.word	0x200001a0
    3988:	200007f8 	.word	0x200007f8
    398c:	00006208 	.word	0x00006208
    3990:	00003895 	.word	0x00003895
    3994:	20000840 	.word	0x20000840

00003998 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    3998:	b500      	push	{lr}
    399a:	b0ad      	sub	sp, #180	; 0xb4
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    399c:	4b1d      	ldr	r3, [pc, #116]	; (3a14 <z_cstart+0x7c>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    399e:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    39a2:	4c1d      	ldr	r4, [pc, #116]	; (3a18 <z_cstart+0x80>)
    39a4:	6963      	ldr	r3, [r4, #20]
    39a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    39aa:	6163      	str	r3, [r4, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    39ac:	23e0      	movs	r3, #224	; 0xe0
    39ae:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    39b2:	2500      	movs	r5, #0
    39b4:	77e5      	strb	r5, [r4, #31]
    39b6:	7625      	strb	r5, [r4, #24]
    39b8:	7665      	strb	r5, [r4, #25]
    39ba:	76a5      	strb	r5, [r4, #26]
    39bc:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    39c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    39c2:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    39c6:	6263      	str	r3, [r4, #36]	; 0x24
    39c8:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    39cc:	f7fd ff0a 	bl	17e4 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    39d0:	f7fd fc9e 	bl	1310 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    39d4:	f04f 33ff 	mov.w	r3, #4294967295
    39d8:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    39da:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    39dc:	f7fe f81e 	bl	1a1c <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    39e0:	f7fd ffae 	bl	1940 <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    39e4:	2401      	movs	r4, #1
    39e6:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    39ea:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    39ee:	9526      	str	r5, [sp, #152]	; 0x98
	dummy_thread->stack_info.size = 0U;
    39f0:	9527      	str	r5, [sp, #156]	; 0x9c
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
    39f2:	9529      	str	r5, [sp, #164]	; 0xa4
#endif

	_current_cpu->current = dummy_thread;
    39f4:	4b09      	ldr	r3, [pc, #36]	; (3a1c <z_cstart+0x84>)
    39f6:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    39fa:	f7ff fee7 	bl	37cc <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    39fe:	4628      	mov	r0, r5
    3a00:	f7ff fef0 	bl	37e4 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    3a04:	4620      	mov	r0, r4
    3a06:	f7ff feed 	bl	37e4 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    3a0a:	f7ff ff95 	bl	3938 <prepare_multithreading>
    3a0e:	f7ff ff5b 	bl	38c8 <switch_to_main_thread>
    3a12:	bf00      	nop
    3a14:	200015e0 	.word	0x200015e0
    3a18:	e000ed00 	.word	0xe000ed00
    3a1c:	200007f8 	.word	0x200007f8

00003a20 <z_thread_monitor_exit>:
	__asm__ volatile(
    3a20:	f04f 0320 	mov.w	r3, #32
    3a24:	f3ef 8111 	mrs	r1, BASEPRI
    3a28:	f383 8812 	msr	BASEPRI_MAX, r3
    3a2c:	f3bf 8f6f 	isb	sy
 */
void z_thread_monitor_exit(struct k_thread *thread)
{
	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	if (thread == _kernel.threads) {
    3a30:	4b0a      	ldr	r3, [pc, #40]	; (3a5c <z_thread_monitor_exit+0x3c>)
    3a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3a34:	4283      	cmp	r3, r0
    3a36:	d104      	bne.n	3a42 <z_thread_monitor_exit+0x22>
		_kernel.threads = _kernel.threads->next_thread;
    3a38:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    3a3a:	4b08      	ldr	r3, [pc, #32]	; (3a5c <z_thread_monitor_exit+0x3c>)
    3a3c:	629a      	str	r2, [r3, #40]	; 0x28
    3a3e:	e007      	b.n	3a50 <z_thread_monitor_exit+0x30>
		struct k_thread *prev_thread;

		prev_thread = _kernel.threads;
		while ((prev_thread != NULL) &&
			(thread != prev_thread->next_thread)) {
			prev_thread = prev_thread->next_thread;
    3a40:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
    3a42:	b113      	cbz	r3, 3a4a <z_thread_monitor_exit+0x2a>
			(thread != prev_thread->next_thread)) {
    3a44:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		while ((prev_thread != NULL) &&
    3a46:	4282      	cmp	r2, r0
    3a48:	d1fa      	bne.n	3a40 <z_thread_monitor_exit+0x20>
		}
		if (prev_thread != NULL) {
    3a4a:	b10b      	cbz	r3, 3a50 <z_thread_monitor_exit+0x30>
			prev_thread->next_thread = thread->next_thread;
    3a4c:	6f02      	ldr	r2, [r0, #112]	; 0x70
    3a4e:	671a      	str	r2, [r3, #112]	; 0x70
	__asm__ volatile(
    3a50:	f381 8811 	msr	BASEPRI, r1
    3a54:	f3bf 8f6f 	isb	sy
		}
	}

	k_spin_unlock(&z_thread_monitor_lock, key);
}
    3a58:	4770      	bx	lr
    3a5a:	bf00      	nop
    3a5c:	200007f8 	.word	0x200007f8

00003a60 <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    3a60:	b508      	push	{r3, lr}
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    3a62:	ea53 0102 	orrs.w	r1, r3, r2
    3a66:	d102      	bne.n	3a6e <schedule_new_thread+0xe>
	z_impl_k_thread_start(thread);
    3a68:	f001 ff5d 	bl	5926 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    3a6c:	bd08      	pop	{r3, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    3a6e:	4902      	ldr	r1, [pc, #8]	; (3a78 <schedule_new_thread+0x18>)
    3a70:	3018      	adds	r0, #24
    3a72:	f000 fd25 	bl	44c0 <z_add_timeout>
    3a76:	e7f9      	b.n	3a6c <schedule_new_thread+0xc>
    3a78:	000059ed 	.word	0x000059ed

00003a7c <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3a80:	b085      	sub	sp, #20
    3a82:	4604      	mov	r4, r0
    3a84:	460f      	mov	r7, r1
    3a86:	4615      	mov	r5, r2
    3a88:	461e      	mov	r6, r3
    3a8a:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    3a8e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    3a92:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
    3a96:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3a9a:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    3a9e:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    3aa0:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    3aa2:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3aa4:	2204      	movs	r2, #4
    3aa6:	9911      	ldr	r1, [sp, #68]	; 0x44
    3aa8:	f001 ff41 	bl	592e <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    3aac:	462a      	mov	r2, r5
    3aae:	4639      	mov	r1, r7
    3ab0:	4620      	mov	r0, r4
    3ab2:	f001 ff20 	bl	58f6 <setup_thread_stack>
    3ab6:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3ab8:	f8cd 8008 	str.w	r8, [sp, #8]
    3abc:	f8cd 9004 	str.w	r9, [sp, #4]
    3ac0:	f8cd a000 	str.w	sl, [sp]
    3ac4:	4633      	mov	r3, r6
    3ac6:	4602      	mov	r2, r0
    3ac8:	4639      	mov	r1, r7
    3aca:	4620      	mov	r0, r4
    3acc:	f7fd fce8 	bl	14a0 <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
    3ad0:	2300      	movs	r3, #0
    3ad2:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_THREAD_CUSTOM_DATA
	/* Initialize custom data field (value is opaque to kernel) */
	new_thread->custom_data = NULL;
#endif
#ifdef CONFIG_THREAD_MONITOR
	new_thread->entry.pEntry = entry;
    3ad4:	6626      	str	r6, [r4, #96]	; 0x60
	new_thread->entry.parameter1 = p1;
    3ad6:	f8c4 a064 	str.w	sl, [r4, #100]	; 0x64
	new_thread->entry.parameter2 = p2;
    3ada:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
	new_thread->entry.parameter3 = p3;
    3ade:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
	__asm__ volatile(
    3ae2:	f04f 0320 	mov.w	r3, #32
    3ae6:	f3ef 8211 	mrs	r2, BASEPRI
    3aea:	f383 8812 	msr	BASEPRI_MAX, r3
    3aee:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	new_thread->next_thread = _kernel.threads;
    3af2:	4b13      	ldr	r3, [pc, #76]	; (3b40 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa8>)
    3af4:	6a99      	ldr	r1, [r3, #40]	; 0x28
    3af6:	6721      	str	r1, [r4, #112]	; 0x70
	_kernel.threads = new_thread;
    3af8:	629c      	str	r4, [r3, #40]	; 0x28
	__asm__ volatile(
    3afa:	f382 8811 	msr	BASEPRI, r2
    3afe:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&z_thread_monitor_lock, key);
#endif
#ifdef CONFIG_THREAD_NAME
	if (name != NULL) {
    3b02:	f1bb 0f00 	cmp.w	fp, #0
    3b06:	d013      	beq.n	3b30 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x98>
		strncpy(new_thread->name, name,
    3b08:	221f      	movs	r2, #31
    3b0a:	4659      	mov	r1, fp
    3b0c:	f104 0074 	add.w	r0, r4, #116	; 0x74
    3b10:	f001 f8fb 	bl	4d0a <strncpy>
			CONFIG_THREAD_MAX_NAME_LEN - 1);
		/* Ensure NULL termination, truncate if longer */
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    3b14:	2300      	movs	r3, #0
    3b16:	f884 3093 	strb.w	r3, [r4, #147]	; 0x93
		new_thread->base.cpu_mask = -1; /* allow all cpus */
	}
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    3b1a:	4b09      	ldr	r3, [pc, #36]	; (3b40 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa8>)
    3b1c:	689b      	ldr	r3, [r3, #8]
    3b1e:	b15b      	cbz	r3, 3b38 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa0>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    3b20:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    3b24:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
#endif

	SYS_PORT_TRACING_OBJ_FUNC(k_thread, create, new_thread);

	return stack_ptr;
}
    3b28:	4628      	mov	r0, r5
    3b2a:	b005      	add	sp, #20
    3b2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		new_thread->name[0] = '\0';
    3b30:	2300      	movs	r3, #0
    3b32:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    3b36:	e7f0      	b.n	3b1a <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x82>
		new_thread->resource_pool = NULL;
    3b38:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		return stack_ptr;
    3b3c:	e7f4      	b.n	3b28 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x90>
    3b3e:	bf00      	nop
    3b40:	200007f8 	.word	0x200007f8

00003b44 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    3b44:	b530      	push	{r4, r5, lr}
    3b46:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    3b48:	4c21      	ldr	r4, [pc, #132]	; (3bd0 <z_init_static_threads+0x8c>)
    3b4a:	e014      	b.n	3b76 <z_init_static_threads+0x32>
		z_setup_new_thread(
    3b4c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3b4e:	9305      	str	r3, [sp, #20]
    3b50:	6a23      	ldr	r3, [r4, #32]
    3b52:	9304      	str	r3, [sp, #16]
    3b54:	69e3      	ldr	r3, [r4, #28]
    3b56:	9303      	str	r3, [sp, #12]
    3b58:	69a3      	ldr	r3, [r4, #24]
    3b5a:	9302      	str	r3, [sp, #8]
    3b5c:	6963      	ldr	r3, [r4, #20]
    3b5e:	9301      	str	r3, [sp, #4]
    3b60:	6923      	ldr	r3, [r4, #16]
    3b62:	9300      	str	r3, [sp, #0]
    3b64:	68e3      	ldr	r3, [r4, #12]
    3b66:	68a2      	ldr	r2, [r4, #8]
    3b68:	6861      	ldr	r1, [r4, #4]
    3b6a:	6820      	ldr	r0, [r4, #0]
    3b6c:	f7ff ff86 	bl	3a7c <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
    3b70:	6823      	ldr	r3, [r4, #0]
    3b72:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    3b74:	3430      	adds	r4, #48	; 0x30
    3b76:	4b17      	ldr	r3, [pc, #92]	; (3bd4 <z_init_static_threads+0x90>)
    3b78:	429c      	cmp	r4, r3
    3b7a:	d3e7      	bcc.n	3b4c <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    3b7c:	f000 f910 	bl	3da0 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    3b80:	4c13      	ldr	r4, [pc, #76]	; (3bd0 <z_init_static_threads+0x8c>)
    3b82:	e000      	b.n	3b86 <z_init_static_threads+0x42>
    3b84:	3430      	adds	r4, #48	; 0x30
    3b86:	4b13      	ldr	r3, [pc, #76]	; (3bd4 <z_init_static_threads+0x90>)
    3b88:	429c      	cmp	r4, r3
    3b8a:	d21c      	bcs.n	3bc6 <z_init_static_threads+0x82>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    3b8c:	6a60      	ldr	r0, [r4, #36]	; 0x24
    3b8e:	f1b0 3fff 	cmp.w	r0, #4294967295
    3b92:	d0f7      	beq.n	3b84 <z_init_static_threads+0x40>
			schedule_new_thread(thread_data->init_thread,
    3b94:	6825      	ldr	r5, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    3b96:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    3b9a:	17c1      	asrs	r1, r0, #31
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    3b9c:	03c9      	lsls	r1, r1, #15
    3b9e:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    3ba2:	03c0      	lsls	r0, r0, #15
    3ba4:	f240 33e7 	movw	r3, #999	; 0x3e7
    3ba8:	18c0      	adds	r0, r0, r3
    3baa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3bae:	f04f 0300 	mov.w	r3, #0
    3bb2:	f141 0100 	adc.w	r1, r1, #0
    3bb6:	f7fc faa3 	bl	100 <__aeabi_uldivmod>
    3bba:	4602      	mov	r2, r0
    3bbc:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    3bbe:	4628      	mov	r0, r5
    3bc0:	f7ff ff4e 	bl	3a60 <schedule_new_thread>
    3bc4:	e7de      	b.n	3b84 <z_init_static_threads+0x40>
		}
	}
	k_sched_unlock();
    3bc6:	f000 faad 	bl	4124 <k_sched_unlock>
}
    3bca:	b007      	add	sp, #28
    3bcc:	bd30      	pop	{r4, r5, pc}
    3bce:	bf00      	nop
    3bd0:	200000d0 	.word	0x200000d0
    3bd4:	200000d0 	.word	0x200000d0

00003bd8 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    3bd8:	b508      	push	{r3, lr}
    3bda:	e001      	b.n	3be0 <idle+0x8>
	arch_cpu_idle();
    3bdc:	f7fd fb9e 	bl	131c <arch_cpu_idle>
	__asm__ volatile(
    3be0:	f04f 0220 	mov.w	r2, #32
    3be4:	f3ef 8311 	mrs	r3, BASEPRI
    3be8:	f382 8812 	msr	BASEPRI_MAX, r2
    3bec:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    3bf0:	f001 ffe4 	bl	5bbc <z_get_next_timeout_expiry>
    3bf4:	4b05      	ldr	r3, [pc, #20]	; (3c0c <idle+0x34>)
    3bf6:	6198      	str	r0, [r3, #24]
	return !z_sys_post_kernel;
    3bf8:	4b05      	ldr	r3, [pc, #20]	; (3c10 <idle+0x38>)
    3bfa:	781b      	ldrb	r3, [r3, #0]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    3bfc:	2b00      	cmp	r3, #0
    3bfe:	d0ed      	beq.n	3bdc <idle+0x4>
    3c00:	f7fd fa64 	bl	10cc <pm_system_suspend>
    3c04:	2800      	cmp	r0, #0
    3c06:	d1eb      	bne.n	3be0 <idle+0x8>
    3c08:	e7e8      	b.n	3bdc <idle+0x4>
    3c0a:	bf00      	nop
    3c0c:	200007f8 	.word	0x200007f8
    3c10:	20000835 	.word	0x20000835

00003c14 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    3c14:	b538      	push	{r3, r4, r5, lr}
    3c16:	4604      	mov	r4, r0
    3c18:	f04f 0320 	mov.w	r3, #32
    3c1c:	f3ef 8511 	mrs	r5, BASEPRI
    3c20:	f383 8812 	msr	BASEPRI_MAX, r3
    3c24:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    3c28:	f001 ff64 	bl	5af4 <z_unpend_first_thread>

	if (thread != NULL) {
    3c2c:	b148      	cbz	r0, 3c42 <z_impl_k_sem_give+0x2e>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    3c2e:	2200      	movs	r2, #0
    3c30:	f8c0 20ac 	str.w	r2, [r0, #172]	; 0xac
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    3c34:	f001 febe 	bl	59b4 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    3c38:	4629      	mov	r1, r5
    3c3a:	4807      	ldr	r0, [pc, #28]	; (3c58 <z_impl_k_sem_give+0x44>)
    3c3c:	f000 f894 	bl	3d68 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    3c40:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3c42:	68a3      	ldr	r3, [r4, #8]
    3c44:	68e2      	ldr	r2, [r4, #12]
    3c46:	4293      	cmp	r3, r2
    3c48:	d003      	beq.n	3c52 <z_impl_k_sem_give+0x3e>
    3c4a:	2201      	movs	r2, #1
    3c4c:	4413      	add	r3, r2
    3c4e:	60a3      	str	r3, [r4, #8]
}
    3c50:	e7f2      	b.n	3c38 <z_impl_k_sem_give+0x24>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3c52:	2200      	movs	r2, #0
    3c54:	e7fa      	b.n	3c4c <z_impl_k_sem_give+0x38>
    3c56:	bf00      	nop
    3c58:	20000824 	.word	0x20000824

00003c5c <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    3c5c:	b510      	push	{r4, lr}
    3c5e:	b082      	sub	sp, #8
    3c60:	f04f 0420 	mov.w	r4, #32
    3c64:	f3ef 8111 	mrs	r1, BASEPRI
    3c68:	f384 8812 	msr	BASEPRI_MAX, r4
    3c6c:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    3c70:	6884      	ldr	r4, [r0, #8]
    3c72:	b144      	cbz	r4, 3c86 <z_impl_k_sem_take+0x2a>
		sem->count--;
    3c74:	3c01      	subs	r4, #1
    3c76:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    3c78:	f381 8811 	msr	BASEPRI, r1
    3c7c:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    3c80:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    3c82:	b002      	add	sp, #8
    3c84:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    3c86:	ea53 0402 	orrs.w	r4, r3, r2
    3c8a:	d006      	beq.n	3c9a <z_impl_k_sem_take+0x3e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    3c8c:	9200      	str	r2, [sp, #0]
    3c8e:	9301      	str	r3, [sp, #4]
    3c90:	4602      	mov	r2, r0
    3c92:	4805      	ldr	r0, [pc, #20]	; (3ca8 <z_impl_k_sem_take+0x4c>)
    3c94:	f000 f9f0 	bl	4078 <z_pend_curr>
	return ret;
    3c98:	e7f3      	b.n	3c82 <z_impl_k_sem_take+0x26>
    3c9a:	f381 8811 	msr	BASEPRI, r1
    3c9e:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    3ca2:	f06f 000f 	mvn.w	r0, #15
    3ca6:	e7ec      	b.n	3c82 <z_impl_k_sem_take+0x26>
    3ca8:	20000824 	.word	0x20000824

00003cac <add_thread_timeout>:
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3cac:	f1b3 3fff 	cmp.w	r3, #4294967295
    3cb0:	bf08      	it	eq
    3cb2:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    3cb6:	d100      	bne.n	3cba <add_thread_timeout+0xe>
    3cb8:	4770      	bx	lr
{
    3cba:	b508      	push	{r3, lr}
    3cbc:	4902      	ldr	r1, [pc, #8]	; (3cc8 <add_thread_timeout+0x1c>)
    3cbe:	3018      	adds	r0, #24
    3cc0:	f000 fbfe 	bl	44c0 <z_add_timeout>
		z_add_thread_timeout(thread, timeout);
	}
}
    3cc4:	bd08      	pop	{r3, pc}
    3cc6:	bf00      	nop
    3cc8:	000059ed 	.word	0x000059ed

00003ccc <z_reset_time_slice>:
{
    3ccc:	b510      	push	{r4, lr}
	int ret = slice_ticks;
    3cce:	4b07      	ldr	r3, [pc, #28]	; (3cec <z_reset_time_slice+0x20>)
    3cd0:	681c      	ldr	r4, [r3, #0]
	if (slice_time(curr) != 0) {
    3cd2:	b904      	cbnz	r4, 3cd6 <z_reset_time_slice+0xa>
}
    3cd4:	bd10      	pop	{r4, pc}
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    3cd6:	f7fe fd3d 	bl	2754 <sys_clock_elapsed>
    3cda:	4404      	add	r4, r0
    3cdc:	4b04      	ldr	r3, [pc, #16]	; (3cf0 <z_reset_time_slice+0x24>)
    3cde:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    3ce0:	2100      	movs	r1, #0
    3ce2:	4b02      	ldr	r3, [pc, #8]	; (3cec <z_reset_time_slice+0x20>)
    3ce4:	6818      	ldr	r0, [r3, #0]
    3ce6:	f001 ff80 	bl	5bea <z_set_timeout_expiry>
}
    3cea:	e7f3      	b.n	3cd4 <z_reset_time_slice+0x8>
    3cec:	2000082c 	.word	0x2000082c
    3cf0:	200007f8 	.word	0x200007f8

00003cf4 <k_sched_time_slice_set>:
{
    3cf4:	b570      	push	{r4, r5, r6, lr}
    3cf6:	4604      	mov	r4, r0
    3cf8:	460d      	mov	r5, r1
	LOCKED(&sched_spinlock) {
    3cfa:	2300      	movs	r3, #0
	__asm__ volatile(
    3cfc:	f04f 0220 	mov.w	r2, #32
    3d00:	f3ef 8611 	mrs	r6, BASEPRI
    3d04:	f382 8812 	msr	BASEPRI_MAX, r2
    3d08:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    3d0c:	e00e      	b.n	3d2c <k_sched_time_slice_set+0x38>
			slice_ticks = MAX(2, slice_ticks);
    3d0e:	2802      	cmp	r0, #2
    3d10:	bfb8      	it	lt
    3d12:	2002      	movlt	r0, #2
    3d14:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    3d16:	4b11      	ldr	r3, [pc, #68]	; (3d5c <k_sched_time_slice_set+0x68>)
    3d18:	601d      	str	r5, [r3, #0]
		z_reset_time_slice(_current);
    3d1a:	4b11      	ldr	r3, [pc, #68]	; (3d60 <k_sched_time_slice_set+0x6c>)
    3d1c:	6898      	ldr	r0, [r3, #8]
    3d1e:	f7ff ffd5 	bl	3ccc <z_reset_time_slice>
	__asm__ volatile(
    3d22:	f386 8811 	msr	BASEPRI, r6
    3d26:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    3d2a:	2301      	movs	r3, #1
    3d2c:	b9a3      	cbnz	r3, 3d58 <k_sched_time_slice_set+0x64>
		_current_cpu->slice_ticks = 0;
    3d2e:	4b0c      	ldr	r3, [pc, #48]	; (3d60 <k_sched_time_slice_set+0x6c>)
    3d30:	2200      	movs	r2, #0
    3d32:	611a      	str	r2, [r3, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    3d34:	0c61      	lsrs	r1, r4, #17
    3d36:	03e3      	lsls	r3, r4, #15
    3d38:	f240 30e7 	movw	r0, #999	; 0x3e7
    3d3c:	1818      	adds	r0, r3, r0
    3d3e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3d42:	f04f 0300 	mov.w	r3, #0
    3d46:	f141 0100 	adc.w	r1, r1, #0
    3d4a:	f7fc f9d9 	bl	100 <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    3d4e:	4b05      	ldr	r3, [pc, #20]	; (3d64 <k_sched_time_slice_set+0x70>)
    3d50:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    3d52:	2c00      	cmp	r4, #0
    3d54:	dcdb      	bgt.n	3d0e <k_sched_time_slice_set+0x1a>
    3d56:	e7de      	b.n	3d16 <k_sched_time_slice_set+0x22>
}
    3d58:	bd70      	pop	{r4, r5, r6, pc}
    3d5a:	bf00      	nop
    3d5c:	20000828 	.word	0x20000828
    3d60:	200007f8 	.word	0x200007f8
    3d64:	2000082c 	.word	0x2000082c

00003d68 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    3d68:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
    3d6a:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    3d6c:	b921      	cbnz	r1, 3d78 <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3d6e:	f3ef 8305 	mrs	r3, IPSR
    3d72:	b913      	cbnz	r3, 3d7a <z_reschedule+0x12>
    3d74:	2101      	movs	r1, #1
    3d76:	e000      	b.n	3d7a <z_reschedule+0x12>
    3d78:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
    3d7a:	f011 0f01 	tst.w	r1, #1
    3d7e:	d007      	beq.n	3d90 <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
    3d80:	4b06      	ldr	r3, [pc, #24]	; (3d9c <z_reschedule+0x34>)
    3d82:	69da      	ldr	r2, [r3, #28]
	return new_thread != _current;
    3d84:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
    3d86:	429a      	cmp	r2, r3
    3d88:	d002      	beq.n	3d90 <z_reschedule+0x28>
	ret = arch_swap(key);
    3d8a:	f7fd fb31 	bl	13f0 <arch_swap>
		z_swap(lock, key);
    3d8e:	e003      	b.n	3d98 <z_reschedule+0x30>
    3d90:	f380 8811 	msr	BASEPRI, r0
    3d94:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
    3d98:	bd08      	pop	{r3, pc}
    3d9a:	bf00      	nop
    3d9c:	200007f8 	.word	0x200007f8

00003da0 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
    3da0:	2300      	movs	r3, #0
	__asm__ volatile(
    3da2:	f04f 0220 	mov.w	r2, #32
    3da6:	f3ef 8111 	mrs	r1, BASEPRI
    3daa:	f382 8812 	msr	BASEPRI_MAX, r2
    3dae:	f3bf 8f6f 	isb	sy
    3db2:	e009      	b.n	3dc8 <k_sched_lock+0x28>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    3db4:	4b06      	ldr	r3, [pc, #24]	; (3dd0 <k_sched_lock+0x30>)
    3db6:	689a      	ldr	r2, [r3, #8]
    3db8:	7bd3      	ldrb	r3, [r2, #15]
    3dba:	3b01      	subs	r3, #1
    3dbc:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    3dbe:	f381 8811 	msr	BASEPRI, r1
    3dc2:	f3bf 8f6f 	isb	sy
    3dc6:	2301      	movs	r3, #1
    3dc8:	2b00      	cmp	r3, #0
    3dca:	d0f3      	beq.n	3db4 <k_sched_lock+0x14>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    3dcc:	4770      	bx	lr
    3dce:	bf00      	nop
    3dd0:	200007f8 	.word	0x200007f8

00003dd4 <update_cache>:
{
    3dd4:	b538      	push	{r3, r4, r5, lr}
    3dd6:	4604      	mov	r4, r0
	return _priq_run_best(curr_cpu_runq());
    3dd8:	4810      	ldr	r0, [pc, #64]	; (3e1c <update_cache+0x48>)
    3dda:	f001 fde4 	bl	59a6 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    3dde:	4605      	mov	r5, r0
    3de0:	b170      	cbz	r0, 3e00 <update_cache+0x2c>
	if (preempt_ok != 0) {
    3de2:	b984      	cbnz	r4, 3e06 <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    3de4:	4b0e      	ldr	r3, [pc, #56]	; (3e20 <update_cache+0x4c>)
    3de6:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    3de8:	7b5a      	ldrb	r2, [r3, #13]
    3dea:	f012 0f1f 	tst.w	r2, #31
    3dee:	d10a      	bne.n	3e06 <update_cache+0x32>
 * @return true if node is linked into a list, false if it is not
 */

static inline bool sys_dnode_is_linked(const sys_dnode_t *node)
{
	return node->next != NULL;
    3df0:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    3df2:	b942      	cbnz	r2, 3e06 <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    3df4:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    3df6:	2a7f      	cmp	r2, #127	; 0x7f
    3df8:	d905      	bls.n	3e06 <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    3dfa:	4a09      	ldr	r2, [pc, #36]	; (3e20 <update_cache+0x4c>)
    3dfc:	61d3      	str	r3, [r2, #28]
    3dfe:	e00b      	b.n	3e18 <update_cache+0x44>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    3e00:	4b07      	ldr	r3, [pc, #28]	; (3e20 <update_cache+0x4c>)
    3e02:	68dd      	ldr	r5, [r3, #12]
    3e04:	e7ed      	b.n	3de2 <update_cache+0xe>
		if (thread != _current) {
    3e06:	4b06      	ldr	r3, [pc, #24]	; (3e20 <update_cache+0x4c>)
    3e08:	689b      	ldr	r3, [r3, #8]
    3e0a:	42ab      	cmp	r3, r5
    3e0c:	d002      	beq.n	3e14 <update_cache+0x40>
			z_reset_time_slice(thread);
    3e0e:	4628      	mov	r0, r5
    3e10:	f7ff ff5c 	bl	3ccc <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    3e14:	4b02      	ldr	r3, [pc, #8]	; (3e20 <update_cache+0x4c>)
    3e16:	61dd      	str	r5, [r3, #28]
}
    3e18:	bd38      	pop	{r3, r4, r5, pc}
    3e1a:	bf00      	nop
    3e1c:	20000818 	.word	0x20000818
    3e20:	200007f8 	.word	0x200007f8

00003e24 <move_thread_to_end_of_prio_q>:
{
    3e24:	b538      	push	{r3, r4, r5, lr}
    3e26:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    3e28:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    3e2a:	f990 300d 	ldrsb.w	r3, [r0, #13]
    3e2e:	2b00      	cmp	r3, #0
    3e30:	db28      	blt.n	3e84 <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
    3e32:	7b6b      	ldrb	r3, [r5, #13]
    3e34:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3e38:	736b      	strb	r3, [r5, #13]
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    3e3a:	4b1a      	ldr	r3, [pc, #104]	; (3ea4 <move_thread_to_end_of_prio_q+0x80>)
    3e3c:	f853 4f20 	ldr.w	r4, [r3, #32]!
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3e40:	429c      	cmp	r4, r3
    3e42:	d02d      	beq.n	3ea0 <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3e44:	b16c      	cbz	r4, 3e62 <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3e46:	4621      	mov	r1, r4
    3e48:	4628      	mov	r0, r5
    3e4a:	f001 fd85 	bl	5958 <z_sched_prio_cmp>
    3e4e:	2800      	cmp	r0, #0
    3e50:	dc20      	bgt.n	3e94 <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3e52:	b134      	cbz	r4, 3e62 <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
    3e54:	4b13      	ldr	r3, [pc, #76]	; (3ea4 <move_thread_to_end_of_prio_q+0x80>)
    3e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3e58:	429c      	cmp	r4, r3
    3e5a:	d002      	beq.n	3e62 <move_thread_to_end_of_prio_q+0x3e>
    3e5c:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3e5e:	2c00      	cmp	r4, #0
    3e60:	d1f0      	bne.n	3e44 <move_thread_to_end_of_prio_q+0x20>
 * @param node the element to append
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
    3e62:	4b10      	ldr	r3, [pc, #64]	; (3ea4 <move_thread_to_end_of_prio_q+0x80>)
    3e64:	6a5a      	ldr	r2, [r3, #36]	; 0x24

	node->next = list;
    3e66:	f103 0120 	add.w	r1, r3, #32
    3e6a:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    3e6c:	606a      	str	r2, [r5, #4]

	tail->next = node;
    3e6e:	6015      	str	r5, [r2, #0]
	list->tail = node;
    3e70:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    3e72:	4b0c      	ldr	r3, [pc, #48]	; (3ea4 <move_thread_to_end_of_prio_q+0x80>)
    3e74:	6898      	ldr	r0, [r3, #8]
    3e76:	42a8      	cmp	r0, r5
    3e78:	bf14      	ite	ne
    3e7a:	2000      	movne	r0, #0
    3e7c:	2001      	moveq	r0, #1
    3e7e:	f7ff ffa9 	bl	3dd4 <update_cache>
}
    3e82:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3e84:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    3e88:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    3e8a:	4601      	mov	r1, r0
    3e8c:	4806      	ldr	r0, [pc, #24]	; (3ea8 <move_thread_to_end_of_prio_q+0x84>)
    3e8e:	f001 fd82 	bl	5996 <z_priq_dumb_remove>
}
    3e92:	e7ce      	b.n	3e32 <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    3e94:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
    3e96:	606b      	str	r3, [r5, #4]
	node->next = successor;
    3e98:	602c      	str	r4, [r5, #0]
	prev->next = node;
    3e9a:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    3e9c:	6065      	str	r5, [r4, #4]
}
    3e9e:	e7e8      	b.n	3e72 <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3ea0:	2400      	movs	r4, #0
    3ea2:	e7cf      	b.n	3e44 <move_thread_to_end_of_prio_q+0x20>
    3ea4:	200007f8 	.word	0x200007f8
    3ea8:	20000818 	.word	0x20000818

00003eac <slice_expired_locked>:
{
    3eac:	b538      	push	{r3, r4, r5, lr}
    3eae:	4604      	mov	r4, r0
	struct k_thread *curr = _current;
    3eb0:	4b07      	ldr	r3, [pc, #28]	; (3ed0 <slice_expired_locked+0x24>)
    3eb2:	689d      	ldr	r5, [r3, #8]
	uint8_t state = thread->base.thread_state;
    3eb4:	7b6b      	ldrb	r3, [r5, #13]
	if (!z_is_thread_prevented_from_running(curr)) {
    3eb6:	f013 0f1f 	tst.w	r3, #31
    3eba:	d004      	beq.n	3ec6 <slice_expired_locked+0x1a>
	z_reset_time_slice(curr);
    3ebc:	4628      	mov	r0, r5
    3ebe:	f7ff ff05 	bl	3ccc <z_reset_time_slice>
}
    3ec2:	4620      	mov	r0, r4
    3ec4:	bd38      	pop	{r3, r4, r5, pc}
		move_thread_to_end_of_prio_q(curr);
    3ec6:	4628      	mov	r0, r5
    3ec8:	f7ff ffac 	bl	3e24 <move_thread_to_end_of_prio_q>
    3ecc:	e7f6      	b.n	3ebc <slice_expired_locked+0x10>
    3ece:	bf00      	nop
    3ed0:	200007f8 	.word	0x200007f8

00003ed4 <z_time_slice>:
{
    3ed4:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    3ed6:	f04f 0320 	mov.w	r3, #32
    3eda:	f3ef 8411 	mrs	r4, BASEPRI
    3ede:	f383 8812 	msr	BASEPRI_MAX, r3
    3ee2:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    3ee6:	4b22      	ldr	r3, [pc, #136]	; (3f70 <z_time_slice+0x9c>)
    3ee8:	689b      	ldr	r3, [r3, #8]
    3eea:	4a22      	ldr	r2, [pc, #136]	; (3f74 <z_time_slice+0xa0>)
    3eec:	6812      	ldr	r2, [r2, #0]
    3eee:	4293      	cmp	r3, r2
    3ef0:	d018      	beq.n	3f24 <z_time_slice+0x50>
    3ef2:	4621      	mov	r1, r4
	pending_current = NULL;
    3ef4:	4a1f      	ldr	r2, [pc, #124]	; (3f74 <z_time_slice+0xa0>)
    3ef6:	2500      	movs	r5, #0
    3ef8:	6015      	str	r5, [r2, #0]
	int ret = slice_ticks;
    3efa:	4a1f      	ldr	r2, [pc, #124]	; (3f78 <z_time_slice+0xa4>)
    3efc:	6812      	ldr	r2, [r2, #0]
	if (slice_time(_current) && sliceable(_current)) {
    3efe:	b372      	cbz	r2, 3f5e <z_time_slice+0x8a>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    3f00:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
    3f02:	2a7f      	cmp	r2, #127	; 0x7f
    3f04:	d816      	bhi.n	3f34 <z_time_slice+0x60>
    3f06:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
    3f08:	f012 0f1f 	tst.w	r2, #31
    3f0c:	d11c      	bne.n	3f48 <z_time_slice+0x74>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    3f0e:	f993 500e 	ldrsb.w	r5, [r3, #14]
    3f12:	4a1a      	ldr	r2, [pc, #104]	; (3f7c <z_time_slice+0xa8>)
    3f14:	6812      	ldr	r2, [r2, #0]
    3f16:	4295      	cmp	r5, r2
    3f18:	db18      	blt.n	3f4c <z_time_slice+0x78>
		&& !z_is_idle_thread_object(thread);
    3f1a:	4a19      	ldr	r2, [pc, #100]	; (3f80 <z_time_slice+0xac>)
    3f1c:	4293      	cmp	r3, r2
    3f1e:	d017      	beq.n	3f50 <z_time_slice+0x7c>
    3f20:	2301      	movs	r3, #1
    3f22:	e008      	b.n	3f36 <z_time_slice+0x62>
		z_reset_time_slice(_current);
    3f24:	4618      	mov	r0, r3
    3f26:	f7ff fed1 	bl	3ccc <z_reset_time_slice>
	__asm__ volatile(
    3f2a:	f384 8811 	msr	BASEPRI, r4
    3f2e:	f3bf 8f6f 	isb	sy
		return;
    3f32:	e01b      	b.n	3f6c <z_time_slice+0x98>
		&& !z_is_idle_thread_object(thread);
    3f34:	2300      	movs	r3, #0
	if (slice_time(_current) && sliceable(_current)) {
    3f36:	b193      	cbz	r3, 3f5e <z_time_slice+0x8a>
		if (ticks >= _current_cpu->slice_ticks) {
    3f38:	4b0d      	ldr	r3, [pc, #52]	; (3f70 <z_time_slice+0x9c>)
    3f3a:	691b      	ldr	r3, [r3, #16]
    3f3c:	4283      	cmp	r3, r0
    3f3e:	dd09      	ble.n	3f54 <z_time_slice+0x80>
			_current_cpu->slice_ticks -= ticks;
    3f40:	1a18      	subs	r0, r3, r0
    3f42:	4b0b      	ldr	r3, [pc, #44]	; (3f70 <z_time_slice+0x9c>)
    3f44:	6118      	str	r0, [r3, #16]
    3f46:	e00d      	b.n	3f64 <z_time_slice+0x90>
		&& !z_is_idle_thread_object(thread);
    3f48:	2300      	movs	r3, #0
    3f4a:	e7f4      	b.n	3f36 <z_time_slice+0x62>
    3f4c:	2300      	movs	r3, #0
    3f4e:	e7f2      	b.n	3f36 <z_time_slice+0x62>
    3f50:	2300      	movs	r3, #0
    3f52:	e7f0      	b.n	3f36 <z_time_slice+0x62>
			key = slice_expired_locked(key);
    3f54:	4620      	mov	r0, r4
    3f56:	f7ff ffa9 	bl	3eac <slice_expired_locked>
    3f5a:	4601      	mov	r1, r0
    3f5c:	e002      	b.n	3f64 <z_time_slice+0x90>
		_current_cpu->slice_ticks = 0;
    3f5e:	4b04      	ldr	r3, [pc, #16]	; (3f70 <z_time_slice+0x9c>)
    3f60:	2200      	movs	r2, #0
    3f62:	611a      	str	r2, [r3, #16]
    3f64:	f381 8811 	msr	BASEPRI, r1
    3f68:	f3bf 8f6f 	isb	sy
}
    3f6c:	bd38      	pop	{r3, r4, r5, pc}
    3f6e:	bf00      	nop
    3f70:	200007f8 	.word	0x200007f8
    3f74:	20000824 	.word	0x20000824
    3f78:	2000082c 	.word	0x2000082c
    3f7c:	20000828 	.word	0x20000828
    3f80:	200000f0 	.word	0x200000f0

00003f84 <ready_thread>:
{
    3f84:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
    3f86:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    3f88:	f990 200d 	ldrsb.w	r2, [r0, #13]
    3f8c:	2a00      	cmp	r2, #0
    3f8e:	db2d      	blt.n	3fec <ready_thread+0x68>
    3f90:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    3f92:	f013 0f1f 	tst.w	r3, #31
    3f96:	d105      	bne.n	3fa4 <ready_thread+0x20>
	return node->next != NULL;
    3f98:	6982      	ldr	r2, [r0, #24]
    3f9a:	b10a      	cbz	r2, 3fa0 <ready_thread+0x1c>
    3f9c:	2200      	movs	r2, #0
    3f9e:	e002      	b.n	3fa6 <ready_thread+0x22>
    3fa0:	2201      	movs	r2, #1
    3fa2:	e000      	b.n	3fa6 <ready_thread+0x22>
    3fa4:	2200      	movs	r2, #0
    3fa6:	b30a      	cbz	r2, 3fec <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
    3fa8:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3fac:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    3fae:	4b14      	ldr	r3, [pc, #80]	; (4000 <ready_thread+0x7c>)
    3fb0:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3fb4:	429d      	cmp	r5, r3
    3fb6:	d020      	beq.n	3ffa <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3fb8:	b16d      	cbz	r5, 3fd6 <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3fba:	4629      	mov	r1, r5
    3fbc:	4620      	mov	r0, r4
    3fbe:	f001 fccb 	bl	5958 <z_sched_prio_cmp>
    3fc2:	2800      	cmp	r0, #0
    3fc4:	dc13      	bgt.n	3fee <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3fc6:	b135      	cbz	r5, 3fd6 <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
    3fc8:	4b0d      	ldr	r3, [pc, #52]	; (4000 <ready_thread+0x7c>)
    3fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3fcc:	429d      	cmp	r5, r3
    3fce:	d002      	beq.n	3fd6 <ready_thread+0x52>
    3fd0:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3fd2:	2d00      	cmp	r5, #0
    3fd4:	d1f0      	bne.n	3fb8 <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
    3fd6:	4b0a      	ldr	r3, [pc, #40]	; (4000 <ready_thread+0x7c>)
    3fd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    3fda:	f103 0120 	add.w	r1, r3, #32
    3fde:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    3fe0:	6062      	str	r2, [r4, #4]
	tail->next = node;
    3fe2:	6014      	str	r4, [r2, #0]
	list->tail = node;
    3fe4:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    3fe6:	2000      	movs	r0, #0
    3fe8:	f7ff fef4 	bl	3dd4 <update_cache>
}
    3fec:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
    3fee:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    3ff0:	6063      	str	r3, [r4, #4]
	node->next = successor;
    3ff2:	6025      	str	r5, [r4, #0]
	prev->next = node;
    3ff4:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    3ff6:	606c      	str	r4, [r5, #4]
}
    3ff8:	e7f5      	b.n	3fe6 <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3ffa:	2500      	movs	r5, #0
    3ffc:	e7dc      	b.n	3fb8 <ready_thread+0x34>
    3ffe:	bf00      	nop
    4000:	200007f8 	.word	0x200007f8

00004004 <z_sched_start>:
{
    4004:	b510      	push	{r4, lr}
	__asm__ volatile(
    4006:	f04f 0320 	mov.w	r3, #32
    400a:	f3ef 8411 	mrs	r4, BASEPRI
    400e:	f383 8812 	msr	BASEPRI_MAX, r3
    4012:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    4016:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
    4018:	f013 0f04 	tst.w	r3, #4
    401c:	d104      	bne.n	4028 <z_sched_start+0x24>
	__asm__ volatile(
    401e:	f384 8811 	msr	BASEPRI, r4
    4022:	f3bf 8f6f 	isb	sy
}
    4026:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    4028:	f023 0304 	bic.w	r3, r3, #4
    402c:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
    402e:	f7ff ffa9 	bl	3f84 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    4032:	4621      	mov	r1, r4
    4034:	4801      	ldr	r0, [pc, #4]	; (403c <z_sched_start+0x38>)
    4036:	f7ff fe97 	bl	3d68 <z_reschedule>
    403a:	e7f4      	b.n	4026 <z_sched_start+0x22>
    403c:	20000828 	.word	0x20000828

00004040 <unready_thread>:
{
    4040:	b510      	push	{r4, lr}
    4042:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    4044:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    4046:	f990 300d 	ldrsb.w	r3, [r0, #13]
    404a:	2b00      	cmp	r3, #0
    404c:	db08      	blt.n	4060 <unready_thread+0x20>
	update_cache(thread == _current);
    404e:	4b08      	ldr	r3, [pc, #32]	; (4070 <unready_thread+0x30>)
    4050:	6898      	ldr	r0, [r3, #8]
    4052:	42a0      	cmp	r0, r4
    4054:	bf14      	ite	ne
    4056:	2000      	movne	r0, #0
    4058:	2001      	moveq	r0, #1
    405a:	f7ff febb 	bl	3dd4 <update_cache>
}
    405e:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4060:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    4064:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4066:	4601      	mov	r1, r0
    4068:	4802      	ldr	r0, [pc, #8]	; (4074 <unready_thread+0x34>)
    406a:	f001 fc94 	bl	5996 <z_priq_dumb_remove>
}
    406e:	e7ee      	b.n	404e <unready_thread+0xe>
    4070:	200007f8 	.word	0x200007f8
    4074:	20000818 	.word	0x20000818

00004078 <z_pend_curr>:
{
    4078:	b510      	push	{r4, lr}
    407a:	460c      	mov	r4, r1
    407c:	4611      	mov	r1, r2
	pending_current = _current;
    407e:	4b06      	ldr	r3, [pc, #24]	; (4098 <z_pend_curr+0x20>)
    4080:	6898      	ldr	r0, [r3, #8]
    4082:	4b06      	ldr	r3, [pc, #24]	; (409c <z_pend_curr+0x24>)
    4084:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    4086:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    408a:	f001 fd11 	bl	5ab0 <pend>
    408e:	4620      	mov	r0, r4
    4090:	f7fd f9ae 	bl	13f0 <arch_swap>
}
    4094:	bd10      	pop	{r4, pc}
    4096:	bf00      	nop
    4098:	200007f8 	.word	0x200007f8
    409c:	20000824 	.word	0x20000824

000040a0 <z_impl_k_thread_suspend>:
{
    40a0:	b538      	push	{r3, r4, r5, lr}
    40a2:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    40a4:	3018      	adds	r0, #24
    40a6:	f001 fd6b 	bl	5b80 <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    40aa:	2300      	movs	r3, #0
	__asm__ volatile(
    40ac:	f04f 0220 	mov.w	r2, #32
    40b0:	f3ef 8511 	mrs	r5, BASEPRI
    40b4:	f382 8812 	msr	BASEPRI_MAX, r2
    40b8:	f3bf 8f6f 	isb	sy
    40bc:	e010      	b.n	40e0 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    40be:	7b63      	ldrb	r3, [r4, #13]
    40c0:	f043 0310 	orr.w	r3, r3, #16
    40c4:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    40c6:	4b15      	ldr	r3, [pc, #84]	; (411c <z_impl_k_thread_suspend+0x7c>)
    40c8:	6898      	ldr	r0, [r3, #8]
    40ca:	42a0      	cmp	r0, r4
    40cc:	bf14      	ite	ne
    40ce:	2000      	movne	r0, #0
    40d0:	2001      	moveq	r0, #1
    40d2:	f7ff fe7f 	bl	3dd4 <update_cache>
	__asm__ volatile(
    40d6:	f385 8811 	msr	BASEPRI, r5
    40da:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    40de:	2301      	movs	r3, #1
    40e0:	b963      	cbnz	r3, 40fc <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
    40e2:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    40e4:	f994 300d 	ldrsb.w	r3, [r4, #13]
    40e8:	2b00      	cmp	r3, #0
    40ea:	dae8      	bge.n	40be <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    40ec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    40f0:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    40f2:	4621      	mov	r1, r4
    40f4:	480a      	ldr	r0, [pc, #40]	; (4120 <z_impl_k_thread_suspend+0x80>)
    40f6:	f001 fc4e 	bl	5996 <z_priq_dumb_remove>
}
    40fa:	e7e0      	b.n	40be <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
    40fc:	4b07      	ldr	r3, [pc, #28]	; (411c <z_impl_k_thread_suspend+0x7c>)
    40fe:	689b      	ldr	r3, [r3, #8]
    4100:	42a3      	cmp	r3, r4
    4102:	d000      	beq.n	4106 <z_impl_k_thread_suspend+0x66>
}
    4104:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    4106:	f04f 0320 	mov.w	r3, #32
    410a:	f3ef 8011 	mrs	r0, BASEPRI
    410e:	f383 8812 	msr	BASEPRI_MAX, r3
    4112:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    4116:	f001 fc29 	bl	596c <z_reschedule_irqlock>
    411a:	e7f3      	b.n	4104 <z_impl_k_thread_suspend+0x64>
    411c:	200007f8 	.word	0x200007f8
    4120:	20000818 	.word	0x20000818

00004124 <k_sched_unlock>:

void k_sched_unlock(void)
{
    4124:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
    4126:	2300      	movs	r3, #0
    4128:	f04f 0220 	mov.w	r2, #32
    412c:	f3ef 8411 	mrs	r4, BASEPRI
    4130:	f382 8812 	msr	BASEPRI_MAX, r2
    4134:	f3bf 8f6f 	isb	sy
    4138:	e00c      	b.n	4154 <k_sched_unlock+0x30>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
    413a:	4b0d      	ldr	r3, [pc, #52]	; (4170 <k_sched_unlock+0x4c>)
    413c:	689a      	ldr	r2, [r3, #8]
    413e:	7bd3      	ldrb	r3, [r2, #15]
    4140:	3301      	adds	r3, #1
    4142:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    4144:	2000      	movs	r0, #0
    4146:	f7ff fe45 	bl	3dd4 <update_cache>
	__asm__ volatile(
    414a:	f384 8811 	msr	BASEPRI, r4
    414e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    4152:	2301      	movs	r3, #1
    4154:	2b00      	cmp	r3, #0
    4156:	d0f0      	beq.n	413a <k_sched_unlock+0x16>
	__asm__ volatile(
    4158:	f04f 0320 	mov.w	r3, #32
    415c:	f3ef 8011 	mrs	r0, BASEPRI
    4160:	f383 8812 	msr	BASEPRI_MAX, r3
    4164:	f3bf 8f6f 	isb	sy
    4168:	f001 fc00 	bl	596c <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
    416c:	bd10      	pop	{r4, pc}
    416e:	bf00      	nop
    4170:	200007f8 	.word	0x200007f8

00004174 <end_thread>:
#ifdef CONFIG_CMSIS_RTOS_V1
extern void z_thread_cmsis_status_mask_clear(struct k_thread *thread);
#endif

static void end_thread(struct k_thread *thread)
{
    4174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    4176:	7b43      	ldrb	r3, [r0, #13]
    4178:	f013 0f08 	tst.w	r3, #8
    417c:	d145      	bne.n	420a <end_thread+0x96>
    417e:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
    4180:	f043 0308 	orr.w	r3, r3, #8
    4184:	7343      	strb	r3, [r0, #13]
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4186:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    418a:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
    418c:	f013 0f80 	tst.w	r3, #128	; 0x80
    4190:	d12d      	bne.n	41ee <end_thread+0x7a>
			dequeue_thread(thread);
		}
		if (thread->base.pended_on != NULL) {
    4192:	68ab      	ldr	r3, [r5, #8]
    4194:	b15b      	cbz	r3, 41ae <end_thread+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    4196:	4628      	mov	r0, r5
    4198:	f001 fbdc 	bl	5954 <pended_on_thread>
    419c:	4629      	mov	r1, r5
    419e:	f001 fbfa 	bl	5996 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    41a2:	7b6b      	ldrb	r3, [r5, #13]
    41a4:	f023 0302 	bic.w	r3, r3, #2
    41a8:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    41aa:	2300      	movs	r3, #0
    41ac:	60ab      	str	r3, [r5, #8]
    41ae:	f105 0018 	add.w	r0, r5, #24
    41b2:	f001 fce5 	bl	5b80 <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    41b6:	f105 0758 	add.w	r7, r5, #88	; 0x58
	return list->head == list;
    41ba:	683c      	ldr	r4, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    41bc:	42bc      	cmp	r4, r7
    41be:	d01e      	beq.n	41fe <end_thread+0x8a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    41c0:	b1ec      	cbz	r4, 41fe <end_thread+0x8a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    41c2:	4620      	mov	r0, r4
    41c4:	f001 fbc6 	bl	5954 <pended_on_thread>
    41c8:	4621      	mov	r1, r4
    41ca:	f001 fbe4 	bl	5996 <z_priq_dumb_remove>
    41ce:	7b63      	ldrb	r3, [r4, #13]
    41d0:	f023 0302 	bic.w	r3, r3, #2
    41d4:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    41d6:	2600      	movs	r6, #0
    41d8:	60a6      	str	r6, [r4, #8]
    41da:	f104 0018 	add.w	r0, r4, #24
    41de:	f001 fccf 	bl	5b80 <z_abort_timeout>
    41e2:	f8c4 60ac 	str.w	r6, [r4, #172]	; 0xac
		ready_thread(thread);
    41e6:	4620      	mov	r0, r4
    41e8:	f7ff fecc 	bl	3f84 <ready_thread>
    41ec:	e7e5      	b.n	41ba <end_thread+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    41ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    41f2:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    41f4:	4601      	mov	r1, r0
    41f6:	4805      	ldr	r0, [pc, #20]	; (420c <end_thread+0x98>)
    41f8:	f001 fbcd 	bl	5996 <z_priq_dumb_remove>
}
    41fc:	e7c9      	b.n	4192 <end_thread+0x1e>
		update_cache(1);
    41fe:	2001      	movs	r0, #1
    4200:	f7ff fde8 	bl	3dd4 <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
    4204:	4628      	mov	r0, r5
    4206:	f7ff fc0b 	bl	3a20 <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    420a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    420c:	20000818 	.word	0x20000818

00004210 <z_sched_init>:
{
    4210:	b508      	push	{r3, lr}
	init_ready_q(&_kernel.ready_q);
    4212:	4804      	ldr	r0, [pc, #16]	; (4224 <z_sched_init+0x14>)
    4214:	f001 fc99 	bl	5b4a <init_ready_q>
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    4218:	2100      	movs	r1, #0
    421a:	4608      	mov	r0, r1
    421c:	f7ff fd6a 	bl	3cf4 <k_sched_time_slice_set>
}
    4220:	bd08      	pop	{r3, pc}
    4222:	bf00      	nop
    4224:	20000814 	.word	0x20000814

00004228 <z_impl_k_yield>:
{
    4228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    422a:	f04f 0320 	mov.w	r3, #32
    422e:	f3ef 8611 	mrs	r6, BASEPRI
    4232:	f383 8812 	msr	BASEPRI_MAX, r3
    4236:	f3bf 8f6f 	isb	sy
		dequeue_thread(_current);
    423a:	4c1c      	ldr	r4, [pc, #112]	; (42ac <z_impl_k_yield+0x84>)
    423c:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    423e:	7b4b      	ldrb	r3, [r1, #13]
    4240:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4244:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4246:	f104 0720 	add.w	r7, r4, #32
    424a:	4638      	mov	r0, r7
    424c:	f001 fba3 	bl	5996 <z_priq_dumb_remove>
	queue_thread(_current);
    4250:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    4252:	7b6b      	ldrb	r3, [r5, #13]
    4254:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4258:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    425a:	6a24      	ldr	r4, [r4, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    425c:	42bc      	cmp	r4, r7
    425e:	d023      	beq.n	42a8 <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4260:	b16c      	cbz	r4, 427e <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4262:	4621      	mov	r1, r4
    4264:	4628      	mov	r0, r5
    4266:	f001 fb77 	bl	5958 <z_sched_prio_cmp>
    426a:	2800      	cmp	r0, #0
    426c:	dc16      	bgt.n	429c <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    426e:	b134      	cbz	r4, 427e <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
    4270:	4b0e      	ldr	r3, [pc, #56]	; (42ac <z_impl_k_yield+0x84>)
    4272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4274:	429c      	cmp	r4, r3
    4276:	d002      	beq.n	427e <z_impl_k_yield+0x56>
    4278:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    427a:	2c00      	cmp	r4, #0
    427c:	d1f0      	bne.n	4260 <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
    427e:	4b0b      	ldr	r3, [pc, #44]	; (42ac <z_impl_k_yield+0x84>)
    4280:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    4282:	f103 0120 	add.w	r1, r3, #32
    4286:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    4288:	606a      	str	r2, [r5, #4]
	tail->next = node;
    428a:	6015      	str	r5, [r2, #0]
	list->tail = node;
    428c:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    428e:	2001      	movs	r0, #1
    4290:	f7ff fda0 	bl	3dd4 <update_cache>
    4294:	4630      	mov	r0, r6
    4296:	f7fd f8ab 	bl	13f0 <arch_swap>
}
    429a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
    429c:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    429e:	606b      	str	r3, [r5, #4]
	node->next = successor;
    42a0:	602c      	str	r4, [r5, #0]
	prev->next = node;
    42a2:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    42a4:	6065      	str	r5, [r4, #4]
}
    42a6:	e7f2      	b.n	428e <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    42a8:	2400      	movs	r4, #0
    42aa:	e7d9      	b.n	4260 <z_impl_k_yield+0x38>
    42ac:	200007f8 	.word	0x200007f8

000042b0 <z_tick_sleep>:
{
    42b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (ticks == 0) {
    42b4:	ea50 0301 	orrs.w	r3, r0, r1
    42b8:	d038      	beq.n	432c <z_tick_sleep+0x7c>
    42ba:	4604      	mov	r4, r0
    42bc:	460e      	mov	r6, r1
	if (Z_TICK_ABS(ticks) <= 0) {
    42be:	f06f 0301 	mvn.w	r3, #1
    42c2:	1a1b      	subs	r3, r3, r0
    42c4:	f04f 32ff 	mov.w	r2, #4294967295
    42c8:	eb62 0201 	sbc.w	r2, r2, r1
    42cc:	2b01      	cmp	r3, #1
    42ce:	f172 0300 	sbcs.w	r3, r2, #0
    42d2:	db2f      	blt.n	4334 <z_tick_sleep+0x84>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    42d4:	f06f 0501 	mvn.w	r5, #1
    42d8:	1a2d      	subs	r5, r5, r0
    42da:	f04f 0320 	mov.w	r3, #32
    42de:	f3ef 8811 	mrs	r8, BASEPRI
    42e2:	f383 8812 	msr	BASEPRI_MAX, r3
    42e6:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    42ea:	4f14      	ldr	r7, [pc, #80]	; (433c <z_tick_sleep+0x8c>)
    42ec:	68b8      	ldr	r0, [r7, #8]
    42ee:	4b14      	ldr	r3, [pc, #80]	; (4340 <z_tick_sleep+0x90>)
    42f0:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    42f2:	f7ff fea5 	bl	4040 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    42f6:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    42f8:	4622      	mov	r2, r4
    42fa:	4633      	mov	r3, r6
    42fc:	4911      	ldr	r1, [pc, #68]	; (4344 <z_tick_sleep+0x94>)
    42fe:	3018      	adds	r0, #24
    4300:	f000 f8de 	bl	44c0 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    4304:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    4306:	7b53      	ldrb	r3, [r2, #13]
    4308:	f043 0310 	orr.w	r3, r3, #16
    430c:	7353      	strb	r3, [r2, #13]
    430e:	4640      	mov	r0, r8
    4310:	f7fd f86e 	bl	13f0 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    4314:	f001 fc94 	bl	5c40 <sys_clock_tick_get_32>
    4318:	1a28      	subs	r0, r5, r0
    431a:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    431e:	2801      	cmp	r0, #1
    4320:	f173 0300 	sbcs.w	r3, r3, #0
    4324:	da00      	bge.n	4328 <z_tick_sleep+0x78>
	return 0;
    4326:	2000      	movs	r0, #0
}
    4328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
    432c:	f7ff ff7c 	bl	4228 <z_impl_k_yield>
		return 0;
    4330:	2000      	movs	r0, #0
    4332:	e7f9      	b.n	4328 <z_tick_sleep+0x78>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    4334:	f001 fc84 	bl	5c40 <sys_clock_tick_get_32>
    4338:	1905      	adds	r5, r0, r4
    433a:	e7ce      	b.n	42da <z_tick_sleep+0x2a>
    433c:	200007f8 	.word	0x200007f8
    4340:	20000824 	.word	0x20000824
    4344:	000059ed 	.word	0x000059ed

00004348 <z_impl_k_sleep>:
{
    4348:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    434a:	f1b1 3fff 	cmp.w	r1, #4294967295
    434e:	bf08      	it	eq
    4350:	f1b0 3fff 	cmpeq.w	r0, #4294967295
    4354:	d01a      	beq.n	438c <z_impl_k_sleep+0x44>
	ticks = z_tick_sleep(ticks);
    4356:	f7ff ffab 	bl	42b0 <z_tick_sleep>
    435a:	4684      	mov	ip, r0
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    435c:	17c2      	asrs	r2, r0, #31
			return ((t * to_hz + off) / from_hz);
    435e:	0151      	lsls	r1, r2, #5
    4360:	ea41 61d0 	orr.w	r1, r1, r0, lsr #27
    4364:	0143      	lsls	r3, r0, #5
    4366:	1a1b      	subs	r3, r3, r0
    4368:	eb61 0102 	sbc.w	r1, r1, r2
    436c:	0088      	lsls	r0, r1, #2
    436e:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
    4372:	009b      	lsls	r3, r3, #2
    4374:	eb13 030c 	adds.w	r3, r3, ip
    4378:	eb42 0000 	adc.w	r0, r2, r0
    437c:	00c0      	lsls	r0, r0, #3
    437e:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
    4382:	f3c3 3310 	ubfx	r3, r3, #12, #17
    4386:	ea43 4040 	orr.w	r0, r3, r0, lsl #17
}
    438a:	bd08      	pop	{r3, pc}
		k_thread_suspend(_current);
    438c:	4b03      	ldr	r3, [pc, #12]	; (439c <z_impl_k_sleep+0x54>)
    438e:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    4390:	f7ff fe86 	bl	40a0 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    4394:	f04f 30ff 	mov.w	r0, #4294967295
    4398:	e7f7      	b.n	438a <z_impl_k_sleep+0x42>
    439a:	bf00      	nop
    439c:	200007f8 	.word	0x200007f8

000043a0 <z_impl_z_current_get>:
}
    43a0:	4b01      	ldr	r3, [pc, #4]	; (43a8 <z_impl_z_current_get+0x8>)
    43a2:	6898      	ldr	r0, [r3, #8]
    43a4:	4770      	bx	lr
    43a6:	bf00      	nop
    43a8:	200007f8 	.word	0x200007f8

000043ac <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    43ac:	b538      	push	{r3, r4, r5, lr}
    43ae:	f04f 0320 	mov.w	r3, #32
    43b2:	f3ef 8511 	mrs	r5, BASEPRI
    43b6:	f383 8812 	msr	BASEPRI_MAX, r3
    43ba:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    43be:	7b43      	ldrb	r3, [r0, #13]
    43c0:	f013 0f08 	tst.w	r3, #8
    43c4:	d004      	beq.n	43d0 <z_thread_abort+0x24>
	__asm__ volatile(
    43c6:	f385 8811 	msr	BASEPRI, r5
    43ca:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    43ce:	bd38      	pop	{r3, r4, r5, pc}
    43d0:	4604      	mov	r4, r0
	end_thread(thread);
    43d2:	f7ff fecf 	bl	4174 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    43d6:	4b08      	ldr	r3, [pc, #32]	; (43f8 <z_thread_abort+0x4c>)
    43d8:	689b      	ldr	r3, [r3, #8]
    43da:	42a3      	cmp	r3, r4
    43dc:	d004      	beq.n	43e8 <z_thread_abort+0x3c>
    43de:	f385 8811 	msr	BASEPRI, r5
    43e2:	f3bf 8f6f 	isb	sy
    43e6:	e7f2      	b.n	43ce <z_thread_abort+0x22>
    43e8:	f3ef 8305 	mrs	r3, IPSR
    43ec:	2b00      	cmp	r3, #0
    43ee:	d1f6      	bne.n	43de <z_thread_abort+0x32>
    43f0:	4628      	mov	r0, r5
    43f2:	f7fc fffd 	bl	13f0 <arch_swap>
	return ret;
    43f6:	e7f2      	b.n	43de <z_thread_abort+0x32>
    43f8:	200007f8 	.word	0x200007f8

000043fc <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    43fc:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    43fe:	4806      	ldr	r0, [pc, #24]	; (4418 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    4400:	4a06      	ldr	r2, [pc, #24]	; (441c <z_data_copy+0x20>)
    4402:	1a12      	subs	r2, r2, r0
    4404:	4906      	ldr	r1, [pc, #24]	; (4420 <z_data_copy+0x24>)
    4406:	f001 fa72 	bl	58ee <z_early_memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    440a:	4a06      	ldr	r2, [pc, #24]	; (4424 <z_data_copy+0x28>)
    440c:	4906      	ldr	r1, [pc, #24]	; (4428 <z_data_copy+0x2c>)
    440e:	4807      	ldr	r0, [pc, #28]	; (442c <z_data_copy+0x30>)
    4410:	f001 fa6d 	bl	58ee <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    4414:	bd08      	pop	{r3, pc}
    4416:	bf00      	nop
    4418:	20000000 	.word	0x20000000
    441c:	200000d0 	.word	0x200000d0
    4420:	00006248 	.word	0x00006248
    4424:	00000000 	.word	0x00000000
    4428:	00006248 	.word	0x00006248
    442c:	20000000 	.word	0x20000000

00004430 <first>:
	return list->head == list;
    4430:	4b03      	ldr	r3, [pc, #12]	; (4440 <first+0x10>)
    4432:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4434:	4298      	cmp	r0, r3
    4436:	d000      	beq.n	443a <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    4438:	4770      	bx	lr
    443a:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    443c:	e7fc      	b.n	4438 <first+0x8>
    443e:	bf00      	nop
    4440:	200000b4 	.word	0x200000b4

00004444 <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4444:	b130      	cbz	r0, 4454 <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    4446:	4a04      	ldr	r2, [pc, #16]	; (4458 <next+0x14>)
    4448:	6852      	ldr	r2, [r2, #4]
    444a:	4290      	cmp	r0, r2
    444c:	d001      	beq.n	4452 <next+0xe>
    444e:	6800      	ldr	r0, [r0, #0]
    4450:	4770      	bx	lr
    4452:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    4454:	4770      	bx	lr
    4456:	bf00      	nop
    4458:	200000b4 	.word	0x200000b4

0000445c <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    445c:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    445e:	4b04      	ldr	r3, [pc, #16]	; (4470 <elapsed+0x14>)
    4460:	681b      	ldr	r3, [r3, #0]
    4462:	b10b      	cbz	r3, 4468 <elapsed+0xc>
    4464:	2000      	movs	r0, #0
}
    4466:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4468:	f7fe f974 	bl	2754 <sys_clock_elapsed>
    446c:	e7fb      	b.n	4466 <elapsed+0xa>
    446e:	bf00      	nop
    4470:	20000830 	.word	0x20000830

00004474 <next_timeout>:

static int32_t next_timeout(void)
{
    4474:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    4476:	f7ff ffdb 	bl	4430 <first>
    447a:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    447c:	f7ff ffee 	bl	445c <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    4480:	b17c      	cbz	r4, 44a2 <next_timeout+0x2e>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    4482:	6923      	ldr	r3, [r4, #16]
    4484:	6962      	ldr	r2, [r4, #20]
    4486:	1a1b      	subs	r3, r3, r0
    4488:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
    448c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    4490:	f170 0200 	sbcs.w	r2, r0, #0
    4494:	da08      	bge.n	44a8 <next_timeout+0x34>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    4496:	2800      	cmp	r0, #0
    4498:	db01      	blt.n	449e <next_timeout+0x2a>
    449a:	4618      	mov	r0, r3
    449c:	e006      	b.n	44ac <next_timeout+0x38>
    449e:	2300      	movs	r3, #0
    44a0:	e7fb      	b.n	449a <next_timeout+0x26>
		ret = MAX_WAIT;
    44a2:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    44a6:	e001      	b.n	44ac <next_timeout+0x38>
    44a8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    44ac:	4b03      	ldr	r3, [pc, #12]	; (44bc <next_timeout+0x48>)
    44ae:	691b      	ldr	r3, [r3, #16]
    44b0:	b113      	cbz	r3, 44b8 <next_timeout+0x44>
    44b2:	4283      	cmp	r3, r0
    44b4:	da00      	bge.n	44b8 <next_timeout+0x44>
		ret = _current_cpu->slice_ticks;
    44b6:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    44b8:	bd10      	pop	{r4, pc}
    44ba:	bf00      	nop
    44bc:	200007f8 	.word	0x200007f8

000044c0 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    44c0:	f1b3 3fff 	cmp.w	r3, #4294967295
    44c4:	bf08      	it	eq
    44c6:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    44ca:	d07d      	beq.n	45c8 <z_add_timeout+0x108>
{
    44cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    44d0:	4604      	mov	r4, r0
    44d2:	4692      	mov	sl, r2
    44d4:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    44d6:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
    44d8:	2300      	movs	r3, #0
	__asm__ volatile(
    44da:	f04f 0220 	mov.w	r2, #32
    44de:	f3ef 8711 	mrs	r7, BASEPRI
    44e2:	f382 8812 	msr	BASEPRI_MAX, r2
    44e6:	f3bf 8f6f 	isb	sy
    44ea:	e021      	b.n	4530 <z_add_timeout+0x70>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    44ec:	f11a 0801 	adds.w	r8, sl, #1
    44f0:	f145 0900 	adc.w	r9, r5, #0
    44f4:	f7ff ffb2 	bl	445c <elapsed>
    44f8:	eb18 0300 	adds.w	r3, r8, r0
    44fc:	eb49 70e0 	adc.w	r0, r9, r0, asr #31
    4500:	6123      	str	r3, [r4, #16]
    4502:	6160      	str	r0, [r4, #20]
    4504:	e036      	b.n	4574 <z_add_timeout+0xb4>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    4506:	1a51      	subs	r1, r2, r1
    4508:	eb66 0303 	sbc.w	r3, r6, r3
    450c:	6101      	str	r1, [r0, #16]
    450e:	6143      	str	r3, [r0, #20]
	sys_dnode_t *const prev = successor->prev;
    4510:	6843      	ldr	r3, [r0, #4]
	node->prev = prev;
    4512:	6063      	str	r3, [r4, #4]
	node->next = successor;
    4514:	6020      	str	r0, [r4, #0]
	prev->next = node;
    4516:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    4518:	6044      	str	r4, [r0, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    451a:	2800      	cmp	r0, #0
    451c:	d03e      	beq.n	459c <z_add_timeout+0xdc>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    451e:	f7ff ff87 	bl	4430 <first>
    4522:	4284      	cmp	r4, r0
    4524:	d041      	beq.n	45aa <z_add_timeout+0xea>
	__asm__ volatile(
    4526:	f387 8811 	msr	BASEPRI, r7
    452a:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    452e:	2301      	movs	r3, #1
    4530:	2b00      	cmp	r3, #0
    4532:	d147      	bne.n	45c4 <z_add_timeout+0x104>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    4534:	4653      	mov	r3, sl
    4536:	f06f 0101 	mvn.w	r1, #1
    453a:	ebb1 010a 	subs.w	r1, r1, sl
    453e:	f04f 30ff 	mov.w	r0, #4294967295
    4542:	eb60 0205 	sbc.w	r2, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    4546:	2a00      	cmp	r2, #0
    4548:	dbd0      	blt.n	44ec <z_add_timeout+0x2c>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    454a:	4a20      	ldr	r2, [pc, #128]	; (45cc <z_add_timeout+0x10c>)
    454c:	6811      	ldr	r1, [r2, #0]
    454e:	6852      	ldr	r2, [r2, #4]
    4550:	185b      	adds	r3, r3, r1
    4552:	eb42 0205 	adc.w	r2, r2, r5
    4556:	f06f 0101 	mvn.w	r1, #1
    455a:	1acb      	subs	r3, r1, r3
    455c:	eb60 0202 	sbc.w	r2, r0, r2
			to->dticks = MAX(1, ticks);
    4560:	4618      	mov	r0, r3
    4562:	4611      	mov	r1, r2
    4564:	2b01      	cmp	r3, #1
    4566:	f172 0300 	sbcs.w	r3, r2, #0
    456a:	da01      	bge.n	4570 <z_add_timeout+0xb0>
    456c:	2001      	movs	r0, #1
    456e:	2100      	movs	r1, #0
    4570:	6120      	str	r0, [r4, #16]
    4572:	6161      	str	r1, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    4574:	f7ff ff5c 	bl	4430 <first>
    4578:	2800      	cmp	r0, #0
    457a:	d0ce      	beq.n	451a <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
    457c:	6902      	ldr	r2, [r0, #16]
    457e:	6946      	ldr	r6, [r0, #20]
    4580:	6921      	ldr	r1, [r4, #16]
    4582:	6963      	ldr	r3, [r4, #20]
    4584:	4291      	cmp	r1, r2
    4586:	eb73 0c06 	sbcs.w	ip, r3, r6
    458a:	dbbc      	blt.n	4506 <z_add_timeout+0x46>
			to->dticks -= t->dticks;
    458c:	1a89      	subs	r1, r1, r2
    458e:	eb63 0306 	sbc.w	r3, r3, r6
    4592:	6121      	str	r1, [r4, #16]
    4594:	6163      	str	r3, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    4596:	f7ff ff55 	bl	4444 <next>
    459a:	e7ed      	b.n	4578 <z_add_timeout+0xb8>
	sys_dnode_t *const tail = list->tail;
    459c:	4b0c      	ldr	r3, [pc, #48]	; (45d0 <z_add_timeout+0x110>)
    459e:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    45a0:	6023      	str	r3, [r4, #0]
	node->prev = tail;
    45a2:	6062      	str	r2, [r4, #4]
	tail->next = node;
    45a4:	6014      	str	r4, [r2, #0]
	list->tail = node;
    45a6:	605c      	str	r4, [r3, #4]
}
    45a8:	e7b9      	b.n	451e <z_add_timeout+0x5e>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    45aa:	f7ff ff63 	bl	4474 <next_timeout>

			if (next_time == 0 ||
    45ae:	4603      	mov	r3, r0
    45b0:	b118      	cbz	r0, 45ba <z_add_timeout+0xfa>
			    _current_cpu->slice_ticks != next_time) {
    45b2:	4a08      	ldr	r2, [pc, #32]	; (45d4 <z_add_timeout+0x114>)
    45b4:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
    45b6:	4282      	cmp	r2, r0
    45b8:	d0b5      	beq.n	4526 <z_add_timeout+0x66>
				sys_clock_set_timeout(next_time, false);
    45ba:	2100      	movs	r1, #0
    45bc:	4618      	mov	r0, r3
    45be:	f7fe f897 	bl	26f0 <sys_clock_set_timeout>
    45c2:	e7b0      	b.n	4526 <z_add_timeout+0x66>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    45c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    45c8:	4770      	bx	lr
    45ca:	bf00      	nop
    45cc:	20000250 	.word	0x20000250
    45d0:	200000b4 	.word	0x200000b4
    45d4:	200007f8 	.word	0x200007f8

000045d8 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    45d8:	b570      	push	{r4, r5, r6, lr}
    45da:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    45dc:	f7ff fc7a 	bl	3ed4 <z_time_slice>
	__asm__ volatile(
    45e0:	f04f 0320 	mov.w	r3, #32
    45e4:	f3ef 8511 	mrs	r5, BASEPRI
    45e8:	f383 8812 	msr	BASEPRI_MAX, r3
    45ec:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    45f0:	4b28      	ldr	r3, [pc, #160]	; (4694 <sys_clock_announce+0xbc>)
    45f2:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    45f4:	e020      	b.n	4638 <sys_clock_announce+0x60>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    45f6:	4828      	ldr	r0, [pc, #160]	; (4698 <sys_clock_announce+0xc0>)
    45f8:	6801      	ldr	r1, [r0, #0]
    45fa:	6846      	ldr	r6, [r0, #4]
    45fc:	1889      	adds	r1, r1, r2
    45fe:	eb46 76e2 	adc.w	r6, r6, r2, asr #31
    4602:	6001      	str	r1, [r0, #0]
    4604:	6046      	str	r6, [r0, #4]
		announce_remaining -= dt;
    4606:	1a9b      	subs	r3, r3, r2
    4608:	4a22      	ldr	r2, [pc, #136]	; (4694 <sys_clock_announce+0xbc>)
    460a:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
    460c:	2200      	movs	r2, #0
    460e:	2300      	movs	r3, #0
    4610:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    4614:	4620      	mov	r0, r4
    4616:	f001 fa9c 	bl	5b52 <remove_timeout>
	__asm__ volatile(
    461a:	f385 8811 	msr	BASEPRI, r5
    461e:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    4622:	68a3      	ldr	r3, [r4, #8]
    4624:	4620      	mov	r0, r4
    4626:	4798      	blx	r3
	__asm__ volatile(
    4628:	f04f 0320 	mov.w	r3, #32
    462c:	f3ef 8511 	mrs	r5, BASEPRI
    4630:	f383 8812 	msr	BASEPRI_MAX, r3
    4634:	f3bf 8f6f 	isb	sy
	while (first() != NULL && first()->dticks <= announce_remaining) {
    4638:	f7ff fefa 	bl	4430 <first>
    463c:	4604      	mov	r4, r0
    463e:	b140      	cbz	r0, 4652 <sys_clock_announce+0x7a>
    4640:	6902      	ldr	r2, [r0, #16]
    4642:	6941      	ldr	r1, [r0, #20]
    4644:	4b13      	ldr	r3, [pc, #76]	; (4694 <sys_clock_announce+0xbc>)
    4646:	681b      	ldr	r3, [r3, #0]
    4648:	17d8      	asrs	r0, r3, #31
    464a:	4293      	cmp	r3, r2
    464c:	eb70 0101 	sbcs.w	r1, r0, r1
    4650:	dad1      	bge.n	45f6 <sys_clock_announce+0x1e>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
    4652:	b144      	cbz	r4, 4666 <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
    4654:	4b0f      	ldr	r3, [pc, #60]	; (4694 <sys_clock_announce+0xbc>)
    4656:	6819      	ldr	r1, [r3, #0]
    4658:	6923      	ldr	r3, [r4, #16]
    465a:	6962      	ldr	r2, [r4, #20]
    465c:	1a5b      	subs	r3, r3, r1
    465e:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
    4662:	6123      	str	r3, [r4, #16]
    4664:	6162      	str	r2, [r4, #20]
	}

	curr_tick += announce_remaining;
    4666:	4a0c      	ldr	r2, [pc, #48]	; (4698 <sys_clock_announce+0xc0>)
    4668:	4e0a      	ldr	r6, [pc, #40]	; (4694 <sys_clock_announce+0xbc>)
    466a:	6830      	ldr	r0, [r6, #0]
    466c:	6813      	ldr	r3, [r2, #0]
    466e:	6851      	ldr	r1, [r2, #4]
    4670:	181b      	adds	r3, r3, r0
    4672:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
    4676:	6013      	str	r3, [r2, #0]
    4678:	6051      	str	r1, [r2, #4]
	announce_remaining = 0;
    467a:	2400      	movs	r4, #0
    467c:	6034      	str	r4, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
    467e:	f7ff fef9 	bl	4474 <next_timeout>
    4682:	4621      	mov	r1, r4
    4684:	f7fe f834 	bl	26f0 <sys_clock_set_timeout>
	__asm__ volatile(
    4688:	f385 8811 	msr	BASEPRI, r5
    468c:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    4690:	bd70      	pop	{r4, r5, r6, pc}
    4692:	bf00      	nop
    4694:	20000830 	.word	0x20000830
    4698:	20000250 	.word	0x20000250

0000469c <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    469c:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
    469e:	2300      	movs	r3, #0
	__asm__ volatile(
    46a0:	f04f 0220 	mov.w	r2, #32
    46a4:	f3ef 8411 	mrs	r4, BASEPRI
    46a8:	f382 8812 	msr	BASEPRI_MAX, r2
    46ac:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
    46b0:	4618      	mov	r0, r3
    46b2:	4619      	mov	r1, r3
    46b4:	e00c      	b.n	46d0 <sys_clock_tick_get+0x34>
		t = curr_tick + sys_clock_elapsed();
    46b6:	f7fe f84d 	bl	2754 <sys_clock_elapsed>
    46ba:	4a07      	ldr	r2, [pc, #28]	; (46d8 <sys_clock_tick_get+0x3c>)
    46bc:	6813      	ldr	r3, [r2, #0]
    46be:	6851      	ldr	r1, [r2, #4]
    46c0:	18c0      	adds	r0, r0, r3
    46c2:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
    46c6:	f384 8811 	msr	BASEPRI, r4
    46ca:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    46ce:	2301      	movs	r3, #1
    46d0:	2b00      	cmp	r3, #0
    46d2:	d0f0      	beq.n	46b6 <sys_clock_tick_get+0x1a>
	}
	return t;
}
    46d4:	bd10      	pop	{r4, pc}
    46d6:	bf00      	nop
    46d8:	20000250 	.word	0x20000250

000046dc <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
    46dc:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    46de:	4a03      	ldr	r2, [pc, #12]	; (46ec <boot_banner+0x10>)
    46e0:	4903      	ldr	r1, [pc, #12]	; (46f0 <boot_banner+0x14>)
    46e2:	4804      	ldr	r0, [pc, #16]	; (46f4 <boot_banner+0x18>)
    46e4:	f000 f85a 	bl	479c <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
    46e8:	bd08      	pop	{r3, pc}
    46ea:	bf00      	nop
    46ec:	00005f80 	.word	0x00005f80
    46f0:	00006210 	.word	0x00006210
    46f4:	00006220 	.word	0x00006220

000046f8 <gpio_pin_configure_dt>:
{
    46f8:	b510      	push	{r4, lr}
    46fa:	4602      	mov	r2, r0
	return gpio_pin_configure(spec->port,
    46fc:	6800      	ldr	r0, [r0, #0]
    46fe:	f892 c004 	ldrb.w	ip, [r2, #4]
				  spec->dt_flags | extra_flags);
    4702:	88d3      	ldrh	r3, [r2, #6]
	return gpio_pin_configure(spec->port,
    4704:	430b      	orrs	r3, r1
	const struct gpio_driver_api *api =
    4706:	6884      	ldr	r4, [r0, #8]
	struct gpio_driver_data *data =
    4708:	6901      	ldr	r1, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    470a:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    470e:	d007      	beq.n	4720 <gpio_pin_configure_dt+0x28>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
    4710:	f413 2f40 	tst.w	r3, #786432	; 0xc0000
    4714:	d004      	beq.n	4720 <gpio_pin_configure_dt+0x28>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    4716:	f013 0f01 	tst.w	r3, #1
    471a:	d001      	beq.n	4720 <gpio_pin_configure_dt+0x28>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    471c:	f483 2340 	eor.w	r3, r3, #786432	; 0xc0000
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    4720:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    4724:	f013 0f01 	tst.w	r3, #1
    4728:	d00a      	beq.n	4740 <gpio_pin_configure_dt+0x48>
		data->invert |= (gpio_port_pins_t)BIT(pin);
    472a:	2301      	movs	r3, #1
    472c:	fa03 fe0c 	lsl.w	lr, r3, ip
    4730:	680b      	ldr	r3, [r1, #0]
    4732:	ea43 030e 	orr.w	r3, r3, lr
    4736:	600b      	str	r3, [r1, #0]
	return api->pin_configure(port, pin, flags);
    4738:	6823      	ldr	r3, [r4, #0]
    473a:	4661      	mov	r1, ip
    473c:	4798      	blx	r3
}
    473e:	bd10      	pop	{r4, pc}
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    4740:	2301      	movs	r3, #1
    4742:	fa03 fe0c 	lsl.w	lr, r3, ip
    4746:	680b      	ldr	r3, [r1, #0]
    4748:	ea23 030e 	bic.w	r3, r3, lr
    474c:	600b      	str	r3, [r1, #0]
    474e:	e7f3      	b.n	4738 <gpio_pin_configure_dt+0x40>

00004750 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    4750:	4602      	mov	r2, r0
    4752:	b158      	cbz	r0, 476c <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4754:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    4756:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    475a:	2b01      	cmp	r3, #1
    475c:	d003      	beq.n	4766 <sys_notify_validate+0x16>
    475e:	2b03      	cmp	r3, #3
    4760:	d107      	bne.n	4772 <sys_notify_validate+0x22>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    4762:	6803      	ldr	r3, [r0, #0]
    4764:	b143      	cbz	r3, 4778 <sys_notify_validate+0x28>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    4766:	2000      	movs	r0, #0
    4768:	6090      	str	r0, [r2, #8]
    476a:	4770      	bx	lr
		return -EINVAL;
    476c:	f06f 0015 	mvn.w	r0, #21
    4770:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
    4772:	f06f 0015 	mvn.w	r0, #21
    4776:	4770      	bx	lr
			rv = -EINVAL;
    4778:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    477c:	4770      	bx	lr

0000477e <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    477e:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4780:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    4782:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    4786:	6081      	str	r1, [r0, #8]
	switch (method) {
    4788:	2a03      	cmp	r2, #3
    478a:	d103      	bne.n	4794 <sys_notify_finalize+0x16>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    478c:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    478e:	2200      	movs	r2, #0
    4790:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    4792:	4770      	bx	lr
	sys_notify_generic_callback rv = NULL;
    4794:	2000      	movs	r0, #0
    4796:	e7fa      	b.n	478e <sys_notify_finalize+0x10>

00004798 <arch_printk_char_out>:
}
    4798:	2000      	movs	r0, #0
    479a:	4770      	bx	lr

0000479c <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    479c:	b40f      	push	{r0, r1, r2, r3}
    479e:	b500      	push	{lr}
    47a0:	b083      	sub	sp, #12
    47a2:	a904      	add	r1, sp, #16
    47a4:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    47a8:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    47aa:	f7fb ff01 	bl	5b0 <vprintk>

	va_end(ap);
}
    47ae:	b003      	add	sp, #12
    47b0:	f85d eb04 	ldr.w	lr, [sp], #4
    47b4:	b004      	add	sp, #16
    47b6:	4770      	bx	lr

000047b8 <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
    47b8:	f001 0307 	and.w	r3, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    47bc:	8b01      	ldrh	r1, [r0, #24]
    47be:	f021 0107 	bic.w	r1, r1, #7
    47c2:	4319      	orrs	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    47c4:	8301      	strh	r1, [r0, #24]
}
    47c6:	4770      	bx	lr

000047c8 <notify_monitors>:
{
    47c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    47cc:	4606      	mov	r6, r0
    47ce:	460f      	mov	r7, r1
    47d0:	4690      	mov	r8, r2
	return list->head;
    47d2:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    47d4:	b119      	cbz	r1, 47de <notify_monitors+0x16>
    47d6:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    47d8:	b131      	cbz	r1, 47e8 <notify_monitors+0x20>
	return node->next;
    47da:	680c      	ldr	r4, [r1, #0]
    47dc:	e004      	b.n	47e8 <notify_monitors+0x20>
    47de:	460c      	mov	r4, r1
    47e0:	e002      	b.n	47e8 <notify_monitors+0x20>
    47e2:	4623      	mov	r3, r4
    47e4:	4621      	mov	r1, r4
    47e6:	461c      	mov	r4, r3
    47e8:	b159      	cbz	r1, 4802 <notify_monitors+0x3a>
		mon->callback(mgr, mon, state, res);
    47ea:	684d      	ldr	r5, [r1, #4]
    47ec:	4643      	mov	r3, r8
    47ee:	463a      	mov	r2, r7
    47f0:	4630      	mov	r0, r6
    47f2:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    47f4:	2c00      	cmp	r4, #0
    47f6:	d0f4      	beq.n	47e2 <notify_monitors+0x1a>
    47f8:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    47fa:	2c00      	cmp	r4, #0
    47fc:	d0f2      	beq.n	47e4 <notify_monitors+0x1c>
	return node->next;
    47fe:	6823      	ldr	r3, [r4, #0]
    4800:	e7f0      	b.n	47e4 <notify_monitors+0x1c>
}
    4802:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004806 <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    4806:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    4808:	f013 0307 	ands.w	r3, r3, #7
    480c:	d103      	bne.n	4816 <process_recheck+0x10>
	return list->head;
    480e:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
    4810:	b10a      	cbz	r2, 4816 <process_recheck+0x10>
		evt = EVT_START;
    4812:	2003      	movs	r0, #3
    4814:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    4816:	2b02      	cmp	r3, #2
    4818:	d003      	beq.n	4822 <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
    481a:	2b01      	cmp	r3, #1
    481c:	d006      	beq.n	482c <process_recheck+0x26>
	int evt = EVT_NOP;
    481e:	2000      	movs	r0, #0
    4820:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
    4822:	8b42      	ldrh	r2, [r0, #26]
    4824:	2a00      	cmp	r2, #0
    4826:	d1f8      	bne.n	481a <process_recheck+0x14>
		evt = EVT_STOP;
    4828:	2004      	movs	r0, #4
    482a:	4770      	bx	lr
    482c:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
    482e:	b10b      	cbz	r3, 4834 <process_recheck+0x2e>
		evt = EVT_RESET;
    4830:	2005      	movs	r0, #5
}
    4832:	4770      	bx	lr
	int evt = EVT_NOP;
    4834:	2000      	movs	r0, #0
    4836:	4770      	bx	lr

00004838 <process_complete>:
{
    4838:	b510      	push	{r4, lr}
    483a:	4604      	mov	r4, r0
    483c:	468c      	mov	ip, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    483e:	8b03      	ldrh	r3, [r0, #24]
	if (res < 0) {
    4840:	2a00      	cmp	r2, #0
    4842:	db07      	blt.n	4854 <process_complete+0x1c>
    4844:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    4848:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    484a:	2a01      	cmp	r2, #1
    484c:	d90e      	bls.n	486c <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
    484e:	2b04      	cmp	r3, #4
    4850:	d033      	beq.n	48ba <process_complete+0x82>
}
    4852:	bd10      	pop	{r4, pc}
		*clients = mgr->clients;
    4854:	e9d0 0100 	ldrd	r0, r1, [r0]
    4858:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
    485c:	2300      	movs	r3, #0
    485e:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
    4860:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
    4862:	2101      	movs	r1, #1
    4864:	4620      	mov	r0, r4
    4866:	f7ff ffa7 	bl	47b8 <set_state>
    486a:	e7f2      	b.n	4852 <process_complete+0x1a>
		*clients = mgr->clients;
    486c:	e9d0 0100 	ldrd	r0, r1, [r0]
    4870:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
    4874:	2200      	movs	r2, #0
    4876:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
    4878:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
    487a:	2b06      	cmp	r3, #6
    487c:	d118      	bne.n	48b0 <process_complete+0x78>
	return list->head;
    487e:	f8dc 3000 	ldr.w	r3, [ip]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    4882:	b13b      	cbz	r3, 4894 <process_complete+0x5c>
				mgr->refs += 1U;
    4884:	8b62      	ldrh	r2, [r4, #26]
    4886:	3201      	adds	r2, #1
    4888:	8362      	strh	r2, [r4, #26]
Z_GENLIST_PEEK_NEXT(slist, snode)
    488a:	2b00      	cmp	r3, #0
    488c:	d0f9      	beq.n	4882 <process_complete+0x4a>
	return node->next;
    488e:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    4890:	2b00      	cmp	r3, #0
    4892:	d1f6      	bne.n	4882 <process_complete+0x4a>
			set_state(mgr, ONOFF_STATE_ON);
    4894:	2102      	movs	r1, #2
    4896:	4620      	mov	r0, r4
    4898:	f7ff ff8e 	bl	47b8 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    489c:	4620      	mov	r0, r4
    489e:	f7ff ffb2 	bl	4806 <process_recheck>
    48a2:	2800      	cmp	r0, #0
    48a4:	d0d5      	beq.n	4852 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    48a6:	8b23      	ldrh	r3, [r4, #24]
    48a8:	f043 0320 	orr.w	r3, r3, #32
    48ac:	8323      	strh	r3, [r4, #24]
    48ae:	e7d0      	b.n	4852 <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
    48b0:	2100      	movs	r1, #0
    48b2:	4620      	mov	r0, r4
    48b4:	f7ff ff80 	bl	47b8 <set_state>
    48b8:	e7f0      	b.n	489c <process_complete+0x64>
		set_state(mgr, ONOFF_STATE_OFF);
    48ba:	2100      	movs	r1, #0
    48bc:	f7ff ff7c 	bl	47b8 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    48c0:	4620      	mov	r0, r4
    48c2:	f7ff ffa0 	bl	4806 <process_recheck>
    48c6:	2800      	cmp	r0, #0
    48c8:	d0c3      	beq.n	4852 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    48ca:	8b23      	ldrh	r3, [r4, #24]
    48cc:	f043 0320 	orr.w	r3, r3, #32
    48d0:	8323      	strh	r3, [r4, #24]
}
    48d2:	e7be      	b.n	4852 <process_complete+0x1a>

000048d4 <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
    48d4:	b158      	cbz	r0, 48ee <validate_args+0x1a>
{
    48d6:	b510      	push	{r4, lr}
    48d8:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    48da:	b159      	cbz	r1, 48f4 <validate_args+0x20>
	int rv = sys_notify_validate(&cli->notify);
    48dc:	1d08      	adds	r0, r1, #4
    48de:	f7ff ff37 	bl	4750 <sys_notify_validate>
	if ((rv == 0)
    48e2:	b918      	cbnz	r0, 48ec <validate_args+0x18>
	    && ((cli->notify.flags
    48e4:	68a3      	ldr	r3, [r4, #8]
    48e6:	f033 0303 	bics.w	r3, r3, #3
    48ea:	d106      	bne.n	48fa <validate_args+0x26>
}
    48ec:	bd10      	pop	{r4, pc}
		return -EINVAL;
    48ee:	f06f 0015 	mvn.w	r0, #21
}
    48f2:	4770      	bx	lr
		return -EINVAL;
    48f4:	f06f 0015 	mvn.w	r0, #21
    48f8:	e7f8      	b.n	48ec <validate_args+0x18>
		rv = -EINVAL;
    48fa:	f06f 0015 	mvn.w	r0, #21
    48fe:	e7f5      	b.n	48ec <validate_args+0x18>

00004900 <notify_one>:
{
    4900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4904:	4607      	mov	r7, r0
    4906:	460c      	mov	r4, r1
    4908:	4616      	mov	r6, r2
    490a:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    490c:	4619      	mov	r1, r3
    490e:	1d20      	adds	r0, r4, #4
    4910:	f7ff ff35 	bl	477e <sys_notify_finalize>
	if (cb) {
    4914:	b128      	cbz	r0, 4922 <notify_one+0x22>
    4916:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
    4918:	462b      	mov	r3, r5
    491a:	4632      	mov	r2, r6
    491c:	4621      	mov	r1, r4
    491e:	4638      	mov	r0, r7
    4920:	47c0      	blx	r8
}
    4922:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004926 <notify_all>:
{
    4926:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    492a:	4680      	mov	r8, r0
    492c:	460c      	mov	r4, r1
    492e:	4617      	mov	r7, r2
    4930:	461e      	mov	r6, r3
	while (!sys_slist_is_empty(list)) {
    4932:	e004      	b.n	493e <notify_all+0x18>
		notify_one(mgr, cli, state, res);
    4934:	4633      	mov	r3, r6
    4936:	463a      	mov	r2, r7
    4938:	4640      	mov	r0, r8
    493a:	f7ff ffe1 	bl	4900 <notify_one>
	return list->head;
    493e:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
    4940:	b131      	cbz	r1, 4950 <notify_all+0x2a>
	return node->next;
    4942:	680d      	ldr	r5, [r1, #0]
	list->head = node;
    4944:	6025      	str	r5, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    4946:	6863      	ldr	r3, [r4, #4]
    4948:	428b      	cmp	r3, r1
    494a:	d1f3      	bne.n	4934 <notify_all+0xe>
	list->tail = node;
    494c:	6065      	str	r5, [r4, #4]
}
    494e:	e7f1      	b.n	4934 <notify_all+0xe>
}
    4950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004954 <transition_complete>:
{
    4954:	b508      	push	{r3, lr}
	__asm__ volatile(
    4956:	f04f 0c20 	mov.w	ip, #32
    495a:	f3ef 8211 	mrs	r2, BASEPRI
    495e:	f38c 8812 	msr	BASEPRI_MAX, ip
    4962:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    4966:	6141      	str	r1, [r0, #20]
	process_event(mgr, EVT_COMPLETE, key);
    4968:	2101      	movs	r1, #1
    496a:	f7fb fe31 	bl	5d0 <process_event>
}
    496e:	bd08      	pop	{r3, pc}

00004970 <onoff_manager_init>:
	if ((mgr == NULL)
    4970:	4603      	mov	r3, r0
    4972:	b170      	cbz	r0, 4992 <onoff_manager_init+0x22>
	    || (transitions == NULL)
    4974:	b181      	cbz	r1, 4998 <onoff_manager_init+0x28>
	    || (transitions->start == NULL)
    4976:	680a      	ldr	r2, [r1, #0]
    4978:	b18a      	cbz	r2, 499e <onoff_manager_init+0x2e>
	    || (transitions->stop == NULL)) {
    497a:	684a      	ldr	r2, [r1, #4]
    497c:	b192      	cbz	r2, 49a4 <onoff_manager_init+0x34>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    497e:	2000      	movs	r0, #0
    4980:	6018      	str	r0, [r3, #0]
    4982:	6058      	str	r0, [r3, #4]
    4984:	6098      	str	r0, [r3, #8]
    4986:	60d8      	str	r0, [r3, #12]
    4988:	6118      	str	r0, [r3, #16]
    498a:	6158      	str	r0, [r3, #20]
    498c:	6198      	str	r0, [r3, #24]
    498e:	6119      	str	r1, [r3, #16]
	return 0;
    4990:	4770      	bx	lr
		return -EINVAL;
    4992:	f06f 0015 	mvn.w	r0, #21
    4996:	4770      	bx	lr
    4998:	f06f 0015 	mvn.w	r0, #21
    499c:	4770      	bx	lr
    499e:	f06f 0015 	mvn.w	r0, #21
    49a2:	4770      	bx	lr
    49a4:	f06f 0015 	mvn.w	r0, #21
}
    49a8:	4770      	bx	lr

000049aa <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    49aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    49ac:	4604      	mov	r4, r0
    49ae:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    49b0:	f7ff ff90 	bl	48d4 <validate_args>

	if (rv < 0) {
    49b4:	1e06      	subs	r6, r0, #0
    49b6:	db37      	blt.n	4a28 <onoff_request+0x7e>
    49b8:	f04f 0320 	mov.w	r3, #32
    49bc:	f3ef 8211 	mrs	r2, BASEPRI
    49c0:	f383 8812 	msr	BASEPRI_MAX, r3
    49c4:	f3bf 8f6f 	isb	sy
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    49c8:	8b25      	ldrh	r5, [r4, #24]
    49ca:	f005 0507 	and.w	r5, r5, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    49ce:	8b63      	ldrh	r3, [r4, #26]
    49d0:	f64f 71ff 	movw	r1, #65535	; 0xffff
    49d4:	428b      	cmp	r3, r1
    49d6:	d02f      	beq.n	4a38 <onoff_request+0x8e>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
    49d8:	462e      	mov	r6, r5
	if (state == ONOFF_STATE_ON) {
    49da:	2d02      	cmp	r5, #2
    49dc:	d00c      	beq.n	49f8 <onoff_request+0x4e>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
    49de:	b18d      	cbz	r5, 4a04 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_OFF)
    49e0:	2d04      	cmp	r5, #4
    49e2:	d00f      	beq.n	4a04 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_ON)) {
    49e4:	2d06      	cmp	r5, #6
    49e6:	d00d      	beq.n	4a04 <onoff_request+0x5a>
		/* Start if OFF, queue client */
		start = (state == ONOFF_STATE_OFF);
		add_client = true;
	} else if (state == ONOFF_STATE_RESETTING) {
    49e8:	2d05      	cmp	r5, #5
    49ea:	d01f      	beq.n	4a2c <onoff_request+0x82>
		rv = -ENOTSUP;
	} else {
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
    49ec:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
    49f0:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    49f2:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    49f4:	4608      	mov	r0, r1
    49f6:	e00a      	b.n	4a0e <onoff_request+0x64>
		mgr->refs += 1U;
    49f8:	3301      	adds	r3, #1
    49fa:	8363      	strh	r3, [r4, #26]
		notify = true;
    49fc:	2101      	movs	r1, #1
	bool start = false;             /* trigger a start transition */
    49fe:	2300      	movs	r3, #0
	bool add_client = false;        /* add client to pending list */
    4a00:	4618      	mov	r0, r3
    4a02:	e004      	b.n	4a0e <onoff_request+0x64>
		start = (state == ONOFF_STATE_OFF);
    4a04:	fab5 f385 	clz	r3, r5
    4a08:	095b      	lsrs	r3, r3, #5
	bool notify = false;            /* do client notification */
    4a0a:	2100      	movs	r1, #0
		add_client = true;
    4a0c:	2001      	movs	r0, #1
	}

out:
	if (add_client) {
    4a0e:	b128      	cbz	r0, 4a1c <onoff_request+0x72>
	parent->next = child;
    4a10:	2000      	movs	r0, #0
    4a12:	6038      	str	r0, [r7, #0]
	return list->tail;
    4a14:	6860      	ldr	r0, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
    4a16:	b1a8      	cbz	r0, 4a44 <onoff_request+0x9a>
	parent->next = child;
    4a18:	6007      	str	r7, [r0, #0]
	list->tail = node;
    4a1a:	6067      	str	r7, [r4, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    4a1c:	b9ab      	cbnz	r3, 4a4a <onoff_request+0xa0>
	__asm__ volatile(
    4a1e:	f382 8811 	msr	BASEPRI, r2
    4a22:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    4a26:	b9a9      	cbnz	r1, 4a54 <onoff_request+0xaa>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    4a28:	4630      	mov	r0, r6
    4a2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rv = -ENOTSUP;
    4a2c:	f06f 0685 	mvn.w	r6, #133	; 0x85
	bool notify = false;            /* do client notification */
    4a30:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    4a32:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    4a34:	4608      	mov	r0, r1
    4a36:	e7ea      	b.n	4a0e <onoff_request+0x64>
		rv = -EAGAIN;
    4a38:	f06f 060a 	mvn.w	r6, #10
	bool notify = false;            /* do client notification */
    4a3c:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    4a3e:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    4a40:	4608      	mov	r0, r1
    4a42:	e7e4      	b.n	4a0e <onoff_request+0x64>
    4a44:	6067      	str	r7, [r4, #4]
	list->head = node;
    4a46:	6027      	str	r7, [r4, #0]
}
    4a48:	e7e8      	b.n	4a1c <onoff_request+0x72>
		process_event(mgr, EVT_RECHECK, key);
    4a4a:	2102      	movs	r1, #2
    4a4c:	4620      	mov	r0, r4
    4a4e:	f7fb fdbf 	bl	5d0 <process_event>
    4a52:	e7e9      	b.n	4a28 <onoff_request+0x7e>
			notify_one(mgr, cli, state, 0);
    4a54:	2300      	movs	r3, #0
    4a56:	462a      	mov	r2, r5
    4a58:	4639      	mov	r1, r7
    4a5a:	4620      	mov	r0, r4
    4a5c:	f7ff ff50 	bl	4900 <notify_one>
    4a60:	e7e2      	b.n	4a28 <onoff_request+0x7e>

00004a62 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    4a62:	b508      	push	{r3, lr}
    4a64:	4604      	mov	r4, r0
    4a66:	4608      	mov	r0, r1
    4a68:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    4a6a:	461a      	mov	r2, r3
    4a6c:	47a0      	blx	r4
	return z_impl_z_current_get();
    4a6e:	f7ff fc97 	bl	43a0 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    4a72:	f7fc ff4b 	bl	190c <z_impl_k_thread_abort>

00004a76 <extract_decimal>:
{
    4a76:	4684      	mov	ip, r0
	const char *sp = *str;
    4a78:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    4a7a:	2000      	movs	r0, #0
	while (isdigit((int)(unsigned char)*sp)) {
    4a7c:	e005      	b.n	4a8a <extract_decimal+0x14>
		val = 10U * val + *sp++ - '0';
    4a7e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    4a82:	3201      	adds	r2, #1
    4a84:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    4a88:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    4a8a:	7813      	ldrb	r3, [r2, #0]
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    4a8c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
    4a90:	2909      	cmp	r1, #9
    4a92:	d9f4      	bls.n	4a7e <extract_decimal+0x8>
	*str = sp;
    4a94:	f8cc 2000 	str.w	r2, [ip]
}
    4a98:	4770      	bx	lr

00004a9a <encode_uint>:
{
    4a9a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4a9e:	b083      	sub	sp, #12
    4aa0:	4604      	mov	r4, r0
    4aa2:	460d      	mov	r5, r1
    4aa4:	9201      	str	r2, [sp, #4]
    4aa6:	469a      	mov	sl, r3
    4aa8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
    4aaa:	78d3      	ldrb	r3, [r2, #3]
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    4aac:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    4ab0:	2b6f      	cmp	r3, #111	; 0x6f
    4ab2:	d00f      	beq.n	4ad4 <encode_uint+0x3a>
    4ab4:	d906      	bls.n	4ac4 <encode_uint+0x2a>
    4ab6:	2b70      	cmp	r3, #112	; 0x70
    4ab8:	d00f      	beq.n	4ada <encode_uint+0x40>
    4aba:	2b78      	cmp	r3, #120	; 0x78
    4abc:	d110      	bne.n	4ae0 <encode_uint+0x46>
		return 16;
    4abe:	f04f 0910 	mov.w	r9, #16
    4ac2:	e026      	b.n	4b12 <encode_uint+0x78>
	switch (specifier) {
    4ac4:	2b58      	cmp	r3, #88	; 0x58
    4ac6:	d002      	beq.n	4ace <encode_uint+0x34>
    4ac8:	f04f 090a 	mov.w	r9, #10
    4acc:	e021      	b.n	4b12 <encode_uint+0x78>
		return 16;
    4ace:	f04f 0910 	mov.w	r9, #16
    4ad2:	e01e      	b.n	4b12 <encode_uint+0x78>
		return 8;
    4ad4:	f04f 0908 	mov.w	r9, #8
    4ad8:	e01b      	b.n	4b12 <encode_uint+0x78>
		return 16;
    4ada:	f04f 0910 	mov.w	r9, #16
    4ade:	e018      	b.n	4b12 <encode_uint+0x78>
	switch (specifier) {
    4ae0:	f04f 090a 	mov.w	r9, #10
	char *bp = bps + (bpe - bps);
    4ae4:	e015      	b.n	4b12 <encode_uint+0x78>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4ae6:	f1bb 0f19 	cmp.w	fp, #25
    4aea:	d821      	bhi.n	4b30 <encode_uint+0x96>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    4aec:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4aee:	3237      	adds	r2, #55	; 0x37
    4af0:	b2d2      	uxtb	r2, r2
    4af2:	f806 2d01 	strb.w	r2, [r6, #-1]!
		value /= radix;
    4af6:	463a      	mov	r2, r7
    4af8:	4643      	mov	r3, r8
    4afa:	4620      	mov	r0, r4
    4afc:	4629      	mov	r1, r5
    4afe:	f7fb faff 	bl	100 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    4b02:	42bc      	cmp	r4, r7
    4b04:	f175 0300 	sbcs.w	r3, r5, #0
    4b08:	d316      	bcc.n	4b38 <encode_uint+0x9e>
    4b0a:	4556      	cmp	r6, sl
    4b0c:	d914      	bls.n	4b38 <encode_uint+0x9e>
		value /= radix;
    4b0e:	4604      	mov	r4, r0
    4b10:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
    4b12:	f04f 0800 	mov.w	r8, #0
    4b16:	464f      	mov	r7, r9
    4b18:	464a      	mov	r2, r9
    4b1a:	4643      	mov	r3, r8
    4b1c:	4620      	mov	r0, r4
    4b1e:	4629      	mov	r1, r5
    4b20:	f7fb faee 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4b24:	2a09      	cmp	r2, #9
    4b26:	d8de      	bhi.n	4ae6 <encode_uint+0x4c>
    4b28:	b2d2      	uxtb	r2, r2
    4b2a:	3230      	adds	r2, #48	; 0x30
    4b2c:	b2d2      	uxtb	r2, r2
    4b2e:	e7e0      	b.n	4af2 <encode_uint+0x58>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    4b30:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4b32:	3257      	adds	r2, #87	; 0x57
    4b34:	b2d2      	uxtb	r2, r2
    4b36:	e7dc      	b.n	4af2 <encode_uint+0x58>
	if (conv->flag_hash) {
    4b38:	9b01      	ldr	r3, [sp, #4]
    4b3a:	781b      	ldrb	r3, [r3, #0]
    4b3c:	f013 0f20 	tst.w	r3, #32
    4b40:	d005      	beq.n	4b4e <encode_uint+0xb4>
		if (radix == 8) {
    4b42:	f1b9 0f08 	cmp.w	r9, #8
    4b46:	d006      	beq.n	4b56 <encode_uint+0xbc>
		} else if (radix == 16) {
    4b48:	f1b9 0f10 	cmp.w	r9, #16
    4b4c:	d009      	beq.n	4b62 <encode_uint+0xc8>
}
    4b4e:	4630      	mov	r0, r6
    4b50:	b003      	add	sp, #12
    4b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    4b56:	9a01      	ldr	r2, [sp, #4]
    4b58:	7893      	ldrb	r3, [r2, #2]
    4b5a:	f043 0308 	orr.w	r3, r3, #8
    4b5e:	7093      	strb	r3, [r2, #2]
    4b60:	e7f5      	b.n	4b4e <encode_uint+0xb4>
			conv->altform_0c = true;
    4b62:	9a01      	ldr	r2, [sp, #4]
    4b64:	7893      	ldrb	r3, [r2, #2]
    4b66:	f043 0310 	orr.w	r3, r3, #16
    4b6a:	7093      	strb	r3, [r2, #2]
    4b6c:	e7ef      	b.n	4b4e <encode_uint+0xb4>

00004b6e <outs>:
{
    4b6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4b72:	4607      	mov	r7, r0
    4b74:	460e      	mov	r6, r1
    4b76:	4614      	mov	r4, r2
    4b78:	4698      	mov	r8, r3
	size_t count = 0;
    4b7a:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    4b7c:	e006      	b.n	4b8c <outs+0x1e>
		int rc = out((int)*sp++, ctx);
    4b7e:	4631      	mov	r1, r6
    4b80:	f814 0b01 	ldrb.w	r0, [r4], #1
    4b84:	47b8      	blx	r7
		if (rc < 0) {
    4b86:	2800      	cmp	r0, #0
    4b88:	db09      	blt.n	4b9e <outs+0x30>
		++count;
    4b8a:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    4b8c:	4544      	cmp	r4, r8
    4b8e:	d3f6      	bcc.n	4b7e <outs+0x10>
    4b90:	f1b8 0f00 	cmp.w	r8, #0
    4b94:	d102      	bne.n	4b9c <outs+0x2e>
    4b96:	7823      	ldrb	r3, [r4, #0]
    4b98:	2b00      	cmp	r3, #0
    4b9a:	d1f0      	bne.n	4b7e <outs+0x10>
	return (int)count;
    4b9c:	4628      	mov	r0, r5
}
    4b9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004ba2 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
    4ba2:	4770      	bx	lr

00004ba4 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    4ba4:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    4ba6:	f000 fe84 	bl	58b2 <z_fatal_error>
}
    4baa:	bd08      	pop	{r3, pc}

00004bac <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    4bac:	b508      	push	{r3, lr}
    4bae:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    4bb0:	6800      	ldr	r0, [r0, #0]
    4bb2:	f7ff fff7 	bl	4ba4 <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
    4bb6:	bd08      	pop	{r3, pc}

00004bb8 <z_irq_spurious>:
 * Installed in all _sw_isr_table slots at boot time. Throws an error if
 * called.
 *
 */
void z_irq_spurious(const void *unused)
{
    4bb8:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    4bba:	2100      	movs	r1, #0
    4bbc:	2001      	movs	r0, #1
    4bbe:	f7ff fff1 	bl	4ba4 <z_arm_fatal_error>
}
    4bc2:	bd08      	pop	{r3, pc}

00004bc4 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    4bc4:	b508      	push	{r3, lr}
	handler();
    4bc6:	f7fc fbf3 	bl	13b0 <z_SysNmiOnReset>
	z_arm_int_exit();
    4bca:	f7fc fce9 	bl	15a0 <z_arm_exc_exit>
}
    4bce:	bd08      	pop	{r3, pc}

00004bd0 <memory_fault_recoverable>:
}
    4bd0:	2000      	movs	r0, #0
    4bd2:	4770      	bx	lr

00004bd4 <debug_monitor>:
	*recoverable = false;
    4bd4:	2300      	movs	r3, #0
    4bd6:	700b      	strb	r3, [r1, #0]
}
    4bd8:	4770      	bx	lr

00004bda <fault_handle>:
{
    4bda:	b508      	push	{r3, lr}
	*recoverable = false;
    4bdc:	2300      	movs	r3, #0
    4bde:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    4be0:	1ecb      	subs	r3, r1, #3
    4be2:	2b09      	cmp	r3, #9
    4be4:	d81a      	bhi.n	4c1c <fault_handle+0x42>
    4be6:	e8df f003 	tbb	[pc, r3]
    4bea:	0905      	.short	0x0905
    4bec:	1919110d 	.word	0x1919110d
    4bf0:	14191919 	.word	0x14191919
		reason = hard_fault(esf, recoverable);
    4bf4:	4611      	mov	r1, r2
    4bf6:	f7fc fd6d 	bl	16d4 <hard_fault>
		break;
    4bfa:	e010      	b.n	4c1e <fault_handle+0x44>
		reason = mem_manage_fault(esf, 0, recoverable);
    4bfc:	2100      	movs	r1, #0
    4bfe:	f7fc fd19 	bl	1634 <mem_manage_fault>
		break;
    4c02:	e00c      	b.n	4c1e <fault_handle+0x44>
		reason = bus_fault(esf, 0, recoverable);
    4c04:	2100      	movs	r1, #0
    4c06:	f7fc fcd9 	bl	15bc <bus_fault>
		break;
    4c0a:	e008      	b.n	4c1e <fault_handle+0x44>
		reason = usage_fault(esf);
    4c0c:	f7fc fd00 	bl	1610 <usage_fault>
		break;
    4c10:	e005      	b.n	4c1e <fault_handle+0x44>
		debug_monitor(esf, recoverable);
    4c12:	4611      	mov	r1, r2
    4c14:	f7ff ffde 	bl	4bd4 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    4c18:	2000      	movs	r0, #0
		break;
    4c1a:	e000      	b.n	4c1e <fault_handle+0x44>
	switch (fault) {
    4c1c:	2000      	movs	r0, #0
}
    4c1e:	bd08      	pop	{r3, pc}

00004c20 <mpu_partition_is_valid>:
		((part->size & (part->size - 1U)) == 0U)
    4c20:	6843      	ldr	r3, [r0, #4]
    4c22:	1e5a      	subs	r2, r3, #1
		&&
    4c24:	4213      	tst	r3, r2
    4c26:	d106      	bne.n	4c36 <mpu_partition_is_valid+0x16>
		&&
    4c28:	2b1f      	cmp	r3, #31
    4c2a:	d906      	bls.n	4c3a <mpu_partition_is_valid+0x1a>
		((part->start & (part->size - 1U)) == 0U);
    4c2c:	6803      	ldr	r3, [r0, #0]
		&&
    4c2e:	421a      	tst	r2, r3
    4c30:	d005      	beq.n	4c3e <mpu_partition_is_valid+0x1e>
    4c32:	2000      	movs	r0, #0
    4c34:	4770      	bx	lr
    4c36:	2000      	movs	r0, #0
    4c38:	4770      	bx	lr
    4c3a:	2000      	movs	r0, #0
    4c3c:	4770      	bx	lr
    4c3e:	2001      	movs	r0, #1
}
    4c40:	4770      	bx	lr

00004c42 <region_allocate_and_init>:
	if (index > (get_num_regions() - 1U)) {
    4c42:	2807      	cmp	r0, #7
    4c44:	d805      	bhi.n	4c52 <region_allocate_and_init+0x10>
{
    4c46:	b510      	push	{r4, lr}
    4c48:	4604      	mov	r4, r0
	region_init(index, region_conf);
    4c4a:	f7fc fe99 	bl	1980 <region_init>
	return index;
    4c4e:	4620      	mov	r0, r4
}
    4c50:	bd10      	pop	{r4, pc}
		return -EINVAL;
    4c52:	f06f 0015 	mvn.w	r0, #21
}
    4c56:	4770      	bx	lr

00004c58 <mpu_configure_region>:
{
    4c58:	b500      	push	{lr}
    4c5a:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
    4c5c:	680b      	ldr	r3, [r1, #0]
    4c5e:	9301      	str	r3, [sp, #4]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    4c60:	684b      	ldr	r3, [r1, #4]
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    4c62:	688a      	ldr	r2, [r1, #8]
	if (size <= 32U) {
    4c64:	2b20      	cmp	r3, #32
    4c66:	d912      	bls.n	4c8e <mpu_configure_region+0x36>
	if (size > (1UL << 31)) {
    4c68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    4c6c:	d811      	bhi.n	4c92 <mpu_configure_region+0x3a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    4c6e:	3b01      	subs	r3, #1
    4c70:	fab3 f383 	clz	r3, r3
    4c74:	f1c3 031f 	rsb	r3, r3, #31
    4c78:	005b      	lsls	r3, r3, #1
    4c7a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    4c7e:	4313      	orrs	r3, r2
    4c80:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    4c82:	a901      	add	r1, sp, #4
    4c84:	f7ff ffdd 	bl	4c42 <region_allocate_and_init>
}
    4c88:	b005      	add	sp, #20
    4c8a:	f85d fb04 	ldr.w	pc, [sp], #4
		return REGION_32B;
    4c8e:	2308      	movs	r3, #8
    4c90:	e7f5      	b.n	4c7e <mpu_configure_region+0x26>
		return REGION_4G;
    4c92:	233e      	movs	r3, #62	; 0x3e
    4c94:	e7f3      	b.n	4c7e <mpu_configure_region+0x26>

00004c96 <mpu_configure_regions>:
{
    4c96:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4c9a:	4680      	mov	r8, r0
    4c9c:	460f      	mov	r7, r1
    4c9e:	4699      	mov	r9, r3
	int reg_index = start_reg_index;
    4ca0:	4616      	mov	r6, r2
	for (i = 0; i < regions_num; i++) {
    4ca2:	2500      	movs	r5, #0
    4ca4:	e009      	b.n	4cba <mpu_configure_regions+0x24>
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    4ca6:	4621      	mov	r1, r4
    4ca8:	b2f0      	uxtb	r0, r6
    4caa:	f7ff ffd5 	bl	4c58 <mpu_configure_region>
    4cae:	4606      	mov	r6, r0
		if (reg_index == -EINVAL) {
    4cb0:	f110 0f16 	cmn.w	r0, #22
    4cb4:	d014      	beq.n	4ce0 <mpu_configure_regions+0x4a>
		reg_index++;
    4cb6:	3601      	adds	r6, #1
	for (i = 0; i < regions_num; i++) {
    4cb8:	3501      	adds	r5, #1
    4cba:	42bd      	cmp	r5, r7
    4cbc:	da10      	bge.n	4ce0 <mpu_configure_regions+0x4a>
		if (regions[i].size == 0U) {
    4cbe:	eb05 0445 	add.w	r4, r5, r5, lsl #1
    4cc2:	eb08 0484 	add.w	r4, r8, r4, lsl #2
    4cc6:	6862      	ldr	r2, [r4, #4]
    4cc8:	2a00      	cmp	r2, #0
    4cca:	d0f5      	beq.n	4cb8 <mpu_configure_regions+0x22>
		if (do_sanity_check &&
    4ccc:	f1b9 0f00 	cmp.w	r9, #0
    4cd0:	d0e9      	beq.n	4ca6 <mpu_configure_regions+0x10>
				(!mpu_partition_is_valid(&regions[i]))) {
    4cd2:	4620      	mov	r0, r4
    4cd4:	f7ff ffa4 	bl	4c20 <mpu_partition_is_valid>
		if (do_sanity_check &&
    4cd8:	2800      	cmp	r0, #0
    4cda:	d1e4      	bne.n	4ca6 <mpu_configure_regions+0x10>
			return -EINVAL;
    4cdc:	f06f 0615 	mvn.w	r6, #21
}
    4ce0:	4630      	mov	r0, r6
    4ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00004ce6 <arm_core_mpu_configure_static_mpu_regions>:
{
    4ce6:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    4ce8:	f7fc fe5e 	bl	19a8 <mpu_configure_static_mpu_regions>
}
    4cec:	bd08      	pop	{r3, pc}

00004cee <arm_core_mpu_configure_dynamic_mpu_regions>:
{
    4cee:	b508      	push	{r3, lr}
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
    4cf0:	f7fc fe64 	bl	19bc <mpu_configure_dynamic_mpu_regions>
}
    4cf4:	bd08      	pop	{r3, pc}

00004cf6 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    4cf6:	4602      	mov	r2, r0
    4cf8:	e002      	b.n	4d00 <strcpy+0xa>
		*d = *s;
    4cfa:	f802 3b01 	strb.w	r3, [r2], #1
		d++;
		s++;
    4cfe:	3101      	adds	r1, #1
	while (*s != '\0') {
    4d00:	780b      	ldrb	r3, [r1, #0]
    4d02:	2b00      	cmp	r3, #0
    4d04:	d1f9      	bne.n	4cfa <strcpy+0x4>
	}

	*d = '\0';
    4d06:	7013      	strb	r3, [r2, #0]

	return dest;
}
    4d08:	4770      	bx	lr

00004d0a <strncpy>:

char *strncpy(char *ZRESTRICT d, const char *ZRESTRICT s, size_t n)
{
	char *dest = d;

	while ((n > 0) && *s != '\0') {
    4d0a:	4603      	mov	r3, r0
    4d0c:	b1a2      	cbz	r2, 4d38 <strncpy+0x2e>
{
    4d0e:	b410      	push	{r4}
	while ((n > 0) && *s != '\0') {
    4d10:	780c      	ldrb	r4, [r1, #0]
    4d12:	b12c      	cbz	r4, 4d20 <strncpy+0x16>
		*d = *s;
    4d14:	f803 4b01 	strb.w	r4, [r3], #1
		s++;
    4d18:	3101      	adds	r1, #1
		d++;
		n--;
    4d1a:	3a01      	subs	r2, #1
	while ((n > 0) && *s != '\0') {
    4d1c:	2a00      	cmp	r2, #0
    4d1e:	d1f7      	bne.n	4d10 <strncpy+0x6>
	}

	while (n > 0) {
    4d20:	b122      	cbz	r2, 4d2c <strncpy+0x22>
		*d = '\0';
    4d22:	2100      	movs	r1, #0
    4d24:	f803 1b01 	strb.w	r1, [r3], #1
		d++;
		n--;
    4d28:	3a01      	subs	r2, #1
    4d2a:	e7f9      	b.n	4d20 <strncpy+0x16>
	}

	return dest;
}
    4d2c:	bc10      	pop	{r4}
    4d2e:	4770      	bx	lr
		*d = '\0';
    4d30:	2100      	movs	r1, #0
    4d32:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    4d36:	3a01      	subs	r2, #1
	while (n > 0) {
    4d38:	2a00      	cmp	r2, #0
    4d3a:	d1f9      	bne.n	4d30 <strncpy+0x26>
    4d3c:	4770      	bx	lr

00004d3e <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    4d3e:	4603      	mov	r3, r0
	size_t n = 0;
    4d40:	2000      	movs	r0, #0

	while (*s != '\0') {
    4d42:	e001      	b.n	4d48 <strlen+0xa>
		s++;
    4d44:	3301      	adds	r3, #1
		n++;
    4d46:	3001      	adds	r0, #1
	while (*s != '\0') {
    4d48:	781a      	ldrb	r2, [r3, #0]
    4d4a:	2a00      	cmp	r2, #0
    4d4c:	d1fa      	bne.n	4d44 <strlen+0x6>
	}

	return n;
}
    4d4e:	4770      	bx	lr

00004d50 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    4d50:	4603      	mov	r3, r0
	size_t n = 0;
    4d52:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    4d54:	e001      	b.n	4d5a <strnlen+0xa>
		s++;
    4d56:	3301      	adds	r3, #1
		n++;
    4d58:	3001      	adds	r0, #1
	while (*s != '\0' && n < maxlen) {
    4d5a:	781a      	ldrb	r2, [r3, #0]
    4d5c:	b10a      	cbz	r2, 4d62 <strnlen+0x12>
    4d5e:	4288      	cmp	r0, r1
    4d60:	d3f9      	bcc.n	4d56 <strnlen+0x6>
	}

	return n;
}
    4d62:	4770      	bx	lr

00004d64 <memcpy>:
	const unsigned char *s_byte = (const unsigned char *)s;

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    4d64:	ea80 0301 	eor.w	r3, r0, r1
    4d68:	f013 0f03 	tst.w	r3, #3
    4d6c:	d001      	beq.n	4d72 <memcpy+0xe>
	unsigned char *d_byte = (unsigned char *)d;
    4d6e:	4603      	mov	r3, r0
    4d70:	e023      	b.n	4dba <memcpy+0x56>
    4d72:	4603      	mov	r3, r0

		/* do byte-sized copying until word-aligned or finished */

		while (((uintptr_t)d_byte) & mask) {
    4d74:	f013 0f03 	tst.w	r3, #3
    4d78:	d00f      	beq.n	4d9a <memcpy+0x36>
			if (n == 0) {
    4d7a:	b30a      	cbz	r2, 4dc0 <memcpy+0x5c>
				return d;
			}
			*(d_byte++) = *(s_byte++);
    4d7c:	f811 cb01 	ldrb.w	ip, [r1], #1
    4d80:	f803 cb01 	strb.w	ip, [r3], #1
			n--;
    4d84:	3a01      	subs	r2, #1
    4d86:	e7f5      	b.n	4d74 <memcpy+0x10>
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
		*(d_byte++) = *(s_byte++);
    4d88:	f811 cb01 	ldrb.w	ip, [r1], #1
    4d8c:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    4d90:	3a01      	subs	r2, #1
	while (n > 0) {
    4d92:	2a00      	cmp	r2, #0
    4d94:	d1f8      	bne.n	4d88 <memcpy+0x24>
	}

	return d;
}
    4d96:	bc10      	pop	{r4}
    4d98:	4770      	bx	lr
		while (n >= sizeof(mem_word_t)) {
    4d9a:	2a03      	cmp	r2, #3
    4d9c:	d90d      	bls.n	4dba <memcpy+0x56>
{
    4d9e:	b410      	push	{r4}
			*(d_word++) = *(s_word++);
    4da0:	f851 4b04 	ldr.w	r4, [r1], #4
    4da4:	f843 4b04 	str.w	r4, [r3], #4
			n -= sizeof(mem_word_t);
    4da8:	3a04      	subs	r2, #4
		while (n >= sizeof(mem_word_t)) {
    4daa:	2a03      	cmp	r2, #3
    4dac:	d8f8      	bhi.n	4da0 <memcpy+0x3c>
    4dae:	e7f0      	b.n	4d92 <memcpy+0x2e>
		*(d_byte++) = *(s_byte++);
    4db0:	f811 cb01 	ldrb.w	ip, [r1], #1
    4db4:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    4db8:	3a01      	subs	r2, #1
	while (n > 0) {
    4dba:	2a00      	cmp	r2, #0
    4dbc:	d1f8      	bne.n	4db0 <memcpy+0x4c>
    4dbe:	4770      	bx	lr
}
    4dc0:	4770      	bx	lr

00004dc2 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    4dc2:	fa5f fc81 	uxtb.w	ip, r1
	unsigned char *d_byte = (unsigned char *)buf;
    4dc6:	4603      	mov	r3, r0

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    4dc8:	e002      	b.n	4dd0 <memset+0xe>
		if (n == 0) {
			return buf;
		}
		*(d_byte++) = c_byte;
    4dca:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    4dce:	3a01      	subs	r2, #1
	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    4dd0:	f013 0f03 	tst.w	r3, #3
    4dd4:	d002      	beq.n	4ddc <memset+0x1a>
		if (n == 0) {
    4dd6:	2a00      	cmp	r2, #0
    4dd8:	d1f7      	bne.n	4dca <memset+0x8>
    4dda:	e00f      	b.n	4dfc <memset+0x3a>
	}

	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;
    4ddc:	b2c9      	uxtb	r1, r1

	c_word |= c_word << 8;
    4dde:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
	c_word |= c_word << 16;
    4de2:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    4de6:	2a03      	cmp	r2, #3
    4de8:	d906      	bls.n	4df8 <memset+0x36>
		*(d_word++) = c_word;
    4dea:	f843 1b04 	str.w	r1, [r3], #4
		n -= sizeof(mem_word_t);
    4dee:	3a04      	subs	r2, #4
    4df0:	e7f9      	b.n	4de6 <memset+0x24>

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
		*(d_byte++) = c_byte;
    4df2:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    4df6:	3a01      	subs	r2, #1
	while (n > 0) {
    4df8:	2a00      	cmp	r2, #0
    4dfa:	d1fa      	bne.n	4df2 <memset+0x30>
	}

	return buf;
}
    4dfc:	4770      	bx	lr

00004dfe <_stdout_hook_default>:
}
    4dfe:	f04f 30ff 	mov.w	r0, #4294967295
    4e02:	4770      	bx	lr

00004e04 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    4e04:	2806      	cmp	r0, #6
    4e06:	d000      	beq.n	4e0a <pm_state_set+0x6>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    4e08:	4770      	bx	lr
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    4e0a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4e0e:	2201      	movs	r2, #1
    4e10:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    4e14:	f3bf 8f4f 	dsb	sy
        __WFE();
    4e18:	bf20      	wfe
    while (true)
    4e1a:	e7fd      	b.n	4e18 <pm_state_set+0x14>

00004e1c <pm_state_exit_post_ops>:
    4e1c:	2300      	movs	r3, #0
    4e1e:	f383 8811 	msr	BASEPRI, r3
    4e22:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    4e26:	4770      	bx	lr

00004e28 <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
    4e28:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    4e2a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    4e2e:	0089      	lsls	r1, r1, #2
    4e30:	3138      	adds	r1, #56	; 0x38
}
    4e32:	4408      	add	r0, r1
    4e34:	4770      	bx	lr

00004e36 <get_sub_config>:
	const struct nrf_clock_control_config *config =
    4e36:	6840      	ldr	r0, [r0, #4]
}
    4e38:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    4e3c:	4770      	bx	lr

00004e3e <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
    4e3e:	6900      	ldr	r0, [r0, #16]
	return &data->mgr[type];
    4e40:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
}
    4e44:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    4e48:	4770      	bx	lr

00004e4a <get_status>:
{
    4e4a:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
    4e4c:	b2c9      	uxtb	r1, r1
    4e4e:	f7ff ffeb 	bl	4e28 <get_sub_data>
    4e52:	6880      	ldr	r0, [r0, #8]
}
    4e54:	f000 0007 	and.w	r0, r0, #7
    4e58:	bd08      	pop	{r3, pc}

00004e5a <set_off_state>:
	__asm__ volatile(
    4e5a:	f04f 0320 	mov.w	r3, #32
    4e5e:	f3ef 8211 	mrs	r2, BASEPRI
    4e62:	f383 8812 	msr	BASEPRI_MAX, r3
    4e66:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4e6a:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    4e6c:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    4e70:	d001      	beq.n	4e76 <set_off_state+0x1c>
    4e72:	428b      	cmp	r3, r1
    4e74:	d107      	bne.n	4e86 <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    4e76:	2301      	movs	r3, #1
    4e78:	6003      	str	r3, [r0, #0]
	int err = 0;
    4e7a:	2000      	movs	r0, #0
	__asm__ volatile(
    4e7c:	f382 8811 	msr	BASEPRI, r2
    4e80:	f3bf 8f6f 	isb	sy
}
    4e84:	4770      	bx	lr
		err = -EPERM;
    4e86:	f04f 30ff 	mov.w	r0, #4294967295
    4e8a:	e7f7      	b.n	4e7c <set_off_state+0x22>

00004e8c <set_starting_state>:
	__asm__ volatile(
    4e8c:	f04f 0320 	mov.w	r3, #32
    4e90:	f3ef 8211 	mrs	r2, BASEPRI
    4e94:	f383 8812 	msr	BASEPRI_MAX, r3
    4e98:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4e9c:	6803      	ldr	r3, [r0, #0]
    4e9e:	f003 0cc0 	and.w	ip, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    4ea2:	f003 0307 	and.w	r3, r3, #7
    4ea6:	2b01      	cmp	r3, #1
    4ea8:	d008      	beq.n	4ebc <set_starting_state+0x30>
	} else if (current_ctx != ctx) {
    4eaa:	458c      	cmp	ip, r1
    4eac:	d009      	beq.n	4ec2 <set_starting_state+0x36>
		err = -EPERM;
    4eae:	f04f 30ff 	mov.w	r0, #4294967295
	__asm__ volatile(
    4eb2:	f382 8811 	msr	BASEPRI, r2
    4eb6:	f3bf 8f6f 	isb	sy
}
    4eba:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    4ebc:	6001      	str	r1, [r0, #0]
	int err = 0;
    4ebe:	2000      	movs	r0, #0
    4ec0:	e7f7      	b.n	4eb2 <set_starting_state+0x26>
		err = -EALREADY;
    4ec2:	f06f 0077 	mvn.w	r0, #119	; 0x77
    4ec6:	e7f4      	b.n	4eb2 <set_starting_state+0x26>

00004ec8 <set_on_state>:
	__asm__ volatile(
    4ec8:	f04f 0320 	mov.w	r3, #32
    4ecc:	f3ef 8211 	mrs	r2, BASEPRI
    4ed0:	f383 8812 	msr	BASEPRI_MAX, r3
    4ed4:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    4ed8:	6803      	ldr	r3, [r0, #0]
    4eda:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    4ede:	f043 0302 	orr.w	r3, r3, #2
    4ee2:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    4ee4:	f382 8811 	msr	BASEPRI, r2
    4ee8:	f3bf 8f6f 	isb	sy
}
    4eec:	4770      	bx	lr

00004eee <clkstarted_handle>:
{
    4eee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4ef0:	4606      	mov	r6, r0
    4ef2:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    4ef4:	f7ff ff98 	bl	4e28 <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
    4ef8:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
    4efa:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
    4efc:	2300      	movs	r3, #0
    4efe:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
    4f02:	f7ff ffe1 	bl	4ec8 <set_on_state>
	if (callback) {
    4f06:	b11d      	cbz	r5, 4f10 <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
    4f08:	463a      	mov	r2, r7
    4f0a:	4621      	mov	r1, r4
    4f0c:	4630      	mov	r0, r6
    4f0e:	47a8      	blx	r5
}
    4f10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00004f12 <stop>:
{
    4f12:	b570      	push	{r4, r5, r6, lr}
    4f14:	4606      	mov	r6, r0
    4f16:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    4f18:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    4f1a:	4621      	mov	r1, r4
    4f1c:	f7ff ff84 	bl	4e28 <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
    4f20:	4629      	mov	r1, r5
    4f22:	3008      	adds	r0, #8
    4f24:	f7ff ff99 	bl	4e5a <set_off_state>
	if (err < 0) {
    4f28:	2800      	cmp	r0, #0
    4f2a:	db06      	blt.n	4f3a <stop+0x28>
	get_sub_config(dev, type)->stop();
    4f2c:	4621      	mov	r1, r4
    4f2e:	4630      	mov	r0, r6
    4f30:	f7ff ff81 	bl	4e36 <get_sub_config>
    4f34:	6843      	ldr	r3, [r0, #4]
    4f36:	4798      	blx	r3
	return 0;
    4f38:	2000      	movs	r0, #0
}
    4f3a:	bd70      	pop	{r4, r5, r6, pc}

00004f3c <api_stop>:
{
    4f3c:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
    4f3e:	2280      	movs	r2, #128	; 0x80
    4f40:	f7ff ffe7 	bl	4f12 <stop>
}
    4f44:	bd08      	pop	{r3, pc}

00004f46 <async_start>:
{
    4f46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4f4a:	4606      	mov	r6, r0
    4f4c:	4690      	mov	r8, r2
    4f4e:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    4f50:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    4f52:	4629      	mov	r1, r5
    4f54:	f7ff ff68 	bl	4e28 <get_sub_data>
    4f58:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
    4f5a:	9906      	ldr	r1, [sp, #24]
    4f5c:	3008      	adds	r0, #8
    4f5e:	f7ff ff95 	bl	4e8c <set_starting_state>
	if (err < 0) {
    4f62:	2800      	cmp	r0, #0
    4f64:	db09      	blt.n	4f7a <async_start+0x34>
	subdata->cb = cb;
    4f66:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
    4f6a:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
    4f6c:	4629      	mov	r1, r5
    4f6e:	4630      	mov	r0, r6
    4f70:	f7ff ff61 	bl	4e36 <get_sub_config>
    4f74:	6803      	ldr	r3, [r0, #0]
    4f76:	4798      	blx	r3
	return 0;
    4f78:	2000      	movs	r0, #0
}
    4f7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004f7e <api_start>:
{
    4f7e:	b510      	push	{r4, lr}
    4f80:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
    4f82:	2480      	movs	r4, #128	; 0x80
    4f84:	9400      	str	r4, [sp, #0]
    4f86:	f7ff ffde 	bl	4f46 <async_start>
}
    4f8a:	b002      	add	sp, #8
    4f8c:	bd10      	pop	{r4, pc}

00004f8e <onoff_started_callback>:
{
    4f8e:	b510      	push	{r4, lr}
    4f90:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
    4f92:	b2c9      	uxtb	r1, r1
    4f94:	f7ff ff53 	bl	4e3e <get_onoff_manager>
	notify(mgr, 0);
    4f98:	2100      	movs	r1, #0
    4f9a:	47a0      	blx	r4
}
    4f9c:	bd10      	pop	{r4, pc}

00004f9e <hfclk_start>:
{
    4f9e:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    4fa0:	2001      	movs	r0, #1
    4fa2:	f000 fbff 	bl	57a4 <nrfx_clock_start>
}
    4fa6:	bd08      	pop	{r3, pc}

00004fa8 <lfclk_start>:
{
    4fa8:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    4faa:	2000      	movs	r0, #0
    4fac:	f000 fbfa 	bl	57a4 <nrfx_clock_start>
}
    4fb0:	bd08      	pop	{r3, pc}

00004fb2 <hfclk_stop>:
{
    4fb2:	b508      	push	{r3, lr}
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    4fb4:	2001      	movs	r0, #1
    4fb6:	f000 fc45 	bl	5844 <nrfx_clock_stop>
}
    4fba:	bd08      	pop	{r3, pc}

00004fbc <lfclk_stop>:
{
    4fbc:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    4fbe:	2000      	movs	r0, #0
    4fc0:	f000 fc40 	bl	5844 <nrfx_clock_stop>
}
    4fc4:	bd08      	pop	{r3, pc}

00004fc6 <blocking_start_callback>:
{
    4fc6:	b508      	push	{r3, lr}
    4fc8:	4610      	mov	r0, r2
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    4fca:	f7fe fe23 	bl	3c14 <z_impl_k_sem_give>
}
    4fce:	bd08      	pop	{r3, pc}

00004fd0 <get_drive>:
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    4fd0:	f420 70fc 	bic.w	r0, r0, #504	; 0x1f8
    4fd4:	f020 0001 	bic.w	r0, r0, #1
    4fd8:	0540      	lsls	r0, r0, #21
    4fda:	0d40      	lsrs	r0, r0, #21
    4fdc:	f240 2306 	movw	r3, #518	; 0x206
    4fe0:	4298      	cmp	r0, r3
    4fe2:	d033      	beq.n	504c <get_drive+0x7c>
    4fe4:	d816      	bhi.n	5014 <get_drive+0x44>
    4fe6:	2806      	cmp	r0, #6
    4fe8:	d02c      	beq.n	5044 <get_drive+0x74>
    4fea:	d906      	bls.n	4ffa <get_drive+0x2a>
    4fec:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    4ff0:	d10d      	bne.n	500e <get_drive+0x3e>
		*drive = NRF_GPIO_PIN_H0S1;
    4ff2:	2301      	movs	r3, #1
    4ff4:	700b      	strb	r3, [r1, #0]
	int err = 0;
    4ff6:	2000      	movs	r0, #0
		break;
    4ff8:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    4ffa:	b300      	cbz	r0, 503e <get_drive+0x6e>
    4ffc:	2802      	cmp	r0, #2
    4ffe:	d103      	bne.n	5008 <get_drive+0x38>
		*drive = NRF_GPIO_PIN_D0S1;
    5000:	2304      	movs	r3, #4
    5002:	700b      	strb	r3, [r1, #0]
	int err = 0;
    5004:	2000      	movs	r0, #0
		break;
    5006:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    5008:	f06f 0015 	mvn.w	r0, #21
    500c:	4770      	bx	lr
    500e:	f06f 0015 	mvn.w	r0, #21
    5012:	4770      	bx	lr
    5014:	f240 4302 	movw	r3, #1026	; 0x402
    5018:	4298      	cmp	r0, r3
    501a:	d01b      	beq.n	5054 <get_drive+0x84>
    501c:	f5b0 6fc0 	cmp.w	r0, #1536	; 0x600
    5020:	d103      	bne.n	502a <get_drive+0x5a>
		*drive = NRF_GPIO_PIN_H0H1;
    5022:	2303      	movs	r3, #3
    5024:	700b      	strb	r3, [r1, #0]
	int err = 0;
    5026:	2000      	movs	r0, #0
		break;
    5028:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    502a:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
    502e:	d103      	bne.n	5038 <get_drive+0x68>
		*drive = NRF_GPIO_PIN_S0H1;
    5030:	2302      	movs	r3, #2
    5032:	700b      	strb	r3, [r1, #0]
	int err = 0;
    5034:	2000      	movs	r0, #0
		break;
    5036:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    5038:	f06f 0015 	mvn.w	r0, #21
    503c:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0S1;
    503e:	2000      	movs	r0, #0
    5040:	7008      	strb	r0, [r1, #0]
		break;
    5042:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0D1;
    5044:	2306      	movs	r3, #6
    5046:	700b      	strb	r3, [r1, #0]
	int err = 0;
    5048:	2000      	movs	r0, #0
		break;
    504a:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_H0D1;
    504c:	2307      	movs	r3, #7
    504e:	700b      	strb	r3, [r1, #0]
	int err = 0;
    5050:	2000      	movs	r0, #0
		break;
    5052:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_D0H1;
    5054:	2305      	movs	r3, #5
    5056:	700b      	strb	r3, [r1, #0]
	int err = 0;
    5058:	2000      	movs	r0, #0
}
    505a:	4770      	bx	lr

0000505c <get_pull>:
	if (flags & GPIO_PULL_UP) {
    505c:	f010 0f10 	tst.w	r0, #16
    5060:	d104      	bne.n	506c <get_pull+0x10>
	} else if (flags & GPIO_PULL_DOWN) {
    5062:	f010 0f20 	tst.w	r0, #32
    5066:	d103      	bne.n	5070 <get_pull+0x14>
	return NRF_GPIO_PIN_NOPULL;
    5068:	2000      	movs	r0, #0
    506a:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLUP;
    506c:	2003      	movs	r0, #3
    506e:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLDOWN;
    5070:	2001      	movs	r0, #1
}
    5072:	4770      	bx	lr

00005074 <gpio_nrfx_port_get_raw>:
	return port->config;
    5074:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5076:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    5078:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    507c:	600b      	str	r3, [r1, #0]
}
    507e:	2000      	movs	r0, #0
    5080:	4770      	bx	lr

00005082 <gpio_nrfx_port_set_masked_raw>:
	return port->config;
    5082:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5084:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    5086:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    508a:	4042      	eors	r2, r0
    508c:	400a      	ands	r2, r1
    508e:	4042      	eors	r2, r0
    p_reg->OUT = value;
    5090:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    5094:	2000      	movs	r0, #0
    5096:	4770      	bx	lr

00005098 <gpio_nrfx_port_set_bits_raw>:
	return port->config;
    5098:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    509a:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    509c:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
}
    50a0:	2000      	movs	r0, #0
    50a2:	4770      	bx	lr

000050a4 <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
    50a4:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    50a6:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    50a8:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    50ac:	2000      	movs	r0, #0
    50ae:	4770      	bx	lr

000050b0 <gpio_nrfx_port_toggle_bits>:
	return port->config;
    50b0:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    50b2:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    50b4:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    50b8:	404b      	eors	r3, r1
    p_reg->OUT = value;
    50ba:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    50be:	2000      	movs	r0, #0
    50c0:	4770      	bx	lr

000050c2 <get_trigger>:
	if (mode == GPIO_INT_MODE_LEVEL) {
    50c2:	f5b0 0f80 	cmp.w	r0, #4194304	; 0x400000
    50c6:	d007      	beq.n	50d8 <get_trigger+0x16>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    50c8:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
    50cc:	d00d      	beq.n	50ea <get_trigger+0x28>
    50ce:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    50d2:	d008      	beq.n	50e6 <get_trigger+0x24>
    50d4:	2001      	movs	r0, #1
}
    50d6:	4770      	bx	lr
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    50d8:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    50dc:	d001      	beq.n	50e2 <get_trigger+0x20>
    50de:	2005      	movs	r0, #5
    50e0:	4770      	bx	lr
    50e2:	2004      	movs	r0, #4
    50e4:	4770      	bx	lr
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    50e6:	2002      	movs	r0, #2
    50e8:	4770      	bx	lr
    50ea:	2003      	movs	r0, #3
    50ec:	4770      	bx	lr

000050ee <gpio_nrfx_manage_callback>:
{
    50ee:	b410      	push	{r4}
	return port->data;
    50f0:	6904      	ldr	r4, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    50f2:	f104 0c04 	add.w	ip, r4, #4
	return list->head;
    50f6:	6863      	ldr	r3, [r4, #4]
					bool set)
{
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
    50f8:	b1fb      	cbz	r3, 513a <gpio_nrfx_manage_callback+0x4c>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    50fa:	2000      	movs	r0, #0
    50fc:	e00d      	b.n	511a <gpio_nrfx_manage_callback+0x2c>
	return node->next;
    50fe:	680b      	ldr	r3, [r1, #0]
	list->head = node;
    5100:	6063      	str	r3, [r4, #4]
	return list->tail;
    5102:	f8dc 0004 	ldr.w	r0, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
    5106:	4281      	cmp	r1, r0
    5108:	d112      	bne.n	5130 <gpio_nrfx_manage_callback+0x42>
	list->tail = node;
    510a:	f8cc 3004 	str.w	r3, [ip, #4]
}
    510e:	e00f      	b.n	5130 <gpio_nrfx_manage_callback+0x42>
	list->tail = node;
    5110:	f8cc 0004 	str.w	r0, [ip, #4]
}
    5114:	e00c      	b.n	5130 <gpio_nrfx_manage_callback+0x42>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5116:	4618      	mov	r0, r3
    5118:	681b      	ldr	r3, [r3, #0]
    511a:	b163      	cbz	r3, 5136 <gpio_nrfx_manage_callback+0x48>
    511c:	4299      	cmp	r1, r3
    511e:	d1fa      	bne.n	5116 <gpio_nrfx_manage_callback+0x28>
Z_GENLIST_REMOVE(slist, snode)
    5120:	2800      	cmp	r0, #0
    5122:	d0ec      	beq.n	50fe <gpio_nrfx_manage_callback+0x10>
	return node->next;
    5124:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
    5126:	6003      	str	r3, [r0, #0]
	return list->tail;
    5128:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
    512c:	4299      	cmp	r1, r3
    512e:	d0ef      	beq.n	5110 <gpio_nrfx_manage_callback+0x22>
	parent->next = child;
    5130:	2300      	movs	r3, #0
    5132:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5134:	2301      	movs	r3, #1
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    5136:	b903      	cbnz	r3, 513a <gpio_nrfx_manage_callback+0x4c>
			if (!set) {
    5138:	b162      	cbz	r2, 5154 <gpio_nrfx_manage_callback+0x66>
				return -EINVAL;
			}
		}
	}

	if (set) {
    513a:	b172      	cbz	r2, 515a <gpio_nrfx_manage_callback+0x6c>
	return list->head;
    513c:	6863      	ldr	r3, [r4, #4]
	parent->next = child;
    513e:	600b      	str	r3, [r1, #0]
	list->head = node;
    5140:	6061      	str	r1, [r4, #4]
	return list->tail;
    5142:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_PREPEND(slist, snode)
    5146:	b10b      	cbz	r3, 514c <gpio_nrfx_manage_callback+0x5e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    5148:	2000      	movs	r0, #0
    514a:	e007      	b.n	515c <gpio_nrfx_manage_callback+0x6e>
	list->tail = node;
    514c:	f8cc 1004 	str.w	r1, [ip, #4]
    5150:	2000      	movs	r0, #0
}
    5152:	e003      	b.n	515c <gpio_nrfx_manage_callback+0x6e>
				return -EINVAL;
    5154:	f06f 0015 	mvn.w	r0, #21
    5158:	e000      	b.n	515c <gpio_nrfx_manage_callback+0x6e>
	return 0;
    515a:	2000      	movs	r0, #0
}
    515c:	bc10      	pop	{r4}
    515e:	4770      	bx	lr

00005160 <nrfx_gpio_handler>:
{
    5160:	b570      	push	{r4, r5, r6, lr}
    *p_pin = pin_number & 0x1F;
    5162:	f000 041f 	and.w	r4, r0, #31
	const struct device *port = get_dev(port_id);
    5166:	0940      	lsrs	r0, r0, #5
    5168:	f7fc fe76 	bl	1e58 <get_dev>
	if (port == NULL) {
    516c:	b1d8      	cbz	r0, 51a6 <nrfx_gpio_handler+0x46>
    516e:	4606      	mov	r6, r0
	return port->data;
    5170:	6903      	ldr	r3, [r0, #16]
	gpio_fire_callbacks(list, port, BIT(pin));
    5172:	2501      	movs	r5, #1
    5174:	40a5      	lsls	r5, r4
	return list->head;
    5176:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5178:	b119      	cbz	r1, 5182 <nrfx_gpio_handler+0x22>
    517a:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    517c:	b149      	cbz	r1, 5192 <nrfx_gpio_handler+0x32>
	return node->next;
    517e:	680c      	ldr	r4, [r1, #0]
    5180:	e007      	b.n	5192 <nrfx_gpio_handler+0x32>
    5182:	460c      	mov	r4, r1
    5184:	e005      	b.n	5192 <nrfx_gpio_handler+0x32>
    5186:	b164      	cbz	r4, 51a2 <nrfx_gpio_handler+0x42>
    5188:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    518a:	b104      	cbz	r4, 518e <nrfx_gpio_handler+0x2e>
	return node->next;
    518c:	6823      	ldr	r3, [r4, #0]
    518e:	4621      	mov	r1, r4
    5190:	461c      	mov	r4, r3
    5192:	b141      	cbz	r1, 51a6 <nrfx_gpio_handler+0x46>
		if (cb->pin_mask & pins) {
    5194:	688a      	ldr	r2, [r1, #8]
    5196:	402a      	ands	r2, r5
    5198:	d0f5      	beq.n	5186 <nrfx_gpio_handler+0x26>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    519a:	684b      	ldr	r3, [r1, #4]
    519c:	4630      	mov	r0, r6
    519e:	4798      	blx	r3
    51a0:	e7f1      	b.n	5186 <nrfx_gpio_handler+0x26>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    51a2:	4623      	mov	r3, r4
    51a4:	e7f3      	b.n	518e <nrfx_gpio_handler+0x2e>
}
    51a6:	bd70      	pop	{r4, r5, r6, pc}

000051a8 <endtx_isr>:
	const struct uarte_nrfx_config *config = dev->config;
    51a8:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    51aa:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
    51ac:	f04f 0120 	mov.w	r1, #32
    51b0:	f3ef 8211 	mrs	r2, BASEPRI
    51b4:	f381 8812 	msr	BASEPRI_MAX, r1
    51b8:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    51bc:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    51c0:	b131      	cbz	r1, 51d0 <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    51c2:	2100      	movs	r1, #0
    51c4:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    51c8:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    51cc:	2101      	movs	r1, #1
    51ce:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    51d0:	f382 8811 	msr	BASEPRI, r2
    51d4:	f3bf 8f6f 	isb	sy
}
    51d8:	4770      	bx	lr

000051da <uarte_nrfx_isr_int>:
{
    51da:	b538      	push	{r3, r4, r5, lr}
	const struct uarte_nrfx_config *config = dev->config;
    51dc:	6845      	ldr	r5, [r0, #4]
	return config->uarte_regs;
    51de:	682c      	ldr	r4, [r5, #0]
    return p_reg->INTENSET & mask;
    51e0:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    51e4:	f413 7f80 	tst.w	r3, #256	; 0x100
    51e8:	d002      	beq.n	51f0 <uarte_nrfx_isr_int+0x16>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    51ea:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
    51ee:	b9d3      	cbnz	r3, 5226 <uarte_nrfx_isr_int+0x4c>
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    51f0:	686b      	ldr	r3, [r5, #4]
    51f2:	f013 0f10 	tst.w	r3, #16
    51f6:	d015      	beq.n	5224 <uarte_nrfx_isr_int+0x4a>
	__asm__ volatile(
    51f8:	f04f 0220 	mov.w	r2, #32
    51fc:	f3ef 8311 	mrs	r3, BASEPRI
    5200:	f382 8812 	msr	BASEPRI_MAX, r2
    5204:	f3bf 8f6f 	isb	sy
    5208:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    520c:	b112      	cbz	r2, 5214 <uarte_nrfx_isr_int+0x3a>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    520e:	2200      	movs	r2, #0
    5210:	f8c4 2500 	str.w	r2, [r4, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    5214:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    5218:	f8c4 2308 	str.w	r2, [r4, #776]	; 0x308
	__asm__ volatile(
    521c:	f383 8811 	msr	BASEPRI, r3
    5220:	f3bf 8f6f 	isb	sy
}
    5224:	bd38      	pop	{r3, r4, r5, pc}
		endtx_isr(dev);
    5226:	f7ff ffbf 	bl	51a8 <endtx_isr>
    522a:	e7e1      	b.n	51f0 <uarte_nrfx_isr_int+0x16>

0000522c <uarte_nrfx_configure>:
{
    522c:	b570      	push	{r4, r5, r6, lr}
    522e:	b082      	sub	sp, #8
    5230:	4605      	mov	r5, r0
    5232:	460c      	mov	r4, r1
	struct uarte_nrfx_data *data = dev->data;
    5234:	6906      	ldr	r6, [r0, #16]
	switch (cfg->stop_bits) {
    5236:	794b      	ldrb	r3, [r1, #5]
    5238:	2b01      	cmp	r3, #1
    523a:	d006      	beq.n	524a <uarte_nrfx_configure+0x1e>
    523c:	2b03      	cmp	r3, #3
    523e:	d011      	beq.n	5264 <uarte_nrfx_configure+0x38>
    5240:	f06f 0285 	mvn.w	r2, #133	; 0x85
}
    5244:	4610      	mov	r0, r2
    5246:	b002      	add	sp, #8
    5248:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    524a:	2300      	movs	r3, #0
    524c:	f88d 3002 	strb.w	r3, [sp, #2]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    5250:	79a3      	ldrb	r3, [r4, #6]
    5252:	2b03      	cmp	r3, #3
    5254:	d146      	bne.n	52e4 <uarte_nrfx_configure+0xb8>
	switch (cfg->flow_ctrl) {
    5256:	79e3      	ldrb	r3, [r4, #7]
    5258:	b143      	cbz	r3, 526c <uarte_nrfx_configure+0x40>
    525a:	2b01      	cmp	r3, #1
    525c:	d015      	beq.n	528a <uarte_nrfx_configure+0x5e>
    525e:	f06f 0285 	mvn.w	r2, #133	; 0x85
    5262:	e7ef      	b.n	5244 <uarte_nrfx_configure+0x18>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    5264:	2310      	movs	r3, #16
    5266:	f88d 3002 	strb.w	r3, [sp, #2]
		break;
    526a:	e7f1      	b.n	5250 <uarte_nrfx_configure+0x24>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    526c:	2300      	movs	r3, #0
    526e:	f88d 3000 	strb.w	r3, [sp]
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
    5272:	2300      	movs	r3, #0
    5274:	f8ad 3004 	strh.w	r3, [sp, #4]
	switch (cfg->parity) {
    5278:	7923      	ldrb	r3, [r4, #4]
    527a:	2b01      	cmp	r3, #1
    527c:	d02a      	beq.n	52d4 <uarte_nrfx_configure+0xa8>
    527e:	2b02      	cmp	r3, #2
    5280:	d024      	beq.n	52cc <uarte_nrfx_configure+0xa0>
    5282:	b133      	cbz	r3, 5292 <uarte_nrfx_configure+0x66>
    5284:	f06f 0285 	mvn.w	r2, #133	; 0x85
    5288:	e7dc      	b.n	5244 <uarte_nrfx_configure+0x18>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    528a:	2301      	movs	r3, #1
    528c:	f88d 3000 	strb.w	r3, [sp]
		break;
    5290:	e7ef      	b.n	5272 <uarte_nrfx_configure+0x46>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    5292:	f88d 3001 	strb.w	r3, [sp, #1]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    5296:	6821      	ldr	r1, [r4, #0]
    5298:	4628      	mov	r0, r5
    529a:	f7fc ff13 	bl	20c4 <baudrate_set>
    529e:	4602      	mov	r2, r0
    52a0:	bb18      	cbnz	r0, 52ea <uarte_nrfx_configure+0xbe>
	const struct uarte_nrfx_config *config = dev->config;
    52a2:	686b      	ldr	r3, [r5, #4]
	return config->uarte_regs;
    52a4:	6819      	ldr	r1, [r3, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    52a6:	f89d 3001 	ldrb.w	r3, [sp, #1]
                    | (uint32_t)p_cfg->stop
    52aa:	f89d 0002 	ldrb.w	r0, [sp, #2]
    52ae:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->paritytype
    52b0:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    52b4:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->hwfc;
    52b6:	f89d 0000 	ldrb.w	r0, [sp]
    52ba:	4303      	orrs	r3, r0
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    52bc:	f8c1 356c 	str.w	r3, [r1, #1388]	; 0x56c
	data->uart_config = *cfg;
    52c0:	3604      	adds	r6, #4
    52c2:	e894 0003 	ldmia.w	r4, {r0, r1}
    52c6:	e886 0003 	stmia.w	r6, {r0, r1}
	return 0;
    52ca:	e7bb      	b.n	5244 <uarte_nrfx_configure+0x18>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    52cc:	230e      	movs	r3, #14
    52ce:	f88d 3001 	strb.w	r3, [sp, #1]
		break;
    52d2:	e7e0      	b.n	5296 <uarte_nrfx_configure+0x6a>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    52d4:	230e      	movs	r3, #14
    52d6:	f88d 3001 	strb.w	r3, [sp, #1]
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
    52da:	f44f 7380 	mov.w	r3, #256	; 0x100
    52de:	f8ad 3004 	strh.w	r3, [sp, #4]
		break;
    52e2:	e7d8      	b.n	5296 <uarte_nrfx_configure+0x6a>
		return -ENOTSUP;
    52e4:	f06f 0285 	mvn.w	r2, #133	; 0x85
    52e8:	e7ac      	b.n	5244 <uarte_nrfx_configure+0x18>
		return -ENOTSUP;
    52ea:	f06f 0285 	mvn.w	r2, #133	; 0x85
    52ee:	e7a9      	b.n	5244 <uarte_nrfx_configure+0x18>

000052f0 <uarte_nrfx_config_get>:
{
    52f0:	460a      	mov	r2, r1
	struct uarte_nrfx_data *data = dev->data;
    52f2:	6903      	ldr	r3, [r0, #16]
	*cfg = data->uart_config;
    52f4:	3304      	adds	r3, #4
    52f6:	e893 0003 	ldmia.w	r3, {r0, r1}
    52fa:	e882 0003 	stmia.w	r2, {r0, r1}
}
    52fe:	2000      	movs	r0, #0
    5300:	4770      	bx	lr

00005302 <uarte_nrfx_err_check>:
	const struct uarte_nrfx_config *config = dev->config;
    5302:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5304:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    5306:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    530a:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    530e:	4770      	bx	lr

00005310 <is_tx_ready>:
	const struct uarte_nrfx_config *config = dev->config;
    5310:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5312:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    5314:	685b      	ldr	r3, [r3, #4]
    5316:	f003 0302 	and.w	r3, r3, #2
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    531a:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    531e:	b929      	cbnz	r1, 532c <is_tx_ready+0x1c>
    5320:	b933      	cbnz	r3, 5330 <is_tx_ready+0x20>
    5322:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
    5326:	b92b      	cbnz	r3, 5334 <is_tx_ready+0x24>
    5328:	2000      	movs	r0, #0
    532a:	4770      	bx	lr
    532c:	2001      	movs	r0, #1
    532e:	4770      	bx	lr
    5330:	2000      	movs	r0, #0
    5332:	4770      	bx	lr
    5334:	2001      	movs	r0, #1
}
    5336:	4770      	bx	lr

00005338 <uarte_enable>:
	const struct uarte_nrfx_config *config = dev->config;
    5338:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    533a:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    533c:	2208      	movs	r2, #8
    533e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    5342:	4770      	bx	lr

00005344 <tx_start>:
{
    5344:	b510      	push	{r4, lr}
	const struct uarte_nrfx_config *config = dev->config;
    5346:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5348:	681c      	ldr	r4, [r3, #0]

NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    534a:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    534e:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5352:	2200      	movs	r2, #0
    5354:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
    5358:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
    535c:	f8c4 2158 	str.w	r2, [r4, #344]	; 0x158
    5360:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5364:	685b      	ldr	r3, [r3, #4]
    5366:	f013 0f10 	tst.w	r3, #16
    536a:	d102      	bne.n	5372 <tx_start+0x2e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    536c:	2301      	movs	r3, #1
    536e:	60a3      	str	r3, [r4, #8]
}
    5370:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
    5372:	2101      	movs	r1, #1
    5374:	f7ff ffe0 	bl	5338 <uarte_enable>
    p_reg->INTENSET = mask;
    5378:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    537c:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    5380:	e7f4      	b.n	536c <tx_start+0x28>

00005382 <uarte_nrfx_poll_in>:
{
    5382:	b410      	push	{r4}
	const struct uarte_nrfx_data *data = dev->data;
    5384:	6904      	ldr	r4, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    5386:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5388:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    538a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    538e:	b152      	cbz	r2, 53a6 <uarte_nrfx_poll_in+0x24>
	*c = data->rx_data;
    5390:	7c62      	ldrb	r2, [r4, #17]
    5392:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5394:	2000      	movs	r0, #0
    5396:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    539a:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    539e:	2201      	movs	r2, #1
    53a0:	601a      	str	r2, [r3, #0]
}
    53a2:	bc10      	pop	{r4}
    53a4:	4770      	bx	lr
		return -1;
    53a6:	f04f 30ff 	mov.w	r0, #4294967295
    53aa:	e7fa      	b.n	53a2 <uarte_nrfx_poll_in+0x20>

000053ac <wait_tx_ready>:
{
    53ac:	b570      	push	{r4, r5, r6, lr}
    53ae:	4606      	mov	r6, r0
    53b0:	e014      	b.n	53dc <wait_tx_ready+0x30>
		if (res) {
    53b2:	b17d      	cbz	r5, 53d4 <wait_tx_ready+0x28>
	__asm__ volatile(
    53b4:	f04f 0320 	mov.w	r3, #32
    53b8:	f3ef 8411 	mrs	r4, BASEPRI
    53bc:	f383 8812 	msr	BASEPRI_MAX, r3
    53c0:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    53c4:	4630      	mov	r0, r6
    53c6:	f7ff ffa3 	bl	5310 <is_tx_ready>
    53ca:	b9a0      	cbnz	r0, 53f6 <wait_tx_ready+0x4a>
	__asm__ volatile(
    53cc:	f384 8811 	msr	BASEPRI, r4
    53d0:	f3bf 8f6f 	isb	sy
	return z_impl_k_sleep(timeout);
    53d4:	2021      	movs	r0, #33	; 0x21
    53d6:	2100      	movs	r1, #0
    53d8:	f7fe ffb6 	bl	4348 <z_impl_k_sleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    53dc:	2464      	movs	r4, #100	; 0x64
    53de:	4630      	mov	r0, r6
    53e0:	f7ff ff96 	bl	5310 <is_tx_ready>
    53e4:	4605      	mov	r5, r0
    53e6:	2800      	cmp	r0, #0
    53e8:	d1e3      	bne.n	53b2 <wait_tx_ready+0x6>
    53ea:	2001      	movs	r0, #1
    53ec:	f000 f94c 	bl	5688 <nrfx_busy_wait>
    53f0:	3c01      	subs	r4, #1
    53f2:	d1f4      	bne.n	53de <wait_tx_ready+0x32>
    53f4:	e7dd      	b.n	53b2 <wait_tx_ready+0x6>
}
    53f6:	4620      	mov	r0, r4
    53f8:	bd70      	pop	{r4, r5, r6, pc}

000053fa <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    53fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    53fe:	b083      	sub	sp, #12
    5400:	4605      	mov	r5, r0
	const struct uarte_nrfx_config *config = dev->config;
    5402:	6847      	ldr	r7, [r0, #4]
	return config->uarte_regs;
    5404:	683e      	ldr	r6, [r7, #0]
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    5406:	f8d0 8010 	ldr.w	r8, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    540a:	2100      	movs	r1, #0
    540c:	f8c6 1500 	str.w	r1, [r6, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = dev->config;

	nrf_uarte_disable(uarte);

	data->dev = dev;
    5410:	f8c8 0000 	str.w	r0, [r8]

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    5414:	f8d7 900c 	ldr.w	r9, [r7, #12]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    5418:	aa01      	add	r2, sp, #4
    541a:	4648      	mov	r0, r9
    541c:	f000 f8e6 	bl	55ec <pinctrl_lookup_state>
	if (ret < 0) {
    5420:	1e04      	subs	r4, r0, #0
    5422:	db07      	blt.n	5434 <uarte_instance_init+0x3a>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    5424:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    5426:	f8d9 2000 	ldr.w	r2, [r9]
    542a:	7919      	ldrb	r1, [r3, #4]
    542c:	6818      	ldr	r0, [r3, #0]
    542e:	f7fd f9bd 	bl	27ac <pinctrl_configure_pins>
    5432:	4604      	mov	r4, r0
	if (err < 0) {
    5434:	2c00      	cmp	r4, #0
    5436:	db35      	blt.n	54a4 <uarte_instance_init+0xaa>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    5438:	f108 0104 	add.w	r1, r8, #4
    543c:	4628      	mov	r0, r5
    543e:	f7ff fef5 	bl	522c <uarte_nrfx_configure>
	if (err) {
    5442:	4604      	mov	r4, r0
    5444:	bb70      	cbnz	r0, 54a4 <uarte_instance_init+0xaa>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    5446:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    5448:	f013 0f02 	tst.w	r3, #2
    544c:	d12e      	bne.n	54ac <uarte_instance_init+0xb2>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    544e:	2308      	movs	r3, #8
    5450:	f8c6 3500 	str.w	r3, [r6, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    5454:	7a3b      	ldrb	r3, [r7, #8]
    5456:	b95b      	cbnz	r3, 5470 <uarte_instance_init+0x76>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5458:	f8c6 3110 	str.w	r3, [r6, #272]	; 0x110
    545c:	f8d6 3110 	ldr.w	r3, [r6, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    5460:	f108 0311 	add.w	r3, r8, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    5464:	f8c6 3534 	str.w	r3, [r6, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    5468:	2301      	movs	r3, #1
    546a:	f8c6 3538 	str.w	r3, [r6, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    546e:	6033      	str	r3, [r6, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    5470:	687b      	ldr	r3, [r7, #4]
    5472:	f013 0f02 	tst.w	r3, #2
    5476:	d103      	bne.n	5480 <uarte_instance_init+0x86>
    p_reg->INTENSET = mask;
    5478:	f44f 7380 	mov.w	r3, #256	; 0x100
    547c:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5480:	687b      	ldr	r3, [r7, #4]
    5482:	f013 0f10 	tst.w	r3, #16
    5486:	d003      	beq.n	5490 <uarte_instance_init+0x96>
    5488:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    548c:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    5490:	f108 0310 	add.w	r3, r8, #16
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    5494:	f8c6 3544 	str.w	r3, [r6, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    5498:	2300      	movs	r3, #0
    549a:	f8c6 3548 	str.w	r3, [r6, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    549e:	2301      	movs	r3, #1
    54a0:	60b3      	str	r3, [r6, #8]
    54a2:	60f3      	str	r3, [r6, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    54a4:	4620      	mov	r0, r4
    54a6:	b003      	add	sp, #12
    54a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		err = endtx_stoptx_ppi_init(uarte, data);
    54ac:	4641      	mov	r1, r8
    54ae:	4630      	mov	r0, r6
    54b0:	f7fc fee8 	bl	2284 <endtx_stoptx_ppi_init>
		if (err < 0) {
    54b4:	2800      	cmp	r0, #0
    54b6:	daca      	bge.n	544e <uarte_instance_init+0x54>
			return err;
    54b8:	4604      	mov	r4, r0
    54ba:	e7f3      	b.n	54a4 <uarte_instance_init+0xaa>

000054bc <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    54bc:	b510      	push	{r4, lr}
    54be:	4604      	mov	r4, r0
    54c0:	2200      	movs	r2, #0
    54c2:	2101      	movs	r1, #1
    54c4:	2002      	movs	r0, #2
    54c6:	f7fb ff5d 	bl	1384 <z_arm_irq_priority_set>
    54ca:	2002      	movs	r0, #2
    54cc:	f7fb ff3e 	bl	134c <arch_irq_enable>
    54d0:	2100      	movs	r1, #0
    54d2:	4620      	mov	r0, r4
    54d4:	f7ff ff91 	bl	53fa <uarte_instance_init>
    54d8:	bd10      	pop	{r4, pc}

000054da <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    54da:	b510      	push	{r4, lr}
    54dc:	4604      	mov	r4, r0
    54de:	2200      	movs	r2, #0
    54e0:	2101      	movs	r1, #1
    54e2:	2028      	movs	r0, #40	; 0x28
    54e4:	f7fb ff4e 	bl	1384 <z_arm_irq_priority_set>
    54e8:	2028      	movs	r0, #40	; 0x28
    54ea:	f7fb ff2f 	bl	134c <arch_irq_enable>
    54ee:	2100      	movs	r1, #0
    54f0:	4620      	mov	r0, r4
    54f2:	f7ff ff82 	bl	53fa <uarte_instance_init>
    54f6:	bd10      	pop	{r4, pc}

000054f8 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    54f8:	4770      	bx	lr

000054fa <counter_sub>:
	return (a - b) & COUNTER_MAX;
    54fa:	1a40      	subs	r0, r0, r1
}
    54fc:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    5500:	4770      	bx	lr

00005502 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    5502:	f100 0350 	add.w	r3, r0, #80	; 0x50
    5506:	009b      	lsls	r3, r3, #2
    5508:	b29b      	uxth	r3, r3
    550a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    550e:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    5512:	2200      	movs	r2, #0
    5514:	601a      	str	r2, [r3, #0]
    5516:	681b      	ldr	r3, [r3, #0]
}
    5518:	4770      	bx	lr

0000551a <absolute_time_to_cc>:
}
    551a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    551e:	4770      	bx	lr

00005520 <full_int_lock>:
	__asm__ volatile(
    5520:	f04f 0320 	mov.w	r3, #32
    5524:	f3ef 8011 	mrs	r0, BASEPRI
    5528:	f383 8812 	msr	BASEPRI_MAX, r3
    552c:	f3bf 8f6f 	isb	sy
}
    5530:	4770      	bx	lr

00005532 <full_int_unlock>:
	__asm__ volatile(
    5532:	f380 8811 	msr	BASEPRI, r0
    5536:	f3bf 8f6f 	isb	sy
}
    553a:	4770      	bx	lr

0000553c <set_absolute_alarm>:
{
    553c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    553e:	4606      	mov	r6, r0
	uint32_t cc_val = abs_val & COUNTER_MAX;
    5540:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	uint32_t prev_cc = get_comparator(chan);
    5544:	f7fc fecc 	bl	22e0 <get_comparator>
    5548:	4607      	mov	r7, r0
    554a:	e019      	b.n	5580 <set_absolute_alarm+0x44>
	z_impl_k_busy_wait(usec_to_wait);
    554c:	2013      	movs	r0, #19
    554e:	f000 fb7b 	bl	5c48 <z_impl_k_busy_wait>
}
    5552:	e022      	b.n	559a <set_absolute_alarm+0x5e>
		event_clear(chan);
    5554:	4630      	mov	r0, r6
    5556:	f7ff ffd4 	bl	5502 <event_clear>
		event_enable(chan);
    555a:	4630      	mov	r0, r6
    555c:	f7fc fec8 	bl	22f0 <event_enable>
		set_comparator(chan, cc_val);
    5560:	4629      	mov	r1, r5
    5562:	4630      	mov	r0, r6
    5564:	f7fc feb2 	bl	22cc <set_comparator>
		now2 = counter();
    5568:	f7fc fed6 	bl	2318 <counter>
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    556c:	4284      	cmp	r4, r0
    556e:	d01e      	beq.n	55ae <set_absolute_alarm+0x72>
    5570:	1c81      	adds	r1, r0, #2
    5572:	4628      	mov	r0, r5
    5574:	f7ff ffc1 	bl	54fa <counter_sub>
	} while ((now2 != now) &&
    5578:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    557c:	d917      	bls.n	55ae <set_absolute_alarm+0x72>
		prev_cc = cc_val;
    557e:	462f      	mov	r7, r5
		now = counter();
    5580:	f7fc feca 	bl	2318 <counter>
    5584:	4604      	mov	r4, r0
		set_comparator(chan, now);
    5586:	4601      	mov	r1, r0
    5588:	4630      	mov	r0, r6
    558a:	f7fc fe9f 	bl	22cc <set_comparator>
		if (counter_sub(prev_cc, now) == 1) {
    558e:	4621      	mov	r1, r4
    5590:	4638      	mov	r0, r7
    5592:	f7ff ffb2 	bl	54fa <counter_sub>
    5596:	2801      	cmp	r0, #1
    5598:	d0d8      	beq.n	554c <set_absolute_alarm+0x10>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    559a:	1ca7      	adds	r7, r4, #2
    559c:	4639      	mov	r1, r7
    559e:	4628      	mov	r0, r5
    55a0:	f7ff ffab 	bl	54fa <counter_sub>
    55a4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    55a8:	d9d4      	bls.n	5554 <set_absolute_alarm+0x18>
			cc_val = now + 2;
    55aa:	463d      	mov	r5, r7
    55ac:	e7d2      	b.n	5554 <set_absolute_alarm+0x18>
}
    55ae:	4628      	mov	r0, r5
    55b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000055b2 <compare_set>:
{
    55b2:	b5f0      	push	{r4, r5, r6, r7, lr}
    55b4:	b083      	sub	sp, #12
    55b6:	4604      	mov	r4, r0
    55b8:	4617      	mov	r7, r2
    55ba:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
    55bc:	f7fc feb2 	bl	2324 <compare_int_lock>
    55c0:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
    55c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    55c4:	9301      	str	r3, [sp, #4]
    55c6:	9b08      	ldr	r3, [sp, #32]
    55c8:	9300      	str	r3, [sp, #0]
    55ca:	463a      	mov	r2, r7
    55cc:	462b      	mov	r3, r5
    55ce:	4620      	mov	r0, r4
    55d0:	f7fc ff98 	bl	2504 <compare_set_nolocks>
    55d4:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
    55d6:	4631      	mov	r1, r6
    55d8:	4620      	mov	r0, r4
    55da:	f7fc ff07 	bl	23ec <compare_int_unlock>
}
    55de:	4628      	mov	r0, r5
    55e0:	b003      	add	sp, #12
    55e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

000055e4 <sys_clock_cycle_get_32>:
{
    55e4:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
    55e6:	f7fc ff6d 	bl	24c4 <z_nrf_rtc_timer_read>
}
    55ea:	bd08      	pop	{r3, pc}

000055ec <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    55ec:	b410      	push	{r4}
	*state = &config->states[0];
    55ee:	6843      	ldr	r3, [r0, #4]
    55f0:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    55f2:	e001      	b.n	55f8 <pinctrl_lookup_state+0xc>
		if (id == (*state)->id) {
			return 0;
		}

		(*state)++;
    55f4:	3408      	adds	r4, #8
    55f6:	6014      	str	r4, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    55f8:	6814      	ldr	r4, [r2, #0]
    55fa:	7a03      	ldrb	r3, [r0, #8]
    55fc:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    5600:	3b01      	subs	r3, #1
    5602:	f8d0 c004 	ldr.w	ip, [r0, #4]
    5606:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
    560a:	429c      	cmp	r4, r3
    560c:	d804      	bhi.n	5618 <pinctrl_lookup_state+0x2c>
		if (id == (*state)->id) {
    560e:	7963      	ldrb	r3, [r4, #5]
    5610:	428b      	cmp	r3, r1
    5612:	d1ef      	bne.n	55f4 <pinctrl_lookup_state+0x8>
			return 0;
    5614:	2000      	movs	r0, #0
    5616:	e001      	b.n	561c <pinctrl_lookup_state+0x30>
	}

	return -ENOENT;
    5618:	f06f 0001 	mvn.w	r0, #1
}
    561c:	bc10      	pop	{r4}
    561e:	4770      	bx	lr

00005620 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    5620:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    5622:	2000      	movs	r0, #0
    5624:	f7fc fa3a 	bl	1a9c <sys_arch_reboot>

00005628 <nrf52_errata_36>:
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5628:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    562c:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
                        return true;
                }
            }
        #endif
        #if defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)
            if (var1 == 0x0D)
    5630:	2b0d      	cmp	r3, #13
    5632:	d001      	beq.n	5638 <nrf52_errata_36+0x10>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    5634:	2000      	movs	r0, #0
    5636:	4770      	bx	lr
                        return true;
    5638:	2001      	movs	r0, #1
    #endif
}
    563a:	4770      	bx	lr

0000563c <nrf52_errata_66>:
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    563c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5640:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
                        return true;
                }
            }
        #endif
        #if defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)
            if (var1 == 0x0D)
    5644:	2b0d      	cmp	r3, #13
    5646:	d001      	beq.n	564c <nrf52_errata_66+0x10>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    5648:	2000      	movs	r0, #0
    564a:	4770      	bx	lr
                        return true;
    564c:	2001      	movs	r0, #1
    #endif
}
    564e:	4770      	bx	lr

00005650 <nrf52_errata_136>:
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5650:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5654:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
                        return true;
                }
            }
        #endif
        #if defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)
            if (var1 == 0x0D)
    5658:	2b0d      	cmp	r3, #13
    565a:	d001      	beq.n	5660 <nrf52_errata_136+0x10>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    565c:	2000      	movs	r0, #0
    565e:	4770      	bx	lr
                        return true;
    5660:	2001      	movs	r0, #1
    #endif
}
    5662:	4770      	bx	lr

00005664 <nrf52_configuration_249>:
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5664:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5668:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    566c:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                        return true;
                }
            }
        #endif
        #if defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)
            if (var1 == 0x0D)
    5670:	2a0d      	cmp	r2, #13
    5672:	d001      	beq.n	5678 <nrf52_configuration_249+0x14>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    5674:	2000      	movs	r0, #0
    5676:	4770      	bx	lr
                switch(var2)
    5678:	b10b      	cbz	r3, 567e <nrf52_configuration_249+0x1a>
                        return true;
    567a:	2001      	movs	r0, #1
    #endif
}
    567c:	4770      	bx	lr
                switch(var2)
    567e:	2000      	movs	r0, #0
    5680:	4770      	bx	lr

00005682 <nrfx_isr>:

#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
    5682:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
    5684:	4780      	blx	r0
}
    5686:	bd08      	pop	{r3, pc}

00005688 <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
    5688:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
    568a:	f000 fadd 	bl	5c48 <z_impl_k_busy_wait>
	k_busy_wait(usec_to_wait);
}
    568e:	bd08      	pop	{r3, pc}

00005690 <clock_initial_lfclksrc_get>:
}
    5690:	2000      	movs	r0, #0
    5692:	4770      	bx	lr

00005694 <clock_stop>:
{
    5694:	b570      	push	{r4, r5, r6, lr}
    5696:	b082      	sub	sp, #8
    switch (domain)
    5698:	4605      	mov	r5, r0
    569a:	b118      	cbz	r0, 56a4 <clock_stop+0x10>
    569c:	2801      	cmp	r0, #1
    569e:	d016      	beq.n	56ce <clock_stop+0x3a>
}
    56a0:	b002      	add	sp, #8
    56a2:	bd70      	pop	{r4, r5, r6, pc}
    56a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    56a8:	2202      	movs	r2, #2
    56aa:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    56ae:	2200      	movs	r2, #0
    56b0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    56b4:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    56b8:	2201      	movs	r2, #1
    56ba:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    56bc:	2301      	movs	r3, #1
    56be:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    56c2:	429d      	cmp	r5, r3
    56c4:	d00f      	beq.n	56e6 <clock_stop+0x52>
    56c6:	2600      	movs	r6, #0
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    56c8:	f242 7410 	movw	r4, #10000	; 0x2710
    56cc:	e02a      	b.n	5724 <clock_stop+0x90>
    p_reg->INTENCLR = mask;
    56ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    56d2:	2201      	movs	r2, #1
    56d4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    56d8:	2100      	movs	r1, #0
    56da:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    56de:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    56e2:	605a      	str	r2, [r3, #4]
}
    56e4:	e7ea      	b.n	56bc <clock_stop+0x28>
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    56e6:	f10d 0607 	add.w	r6, sp, #7
    56ea:	e7ed      	b.n	56c8 <clock_stop+0x34>
            if (p_clk_src != NULL)
    56ec:	b136      	cbz	r6, 56fc <clock_stop+0x68>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    56ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    56f2:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    56f6:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    56fa:	6033      	str	r3, [r6, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    56fc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5700:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    5704:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    5708:	d123      	bne.n	5752 <clock_stop+0xbe>
    return false;
    570a:	2300      	movs	r3, #0
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    570c:	2b00      	cmp	r3, #0
    570e:	d0c7      	beq.n	56a0 <clock_stop+0xc>
    5710:	b11e      	cbz	r6, 571a <clock_stop+0x86>
    5712:	f89d 3007 	ldrb.w	r3, [sp, #7]
    5716:	2b01      	cmp	r3, #1
    5718:	d1c2      	bne.n	56a0 <clock_stop+0xc>
    571a:	2001      	movs	r0, #1
    571c:	f7ff ffb4 	bl	5688 <nrfx_busy_wait>
    5720:	3c01      	subs	r4, #1
    5722:	d0bd      	beq.n	56a0 <clock_stop+0xc>
    switch (domain)
    5724:	2d00      	cmp	r5, #0
    5726:	d0e1      	beq.n	56ec <clock_stop+0x58>
    5728:	2d01      	cmp	r5, #1
    572a:	d001      	beq.n	5730 <clock_stop+0x9c>
    572c:	2300      	movs	r3, #0
    572e:	e7ed      	b.n	570c <clock_stop+0x78>
            if (p_clk_src != NULL)
    5730:	b136      	cbz	r6, 5740 <clock_stop+0xac>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    5732:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5736:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    573a:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    573e:	7033      	strb	r3, [r6, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    5740:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5744:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    5748:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    574c:	d103      	bne.n	5756 <clock_stop+0xc2>
    return false;
    574e:	2300      	movs	r3, #0
    5750:	e7dc      	b.n	570c <clock_stop+0x78>
                return true;
    5752:	2301      	movs	r3, #1
    5754:	e7da      	b.n	570c <clock_stop+0x78>
                return true;
    5756:	2301      	movs	r3, #1
    5758:	e7d8      	b.n	570c <clock_stop+0x78>

0000575a <clock_lfclksrc_tweak>:
{
    575a:	b538      	push	{r3, r4, r5, lr}
    575c:	4604      	mov	r4, r0
    bool is_correct_clk = (*p_lfclksrc == NRFX_CLOCK_CONFIG_LF_SRC);
    575e:	6803      	ldr	r3, [r0, #0]
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    5760:	2b01      	cmp	r3, #1
    5762:	d002      	beq.n	576a <clock_lfclksrc_tweak+0x10>
    5764:	b933      	cbnz	r3, 5774 <clock_lfclksrc_tweak+0x1a>
    5766:	2301      	movs	r3, #1
    5768:	e000      	b.n	576c <clock_lfclksrc_tweak+0x12>
    576a:	2301      	movs	r3, #1
    if (!is_correct_clk)
    576c:	461d      	mov	r5, r3
    576e:	b11b      	cbz	r3, 5778 <clock_lfclksrc_tweak+0x1e>
}
    5770:	4628      	mov	r0, r5
    5772:	bd38      	pop	{r3, r4, r5, pc}
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    5774:	2300      	movs	r3, #0
    5776:	e7f9      	b.n	576c <clock_lfclksrc_tweak+0x12>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    5778:	2000      	movs	r0, #0
    577a:	f7ff ff8b 	bl	5694 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    577e:	f7ff ff87 	bl	5690 <clock_initial_lfclksrc_get>
    5782:	6020      	str	r0, [r4, #0]
    5784:	e7f4      	b.n	5770 <clock_lfclksrc_tweak+0x16>

00005786 <nrfx_clock_enable>:
{
    5786:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    5788:	2000      	movs	r0, #0
    578a:	f7fb fded 	bl	1368 <arch_irq_is_enabled>
    578e:	b130      	cbz	r0, 579e <nrfx_clock_enable+0x18>
    nrf_clock_lf_src_set(NRF_CLOCK, clock_initial_lfclksrc_get());
    5790:	f7ff ff7e 	bl	5690 <clock_initial_lfclksrc_get>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5794:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5798:	f8c3 0518 	str.w	r0, [r3, #1304]	; 0x518
}
    579c:	bd08      	pop	{r3, pc}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    579e:	f7fb fdd5 	bl	134c <arch_irq_enable>
    57a2:	e7f5      	b.n	5790 <nrfx_clock_enable+0xa>

000057a4 <nrfx_clock_start>:
    switch (domain)
    57a4:	b110      	cbz	r0, 57ac <nrfx_clock_start+0x8>
    57a6:	2801      	cmp	r0, #1
    57a8:	d040      	beq.n	582c <nrfx_clock_start+0x88>
    57aa:	4770      	bx	lr
{
    57ac:	b500      	push	{lr}
    57ae:	b083      	sub	sp, #12
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    57b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    57b4:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    57b8:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    57bc:	9301      	str	r3, [sp, #4]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    57be:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    57c2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    57c6:	d11b      	bne.n	5800 <nrfx_clock_start+0x5c>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    57c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    57cc:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    57d0:	f013 0f01 	tst.w	r3, #1
    57d4:	d118      	bne.n	5808 <nrfx_clock_start+0x64>
                    lfclksrc = clock_initial_lfclksrc_get();
    57d6:	f7ff ff5b 	bl	5690 <clock_initial_lfclksrc_get>
    57da:	9001      	str	r0, [sp, #4]
    p_reg->LFCLKSRC = (uint32_t)(source);
    57dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    57e0:	9a01      	ldr	r2, [sp, #4]
    57e2:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    57e6:	2200      	movs	r2, #0
    57e8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    57ec:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    57f0:	2202      	movs	r2, #2
    57f2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    57f6:	2201      	movs	r2, #1
    57f8:	609a      	str	r2, [r3, #8]
}
    57fa:	b003      	add	sp, #12
    57fc:	f85d fb04 	ldr.w	pc, [sp], #4
                    (void)clock_lfclksrc_tweak(&lfclksrc);
    5800:	a801      	add	r0, sp, #4
    5802:	f7ff ffaa 	bl	575a <clock_lfclksrc_tweak>
    5806:	e7e9      	b.n	57dc <nrfx_clock_start+0x38>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    5808:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    580c:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    5810:	f003 0303 	and.w	r3, r3, #3
                    lfclksrc = nrf_clock_lf_srccopy_get(NRF_CLOCK);
    5814:	9301      	str	r3, [sp, #4]
                    if (clock_lfclksrc_tweak(&lfclksrc))
    5816:	a801      	add	r0, sp, #4
    5818:	f7ff ff9f 	bl	575a <clock_lfclksrc_tweak>
    581c:	2800      	cmp	r0, #0
    581e:	d0dd      	beq.n	57dc <nrfx_clock_start+0x38>
    p_reg->INTENSET = mask;
    5820:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5824:	2202      	movs	r2, #2
    5826:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
                        break;
    582a:	e7e6      	b.n	57fa <nrfx_clock_start+0x56>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    582c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5830:	2200      	movs	r2, #0
    5832:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    5836:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    583a:	2201      	movs	r2, #1
    583c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5840:	601a      	str	r2, [r3, #0]
    5842:	4770      	bx	lr

00005844 <nrfx_clock_stop>:
{
    5844:	b508      	push	{r3, lr}
    clock_stop(domain);
    5846:	f7ff ff25 	bl	5694 <clock_stop>
}
    584a:	bd08      	pop	{r3, pc}

0000584c <pin_is_task_output>:
{
    584c:	b510      	push	{r4, lr}
    584e:	4604      	mov	r4, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    5850:	f7fd faba 	bl	2dc8 <pin_is_output>
    5854:	b128      	cbz	r0, 5862 <pin_is_task_output+0x16>
    5856:	4620      	mov	r0, r4
    5858:	f7fd faa0 	bl	2d9c <pin_in_use_by_te>
    585c:	b118      	cbz	r0, 5866 <pin_is_task_output+0x1a>
    585e:	2001      	movs	r0, #1
    5860:	e000      	b.n	5864 <pin_is_task_output+0x18>
    5862:	2000      	movs	r0, #0
}
    5864:	bd10      	pop	{r4, pc}
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    5866:	2000      	movs	r0, #0
    5868:	e7fc      	b.n	5864 <pin_is_task_output+0x18>

0000586a <pin_is_input>:
{
    586a:	b508      	push	{r3, lr}
    return !pin_is_output(pin);
    586c:	f7fd faac 	bl	2dc8 <pin_is_output>
    5870:	f080 0001 	eor.w	r0, r0, #1
}
    5874:	b2c0      	uxtb	r0, r0
    5876:	bd08      	pop	{r3, pc}

00005878 <gpiote_polarity_to_trigger>:
}
    5878:	4770      	bx	lr

0000587a <gpiote_trigger_to_polarity>:
}
    587a:	4770      	bx	lr

0000587c <is_level>:
}
    587c:	2803      	cmp	r0, #3
    587e:	bf94      	ite	ls
    5880:	2000      	movls	r0, #0
    5882:	2001      	movhi	r0, #1
    5884:	4770      	bx	lr

00005886 <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
    5886:	b508      	push	{r3, lr}
  _DoInit();
    5888:	f7fd ff6a 	bl	3760 <_DoInit>
}
    588c:	bd08      	pop	{r3, pc}

0000588e <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    588e:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    5890:	f7ff fff9 	bl	5886 <SEGGER_RTT_Init>

	return 0;
}
    5894:	2000      	movs	r0, #0
    5896:	bd08      	pop	{r3, pc}

00005898 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    5898:	b148      	cbz	r0, 58ae <z_device_is_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    589a:	68c3      	ldr	r3, [r0, #12]
    589c:	8818      	ldrh	r0, [r3, #0]
    589e:	f3c0 0008 	ubfx	r0, r0, #0, #9
    58a2:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    58a6:	bf14      	ite	ne
    58a8:	2000      	movne	r0, #0
    58aa:	2001      	moveq	r0, #1
    58ac:	4770      	bx	lr
		return false;
    58ae:	2000      	movs	r0, #0
}
    58b0:	4770      	bx	lr

000058b2 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    58b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    58b4:	4605      	mov	r5, r0
    58b6:	460e      	mov	r6, r1
	__asm__ volatile(
    58b8:	f04f 0320 	mov.w	r3, #32
    58bc:	f3ef 8711 	mrs	r7, BASEPRI
    58c0:	f383 8812 	msr	BASEPRI_MAX, r3
    58c4:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    58c8:	f7fe fd6a 	bl	43a0 <z_impl_z_current_get>
    58cc:	4604      	mov	r4, r0
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    58ce:	4631      	mov	r1, r6
    58d0:	4628      	mov	r0, r5
    58d2:	f7ff fea5 	bl	5620 <k_sys_fatal_error_handler>
	__asm__ volatile(
    58d6:	f387 8811 	msr	BASEPRI, r7
    58da:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    58de:	4620      	mov	r0, r4
    58e0:	f7fc f814 	bl	190c <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    58e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000058e6 <z_early_memset>:
{
    58e6:	b508      	push	{r3, lr}
	(void) memset(dst, c, n);
    58e8:	f7ff fa6b 	bl	4dc2 <memset>
}
    58ec:	bd08      	pop	{r3, pc}

000058ee <z_early_memcpy>:
{
    58ee:	b508      	push	{r3, lr}
	(void) memcpy(dst, src, n);
    58f0:	f7ff fa38 	bl	4d64 <memcpy>
}
    58f4:	bd08      	pop	{r3, pc}

000058f6 <setup_thread_stack>:
{
    58f6:	b410      	push	{r4}
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    58f8:	3207      	adds	r2, #7
    58fa:	f022 0207 	bic.w	r2, r2, #7
    58fe:	f102 0320 	add.w	r3, r2, #32

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    5902:	f101 0420 	add.w	r4, r1, #32
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
    5906:	f8c0 4098 	str.w	r4, [r0, #152]	; 0x98
	new_thread->stack_info.size = stack_buf_size;
    590a:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
	new_thread->stack_info.delta = delta;
    590e:	2200      	movs	r2, #0
    5910:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
}
    5914:	18c8      	adds	r0, r1, r3
    5916:	bc10      	pop	{r4}
    5918:	4770      	bx	lr

0000591a <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    591a:	f3ef 8005 	mrs	r0, IPSR
}
    591e:	3800      	subs	r0, #0
    5920:	bf18      	it	ne
    5922:	2001      	movne	r0, #1
    5924:	4770      	bx	lr

00005926 <z_impl_k_thread_start>:
{
    5926:	b508      	push	{r3, lr}
	z_sched_start(thread);
    5928:	f7fe fb6c 	bl	4004 <z_sched_start>
}
    592c:	bd08      	pop	{r3, pc}

0000592e <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
    592e:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
    5930:	2400      	movs	r4, #0
    5932:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
    5934:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    5936:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
    5938:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
    593a:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
    593c:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
    593e:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
    5940:	bc10      	pop	{r4}
    5942:	4770      	bx	lr

00005944 <z_pm_save_idle_exit>:
{
    5944:	b508      	push	{r3, lr}
	pm_system_resume();
    5946:	f7fb fb61 	bl	100c <pm_system_resume>
	sys_clock_idle_exit();
    594a:	f7ff fdd5 	bl	54f8 <sys_clock_idle_exit>
}
    594e:	bd08      	pop	{r3, pc}

00005950 <thread_active_elsewhere>:
}
    5950:	2000      	movs	r0, #0
    5952:	4770      	bx	lr

00005954 <pended_on_thread>:
}
    5954:	6880      	ldr	r0, [r0, #8]
    5956:	4770      	bx	lr

00005958 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
    5958:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    595c:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
    5960:	4283      	cmp	r3, r0
    5962:	d001      	beq.n	5968 <z_sched_prio_cmp+0x10>
		return b2 - b1;
    5964:	1ac0      	subs	r0, r0, r3
    5966:	4770      	bx	lr
	return 0;
    5968:	2000      	movs	r0, #0
}
    596a:	4770      	bx	lr

0000596c <z_reschedule_irqlock>:
{
    596c:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    596e:	4603      	mov	r3, r0
    5970:	b920      	cbnz	r0, 597c <z_reschedule_irqlock+0x10>
    5972:	f3ef 8205 	mrs	r2, IPSR
    5976:	b942      	cbnz	r2, 598a <z_reschedule_irqlock+0x1e>
    5978:	2201      	movs	r2, #1
    597a:	e000      	b.n	597e <z_reschedule_irqlock+0x12>
    597c:	2200      	movs	r2, #0
	if (resched(key)) {
    597e:	b932      	cbnz	r2, 598e <z_reschedule_irqlock+0x22>
    5980:	f383 8811 	msr	BASEPRI, r3
    5984:	f3bf 8f6f 	isb	sy
}
    5988:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    598a:	2200      	movs	r2, #0
    598c:	e7f7      	b.n	597e <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
    598e:	4618      	mov	r0, r3
    5990:	f7fb fd2e 	bl	13f0 <arch_swap>
	return ret;
    5994:	e7f8      	b.n	5988 <z_reschedule_irqlock+0x1c>

00005996 <z_priq_dumb_remove>:
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    5996:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
    5998:	680b      	ldr	r3, [r1, #0]

	prev->next = next;
    599a:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    599c:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    599e:	2300      	movs	r3, #0
    59a0:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
    59a2:	604b      	str	r3, [r1, #4]
}
    59a4:	4770      	bx	lr

000059a6 <z_priq_dumb_best>:
{
    59a6:	4603      	mov	r3, r0
	return list->head == list;
    59a8:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    59aa:	4283      	cmp	r3, r0
    59ac:	d000      	beq.n	59b0 <z_priq_dumb_best+0xa>
}
    59ae:	4770      	bx	lr
	struct k_thread *thread = NULL;
    59b0:	2000      	movs	r0, #0
	return thread;
    59b2:	e7fc      	b.n	59ae <z_priq_dumb_best+0x8>

000059b4 <z_ready_thread>:
{
    59b4:	b538      	push	{r3, r4, r5, lr}
    59b6:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
    59b8:	2300      	movs	r3, #0
	__asm__ volatile(
    59ba:	f04f 0220 	mov.w	r2, #32
    59be:	f3ef 8511 	mrs	r5, BASEPRI
    59c2:	f382 8812 	msr	BASEPRI_MAX, r2
    59c6:	f3bf 8f6f 	isb	sy
    59ca:	e004      	b.n	59d6 <z_ready_thread+0x22>
	__asm__ volatile(
    59cc:	f385 8811 	msr	BASEPRI, r5
    59d0:	f3bf 8f6f 	isb	sy
    59d4:	2301      	movs	r3, #1
    59d6:	b943      	cbnz	r3, 59ea <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
    59d8:	4620      	mov	r0, r4
    59da:	f7ff ffb9 	bl	5950 <thread_active_elsewhere>
    59de:	2800      	cmp	r0, #0
    59e0:	d1f4      	bne.n	59cc <z_ready_thread+0x18>
			ready_thread(thread);
    59e2:	4620      	mov	r0, r4
    59e4:	f7fe face 	bl	3f84 <ready_thread>
    59e8:	e7f0      	b.n	59cc <z_ready_thread+0x18>
}
    59ea:	bd38      	pop	{r3, r4, r5, pc}

000059ec <z_thread_timeout>:
{
    59ec:	b570      	push	{r4, r5, r6, lr}
    59ee:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    59f0:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
    59f4:	2300      	movs	r3, #0
	__asm__ volatile(
    59f6:	f04f 0220 	mov.w	r2, #32
    59fa:	f3ef 8611 	mrs	r6, BASEPRI
    59fe:	f382 8812 	msr	BASEPRI_MAX, r2
    5a02:	f3bf 8f6f 	isb	sy
    5a06:	e011      	b.n	5a2c <z_thread_timeout+0x40>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    5a08:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    5a0c:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
    5a10:	f804 3c0b 	strb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    5a14:	f023 0310 	bic.w	r3, r3, #16
    5a18:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    5a1c:	4628      	mov	r0, r5
    5a1e:	f7fe fab1 	bl	3f84 <ready_thread>
	__asm__ volatile(
    5a22:	f386 8811 	msr	BASEPRI, r6
    5a26:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    5a2a:	2301      	movs	r3, #1
    5a2c:	b9ab      	cbnz	r3, 5a5a <z_thread_timeout+0x6e>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
    5a2e:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
    5a32:	f013 0f28 	tst.w	r3, #40	; 0x28
    5a36:	d1f4      	bne.n	5a22 <z_thread_timeout+0x36>
			if (thread->base.pended_on != NULL) {
    5a38:	f854 3c10 	ldr.w	r3, [r4, #-16]
    5a3c:	2b00      	cmp	r3, #0
    5a3e:	d0e3      	beq.n	5a08 <z_thread_timeout+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    5a40:	4628      	mov	r0, r5
    5a42:	f7ff ff87 	bl	5954 <pended_on_thread>
    5a46:	4629      	mov	r1, r5
    5a48:	f7ff ffa5 	bl	5996 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    5a4c:	7b6b      	ldrb	r3, [r5, #13]
    5a4e:	f023 0302 	bic.w	r3, r3, #2
    5a52:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    5a54:	2300      	movs	r3, #0
    5a56:	60ab      	str	r3, [r5, #8]
}
    5a58:	e7d6      	b.n	5a08 <z_thread_timeout+0x1c>
}
    5a5a:	bd70      	pop	{r4, r5, r6, pc}

00005a5c <add_to_waitq_locked>:
{
    5a5c:	b570      	push	{r4, r5, r6, lr}
    5a5e:	4605      	mov	r5, r0
    5a60:	460e      	mov	r6, r1
	unready_thread(thread);
    5a62:	f7fe faed 	bl	4040 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    5a66:	7b6b      	ldrb	r3, [r5, #13]
    5a68:	f043 0302 	orr.w	r3, r3, #2
    5a6c:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
    5a6e:	b1b6      	cbz	r6, 5a9e <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
    5a70:	60ae      	str	r6, [r5, #8]
	return list->head == list;
    5a72:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    5a74:	42a6      	cmp	r6, r4
    5a76:	d019      	beq.n	5aac <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5a78:	b164      	cbz	r4, 5a94 <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
    5a7a:	4621      	mov	r1, r4
    5a7c:	4628      	mov	r0, r5
    5a7e:	f7ff ff6b 	bl	5958 <z_sched_prio_cmp>
    5a82:	2800      	cmp	r0, #0
    5a84:	dc0c      	bgt.n	5aa0 <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    5a86:	b12c      	cbz	r4, 5a94 <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
    5a88:	6873      	ldr	r3, [r6, #4]
    5a8a:	429c      	cmp	r4, r3
    5a8c:	d002      	beq.n	5a94 <add_to_waitq_locked+0x38>
    5a8e:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5a90:	2c00      	cmp	r4, #0
    5a92:	d1f1      	bne.n	5a78 <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
    5a94:	6873      	ldr	r3, [r6, #4]
	node->next = list;
    5a96:	602e      	str	r6, [r5, #0]
	node->prev = tail;
    5a98:	606b      	str	r3, [r5, #4]
	tail->next = node;
    5a9a:	601d      	str	r5, [r3, #0]
	list->tail = node;
    5a9c:	6075      	str	r5, [r6, #4]
}
    5a9e:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
    5aa0:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    5aa2:	606b      	str	r3, [r5, #4]
	node->next = successor;
    5aa4:	602c      	str	r4, [r5, #0]
	prev->next = node;
    5aa6:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    5aa8:	6065      	str	r5, [r4, #4]
}
    5aaa:	e7f8      	b.n	5a9e <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5aac:	2400      	movs	r4, #0
    5aae:	e7e3      	b.n	5a78 <add_to_waitq_locked+0x1c>

00005ab0 <pend>:
{
    5ab0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5ab4:	4605      	mov	r5, r0
    5ab6:	460e      	mov	r6, r1
    5ab8:	4691      	mov	r9, r2
    5aba:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
    5abc:	2400      	movs	r4, #0
	__asm__ volatile(
    5abe:	f04f 0320 	mov.w	r3, #32
    5ac2:	f3ef 8711 	mrs	r7, BASEPRI
    5ac6:	f383 8812 	msr	BASEPRI_MAX, r3
    5aca:	f3bf 8f6f 	isb	sy
    5ace:	e008      	b.n	5ae2 <pend+0x32>
		add_to_waitq_locked(thread, wait_q);
    5ad0:	4631      	mov	r1, r6
    5ad2:	4628      	mov	r0, r5
    5ad4:	f7ff ffc2 	bl	5a5c <add_to_waitq_locked>
	__asm__ volatile(
    5ad8:	f387 8811 	msr	BASEPRI, r7
    5adc:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    5ae0:	2401      	movs	r4, #1
    5ae2:	2c00      	cmp	r4, #0
    5ae4:	d0f4      	beq.n	5ad0 <pend+0x20>
	add_thread_timeout(thread, timeout);
    5ae6:	464a      	mov	r2, r9
    5ae8:	4643      	mov	r3, r8
    5aea:	4628      	mov	r0, r5
    5aec:	f7fe f8de 	bl	3cac <add_thread_timeout>
}
    5af0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00005af4 <z_unpend_first_thread>:
{
    5af4:	b570      	push	{r4, r5, r6, lr}
    5af6:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
    5af8:	2300      	movs	r3, #0
	__asm__ volatile(
    5afa:	f04f 0220 	mov.w	r2, #32
    5afe:	f3ef 8611 	mrs	r6, BASEPRI
    5b02:	f382 8812 	msr	BASEPRI_MAX, r2
    5b06:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
    5b0a:	461c      	mov	r4, r3
    5b0c:	e004      	b.n	5b18 <z_unpend_first_thread+0x24>
	__asm__ volatile(
    5b0e:	f386 8811 	msr	BASEPRI, r6
    5b12:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    5b16:	2301      	movs	r3, #1
    5b18:	b9ab      	cbnz	r3, 5b46 <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
    5b1a:	4628      	mov	r0, r5
    5b1c:	f7ff ff43 	bl	59a6 <z_priq_dumb_best>
		if (thread != NULL) {
    5b20:	4604      	mov	r4, r0
    5b22:	2800      	cmp	r0, #0
    5b24:	d0f3      	beq.n	5b0e <z_unpend_first_thread+0x1a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    5b26:	f7ff ff15 	bl	5954 <pended_on_thread>
    5b2a:	4621      	mov	r1, r4
    5b2c:	f7ff ff33 	bl	5996 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    5b30:	7b63      	ldrb	r3, [r4, #13]
    5b32:	f023 0302 	bic.w	r3, r3, #2
    5b36:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    5b38:	2300      	movs	r3, #0
    5b3a:	60a3      	str	r3, [r4, #8]
	return z_abort_timeout(&thread->base.timeout);
    5b3c:	f104 0018 	add.w	r0, r4, #24
    5b40:	f000 f81e 	bl	5b80 <z_abort_timeout>
    5b44:	e7e3      	b.n	5b0e <z_unpend_first_thread+0x1a>
}
    5b46:	4620      	mov	r0, r4
    5b48:	bd70      	pop	{r4, r5, r6, pc}

00005b4a <init_ready_q>:
	sys_dlist_init(&rq->runq);
    5b4a:	1d03      	adds	r3, r0, #4
	list->head = (sys_dnode_t *)list;
    5b4c:	6043      	str	r3, [r0, #4]
	list->tail = (sys_dnode_t *)list;
    5b4e:	6083      	str	r3, [r0, #8]
}
    5b50:	4770      	bx	lr

00005b52 <remove_timeout>:
{
    5b52:	b510      	push	{r4, lr}
    5b54:	4604      	mov	r4, r0
	if (next(t) != NULL) {
    5b56:	f7fe fc75 	bl	4444 <next>
    5b5a:	b148      	cbz	r0, 5b70 <remove_timeout+0x1e>
    5b5c:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
    5b5e:	6920      	ldr	r0, [r4, #16]
    5b60:	6961      	ldr	r1, [r4, #20]
    5b62:	6913      	ldr	r3, [r2, #16]
    5b64:	181b      	adds	r3, r3, r0
    5b66:	6950      	ldr	r0, [r2, #20]
    5b68:	eb41 0100 	adc.w	r1, r1, r0
    5b6c:	6113      	str	r3, [r2, #16]
    5b6e:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
    5b70:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
    5b72:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
    5b74:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    5b76:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    5b78:	2300      	movs	r3, #0
    5b7a:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    5b7c:	6063      	str	r3, [r4, #4]
}
    5b7e:	bd10      	pop	{r4, pc}

00005b80 <z_abort_timeout>:
{
    5b80:	b570      	push	{r4, r5, r6, lr}
    5b82:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
    5b84:	2300      	movs	r3, #0
	__asm__ volatile(
    5b86:	f04f 0220 	mov.w	r2, #32
    5b8a:	f3ef 8611 	mrs	r6, BASEPRI
    5b8e:	f382 8812 	msr	BASEPRI_MAX, r2
    5b92:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
    5b96:	f06f 0015 	mvn.w	r0, #21
    5b9a:	e004      	b.n	5ba6 <z_abort_timeout+0x26>
	__asm__ volatile(
    5b9c:	f386 8811 	msr	BASEPRI, r6
    5ba0:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    5ba4:	2301      	movs	r3, #1
    5ba6:	461d      	mov	r5, r3
    5ba8:	b93b      	cbnz	r3, 5bba <z_abort_timeout+0x3a>
	return node->next != NULL;
    5baa:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
    5bac:	2b00      	cmp	r3, #0
    5bae:	d0f5      	beq.n	5b9c <z_abort_timeout+0x1c>
			remove_timeout(to);
    5bb0:	4620      	mov	r0, r4
    5bb2:	f7ff ffce 	bl	5b52 <remove_timeout>
			ret = 0;
    5bb6:	4628      	mov	r0, r5
    5bb8:	e7f0      	b.n	5b9c <z_abort_timeout+0x1c>
}
    5bba:	bd70      	pop	{r4, r5, r6, pc}

00005bbc <z_get_next_timeout_expiry>:
{
    5bbc:	b510      	push	{r4, lr}
	LOCKED(&timeout_lock) {
    5bbe:	2300      	movs	r3, #0
	__asm__ volatile(
    5bc0:	f04f 0220 	mov.w	r2, #32
    5bc4:	f3ef 8411 	mrs	r4, BASEPRI
    5bc8:	f382 8812 	msr	BASEPRI_MAX, r2
    5bcc:	f3bf 8f6f 	isb	sy
	int32_t ret = (int32_t) K_TICKS_FOREVER;
    5bd0:	f04f 30ff 	mov.w	r0, #4294967295
    5bd4:	e006      	b.n	5be4 <z_get_next_timeout_expiry+0x28>
		ret = next_timeout();
    5bd6:	f7fe fc4d 	bl	4474 <next_timeout>
	__asm__ volatile(
    5bda:	f384 8811 	msr	BASEPRI, r4
    5bde:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    5be2:	2301      	movs	r3, #1
    5be4:	2b00      	cmp	r3, #0
    5be6:	d0f6      	beq.n	5bd6 <z_get_next_timeout_expiry+0x1a>
}
    5be8:	bd10      	pop	{r4, pc}

00005bea <z_set_timeout_expiry>:
{
    5bea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5bec:	4605      	mov	r5, r0
    5bee:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
    5bf0:	2300      	movs	r3, #0
	__asm__ volatile(
    5bf2:	f04f 0220 	mov.w	r2, #32
    5bf6:	f3ef 8611 	mrs	r6, BASEPRI
    5bfa:	f382 8812 	msr	BASEPRI_MAX, r2
    5bfe:	f3bf 8f6f 	isb	sy
    5c02:	e00a      	b.n	5c1a <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
    5c04:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
    5c06:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    5c0a:	2801      	cmp	r0, #1
    5c0c:	dd00      	ble.n	5c10 <z_set_timeout_expiry+0x26>
    5c0e:	b97c      	cbnz	r4, 5c30 <z_set_timeout_expiry+0x46>
	__asm__ volatile(
    5c10:	f386 8811 	msr	BASEPRI, r6
    5c14:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    5c18:	2301      	movs	r3, #1
    5c1a:	461c      	mov	r4, r3
    5c1c:	b97b      	cbnz	r3, 5c3e <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
    5c1e:	f7fe fc29 	bl	4474 <next_timeout>
			      || (ticks <= next_to);
    5c22:	f1b0 3fff 	cmp.w	r0, #4294967295
    5c26:	d0ed      	beq.n	5c04 <z_set_timeout_expiry+0x1a>
    5c28:	42a8      	cmp	r0, r5
    5c2a:	dbec      	blt.n	5c06 <z_set_timeout_expiry+0x1c>
    5c2c:	2401      	movs	r4, #1
    5c2e:	e7ea      	b.n	5c06 <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    5c30:	4639      	mov	r1, r7
    5c32:	42a8      	cmp	r0, r5
    5c34:	bfa8      	it	ge
    5c36:	4628      	movge	r0, r5
    5c38:	f7fc fd5a 	bl	26f0 <sys_clock_set_timeout>
    5c3c:	e7e8      	b.n	5c10 <z_set_timeout_expiry+0x26>
}
    5c3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005c40 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    5c40:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    5c42:	f7fe fd2b 	bl	469c <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    5c46:	bd08      	pop	{r3, pc}

00005c48 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    5c48:	b900      	cbnz	r0, 5c4c <z_impl_k_busy_wait+0x4>
    5c4a:	4770      	bx	lr
{
    5c4c:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    5c4e:	f7fb ff3b 	bl	1ac8 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    5c52:	bd08      	pop	{r3, pc}

00005c54 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    5c54:	4770      	bx	lr
	...

00005c58 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    5c58:	f7fc bf5a 	b.w	2b10 <SystemInit>
