# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-y /home/weinijuan/cpu/IP/myCPU -y /home/weinijuan/cpu/IP/CONFREG -y /home/weinijuan/cpu/IP/AXI_DELAY_RAND -y /home/weinijuan/cpu/IP/AXI_SRAM_BRIDGE -y /home/weinijuan/cpu/IP/AMBA -y /home/weinijuan/cpu/IP/APB_DEV -y /home/weinijuan/cpu/IP/APB_DEV/URT -y /home/weinijuan/cpu/IP/APB_DEV/NAND -y ../testbench -y /home/weinijuan/cpu/chip/soc_demo/sim --trace-fst --error-limit 1000 --trace-structs --savable --threads 1 -O3 -Wno-fatal -DSIMU -DSIMULATION=1 -Wall --trace -cc -DDIFFTEST_EN simu_top.v difftest.v /home/weinijuan/cpu/IP/myCPU/Comparator.sv /home/weinijuan/cpu/IP/myCPU/Control.sv /home/weinijuan/cpu/IP/myCPU/Forwarding.sv /home/weinijuan/cpu/IP/myCPU/HazardDetect.sv /home/weinijuan/cpu/IP/myCPU/ImmGen.sv /home/weinijuan/cpu/IP/myCPU/PcUpdate.sv /home/weinijuan/cpu/IP/myCPU/Pipeline.sv /home/weinijuan/cpu/IP/myCPU/alu.sv /home/weinijuan/cpu/IP/myCPU/cpu_sram.sv /home/weinijuan/cpu/IP/myCPU/extend_memData.sv /home/weinijuan/cpu/IP/myCPU/mycpu_top.sv /home/weinijuan/cpu/IP/myCPU/preif.sv /home/weinijuan/cpu/IP/myCPU/regfile.sv /home/weinijuan/cpu/IP/myCPU/signed_to_abs.sv /home/weinijuan/cpu/IP/myCPU/cpu_axi_interface.v /home/weinijuan/cpu/IP/myCPU/div.v /home/weinijuan/cpu/IP/CONFREG/confreg_sim.v /home/weinijuan/cpu/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v /home/weinijuan/cpu/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v /home/weinijuan/cpu/IP/AMBA/axi2apb.v /home/weinijuan/cpu/IP/AMBA/axi_mux_sim.v /home/weinijuan/cpu/IP/APB_DEV/apb_dev_top.v /home/weinijuan/cpu/IP/APB_DEV/apb_mux2.v /home/weinijuan/cpu/IP/APB_DEV/URT/raminfr.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_receiver.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_regs.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_rfifo.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_sync_flops.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_tfifo.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_top.v /home/weinijuan/cpu/IP/APB_DEV/URT/uart_transmitter.v /home/weinijuan/cpu/IP/APB_DEV/NAND/nand.v"
S      9436   126967  1680505245   548775072  1680505245   548775072 "../testbench/difftest.v"
S      4003   126991  1680505245   548775072  1680505245   548775072 "../testbench/simu_top.v"
S     33567   126693  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/AMBA/axi2apb.v"
S     31969   126695  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/AMBA/axi_mux_sim.v"
S     77690   126699  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/APB_DEV/NAND/nand.v"
S      2451   126701  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/APB_DEV/URT/raminfr.v"
S      4885   126702  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_defines.h"
S     11576   126703  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_receiver.v"
S     18592   126704  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_regs.v"
S      5178   126705  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_rfifo.v"
S      2831   126706  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_sync_flops.v"
S      3598   126707  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_tfifo.v"
S      3471   126708  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_top.v"
S      8347   126709  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/APB_DEV/URT/uart_transmitter.v"
S     12956   126710  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/APB_DEV/apb_dev_top.v"
S      6307   126713  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/APB_DEV/apb_mux2.v"
S      4053   126714  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/APB_DEV/nand_module.v"
S      8630   126716  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/AXI_DELAY_RAND/soc_axi_delay_rand.v"
S     20670   126718  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v"
S     23583   126722  1680505245   488775072  1680505245   488775072 "/home/weinijuan/cpu/IP/CONFREG/confreg_sim.v"
S       288   132722  1680508229    48801498  1680508166    78800940 "/home/weinijuan/cpu/IP/myCPU/Comparator.sv"
S     11014   132728  1681226881   198518010  1681226881   198518010 "/home/weinijuan/cpu/IP/myCPU/Control.sv"
S      2259   132716  1681271750   855703763  1681271750   855703763 "/home/weinijuan/cpu/IP/myCPU/Forwarding.sv"
S      1995   132717  1681268786   275729752  1681268786   275729752 "/home/weinijuan/cpu/IP/myCPU/HazardDetect.sv"
S      1219   132730  1680508229    48801498  1680508166    98800940 "/home/weinijuan/cpu/IP/myCPU/ImmGen.sv"
S       425   132723  1681271787    95703446  1681271787    95703446 "/home/weinijuan/cpu/IP/myCPU/PcUpdate.sv"
S      1634   132718  1681478323   285629153  1681478323   285629153 "/home/weinijuan/cpu/IP/myCPU/Pipeline.sv"
S      4370   132732  1681374900   954501947  1681374900   954501947 "/home/weinijuan/cpu/IP/myCPU/alu.sv"
S      6068   132725  1681374703   944503674  1681374703   944503674 "/home/weinijuan/cpu/IP/myCPU/cpu.svh"
S      6537   132726  1681373597   554513373  1681373597   554513373 "/home/weinijuan/cpu/IP/myCPU/cpu_axi_interface.v"
S     20605      492  1681478312   135628701  1681478312   135628701 "/home/weinijuan/cpu/IP/myCPU/cpu_sram.sv"
S      2962   132719  1680508229    48801498  1680508166    68800940 "/home/weinijuan/cpu/IP/myCPU/div.v"
S      2921    67503  1681267967   735736928  1681267967   735736928 "/home/weinijuan/cpu/IP/myCPU/extend_memData.sv"
S      4546   132729  1681376926   574484189  1681376926   574484189 "/home/weinijuan/cpu/IP/myCPU/mycpu_top.sv"
S       643    67496  1681271809   975703245  1681271809   975703245 "/home/weinijuan/cpu/IP/myCPU/preif.sv"
S      1041   132731  1681225589    28533780  1681225589    28533780 "/home/weinijuan/cpu/IP/myCPU/regfile.sv"
S       228   132720  1680508229    48801498  1680508166    78800940 "/home/weinijuan/cpu/IP/myCPU/signed_to_abs.sv"
S      3536   126871  1680505245   538775072  1680505245   538775072 "/home/weinijuan/cpu/chip/soc_demo/sim/config.h"
S     34089   126872  1680505245   538775072  1680505245   538775072 "/home/weinijuan/cpu/chip/soc_demo/sim/soc_top.v"
S   7484256   124102  1679901728    77370479  1581264640           0 "/usr/bin/verilator_bin"
T   1457454    98888  1681478331   645629479  1681478331   645629479 "obj_dir/Vsimu_top.cpp"
T     66935    98887  1681478331   625629479  1681478331   625629479 "obj_dir/Vsimu_top.h"
T      1486    98895  1681478331   645629479  1681478331   645629479 "obj_dir/Vsimu_top.mk"
T       684    98881  1681478331   605629479  1681478331   605629479 "obj_dir/Vsimu_top__Dpi.cpp"
T      2783    98879  1681478331   605629479  1681478331   605629479 "obj_dir/Vsimu_top__Dpi.h"
T      1233    98860  1681478331   605629479  1681478331   605629479 "obj_dir/Vsimu_top__Syms.cpp"
T      1212    98876  1681478331   605629479  1681478331   605629479 "obj_dir/Vsimu_top__Syms.h"
T    282628    98885  1681478331   615629479  1681478331   615629479 "obj_dir/Vsimu_top__Trace.cpp"
T    629233    98883  1681478331   615629479  1681478331   615629479 "obj_dir/Vsimu_top__Trace__Slow.cpp"
T     12308    98892  1681478331   645629479  1681478331   645629479 "obj_dir/Vsimu_top___024unit.cpp"
T      4442    98890  1681478331   645629479  1681478331   645629479 "obj_dir/Vsimu_top___024unit.h"
T      2107    98896  1681478331   645629479  1681478331   645629479 "obj_dir/Vsimu_top__ver.d"
T         0        0  1681478331   645629479  1681478331   645629479 "obj_dir/Vsimu_top__verFiles.dat"
T      1391    98894  1681478331   645629479  1681478331   645629479 "obj_dir/Vsimu_top_classes.mk"
