 Timing Path to inRegA/Q_reg[7]/D 
  
 Path Start Point : a[7] 
 Path End Point   : inRegA/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[7]                               Rise  0.2000 0.0000 0.7070 7.70095  0.894119 8.59507           1       100      c             | 
|    inRegA/D[7]                        Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_9/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegA/i_0_9/ZN          AND2_X1   Rise  0.2630 0.0630 0.0100 0.137305 0.699202 0.836507          1       100                    | 
|    inRegA/CLOCK_slh__c511/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    inRegA/CLOCK_slh__c511/Z CLKBUF_X1 Rise  0.2900 0.0270 0.0060 0.136583 0.699202 0.835785          1       100                    | 
|    inRegA/CLOCK_slh__c512/A CLKBUF_X1 Rise  0.2900 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c512/Z CLKBUF_X1 Rise  0.3300 0.0400 0.0170 5.17608  1.06234  6.23842           1       100                    | 
|    inRegA/Q_reg[7]/D        DFF_X1    Rise  0.3300 0.0000 0.0170          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[7]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0220 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.3300        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0140        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[0]/D 
  
 Path Start Point : b[0] 
 Path End Point   : inRegB/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    b[0]                         Rise  0.2000 0.0000 0.7070 0.279545 0.894119 1.17366           1       100      c             | 
|    inRegB/D[0]                  Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_2/A2    AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_2/ZN    AND2_X1   Rise  0.2630 0.0630 0.0090 0.165732 0.699202 0.864934          1       100                    | 
|    inRegB/sph__c215/A CLKBUF_X1 Rise  0.2630 0.0000 0.0090          0.77983                                                   | 
|    inRegB/sph__c215/Z CLKBUF_X1 Rise  0.3360 0.0730 0.0470 18.3252  1.06234  19.3875           1       100                    | 
|    inRegB/Q_reg[0]/D  DFF_X1    Rise  0.3380 0.0020 0.0470          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[0]/CK          DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0320 0.3220 | 
| data required time                       |  0.3220        | 
|                                          |                | 
| data arrival time                        |  0.3380        | 
| data required time                       | -0.3220        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0160        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[6]/D 
  
 Path Start Point : a[6] 
 Path End Point   : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[6]                               Rise  0.2000 0.0000 0.7070 27.7007  0.894119 28.5948           1       100      c             | 
|    inRegA/D[6]                        Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_8/A2          AND2_X1   Rise  0.2020 0.0020 0.7070          0.97463                                                   | 
|    inRegA/i_0_8/ZN          AND2_X1   Rise  0.2660 0.0640 0.0100 0.195922 0.699202 0.895124          1       100                    | 
|    inRegA/CLOCK_slh__c509/A CLKBUF_X1 Rise  0.2660 0.0000 0.0100          0.77983                                                   | 
|    inRegA/CLOCK_slh__c509/Z CLKBUF_X1 Rise  0.2930 0.0270 0.0060 0.161595 0.699202 0.860797          1       100                    | 
|    inRegA/CLOCK_slh__c510/A CLKBUF_X1 Rise  0.2930 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c510/Z CLKBUF_X1 Rise  0.3370 0.0440 0.0220 7.05065  1.06234  8.113             1       100                    | 
|    inRegA/Q_reg[6]/D        DFF_X1    Rise  0.3370 0.0000 0.0220          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[6]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0230 0.3170 | 
| data required time                       |  0.3170        | 
|                                          |                | 
| data arrival time                        |  0.3370        | 
| data required time                       | -0.3170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0200        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[1]/D 
  
 Path Start Point : b[1] 
 Path End Point   : inRegB/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    b[1]                      Rise  0.2000 0.0000 0.7070 0.469706 0.894119 1.36383           1       100      c             | 
|    inRegB/D[1]               Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_3/A2   AND2_X1 Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_3/ZN   AND2_X1 Rise  0.3650 0.1650 0.0880 34.5985  1.06234  35.6608           1       100                    | 
|    inRegB/Q_reg[1]/D DFF_X1  Rise  0.3700 0.0050 0.0880          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[1]/CK          DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0560 0.3460 | 
| data required time                       |  0.3460        | 
|                                          |                | 
| data arrival time                        |  0.3700        | 
| data required time                       | -0.3460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0240        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[2]/D 
  
 Path Start Point : a[2] 
 Path End Point   : inRegA/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[2]                               Rise  0.2000 0.0000 0.7070 0.559544   0.894119 1.45366           1       100      c             | 
|    inRegA/D[2]                        Rise  0.2000 0.0000                                                                             | 
|    inRegA/i_0_4/A2          AND2_X1   Rise  0.2000 0.0000 0.7070            0.97463                                                   | 
|    inRegA/i_0_4/ZN          AND2_X1   Rise  0.2630 0.0630 0.0100 0.172216   0.699202 0.871418          1       100                    | 
|    inRegA/CLOCK_slh__c396/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100            0.77983                                                   | 
|    inRegA/CLOCK_slh__c396/Z CLKBUF_X1 Rise  0.2900 0.0270 0.0060 0.139265   0.699202 0.838467          1       100                    | 
|    inRegA/CLOCK_slh__c397/A CLKBUF_X1 Rise  0.2900 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c397/Z CLKBUF_X1 Rise  0.3140 0.0240 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c398/A CLKBUF_X1 Rise  0.3140 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c398/Z CLKBUF_X1 Rise  0.3430 0.0290 0.0090 1.18443    1.06234  2.24678           1       100                    | 
|    inRegA/Q_reg[2]/D        DFF_X1    Rise  0.3430 0.0000 0.0090            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[2]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0190 0.3130 | 
| data required time                       |  0.3130        | 
|                                          |                | 
| data arrival time                        |  0.3430        | 
| data required time                       | -0.3130        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0300        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[0]/D 
  
 Path Start Point : a[0] 
 Path End Point   : inRegA/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                               Rise  0.2000 0.0000 0.7070 0.422063 0.894119 1.31618           1       100      c             | 
|    inRegA/D[0]                        Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_2/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegA/i_0_2/ZN          AND2_X1   Rise  0.2640 0.0640 0.0110 0.316047 0.699202 1.01525           1       100                    | 
|    inRegA/CLOCK_slh__c434/A CLKBUF_X1 Rise  0.2640 0.0000 0.0110          0.77983                                                   | 
|    inRegA/CLOCK_slh__c434/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0060 0.118111 0.699202 0.817313          1       100                    | 
|    inRegA/CLOCK_slh__c435/A CLKBUF_X1 Rise  0.2910 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c435/Z CLKBUF_X1 Rise  0.3160 0.0250 0.0060 0.141299 0.699202 0.840501          1       100                    | 
|    inRegA/CLOCK_slh__c436/A CLKBUF_X1 Rise  0.3160 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c436/Z CLKBUF_X1 Rise  0.3450 0.0290 0.0090 1.01561  1.06234  2.07795           1       100                    | 
|    inRegA/Q_reg[0]/D        DFF_X1    Rise  0.3450 0.0000 0.0090          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[0]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0190 0.3130 | 
| data required time                       |  0.3130        | 
|                                          |                | 
| data arrival time                        |  0.3450        | 
| data required time                       | -0.3130        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0320        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[31]/D 
  
 Path Start Point : b[31] 
 Path End Point   : inRegB/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[31]                             Rise  0.2000 0.0000 0.7070 0.854998 0.894119 1.74912           1       100      c             | 
|    inRegB/D[31]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_33/A2        AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_33/ZN        AND2_X1   Rise  0.2640 0.0640 0.0100 0.304913 0.699202 1.00411           1       100                    | 
|    inRegB/CLOCK_slh__c68/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c68/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.332665 0.699202 1.03187           1       100                    | 
|    inRegB/CLOCK_slh__c69/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c69/Z CLKBUF_X1 Rise  0.3160 0.0250 0.0060 0.150942 0.699202 0.850144          1       100                    | 
|    inRegB/CLOCK_slh__c70/A CLKBUF_X1 Rise  0.3160 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c70/Z CLKBUF_X1 Rise  0.3420 0.0260 0.0070 0.182886 1.06234  1.24523           1       100                    | 
|    inRegB/Q_reg[31]/D      DFF_X1    Rise  0.3420 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[31]/CK         DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0190 0.3090 | 
| data required time                       |  0.3090        | 
|                                          |                | 
| data arrival time                        |  0.3420        | 
| data required time                       | -0.3090        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0330        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[1]/D 
  
 Path Start Point : a[1] 
 Path End Point   : inRegA/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[1]                               Rise  0.2000 0.0000 0.7070 1.37253  0.894119 2.26665           1       100      c             | 
|    inRegA/D[1]                        Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_3/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegA/i_0_3/ZN          AND2_X1   Rise  0.2630 0.0630 0.0100 0.165283 0.699202 0.864485          1       100                    | 
|    inRegA/CLOCK_slh__c402/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    inRegA/CLOCK_slh__c402/Z CLKBUF_X1 Rise  0.2900 0.0270 0.0070 0.336737 0.699202 1.03594           1       100                    | 
|    inRegA/CLOCK_slh__c403/A CLKBUF_X1 Rise  0.2900 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c403/Z CLKBUF_X1 Rise  0.3160 0.0260 0.0070 0.499718 0.699202 1.19892           1       100                    | 
|    inRegA/CLOCK_slh__c404/A CLKBUF_X1 Rise  0.3160 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c404/Z CLKBUF_X1 Rise  0.3470 0.0310 0.0100 1.68885  1.06234  2.75119           1       100                    | 
|    inRegA/Q_reg[1]/D        DFF_X1    Rise  0.3470 0.0000 0.0100          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[1]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0200 0.3140 | 
| data required time                       |  0.3140        | 
|                                          |                | 
| data arrival time                        |  0.3470        | 
| data required time                       | -0.3140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0330        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[12]/D 
  
 Path Start Point : a[12] 
 Path End Point   : inRegA/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[12]                              Rise  0.2000 0.0000 0.7070 1.81876  0.894119 2.71288           1       100      c             | 
|    inRegA/D[12]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_14/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegA/i_0_14/ZN         AND2_X1   Rise  0.2630 0.0630 0.0100 0.163033 0.699202 0.862236          1       100                    | 
|    inRegA/CLOCK_slh__c440/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    inRegA/CLOCK_slh__c440/Z CLKBUF_X1 Rise  0.2900 0.0270 0.0070 0.268396 0.699202 0.967598          1       100                    | 
|    inRegA/CLOCK_slh__c441/A CLKBUF_X1 Rise  0.2900 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c441/Z CLKBUF_X1 Rise  0.3150 0.0250 0.0060 0.154639 0.699202 0.853841          1       100                    | 
|    inRegA/CLOCK_slh__c442/A CLKBUF_X1 Rise  0.3150 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c442/Z CLKBUF_X1 Rise  0.3470 0.0320 0.0110 2.15115  1.06234  3.21349           1       100                    | 
|    inRegA/Q_reg[12]/D       DFF_X1    Rise  0.3470 0.0000 0.0110          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[12]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0200 0.3140 | 
| data required time                       |  0.3140        | 
|                                          |                | 
| data arrival time                        |  0.3470        | 
| data required time                       | -0.3140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0330        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[26]/D 
  
 Path Start Point : b[26] 
 Path End Point   : inRegB/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[26]                             Rise  0.2000 0.0000 0.7070 0.797246 0.894119 1.69137           1       100      c             | 
|    inRegB/D[26]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_28/A2        AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_28/ZN        AND2_X1   Rise  0.2640 0.0640 0.0100 0.299975 0.699202 0.999177          1       100                    | 
|    inRegB/CLOCK_slh__c56/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c56/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0060 0.193691 0.699202 0.892894          1       100                    | 
|    inRegB/CLOCK_slh__c57/A CLKBUF_X1 Rise  0.2910 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c57/Z CLKBUF_X1 Rise  0.3160 0.0250 0.0070 0.223006 0.699202 0.922208          1       100                    | 
|    inRegB/CLOCK_slh__c58/A CLKBUF_X1 Rise  0.3160 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c58/Z CLKBUF_X1 Rise  0.3430 0.0270 0.0070 0.159453 1.06234  1.22179           1       100                    | 
|    inRegB/Q_reg[26]/D      DFF_X1    Rise  0.3430 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[26]/CK         DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0190 0.3090 | 
| data required time                       |  0.3090        | 
|                                          |                | 
| data arrival time                        |  0.3430        | 
| data required time                       | -0.3090        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0340        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[30]/D 
  
 Path Start Point : b[30] 
 Path End Point   : inRegB/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[30]                             Rise  0.2000 0.0000 0.7070 0.216105 0.894119 1.11022           1       100      c             | 
|    inRegB/D[30]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_32/A2        AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_32/ZN        AND2_X1   Rise  0.2640 0.0640 0.0100 0.233195 0.699202 0.932397          1       100                    | 
|    inRegB/CLOCK_slh__c74/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c74/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.31425  0.699202 1.01345           1       100                    | 
|    inRegB/CLOCK_slh__c75/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c75/Z CLKBUF_X1 Rise  0.3160 0.0250 0.0060 0.135664 0.699202 0.834866          1       100                    | 
|    inRegB/CLOCK_slh__c76/A CLKBUF_X1 Rise  0.3160 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c76/Z CLKBUF_X1 Rise  0.3430 0.0270 0.0070 0.364401 1.06234  1.42674           1       100                    | 
|    inRegB/Q_reg[30]/D      DFF_X1    Rise  0.3430 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[30]/CK         DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0190 0.3090 | 
| data required time                       |  0.3090        | 
|                                          |                | 
| data arrival time                        |  0.3430        | 
| data required time                       | -0.3090        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0340        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[16]/D 
  
 Path Start Point : b[16] 
 Path End Point   : inRegB/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    b[16]                              Rise  0.2000 0.0000 0.7070 1.456      0.894119 2.35012           1       100      c             | 
|    inRegB/D[16]                       Rise  0.2000 0.0000                                                                             | 
|    inRegB/i_0_18/A2         AND2_X1   Rise  0.2000 0.0000 0.7070            0.97463                                                   | 
|    inRegB/i_0_18/ZN         AND2_X1   Rise  0.2630 0.0630 0.0090 0.148503   0.699202 0.847705          1       100                    | 
|    inRegB/CLOCK_slh__c104/A CLKBUF_X1 Rise  0.2630 0.0000 0.0090            0.77983                                                   | 
|    inRegB/CLOCK_slh__c104/Z CLKBUF_X1 Rise  0.2890 0.0260 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c105/A CLKBUF_X1 Rise  0.2890 0.0000 0.0060            0.77983                                                   | 
|    inRegB/CLOCK_slh__c105/Z CLKBUF_X1 Rise  0.3140 0.0250 0.0060 0.139061   0.699202 0.838263          1       100                    | 
|    inRegB/CLOCK_slh__c106/A CLKBUF_X1 Rise  0.3140 0.0000 0.0060            0.77983                                                   | 
|    inRegB/CLOCK_slh__c106/Z CLKBUF_X1 Rise  0.3420 0.0280 0.0080 0.802176   1.06234  1.86452           1       100                    | 
|    inRegB/Q_reg[16]/D       DFF_X1    Rise  0.3420 0.0000 0.0080            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[16]/CK         DFF_X1        Rise  0.2880 0.0140 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2880 0.2880 | 
| library hold check                       |  0.0190 0.3070 | 
| data required time                       |  0.3070        | 
|                                          |                | 
| data arrival time                        |  0.3420        | 
| data required time                       | -0.3070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0350        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[17]/D 
  
 Path Start Point : b[17] 
 Path End Point   : inRegB/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[17]                              Rise  0.2000 0.0000 0.7070 2.30354  0.894119 3.19765           1       100      c             | 
|    inRegB/D[17]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_19/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_19/ZN         AND2_X1   Rise  0.2640 0.0640 0.0090 0.204704 0.699202 0.903906          1       100                    | 
|    inRegB/CLOCK_slh__c128/A CLKBUF_X1 Rise  0.2640 0.0000 0.0090          0.77983                                                   | 
|    inRegB/CLOCK_slh__c128/Z CLKBUF_X1 Rise  0.2900 0.0260 0.0060 0.172371 0.699202 0.871573          1       100                    | 
|    inRegB/CLOCK_slh__c129/A CLKBUF_X1 Rise  0.2900 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c129/Z CLKBUF_X1 Rise  0.3150 0.0250 0.0060 0.167616 0.699202 0.866818          1       100                    | 
|    inRegB/CLOCK_slh__c130/A CLKBUF_X1 Rise  0.3150 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c130/Z CLKBUF_X1 Rise  0.3460 0.0310 0.0110 1.91517  1.06234  2.97751           1       100                    | 
|    inRegB/Q_reg[17]/D       DFF_X1    Rise  0.3460 0.0000 0.0110          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[17]/CK         DFF_X1        Rise  0.2910 0.0170 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0200 0.3110 | 
| data required time                       |  0.3110        | 
|                                          |                | 
| data arrival time                        |  0.3460        | 
| data required time                       | -0.3110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0350        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[8]/D 
  
 Path Start Point : a[8] 
 Path End Point   : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[8]                               Rise  0.2000 0.0000 0.7070 11.8057  0.894119 12.6999           1       100      c             | 
|    inRegA/D[8]                        Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_10/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegA/i_0_10/ZN         AND2_X1   Rise  0.2640 0.0640 0.0100 0.213524 0.699202 0.912726          1       100                    | 
|    inRegA/CLOCK_slh__c458/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegA/CLOCK_slh__c458/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.282933 0.699202 0.982135          1       100                    | 
|    inRegA/CLOCK_slh__c459/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c459/Z CLKBUF_X1 Rise  0.3160 0.0250 0.0060 0.159172 0.699202 0.858374          1       100                    | 
|    inRegA/CLOCK_slh__c460/A CLKBUF_X1 Rise  0.3160 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c460/Z CLKBUF_X1 Rise  0.3500 0.0340 0.0130 3.08282  1.06234  4.14516           1       100                    | 
|    inRegA/Q_reg[8]/D        DFF_X1    Rise  0.3500 0.0000 0.0130          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[8]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0210 0.3150 | 
| data required time                       |  0.3150        | 
|                                          |                | 
| data arrival time                        |  0.3500        | 
| data required time                       | -0.3150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0350        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[12]/D 
  
 Path Start Point : b[12] 
 Path End Point   : inRegB/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    b[12]                              Rise  0.2000 0.0000 0.7070 2.45795   0.894119 3.35207           1       100      c             | 
|    inRegB/D[12]                       Rise  0.2000 0.0000                                                                            | 
|    inRegB/i_0_14/A2         AND2_X1   Rise  0.2000 0.0000 0.7070           0.97463                                                   | 
|    inRegB/i_0_14/ZN         AND2_X1   Rise  0.2630 0.0630 0.0090 0.148736  0.699202 0.847938          1       100                    | 
|    inRegB/CLOCK_slh__c122/A CLKBUF_X1 Rise  0.2630 0.0000 0.0090           0.77983                                                   | 
|    inRegB/CLOCK_slh__c122/Z CLKBUF_X1 Rise  0.2890 0.0260 0.0070 0.230243  0.699202 0.929445          1       100                    | 
|    inRegB/CLOCK_slh__c123/A CLKBUF_X1 Rise  0.2890 0.0000 0.0070           0.77983                                                   | 
|    inRegB/CLOCK_slh__c123/Z CLKBUF_X1 Rise  0.3140 0.0250 0.0060 0.0105416 0.699202 0.709744          1       100                    | 
|    inRegB/CLOCK_slh__c124/A CLKBUF_X1 Rise  0.3140 0.0000 0.0060           0.77983                                                   | 
|    inRegB/CLOCK_slh__c124/Z CLKBUF_X1 Rise  0.3420 0.0280 0.0080 0.857322  1.06234  1.91966           1       100                    | 
|    inRegB/Q_reg[12]/D       DFF_X1    Rise  0.3420 0.0000 0.0080           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[12]/CK         DFF_X1        Rise  0.2870 0.0130 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2870 0.2870 | 
| library hold check                       |  0.0190 0.3060 | 
| data required time                       |  0.3060        | 
|                                          |                | 
| data arrival time                        |  0.3420        | 
| data required time                       | -0.3060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[7]/D 
  
 Path Start Point : b[7] 
 Path End Point   : inRegB/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[7]                              Rise  0.2000 0.0000 0.7070 8.74303  0.894119 9.63715           1       100      c             | 
|    inRegB/D[7]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_9/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_9/ZN         AND2_X1   Rise  0.2640 0.0640 0.0100 0.228461 0.699202 0.927663          1       100                    | 
|    inRegB/CLOCK_slh__c92/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c92/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0060 0.181725 0.699202 0.880927          1       100                    | 
|    inRegB/CLOCK_slh__c93/A CLKBUF_X1 Rise  0.2910 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c93/Z CLKBUF_X1 Rise  0.3160 0.0250 0.0070 0.300241 0.699202 0.999443          1       100                    | 
|    inRegB/CLOCK_slh__c94/A CLKBUF_X1 Rise  0.3160 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c94/Z CLKBUF_X1 Rise  0.3440 0.0280 0.0080 0.699638 1.06234  1.76198           1       100                    | 
|    inRegB/Q_reg[7]/D       DFF_X1    Rise  0.3440 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[7]/CK          DFF_X1        Rise  0.2890 0.0150 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2890 0.2890 | 
| library hold check                       |  0.0190 0.3080 | 
| data required time                       |  0.3080        | 
|                                          |                | 
| data arrival time                        |  0.3440        | 
| data required time                       | -0.3080        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[28]/D 
  
 Path Start Point : b[28] 
 Path End Point   : inRegB/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[28]                             Rise  0.2000 0.0000 0.7070 0.371607 0.894119 1.26573           1       100      c             | 
|    inRegB/D[28]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_30/A2        AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_30/ZN        AND2_X1   Rise  0.2640 0.0640 0.0100 0.299728 0.699202 0.99893           1       100                    | 
|    inRegB/CLOCK_slh__c62/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c62/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.331501 0.699202 1.0307            1       100                    | 
|    inRegB/CLOCK_slh__c63/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c63/Z CLKBUF_X1 Rise  0.3170 0.0260 0.0070 0.326434 0.699202 1.02564           1       100                    | 
|    inRegB/CLOCK_slh__c64/A CLKBUF_X1 Rise  0.3170 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c64/Z CLKBUF_X1 Rise  0.3450 0.0280 0.0080 0.608222 1.06234  1.67056           1       100                    | 
|    inRegB/Q_reg[28]/D      DFF_X1    Rise  0.3450 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[28]/CK         DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0190 0.3090 | 
| data required time                       |  0.3090        | 
|                                          |                | 
| data arrival time                        |  0.3450        | 
| data required time                       | -0.3090        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[19]/D 
  
 Path Start Point : b[19] 
 Path End Point   : inRegB/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[19]                              Rise  0.2000 0.0000 0.7070 7.19511  0.894119 8.08923           1       100      c             | 
|    inRegB/D[19]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_21/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_21/ZN         AND2_X1   Rise  0.2630 0.0630 0.0090 0.164861 0.699202 0.864063          1       100                    | 
|    inRegB/CLOCK_slh__c116/A CLKBUF_X1 Rise  0.2630 0.0000 0.0090          0.77983                                                   | 
|    inRegB/CLOCK_slh__c116/Z CLKBUF_X1 Rise  0.2890 0.0260 0.0060 0.134909 0.699202 0.834111          1       100                    | 
|    inRegB/CLOCK_slh__c117/A CLKBUF_X1 Rise  0.2890 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c117/Z CLKBUF_X1 Rise  0.3140 0.0250 0.0060 0.168045 0.699202 0.867247          1       100                    | 
|    inRegB/CLOCK_slh__c118/A CLKBUF_X1 Rise  0.3140 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c118/Z CLKBUF_X1 Rise  0.3460 0.0320 0.0110 1.9908   1.06234  3.05314           1       100                    | 
|    inRegB/Q_reg[19]/D       DFF_X1    Rise  0.3460 0.0000 0.0110          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[19]/CK         DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0200 0.3100 | 
| data required time                       |  0.3100        | 
|                                          |                | 
| data arrival time                        |  0.3460        | 
| data required time                       | -0.3100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[24]/D 
  
 Path Start Point : b[24] 
 Path End Point   : inRegB/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[24]                             Rise  0.2000 0.0000 0.7070 18.0065  0.894119 18.9006           1       100      c             | 
|    inRegB/D[24]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_26/A2        AND2_X1   Rise  0.2010 0.0010 0.7070          0.97463                                                   | 
|    inRegB/i_0_26/ZN        AND2_X1   Rise  0.2640 0.0630 0.0090 0.143457 0.699202 0.842659          1       100                    | 
|    inRegB/CLOCK_slh__c86/A CLKBUF_X1 Rise  0.2640 0.0000 0.0090          0.77983                                                   | 
|    inRegB/CLOCK_slh__c86/Z CLKBUF_X1 Rise  0.2900 0.0260 0.0060 0.141272 0.699202 0.840474          1       100                    | 
|    inRegB/CLOCK_slh__c87/A CLKBUF_X1 Rise  0.2900 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c87/Z CLKBUF_X1 Rise  0.3150 0.0250 0.0060 0.136251 0.699202 0.835453          1       100                    | 
|    inRegB/CLOCK_slh__c88/A CLKBUF_X1 Rise  0.3150 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c88/Z CLKBUF_X1 Rise  0.3460 0.0310 0.0100 1.86721  1.06234  2.92955           1       100                    | 
|    inRegB/Q_reg[24]/D      DFF_X1    Rise  0.3460 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[24]/CK         DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0200 0.3100 | 
| data required time                       |  0.3100        | 
|                                          |                | 
| data arrival time                        |  0.3460        | 
| data required time                       | -0.3100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[28]/D 
  
 Path Start Point : a[28] 
 Path End Point   : inRegA/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[28]                              Rise  0.2000 0.0000 0.7070 1.7642   0.894119 2.65832           1       100      c             | 
|    inRegA/D[28]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_30/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegA/i_0_30/ZN         AND2_X1   Rise  0.2630 0.0630 0.0100 0.177109 0.699202 0.876311          1       100                    | 
|    inRegA/CLOCK_slh__c446/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    inRegA/CLOCK_slh__c446/Z CLKBUF_X1 Rise  0.2900 0.0270 0.0060 0.148431 0.699202 0.847633          1       100                    | 
|    inRegA/CLOCK_slh__c447/A CLKBUF_X1 Rise  0.2900 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c447/Z CLKBUF_X1 Rise  0.3150 0.0250 0.0060 0.150324 0.699202 0.849526          1       100                    | 
|    inRegA/CLOCK_slh__c448/A CLKBUF_X1 Rise  0.3150 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c448/Z CLKBUF_X1 Rise  0.3520 0.0370 0.0150 3.91379  1.06234  4.97613           1       100                    | 
|    inRegA/Q_reg[28]/D       DFF_X1    Rise  0.3520 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[28]/CK         DFF_X1        Rise  0.2950 0.0130 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2950 0.2950 | 
| library hold check                       |  0.0210 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.3520        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0360        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[3]/D 
  
 Path Start Point : a[3] 
 Path End Point   : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[3]                               Rise  0.2000 0.0000 0.7070 0.60946  0.894119 1.50358           1       100      c             | 
|    inRegA/D[3]                        Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_5/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegA/i_0_5/ZN          AND2_X1   Rise  0.2640 0.0640 0.0100 0.225475 0.699202 0.924677          1       100                    | 
|    inRegA/CLOCK_slh__c452/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegA/CLOCK_slh__c452/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.359538 0.699202 1.05874           1       100                    | 
|    inRegA/CLOCK_slh__c453/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c453/Z CLKBUF_X1 Rise  0.3170 0.0260 0.0070 0.436379 0.699202 1.13558           1       100                    | 
|    inRegA/CLOCK_slh__c454/A CLKBUF_X1 Rise  0.3170 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c454/Z CLKBUF_X1 Rise  0.3530 0.0360 0.0140 3.59785  1.06234  4.6602            1       100                    | 
|    inRegA/Q_reg[3]/D        DFF_X1    Rise  0.3530 0.0000 0.0140          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[3]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0210 0.3150 | 
| data required time                       |  0.3150        | 
|                                          |                | 
| data arrival time                        |  0.3530        | 
| data required time                       | -0.3150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0380        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[22]/D 
  
 Path Start Point : b[22] 
 Path End Point   : inRegB/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[22]                             Rise  0.2000 0.0000 0.7070 10.4269  0.894119 11.321            1       100      c             | 
|    inRegB/D[22]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_24/A2        AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_24/ZN        AND2_X1   Rise  0.2640 0.0640 0.0100 0.241351 0.699202 0.940553          1       100                    | 
|    inRegB/CLOCK_slh__c80/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c80/Z CLKBUF_X1 Rise  0.2920 0.0280 0.0070 0.610534 0.699202 1.30974           1       100                    | 
|    inRegB/CLOCK_slh__c81/A CLKBUF_X1 Rise  0.2920 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c81/Z CLKBUF_X1 Rise  0.3190 0.0270 0.0070 0.542495 0.699202 1.2417            1       100                    | 
|    inRegB/CLOCK_slh__c82/A CLKBUF_X1 Rise  0.3190 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c82/Z CLKBUF_X1 Rise  0.3480 0.0290 0.0080 0.777074 1.06234  1.83942           1       100                    | 
|    inRegB/Q_reg[22]/D      DFF_X1    Rise  0.3480 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[22]/CK         DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0190 0.3090 | 
| data required time                       |  0.3090        | 
|                                          |                | 
| data arrival time                        |  0.3480        | 
| data required time                       | -0.3090        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[18]/D 
  
 Path Start Point : b[18] 
 Path End Point   : inRegB/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[18]                              Rise  0.2000 0.0000 0.7070 14.2128  0.894119 15.1069           1       100      c             | 
|    inRegB/D[18]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_20/A2         AND2_X1   Rise  0.2010 0.0010 0.7070          0.97463                                                   | 
|    inRegB/i_0_20/ZN         AND2_X1   Rise  0.2650 0.0640 0.0100 0.260056 0.699202 0.959258          1       100                    | 
|    inRegB/CLOCK_slh__c146/A CLKBUF_X1 Rise  0.2650 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c146/Z CLKBUF_X1 Rise  0.2920 0.0270 0.0070 0.323158 0.699202 1.02236           1       100                    | 
|    inRegB/CLOCK_slh__c147/A CLKBUF_X1 Rise  0.2920 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c147/Z CLKBUF_X1 Rise  0.3170 0.0250 0.0060 0.188764 0.699202 0.887966          1       100                    | 
|    inRegB/CLOCK_slh__c148/A CLKBUF_X1 Rise  0.3170 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c148/Z CLKBUF_X1 Rise  0.3490 0.0320 0.0110 2.08595  1.06234  3.14829           1       100                    | 
|    inRegB/Q_reg[18]/D       DFF_X1    Rise  0.3490 0.0000 0.0110          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[18]/CK         DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0200 0.3100 | 
| data required time                       |  0.3100        | 
|                                          |                | 
| data arrival time                        |  0.3490        | 
| data required time                       | -0.3100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[25]/D 
  
 Path Start Point : b[25] 
 Path End Point   : inRegB/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[25]                              Rise  0.2000 0.0000 0.7070 30.5534  0.894119 31.4475           1       100      c             | 
|    inRegB/D[25]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_27/A2         AND2_X1   Rise  0.2020 0.0020 0.7070          0.97463                                                   | 
|    inRegB/i_0_27/ZN         AND2_X1   Rise  0.2670 0.0650 0.0100 0.356658 0.699202 1.05586           1       100                    | 
|    inRegB/CLOCK_slh__c140/A CLKBUF_X1 Rise  0.2670 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c140/Z CLKBUF_X1 Rise  0.2940 0.0270 0.0070 0.252072 0.699202 0.951274          1       100                    | 
|    inRegB/CLOCK_slh__c141/A CLKBUF_X1 Rise  0.2940 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c141/Z CLKBUF_X1 Rise  0.3190 0.0250 0.0060 0.166006 0.699202 0.865208          1       100                    | 
|    inRegB/CLOCK_slh__c142/A CLKBUF_X1 Rise  0.3190 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c142/Z CLKBUF_X1 Rise  0.3490 0.0300 0.0100 1.42202  1.06234  2.48436           1       100                    | 
|    inRegB/Q_reg[25]/D       DFF_X1    Rise  0.3490 0.0000 0.0100          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[25]/CK         DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0200 0.3100 | 
| data required time                       |  0.3100        | 
|                                          |                | 
| data arrival time                        |  0.3490        | 
| data required time                       | -0.3100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0390        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[10]/D 
  
 Path Start Point : b[10] 
 Path End Point   : inRegB/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    b[10]                              Rise  0.2000 0.0000 0.7070 2.6987     0.894119 3.59282           1       100      c             | 
|    inRegB/D[10]                       Rise  0.2000 0.0000                                                                             | 
|    inRegB/i_0_12/A2         AND2_X1   Rise  0.2000 0.0000 0.7070            0.97463                                                   | 
|    inRegB/i_0_12/ZN         AND2_X1   Rise  0.2640 0.0640 0.0090 0.203248   0.699202 0.90245           1       100                    | 
|    inRegB/CLOCK_slh__c170/A CLKBUF_X1 Rise  0.2640 0.0000 0.0090            0.77983                                                   | 
|    inRegB/CLOCK_slh__c170/Z CLKBUF_X1 Rise  0.2900 0.0260 0.0070 0.216984   0.699202 0.916186          1       100                    | 
|    inRegB/CLOCK_slh__c171/A CLKBUF_X1 Rise  0.2900 0.0000 0.0070            0.77983                                                   | 
|    inRegB/CLOCK_slh__c171/Z CLKBUF_X1 Rise  0.3150 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c172/A CLKBUF_X1 Rise  0.3150 0.0000 0.0060            0.77983                                                   | 
|    inRegB/CLOCK_slh__c172/Z CLKBUF_X1 Rise  0.3470 0.0320 0.0110 2.25578    1.06234  3.31812           1       100                    | 
|    inRegB/Q_reg[10]/D       DFF_X1    Rise  0.3470 0.0000 0.0110            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[10]/CK         DFF_X1        Rise  0.2870 0.0130 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2870 0.2870 | 
| library hold check                       |  0.0200 0.3070 | 
| data required time                       |  0.3070        | 
|                                          |                | 
| data arrival time                        |  0.3470        | 
| data required time                       | -0.3070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[15]/D 
  
 Path Start Point : b[15] 
 Path End Point   : inRegB/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[15]                              Rise  0.2000 0.0000 0.7070 1.71365  0.894119 2.60777           1       100      c             | 
|    inRegB/D[15]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_17/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_17/ZN         AND2_X1   Rise  0.2640 0.0640 0.0100 0.275534 0.699202 0.974736          1       100                    | 
|    inRegB/CLOCK_slh__c110/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c110/Z CLKBUF_X1 Rise  0.2920 0.0280 0.0070 0.474116 0.699202 1.17332           1       100                    | 
|    inRegB/CLOCK_slh__c111/A CLKBUF_X1 Rise  0.2920 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c111/Z CLKBUF_X1 Rise  0.3180 0.0260 0.0070 0.475936 0.699202 1.17514           1       100                    | 
|    inRegB/CLOCK_slh__c112/A CLKBUF_X1 Rise  0.3180 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c112/Z CLKBUF_X1 Rise  0.3470 0.0290 0.0090 1.03717  1.06234  2.09951           1       100                    | 
|    inRegB/Q_reg[15]/D       DFF_X1    Rise  0.3470 0.0000 0.0090          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[15]/CK         DFF_X1        Rise  0.2880 0.0140 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2880 0.2880 | 
| library hold check                       |  0.0190 0.3070 | 
| data required time                       |  0.3070        | 
|                                          |                | 
| data arrival time                        |  0.3470        | 
| data required time                       | -0.3070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[21]/D 
  
 Path Start Point : b[21] 
 Path End Point   : inRegB/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[21]                              Rise  0.2000 0.0000 0.7070 12.3616  0.894119 13.2557           1       100      c             | 
|    inRegB/D[21]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_23/A2         AND2_X1   Rise  0.2010 0.0010 0.7070          0.97463                                                   | 
|    inRegB/i_0_23/ZN         AND2_X1   Rise  0.2660 0.0650 0.0100 0.39556  0.699202 1.09476           1       100                    | 
|    inRegB/CLOCK_slh__c134/A CLKBUF_X1 Rise  0.2660 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c134/Z CLKBUF_X1 Rise  0.2930 0.0270 0.0060 0.175885 0.699202 0.875087          1       100                    | 
|    inRegB/CLOCK_slh__c135/A CLKBUF_X1 Rise  0.2930 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c135/Z CLKBUF_X1 Rise  0.3180 0.0250 0.0070 0.275783 0.699202 0.974985          1       100                    | 
|    inRegB/CLOCK_slh__c136/A CLKBUF_X1 Rise  0.3180 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c136/Z CLKBUF_X1 Rise  0.3500 0.0320 0.0110 1.8893   1.06234  2.95164           1       100                    | 
|    inRegB/Q_reg[21]/D       DFF_X1    Rise  0.3500 0.0000 0.0110          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[21]/CK         DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0200 0.3100 | 
| data required time                       |  0.3100        | 
|                                          |                | 
| data arrival time                        |  0.3500        | 
| data required time                       | -0.3100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[31]/D 
  
 Path Start Point : a[31] 
 Path End Point   : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[31]                              Rise  0.2000 0.0000 0.7070 1.20049  0.894119 2.09461           1       100      c             | 
|    inRegA/D[31]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_33/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegA/i_0_33/ZN         AND2_X1   Rise  0.2640 0.0640 0.0070 0.317569 0.699202 1.01677           1       100                    | 
|    inRegA/CLOCK_slh__c494/A CLKBUF_X1 Rise  0.2640 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c494/Z CLKBUF_X1 Rise  0.2900 0.0260 0.0070 0.309222 0.699202 1.00842           1       100                    | 
|    inRegA/CLOCK_slh__c495/A CLKBUF_X1 Rise  0.2900 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c495/Z CLKBUF_X1 Rise  0.3150 0.0250 0.0060 0.148991 0.699202 0.848193          1       100                    | 
|    inRegA/CLOCK_slh__c496/A CLKBUF_X1 Rise  0.3150 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c496/Z CLKBUF_X1 Rise  0.3560 0.0410 0.0190 5.70081  1.06234  6.76315           1       100                    | 
|    inRegA/Q_reg[31]/D       DFF_X1    Rise  0.3560 0.0000 0.0190          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[31]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0220 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.3560        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0400        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[29]/D 
  
 Path Start Point : b[29] 
 Path End Point   : inRegB/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    b[29]                              Rise  0.2000 0.0000 0.7070 2.26117    0.894119 3.15529           1       100      c             | 
|    inRegB/D[29]                       Rise  0.2000 0.0000                                                                             | 
|    inRegB/i_0_31/A2         AND2_X1   Rise  0.2000 0.0000 0.7070            0.97463                                                   | 
|    inRegB/i_0_31/ZN         AND2_X1   Rise  0.2620 0.0620 0.0090 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c188/A CLKBUF_X1 Rise  0.2620 0.0000 0.0090            0.77983                                                   | 
|    inRegB/CLOCK_slh__c188/Z CLKBUF_X1 Rise  0.2890 0.0270 0.0070 0.273798   0.699202 0.973             1       100                    | 
|    inRegB/CLOCK_slh__c189/A CLKBUF_X1 Rise  0.2890 0.0000 0.0070            0.77983                                                   | 
|    inRegB/CLOCK_slh__c189/Z CLKBUF_X1 Rise  0.3150 0.0260 0.0060 0.204162   0.699202 0.903364          1       100                    | 
|    inRegB/CLOCK_slh__c190/A CLKBUF_X1 Rise  0.3150 0.0000 0.0060            0.77983                                                   | 
|    inRegB/CLOCK_slh__c190/Z CLKBUF_X1 Rise  0.3500 0.0350 0.0130 3.1895     1.06234  4.25184           1       100                    | 
|    inRegB/Q_reg[29]/D       DFF_X1    Rise  0.3500 0.0000 0.0130            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[29]/CK         DFF_X1        Rise  0.2880 0.0140 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2880 0.2880 | 
| library hold check                       |  0.0210 0.3090 | 
| data required time                       |  0.3090        | 
|                                          |                | 
| data arrival time                        |  0.3500        | 
| data required time                       | -0.3090        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[23]/D 
  
 Path Start Point : b[23] 
 Path End Point   : inRegB/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[23]                              Rise  0.2000 0.0000 0.7070 13.9194  0.894119 14.8135           1       100      c             | 
|    inRegB/D[23]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_25/A2         AND2_X1   Rise  0.2010 0.0010 0.7070          0.97463                                                   | 
|    inRegB/i_0_25/ZN         AND2_X1   Rise  0.2650 0.0640 0.0100 0.262815 0.699202 0.962017          1       100                    | 
|    inRegB/CLOCK_slh__c152/A CLKBUF_X1 Rise  0.2650 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c152/Z CLKBUF_X1 Rise  0.2920 0.0270 0.0070 0.395921 0.699202 1.09512           1       100                    | 
|    inRegB/CLOCK_slh__c153/A CLKBUF_X1 Rise  0.2920 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c153/Z CLKBUF_X1 Rise  0.3170 0.0250 0.0060 0.170013 0.699202 0.869215          1       100                    | 
|    inRegB/CLOCK_slh__c154/A CLKBUF_X1 Rise  0.3170 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c154/Z CLKBUF_X1 Rise  0.3520 0.0350 0.0130 3.2057   1.06234  4.26804           1       100                    | 
|    inRegB/Q_reg[23]/D       DFF_X1    Rise  0.3520 0.0000 0.0130          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[23]/CK         DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0210 0.3110 | 
| data required time                       |  0.3110        | 
|                                          |                | 
| data arrival time                        |  0.3520        | 
| data required time                       | -0.3110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[27]/D 
  
 Path Start Point : b[27] 
 Path End Point   : inRegB/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    b[27]                              Rise  0.2000 0.0000 0.7070 2.66511    0.894119 3.55923           1       100      c             | 
|    inRegB/D[27]                       Rise  0.2000 0.0000                                                                             | 
|    inRegB/i_0_29/A2         AND2_X1   Rise  0.2000 0.0000 0.7070            0.97463                                                   | 
|    inRegB/i_0_29/ZN         AND2_X1   Rise  0.2620 0.0620 0.0090 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c209/A CLKBUF_X1 Rise  0.2620 0.0000 0.0090            0.77983                                                   | 
|    inRegB/CLOCK_slh__c209/Z CLKBUF_X1 Rise  0.2880 0.0260 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c210/A CLKBUF_X1 Rise  0.2880 0.0000 0.0060            0.77983                                                   | 
|    inRegB/CLOCK_slh__c210/Z CLKBUF_X1 Rise  0.3130 0.0250 0.0070 0.269667   0.699202 0.968869          1       100                    | 
|    inRegB/CLOCK_slh__c211/A CLKBUF_X1 Rise  0.3130 0.0000 0.0070            0.77983                                                   | 
|    inRegB/CLOCK_slh__c211/Z CLKBUF_X1 Rise  0.3520 0.0390 0.0160 4.64234    1.06234  5.70468           1       100                    | 
|    inRegB/Q_reg[27]/D       DFF_X1    Rise  0.3520 0.0000 0.0160            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[27]/CK         DFF_X1        Rise  0.2890 0.0150 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2890 0.2890 | 
| library hold check                       |  0.0220 0.3110 | 
| data required time                       |  0.3110        | 
|                                          |                | 
| data arrival time                        |  0.3520        | 
| data required time                       | -0.3110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[6]/D 
  
 Path Start Point : b[6] 
 Path End Point   : inRegB/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[6]                               Rise  0.2000 0.0000 0.7070 2.19174  0.894119 3.08586           1       100      c             | 
|    inRegB/D[6]                        Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_8/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_8/ZN          AND2_X1   Rise  0.2630 0.0630 0.0090 0.17748  0.699202 0.876682          1       100                    | 
|    inRegB/CLOCK_slh__c200/A CLKBUF_X1 Rise  0.2630 0.0000 0.0090          0.77983                                                   | 
|    inRegB/CLOCK_slh__c200/Z CLKBUF_X1 Rise  0.2890 0.0260 0.0060 0.189986 0.699202 0.889188          1       100                    | 
|    inRegB/CLOCK_slh__c201/A CLKBUF_X1 Rise  0.2890 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c201/Z CLKBUF_X1 Rise  0.3140 0.0250 0.0070 0.255138 0.699202 0.95434           1       100                    | 
|    inRegB/CLOCK_slh__c202/A CLKBUF_X1 Rise  0.3140 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c202/Z CLKBUF_X1 Rise  0.3530 0.0390 0.0170 4.85098  1.06234  5.91332           1       100                    | 
|    inRegB/Q_reg[6]/D        DFF_X1    Rise  0.3530 0.0000 0.0170          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[6]/CK          DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0220 0.3120 | 
| data required time                       |  0.3120        | 
|                                          |                | 
| data arrival time                        |  0.3530        | 
| data required time                       | -0.3120        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[4]/D 
  
 Path Start Point : a[4] 
 Path End Point   : inRegA/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[4]                               Rise  0.2000 0.0000 0.7070 26.4568  0.894119 27.3509           1       100      c             | 
|    inRegA/D[4]                        Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_6/A2          AND2_X1   Rise  0.2010 0.0010 0.7070          0.97463                                                   | 
|    inRegA/i_0_6/ZN          AND2_X1   Rise  0.2640 0.0630 0.0100 0.13051  0.699202 0.829712          1       100                    | 
|    inRegA/CLOCK_slh__c500/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegA/CLOCK_slh__c500/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0060 0.130991 0.699202 0.830194          1       100                    | 
|    inRegA/CLOCK_slh__c501/A CLKBUF_X1 Rise  0.2910 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c501/Z CLKBUF_X1 Rise  0.3160 0.0250 0.0060 0.13641  0.699202 0.835612          1       100                    | 
|    inRegA/CLOCK_slh__c502/A CLKBUF_X1 Rise  0.3160 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c502/Z CLKBUF_X1 Rise  0.3560 0.0400 0.0180 5.50472  1.06234  6.56706           1       100                    | 
|    inRegA/Q_reg[4]/D        DFF_X1    Rise  0.3570 0.0010 0.0180          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[4]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0220 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.3570        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[9]/D 
  
 Path Start Point : a[9] 
 Path End Point   : inRegA/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[9]                               Rise  0.2000 0.0000 0.7070 17.1135  0.894119 18.0077           1       100      c             | 
|    inRegA/D[9]                        Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_11/A2         AND2_X1   Rise  0.2020 0.0020 0.7070          0.97463                                                   | 
|    inRegA/i_0_11/ZN         AND2_X1   Rise  0.2650 0.0630 0.0100 0.164821 0.699202 0.864023          1       100                    | 
|    inRegA/CLOCK_slh__c506/A CLKBUF_X1 Rise  0.2650 0.0000 0.0100          0.77983                                                   | 
|    inRegA/CLOCK_slh__c506/Z CLKBUF_X1 Rise  0.2920 0.0270 0.0060 0.160688 0.699202 0.85989           1       100                    | 
|    inRegA/CLOCK_slh__c507/A CLKBUF_X1 Rise  0.2920 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c507/Z CLKBUF_X1 Rise  0.3170 0.0250 0.0060 0.165005 0.699202 0.864207          1       100                    | 
|    inRegA/CLOCK_slh__c508/A CLKBUF_X1 Rise  0.3170 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c508/Z CLKBUF_X1 Rise  0.3570 0.0400 0.0180 5.35286  1.06234  6.4152            1       100                    | 
|    inRegA/Q_reg[9]/D        DFF_X1    Rise  0.3570 0.0000 0.0180          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[9]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0220 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.3570        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0410        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[20]/D 
  
 Path Start Point : b[20] 
 Path End Point   : inRegB/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[20]                              Rise  0.2000 0.0000 0.7070 5.91679  0.894119 6.81091           1       100      c             | 
|    inRegB/D[20]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_22/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_22/ZN         AND2_X1   Rise  0.2640 0.0640 0.0100 0.233085 0.699202 0.932287          1       100                    | 
|    inRegB/CLOCK_slh__c98/A  CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c98/Z  CLKBUF_X1 Rise  0.2910 0.0270 0.0060 0.194002 0.699202 0.893204          1       100                    | 
|    inRegB/CLOCK_slh__c99/A  CLKBUF_X1 Rise  0.2910 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c99/Z  CLKBUF_X1 Rise  0.3160 0.0250 0.0060 0.193394 0.699202 0.892596          1       100                    | 
|    inRegB/CLOCK_slh__c100/A CLKBUF_X1 Rise  0.3160 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c100/Z CLKBUF_X1 Rise  0.3530 0.0370 0.0150 4.07244  1.06234  5.13478           1       100                    | 
|    inRegB/Q_reg[20]/D       DFF_X1    Rise  0.3530 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[20]/CK         DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0210 0.3110 | 
| data required time                       |  0.3110        | 
|                                          |                | 
| data arrival time                        |  0.3530        | 
| data required time                       | -0.3110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0420        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[14]/D 
  
 Path Start Point : b[14] 
 Path End Point   : inRegB/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[14]                              Rise  0.2000 0.0000 0.7070 1.08422  0.894119 1.97834           1       100      c             | 
|    inRegB/D[14]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_16/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_16/ZN         AND2_X1   Rise  0.2630 0.0630 0.0090 0.160433 0.699202 0.859635          1       100                    | 
|    inRegB/CLOCK_slh__c176/A CLKBUF_X1 Rise  0.2630 0.0000 0.0090          0.77983                                                   | 
|    inRegB/CLOCK_slh__c176/Z CLKBUF_X1 Rise  0.2890 0.0260 0.0060 0.160574 0.699202 0.859776          1       100                    | 
|    inRegB/CLOCK_slh__c177/A CLKBUF_X1 Rise  0.2890 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c177/Z CLKBUF_X1 Rise  0.3140 0.0250 0.0070 0.254836 0.699202 0.954038          1       100                    | 
|    inRegB/CLOCK_slh__c178/A CLKBUF_X1 Rise  0.3140 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c178/Z CLKBUF_X1 Rise  0.3460 0.0320 0.0110 2.08714  1.06234  3.14949           1       100                    | 
|    inRegB/Q_reg[14]/D       DFF_X1    Rise  0.3460 0.0000 0.0110          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[14]/CK         DFF_X1        Rise  0.2820 0.0080 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2820 0.2820 | 
| library hold check                       |  0.0200 0.3020 | 
| data required time                       |  0.3020        | 
|                                          |                | 
| data arrival time                        |  0.3460        | 
| data required time                       | -0.3020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[8]/D 
  
 Path Start Point : b[8] 
 Path End Point   : inRegB/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    b[8]                               Rise  0.2000 0.0000 0.7070 1.37957    0.894119 2.27369           1       100      c             | 
|    inRegB/D[8]                        Rise  0.2000 0.0000                                                                             | 
|    inRegB/i_0_10/A2         AND2_X1   Rise  0.2000 0.0000 0.7070            0.97463                                                   | 
|    inRegB/i_0_10/ZN         AND2_X1   Rise  0.2650 0.0650 0.0100 0.451055   0.699202 1.15026           1       100                    | 
|    inRegB/CLOCK_slh__c203/A CLKBUF_X1 Rise  0.2650 0.0000 0.0100            0.77983                                                   | 
|    inRegB/CLOCK_slh__c203/Z CLKBUF_X1 Rise  0.2910 0.0260 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c204/A CLKBUF_X1 Rise  0.2910 0.0000 0.0060            0.77983                                                   | 
|    inRegB/CLOCK_slh__c204/Z CLKBUF_X1 Rise  0.3160 0.0250 0.0070 0.26776    0.699202 0.966962          1       100                    | 
|    inRegB/CLOCK_slh__c205/A CLKBUF_X1 Rise  0.3160 0.0000 0.0070            0.77983                                                   | 
|    inRegB/CLOCK_slh__c205/Z CLKBUF_X1 Rise  0.3550 0.0390 0.0170 4.86351    1.06234  5.92586           1       100                    | 
|    inRegB/Q_reg[8]/D        DFF_X1    Rise  0.3550 0.0000 0.0170            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[8]/CK          DFF_X1        Rise  0.2890 0.0150 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2890 0.2890 | 
| library hold check                       |  0.0220 0.3110 | 
| data required time                       |  0.3110        | 
|                                          |                | 
| data arrival time                        |  0.3550        | 
| data required time                       | -0.3110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[2]/D 
  
 Path Start Point : b[2] 
 Path End Point   : inRegB/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[2]                               Rise  0.2000 0.0000 0.7070 1.71382  0.894119 2.60794           1       100      c             | 
|    inRegB/D[2]                        Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_4/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_4/ZN          AND2_X1   Rise  0.2650 0.0650 0.0100 0.438513 0.699202 1.13772           1       100                    | 
|    inRegB/CLOCK_slh__c197/A CLKBUF_X1 Rise  0.2650 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c197/Z CLKBUF_X1 Rise  0.2920 0.0270 0.0060 0.138275 0.699202 0.837477          1       100                    | 
|    inRegB/CLOCK_slh__c198/A CLKBUF_X1 Rise  0.2920 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c198/Z CLKBUF_X1 Rise  0.3170 0.0250 0.0070 0.236202 0.699202 0.935404          1       100                    | 
|    inRegB/CLOCK_slh__c199/A CLKBUF_X1 Rise  0.3170 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c199/Z CLKBUF_X1 Rise  0.3560 0.0390 0.0160 4.71001  1.06234  5.77235           1       100                    | 
|    inRegB/Q_reg[2]/D        DFF_X1    Rise  0.3560 0.0000 0.0160          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[2]/CK          DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0220 0.3120 | 
| data required time                       |  0.3120        | 
|                                          |                | 
| data arrival time                        |  0.3560        | 
| data required time                       | -0.3120        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[5]/D 
  
 Path Start Point : b[5] 
 Path End Point   : inRegB/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[5]                               Rise  0.2000 0.0000 0.7070 1.51486  0.894119 2.40898           1       100      c             | 
|    inRegB/D[5]                        Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_7/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_7/ZN          AND2_X1   Rise  0.2640 0.0640 0.0100 0.320009 0.699202 1.01921           1       100                    | 
|    inRegB/CLOCK_slh__c158/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c158/Z CLKBUF_X1 Rise  0.2920 0.0280 0.0070 0.482613 0.699202 1.18182           1       100                    | 
|    inRegB/CLOCK_slh__c159/A CLKBUF_X1 Rise  0.2920 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c159/Z CLKBUF_X1 Rise  0.3180 0.0260 0.0070 0.239377 0.699202 0.938579          1       100                    | 
|    inRegB/CLOCK_slh__c160/A CLKBUF_X1 Rise  0.3180 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c160/Z CLKBUF_X1 Rise  0.3560 0.0380 0.0150 4.19744  1.06234  5.25979           1       100                    | 
|    inRegB/Q_reg[5]/D        DFF_X1    Rise  0.3560 0.0000 0.0150          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[5]/CK          DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0220 0.3120 | 
| data required time                       |  0.3120        | 
|                                          |                | 
| data arrival time                        |  0.3560        | 
| data required time                       | -0.3120        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[13]/D 
  
 Path Start Point : a[13] 
 Path End Point   : inRegA/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[13]                              Rise  0.2000 0.0000 0.7070 1.5608   0.894119 2.45492           1       100      c             | 
|    inRegA/D[13]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_15/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegA/i_0_15/ZN         AND2_X1   Rise  0.2650 0.0650 0.0110 0.354918 0.699202 1.05412           1       100                    | 
|    inRegA/CLOCK_slh__c482/A CLKBUF_X1 Rise  0.2650 0.0000 0.0110          0.77983                                                   | 
|    inRegA/CLOCK_slh__c482/Z CLKBUF_X1 Rise  0.2920 0.0270 0.0070 0.25306  0.699202 0.952262          1       100                    | 
|    inRegA/CLOCK_slh__c483/A CLKBUF_X1 Rise  0.2920 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c483/Z CLKBUF_X1 Rise  0.3180 0.0260 0.0070 0.489266 0.699202 1.18847           1       100                    | 
|    inRegA/CLOCK_slh__c484/A CLKBUF_X1 Rise  0.3180 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c484/Z CLKBUF_X1 Rise  0.3600 0.0420 0.0190 5.81346  1.06234  6.8758            1       100                    | 
|    inRegA/Q_reg[13]/D       DFF_X1    Rise  0.3600 0.0000 0.0190          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[13]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0220 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.3600        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[15]/D 
  
 Path Start Point : a[15] 
 Path End Point   : inRegA/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[15]                              Rise  0.2000 0.0000 0.7070 2.0917   0.894119 2.98582           1       100      c             | 
|    inRegA/D[15]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_17/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegA/i_0_17/ZN         AND2_X1   Rise  0.2630 0.0630 0.0100 0.162894 0.699202 0.862096          1       100                    | 
|    inRegA/CLOCK_slh__c476/A CLKBUF_X1 Rise  0.2630 0.0000 0.0100          0.77983                                                   | 
|    inRegA/CLOCK_slh__c476/Z CLKBUF_X1 Rise  0.2910 0.0280 0.0070 0.417283 0.699202 1.11648           1       100                    | 
|    inRegA/CLOCK_slh__c477/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c477/Z CLKBUF_X1 Rise  0.3170 0.0260 0.0070 0.269506 0.699202 0.968708          1       100                    | 
|    inRegA/CLOCK_slh__c478/A CLKBUF_X1 Rise  0.3170 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c478/Z CLKBUF_X1 Rise  0.3630 0.0460 0.0220 7.42104  1.06234  8.48338           1       100                    | 
|    inRegA/Q_reg[15]/D       DFF_X1    Rise  0.3630 0.0000 0.0220          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[15]/CK         DFF_X1        Rise  0.2950 0.0130 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2950 0.2950 | 
| library hold check                       |  0.0240 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.3630        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[11]/D 
  
 Path Start Point : b[11] 
 Path End Point   : inRegB/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[11]                              Rise  0.2000 0.0000 0.7070 1.33481  0.894119 2.22893           1       100      c             | 
|    inRegB/D[11]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_13/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_13/ZN         AND2_X1   Rise  0.2650 0.0650 0.0100 0.382792 0.699202 1.08199           1       100                    | 
|    inRegB/CLOCK_slh__c164/A CLKBUF_X1 Rise  0.2650 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c164/Z CLKBUF_X1 Rise  0.2920 0.0270 0.0070 0.363656 0.699202 1.06286           1       100                    | 
|    inRegB/CLOCK_slh__c165/A CLKBUF_X1 Rise  0.2920 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c165/Z CLKBUF_X1 Rise  0.3180 0.0260 0.0070 0.245931 0.699202 0.945133          1       100                    | 
|    inRegB/CLOCK_slh__c166/A CLKBUF_X1 Rise  0.3180 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c166/Z CLKBUF_X1 Rise  0.3520 0.0340 0.0120 2.57909  1.06234  3.64143           1       100                    | 
|    inRegB/Q_reg[11]/D       DFF_X1    Rise  0.3520 0.0000 0.0120          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[11]/CK         DFF_X1        Rise  0.2870 0.0130 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2870 0.2870 | 
| library hold check                       |  0.0200 0.3070 | 
| data required time                       |  0.3070        | 
|                                          |                | 
| data arrival time                        |  0.3520        | 
| data required time                       | -0.3070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0450        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[14]/D 
  
 Path Start Point : a[14] 
 Path End Point   : inRegA/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[14]                              Rise  0.2000 0.0000 0.7070 3.05445  0.894119 3.94857           1       100      c             | 
|    inRegA/D[14]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_16/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegA/i_0_16/ZN         AND2_X1   Rise  0.2640 0.0640 0.0100 0.230398 0.699202 0.9296            1       100                    | 
|    inRegA/CLOCK_slh__c470/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegA/CLOCK_slh__c470/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.377993 0.699202 1.0772            1       100                    | 
|    inRegA/CLOCK_slh__c471/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c471/Z CLKBUF_X1 Rise  0.3170 0.0260 0.0070 0.242453 0.699202 0.941655          1       100                    | 
|    inRegA/CLOCK_slh__c472/A CLKBUF_X1 Rise  0.3170 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c472/Z CLKBUF_X1 Rise  0.3610 0.0440 0.0210 6.8981   1.06234  7.96044           1       100                    | 
|    inRegA/Q_reg[14]/D       DFF_X1    Rise  0.3620 0.0010 0.0210          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[14]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0230 0.3170 | 
| data required time                       |  0.3170        | 
|                                          |                | 
| data arrival time                        |  0.3620        | 
| data required time                       | -0.3170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0450        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[16]/D 
  
 Path Start Point : a[16] 
 Path End Point   : inRegA/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[16]                              Rise  0.2000 0.0000 0.7070 0.875327   0.894119 1.76945           1       100      c             | 
|    inRegA/D[16]                       Rise  0.2000 0.0000                                                                             | 
|    inRegA/i_0_18/A2         AND2_X1   Rise  0.2000 0.0000 0.7070            0.97463                                                   | 
|    inRegA/i_0_18/ZN         AND2_X1   Rise  0.2640 0.0640 0.0110 0.292031   0.699202 0.991233          1       100                    | 
|    inRegA/CLOCK_slh__c464/A CLKBUF_X1 Rise  0.2640 0.0000 0.0110            0.77983                                                   | 
|    inRegA/CLOCK_slh__c464/Z CLKBUF_X1 Rise  0.2920 0.0280 0.0070 0.285458   0.699202 0.98466           1       100                    | 
|    inRegA/CLOCK_slh__c465/A CLKBUF_X1 Rise  0.2920 0.0000 0.0070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c465/Z CLKBUF_X1 Rise  0.3170 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c466/A CLKBUF_X1 Rise  0.3170 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c466/Z CLKBUF_X1 Rise  0.3640 0.0470 0.0240 8.03234    1.06234  9.09468           1       100                    | 
|    inRegA/Q_reg[16]/D       DFF_X1    Rise  0.3640 0.0000 0.0240            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[16]/CK         DFF_X1        Rise  0.2950 0.0130 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2950 0.2950 | 
| library hold check                       |  0.0240 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.3640        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0450        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[17]/D 
  
 Path Start Point : a[17] 
 Path End Point   : inRegA/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[17]                              Rise  0.2000 0.0000 0.7070 0.525395 0.894119 1.41951           1       100      c             | 
|    inRegA/D[17]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_19/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegA/i_0_19/ZN         AND2_X1   Rise  0.2640 0.0640 0.0110 0.297784 0.699202 0.996987          1       100                    | 
|    inRegA/CLOCK_slh__c488/A CLKBUF_X1 Rise  0.2640 0.0000 0.0110          0.77983                                                   | 
|    inRegA/CLOCK_slh__c488/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0060 0.180981 0.699202 0.880183          1       100                    | 
|    inRegA/CLOCK_slh__c489/A CLKBUF_X1 Rise  0.2910 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c489/Z CLKBUF_X1 Rise  0.3170 0.0260 0.0070 0.531188 0.699202 1.23039           1       100                    | 
|    inRegA/CLOCK_slh__c490/A CLKBUF_X1 Rise  0.3170 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c490/Z CLKBUF_X1 Rise  0.3630 0.0460 0.0230 7.59637  1.06234  8.65871           1       100                    | 
|    inRegA/Q_reg[17]/D       DFF_X1    Rise  0.3640 0.0010 0.0230          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[17]/CK         DFF_X1        Rise  0.2950 0.0130 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2950 0.2950 | 
| library hold check                       |  0.0240 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.3640        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0450        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[3]/D 
  
 Path Start Point : b[3] 
 Path End Point   : inRegB/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[3]                               Rise  0.2000 0.0000 0.7070 1.75516  0.894119 2.64928           1       100      c             | 
|    inRegB/D[3]                        Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_5/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_5/ZN          AND2_X1   Rise  0.2640 0.0640 0.0100 0.286358 0.699202 0.98556           1       100                    | 
|    inRegB/CLOCK_slh__c194/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c194/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.317443 0.699202 1.01664           1       100                    | 
|    inRegB/CLOCK_slh__c195/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c195/Z CLKBUF_X1 Rise  0.3160 0.0250 0.0060 0.150106 0.699202 0.849308          1       100                    | 
|    inRegB/CLOCK_slh__c196/A CLKBUF_X1 Rise  0.3160 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c196/Z CLKBUF_X1 Rise  0.3570 0.0410 0.0180 5.52725  1.06234  6.58959           1       100                    | 
|    inRegB/Q_reg[3]/D        DFF_X1    Rise  0.3580 0.0010 0.0180          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[3]/CK          DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0220 0.3120 | 
| data required time                       |  0.3120        | 
|                                          |                | 
| data arrival time                        |  0.3580        | 
| data required time                       | -0.3120        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0460        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[13]/D 
  
 Path Start Point : b[13] 
 Path End Point   : inRegB/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[13]                              Rise  0.2000 0.0000 0.7070 0.755294 0.894119 1.64941           1       100      c             | 
|    inRegB/D[13]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_15/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_15/ZN         AND2_X1   Rise  0.2640 0.0640 0.0100 0.302105 0.699202 1.00131           1       100                    | 
|    inRegB/CLOCK_slh__c206/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c206/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0060 0.210644 0.699202 0.909846          1       100                    | 
|    inRegB/CLOCK_slh__c207/A CLKBUF_X1 Rise  0.2910 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c207/Z CLKBUF_X1 Rise  0.3160 0.0250 0.0070 0.289673 0.699202 0.988875          1       100                    | 
|    inRegB/CLOCK_slh__c208/A CLKBUF_X1 Rise  0.3160 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c208/Z CLKBUF_X1 Rise  0.3510 0.0350 0.0130 3.18691  1.06234  4.24925           1       100                    | 
|    inRegB/Q_reg[13]/D       DFF_X1    Rise  0.3510 0.0000 0.0130          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[13]/CK         DFF_X1        Rise  0.2830 0.0090 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2830 0.2830 | 
| library hold check                       |  0.0210 0.3040 | 
| data required time                       |  0.3040        | 
|                                          |                | 
| data arrival time                        |  0.3510        | 
| data required time                       | -0.3040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[9]/D 
  
 Path Start Point : b[9] 
 Path End Point   : inRegB/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[9]                               Rise  0.2000 0.0000 0.7070 0.486383 0.894119 1.3805            1       100      c             | 
|    inRegB/D[9]                        Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_11/A2         AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_11/ZN         AND2_X1   Rise  0.2640 0.0640 0.0100 0.30115  0.699202 1.00035           1       100                    | 
|    inRegB/CLOCK_slh__c212/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c212/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0060 0.115702 0.699202 0.814904          1       100                    | 
|    inRegB/CLOCK_slh__c213/A CLKBUF_X1 Rise  0.2910 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c213/Z CLKBUF_X1 Rise  0.3170 0.0260 0.0070 0.523135 0.699202 1.22234           1       100                    | 
|    inRegB/CLOCK_slh__c214/A CLKBUF_X1 Rise  0.3170 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c214/Z CLKBUF_X1 Rise  0.3570 0.0400 0.0170 5.11899  1.06234  6.18133           1       100                    | 
|    inRegB/Q_reg[9]/D        DFF_X1    Rise  0.3570 0.0000 0.0170          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[9]/CK          DFF_X1        Rise  0.2880 0.0140 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2880 0.2880 | 
| library hold check                       |  0.0220 0.3100 | 
| data required time                       |  0.3100        | 
|                                          |                | 
| data arrival time                        |  0.3570        | 
| data required time                       | -0.3100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to inRegB/Q_reg[4]/D 
  
 Path Start Point : b[4] 
 Path End Point   : inRegB/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[4]                               Rise  0.2000 0.0000 0.7070 0.733222 0.894119 1.62734           1       100      c             | 
|    inRegB/D[4]                        Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_6/A2          AND2_X1   Rise  0.2000 0.0000 0.7070          0.97463                                                   | 
|    inRegB/i_0_6/ZN          AND2_X1   Rise  0.2640 0.0640 0.0100 0.230155 0.699202 0.929357          1       100                    | 
|    inRegB/CLOCK_slh__c182/A CLKBUF_X1 Rise  0.2640 0.0000 0.0100          0.77983                                                   | 
|    inRegB/CLOCK_slh__c182/Z CLKBUF_X1 Rise  0.2910 0.0270 0.0070 0.279835 0.699202 0.979037          1       100                    | 
|    inRegB/CLOCK_slh__c183/A CLKBUF_X1 Rise  0.2910 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c183/Z CLKBUF_X1 Rise  0.3180 0.0270 0.0070 0.608415 0.699202 1.30762           1       100                    | 
|    inRegB/CLOCK_slh__c184/A CLKBUF_X1 Rise  0.3180 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c184/Z CLKBUF_X1 Rise  0.3590 0.0410 0.0180 5.57396  1.06234  6.6363            1       100                    | 
|    inRegB/Q_reg[4]/D        DFF_X1    Rise  0.3590 0.0000 0.0180          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1850 0.0370 0.0100 16.2154  1.42116  17.6365           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1860 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2740 0.0880 0.0750 53.6236  30.3889  84.0125           32      100      F    K        | 
|    inRegB/Q_reg[4]/CK          DFF_X1        Rise  0.2900 0.0160 0.0740          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2900 0.2900 | 
| library hold check                       |  0.0220 0.3120 | 
| data required time                       |  0.3120        | 
|                                          |                | 
| data arrival time                        |  0.3590        | 
| data required time                       | -0.3120        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0470        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[26]/D 
  
 Path Start Point : a[26] 
 Path End Point   : inRegA/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[26]                              Rise  0.2000 0.0000 0.7070 5.42274    0.699202 6.12194           1       100      c             | 
|    inRegA/D[26]                       Rise  0.2000 0.0000                                                                             | 
|    inRegA/CLOCK_slh__c408/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c408/Z CLKBUF_X1 Rise  0.3040 0.1040 0.0320 0.258177   0.894119 1.1523            1       100                    | 
|    inRegA/i_0_28/A2         AND2_X1   Rise  0.3040 0.0000 0.0320            0.97463                                                   | 
|    inRegA/i_0_28/ZN         AND2_X1   Rise  0.3380 0.0340 0.0070 0.138803   0.699202 0.838005          1       100                    | 
|    inRegA/CLOCK_slh__c390/A CLKBUF_X1 Rise  0.3380 0.0000 0.0070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c390/Z CLKBUF_X1 Rise  0.3630 0.0250 0.0060 0.171321   0.699202 0.870523          1       100                    | 
|    inRegA/CLOCK_slh__c391/A CLKBUF_X1 Rise  0.3630 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c391/Z CLKBUF_X1 Rise  0.3870 0.0240 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c392/A CLKBUF_X1 Rise  0.3870 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c392/Z CLKBUF_X1 Rise  0.4170 0.0300 0.0090 1.30333    1.06234  2.36567           1       100                    | 
|    inRegA/Q_reg[26]/D       DFF_X1    Rise  0.4170 0.0000 0.0090            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[26]/CK         DFF_X1        Rise  0.2950 0.0130 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2950 0.2950 | 
| library hold check                       |  0.0200 0.3150 | 
| data required time                       |  0.3150        | 
|                                          |                | 
| data arrival time                        |  0.4170        | 
| data required time                       | -0.3150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1020        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[24]/D 
  
 Path Start Point : a[24] 
 Path End Point   : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[24]                              Rise  0.2000 0.0000 0.7070 3.12464  0.699202 3.82384           1       100      c             | 
|    inRegA/D[24]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/CLOCK_slh__c342/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c342/Z CLKBUF_X1 Rise  0.3050 0.1050 0.0320 0.283433 0.894119 1.17755           1       100                    | 
|    inRegA/i_0_26/A2         AND2_X1   Rise  0.3050 0.0000 0.0320          0.97463                                                   | 
|    inRegA/i_0_26/ZN         AND2_X1   Rise  0.3400 0.0350 0.0070 0.167041 0.699202 0.866243          1       100                    | 
|    inRegA/CLOCK_slh__c334/A CLKBUF_X1 Rise  0.3400 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c334/Z CLKBUF_X1 Rise  0.3650 0.0250 0.0060 0.148217 0.699202 0.847419          1       100                    | 
|    inRegA/CLOCK_slh__c335/A CLKBUF_X1 Rise  0.3650 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c335/Z CLKBUF_X1 Rise  0.3900 0.0250 0.0060 0.14288  0.699202 0.842083          1       100                    | 
|    inRegA/CLOCK_slh__c336/A CLKBUF_X1 Rise  0.3900 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c336/Z CLKBUF_X1 Rise  0.4170 0.0270 0.0080 0.549274 1.06234  1.61162           1       100                    | 
|    inRegA/Q_reg[24]/D       DFF_X1    Rise  0.4170 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[24]/CK         DFF_X1        Rise  0.2950 0.0130 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2950 0.2950 | 
| library hold check                       |  0.0190 0.3140 | 
| data required time                       |  0.3140        | 
|                                          |                | 
| data arrival time                        |  0.4170        | 
| data required time                       | -0.3140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1030        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[29]/D 
  
 Path Start Point : a[29] 
 Path End Point   : inRegA/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[29]                              Rise  0.2000 0.0000 0.7070 6.27727  0.699202 6.97647           1       100      c             | 
|    inRegA/D[29]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/CLOCK_slh__c380/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c380/Z CLKBUF_X1 Rise  0.3040 0.1040 0.0320 0.226981 0.894119 1.1211            1       100                    | 
|    inRegA/i_0_31/A2         AND2_X1   Rise  0.3040 0.0000 0.0320          0.97463                                                   | 
|    inRegA/i_0_31/ZN         AND2_X1   Rise  0.3390 0.0350 0.0070 0.19948  0.699202 0.898682          1       100                    | 
|    inRegA/CLOCK_slh__c368/A CLKBUF_X1 Rise  0.3390 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c368/Z CLKBUF_X1 Rise  0.3640 0.0250 0.0060 0.168034 0.699202 0.867236          1       100                    | 
|    inRegA/CLOCK_slh__c369/A CLKBUF_X1 Rise  0.3640 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c369/Z CLKBUF_X1 Rise  0.3890 0.0250 0.0060 0.151348 0.699202 0.85055           1       100                    | 
|    inRegA/CLOCK_slh__c370/A CLKBUF_X1 Rise  0.3890 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c370/Z CLKBUF_X1 Rise  0.4190 0.0300 0.0100 1.39254  1.06234  2.45488           1       100                    | 
|    inRegA/Q_reg[29]/D       DFF_X1    Rise  0.4190 0.0000 0.0100          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[29]/CK         DFF_X1        Rise  0.2960 0.0140 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2960 0.2960 | 
| library hold check                       |  0.0200 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.4190        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1030        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[30]/D 
  
 Path Start Point : a[30] 
 Path End Point   : inRegA/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[30]                              Rise  0.2000 0.0000 0.7070 6.26231  0.699202 6.96151           1       100      c             | 
|    inRegA/D[30]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/CLOCK_slh__c382/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c382/Z CLKBUF_X1 Rise  0.3040 0.1040 0.0310 0.175958 0.894119 1.07008           1       100                    | 
|    inRegA/i_0_32/A2         AND2_X1   Rise  0.3040 0.0000 0.0310          0.97463                                                   | 
|    inRegA/i_0_32/ZN         AND2_X1   Rise  0.3380 0.0340 0.0070 0.151204 0.699202 0.850406          1       100                    | 
|    inRegA/CLOCK_slh__c362/A CLKBUF_X1 Rise  0.3380 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c362/Z CLKBUF_X1 Rise  0.3630 0.0250 0.0060 0.138144 0.699202 0.837346          1       100                    | 
|    inRegA/CLOCK_slh__c363/A CLKBUF_X1 Rise  0.3630 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c363/Z CLKBUF_X1 Rise  0.3880 0.0250 0.0060 0.183264 0.699202 0.882467          1       100                    | 
|    inRegA/CLOCK_slh__c364/A CLKBUF_X1 Rise  0.3880 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c364/Z CLKBUF_X1 Rise  0.4200 0.0320 0.0110 2.31109  1.06234  3.37344           1       100                    | 
|    inRegA/Q_reg[30]/D       DFF_X1    Rise  0.4200 0.0000 0.0110          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[30]/CK         DFF_X1        Rise  0.2950 0.0130 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2950 0.2950 | 
| library hold check                       |  0.0200 0.3150 | 
| data required time                       |  0.3150        | 
|                                          |                | 
| data arrival time                        |  0.4200        | 
| data required time                       | -0.3150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1050        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[27]/D 
  
 Path Start Point : a[27] 
 Path End Point   : inRegA/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[27]                              Rise  0.2000 0.0000 0.7070 6.20764    0.699202 6.90685           1       100      c             | 
|    inRegA/D[27]                       Rise  0.2000 0.0000                                                                             | 
|    inRegA/CLOCK_slh__c432/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c432/Z CLKBUF_X1 Rise  0.3040 0.1040 0.0320 0.247453   0.894119 1.14157           1       100                    | 
|    inRegA/i_0_29/A2         AND2_X1   Rise  0.3040 0.0000 0.0320            0.97463                                                   | 
|    inRegA/i_0_29/ZN         AND2_X1   Rise  0.3380 0.0340 0.0070 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c426/A CLKBUF_X1 Rise  0.3380 0.0000 0.0070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c426/Z CLKBUF_X1 Rise  0.3630 0.0250 0.0060 0.126588   0.699202 0.82579           1       100                    | 
|    inRegA/CLOCK_slh__c427/A CLKBUF_X1 Rise  0.3630 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c427/Z CLKBUF_X1 Rise  0.3880 0.0250 0.0060 0.174545   0.699202 0.873747          1       100                    | 
|    inRegA/CLOCK_slh__c428/A CLKBUF_X1 Rise  0.3880 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c428/Z CLKBUF_X1 Rise  0.4220 0.0340 0.0130 2.86856    1.06234  3.9309            1       100                    | 
|    inRegA/Q_reg[27]/D       DFF_X1    Rise  0.4220 0.0000 0.0130            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[27]/CK         DFF_X1        Rise  0.2950 0.0130 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2950 0.2950 | 
| library hold check                       |  0.0210 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.4220        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1060        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[23]/D 
  
 Path Start Point : a[23] 
 Path End Point   : inRegA/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[23]                              Rise  0.2000 0.0000 0.7070 4.71652    0.699202 5.41573           1       100      c             | 
|    inRegA/D[23]                       Rise  0.2000 0.0000                                                                             | 
|    inRegA/CLOCK_slh__c340/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c340/Z CLKBUF_X1 Rise  0.3050 0.1050 0.0320 0.348715   0.894119 1.24283           1       100                    | 
|    inRegA/i_0_25/A2         AND2_X1   Rise  0.3050 0.0000 0.0320            0.97463                                                   | 
|    inRegA/i_0_25/ZN         AND2_X1   Rise  0.3410 0.0360 0.0080 0.719476   0.699202 1.41868           1       100                    | 
|    inRegA/CLOCK_slh__c328/A CLKBUF_X1 Rise  0.3410 0.0000 0.0080            0.77983                                                   | 
|    inRegA/CLOCK_slh__c328/Z CLKBUF_X1 Rise  0.3660 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c329/A CLKBUF_X1 Rise  0.3660 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c329/Z CLKBUF_X1 Rise  0.3910 0.0250 0.0070 0.30754    0.699202 1.00674           1       100                    | 
|    inRegA/CLOCK_slh__c330/A CLKBUF_X1 Rise  0.3910 0.0000 0.0070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c330/Z CLKBUF_X1 Rise  0.4210 0.0300 0.0090 1.1594     1.06234  2.22175           1       100                    | 
|    inRegA/Q_reg[23]/D       DFF_X1    Rise  0.4210 0.0000 0.0090            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[23]/CK         DFF_X1        Rise  0.2950 0.0130 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2950 0.2950 | 
| library hold check                       |  0.0190 0.3140 | 
| data required time                       |  0.3140        | 
|                                          |                | 
| data arrival time                        |  0.4210        | 
| data required time                       | -0.3140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1070        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[25]/D 
  
 Path Start Point : a[25] 
 Path End Point   : inRegA/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[25]                              Rise  0.2000 0.0000 0.7070 2.38158  0.699202 3.08078           1       100      c             | 
|    inRegA/D[25]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/CLOCK_slh__c424/A CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c424/Z CLKBUF_X1 Rise  0.3040 0.1040 0.0320 0.201793 0.894119 1.09591           1       100                    | 
|    inRegA/i_0_27/A2         AND2_X1   Rise  0.3040 0.0000 0.0320          0.97463                                                   | 
|    inRegA/i_0_27/ZN         AND2_X1   Rise  0.3400 0.0360 0.0080 0.520776 0.699202 1.21998           1       100                    | 
|    inRegA/CLOCK_slh__c416/A CLKBUF_X1 Rise  0.3400 0.0000 0.0080          0.77983                                                   | 
|    inRegA/CLOCK_slh__c416/Z CLKBUF_X1 Rise  0.3670 0.0270 0.0070 0.418948 0.699202 1.11815           1       100                    | 
|    inRegA/CLOCK_slh__c417/A CLKBUF_X1 Rise  0.3670 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c417/Z CLKBUF_X1 Rise  0.3930 0.0260 0.0070 0.361193 0.699202 1.06039           1       100                    | 
|    inRegA/CLOCK_slh__c418/A CLKBUF_X1 Rise  0.3930 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c418/Z CLKBUF_X1 Rise  0.4220 0.0290 0.0090 1.08327  1.06234  2.14561           1       100                    | 
|    inRegA/Q_reg[25]/D       DFF_X1    Rise  0.4220 0.0000 0.0090          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[25]/CK         DFF_X1        Rise  0.2950 0.0130 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2950 0.2950 | 
| library hold check                       |  0.0190 0.3140 | 
| data required time                       |  0.3140        | 
|                                          |                | 
| data arrival time                        |  0.4220        | 
| data required time                       | -0.3140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1080        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[21]/D 
  
 Path Start Point : a[21] 
 Path End Point   : inRegA/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[21]                              Rise  0.2000 0.0000 0.7070 11.0391  0.699202 11.7383           1       100      c             | 
|    inRegA/D[21]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/CLOCK_slh__c422/A CLKBUF_X1 Rise  0.2010 0.0010 0.7070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c422/Z CLKBUF_X1 Rise  0.3070 0.1060 0.0320 0.431502 0.894119 1.32562           1       100                    | 
|    inRegA/i_0_23/A2         AND2_X1   Rise  0.3070 0.0000 0.0320          0.97463                                                   | 
|    inRegA/i_0_23/ZN         AND2_X1   Rise  0.3410 0.0340 0.0070 0.148189 0.699202 0.847391          1       100                    | 
|    inRegA/CLOCK_slh__c410/A CLKBUF_X1 Rise  0.3410 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c410/Z CLKBUF_X1 Rise  0.3670 0.0260 0.0060 0.204551 0.699202 0.903753          1       100                    | 
|    inRegA/CLOCK_slh__c411/A CLKBUF_X1 Rise  0.3670 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c411/Z CLKBUF_X1 Rise  0.3920 0.0250 0.0060 0.185183 0.699202 0.884385          1       100                    | 
|    inRegA/CLOCK_slh__c412/A CLKBUF_X1 Rise  0.3920 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c412/Z CLKBUF_X1 Rise  0.4240 0.0320 0.0110 2.05111  1.06234  3.11345           1       100                    | 
|    inRegA/Q_reg[21]/D       DFF_X1    Rise  0.4240 0.0000 0.0110          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[21]/CK         DFF_X1        Rise  0.2960 0.0140 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2960 0.2960 | 
| library hold check                       |  0.0200 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.4240        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1080        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[11]/D 
  
 Path Start Point : a[11] 
 Path End Point   : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[11]                              Rise  0.2000 0.0000 0.7070 0.229168 0.699202 0.92837           1       100      c             | 
|    CLOCK_slh__c47/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    CLOCK_slh__c47/Z         CLKBUF_X1 Rise  0.3130 0.1130 0.0350 1.38941  0.894119 2.28353           1       100                    | 
|    inRegA/D[11]                       Rise  0.3130 0.0000                                                                           | 
|    inRegA/i_0_13/A2         AND2_X1   Rise  0.3130 0.0000 0.0350          0.97463                                                   | 
|    inRegA/i_0_13/ZN         AND2_X1   Rise  0.3480 0.0350 0.0070 0.158502 0.699202 0.857704          1       100                    | 
|    inRegA/CLOCK_slh__c344/A CLKBUF_X1 Rise  0.3480 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c344/Z CLKBUF_X1 Rise  0.3730 0.0250 0.0060 0.169138 0.699202 0.86834           1       100                    | 
|    inRegA/CLOCK_slh__c345/A CLKBUF_X1 Rise  0.3730 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c345/Z CLKBUF_X1 Rise  0.3980 0.0250 0.0060 0.18137  0.699202 0.880572          1       100                    | 
|    inRegA/CLOCK_slh__c346/A CLKBUF_X1 Rise  0.3980 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c346/Z CLKBUF_X1 Rise  0.4270 0.0290 0.0090 0.980092 1.06234  2.04243           1       100                    | 
|    inRegA/Q_reg[11]/D       DFF_X1    Rise  0.4270 0.0000 0.0090          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[11]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0190 0.3130 | 
| data required time                       |  0.3130        | 
|                                          |                | 
| data arrival time                        |  0.4270        | 
| data required time                       | -0.3130        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1140        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[22]/D 
  
 Path Start Point : a[22] 
 Path End Point   : inRegA/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[22]                              Rise  0.2000 0.0000 0.7070 0.534436 0.699202 1.23364           1       100      c             | 
|    CLOCK_slh__c61/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    CLOCK_slh__c61/Z         CLKBUF_X1 Rise  0.3250 0.1250 0.0400 3.09392  0.894119 3.98804           1       100                    | 
|    inRegA/D[22]                       Rise  0.3250 0.0000                                                                           | 
|    inRegA/i_0_24/A2         AND2_X1   Rise  0.3250 0.0000 0.0400          0.97463                                                   | 
|    inRegA/i_0_24/ZN         AND2_X1   Rise  0.3610 0.0360 0.0070 0.147553 0.699202 0.846756          1       100                    | 
|    inRegA/CLOCK_slh__c384/A CLKBUF_X1 Rise  0.3610 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c384/Z CLKBUF_X1 Rise  0.3860 0.0250 0.0060 0.143698 0.699202 0.8429            1       100                    | 
|    inRegA/CLOCK_slh__c385/A CLKBUF_X1 Rise  0.3860 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c385/Z CLKBUF_X1 Rise  0.4110 0.0250 0.0060 0.146899 0.699202 0.846101          1       100                    | 
|    inRegA/CLOCK_slh__c386/A CLKBUF_X1 Rise  0.4110 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c386/Z CLKBUF_X1 Rise  0.4410 0.0300 0.0100 1.55667  1.06234  2.61901           1       100                    | 
|    inRegA/Q_reg[22]/D       DFF_X1    Rise  0.4410 0.0000 0.0100          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[22]/CK         DFF_X1        Rise  0.2950 0.0130 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2950 0.2950 | 
| library hold check                       |  0.0200 0.3150 | 
| data required time                       |  0.3150        | 
|                                          |                | 
| data arrival time                        |  0.4410        | 
| data required time                       | -0.3150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1260        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[10]/D 
  
 Path Start Point : a[10] 
 Path End Point   : inRegA/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    a[10]                        Rise  0.2000 0.0000 0.7070 0.780748 0.699202 1.47995           1       100      c             | 
|    drc_ipo_c23/A      CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c23/Z      CLKBUF_X1 Rise  0.3820 0.1820 0.0610 21.0863  0.894119 21.9804           1       100                    | 
|    inRegA/D[10]                 Rise  0.3820 0.0000                                                                           | 
|    inRegA/i_0_12/A2   AND2_X1   Rise  0.3850 0.0030 0.0610          0.97463                                                   | 
|    inRegA/i_0_12/ZN   AND2_X1   Rise  0.4480 0.0630 0.0250 8.35572  1.06234  9.41806           1       100                    | 
|    inRegA/Q_reg[10]/D DFF_X1    Rise  0.4490 0.0010 0.0250          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[10]/CK         DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0250 0.3190 | 
| data required time                       |  0.3190        | 
|                                          |                | 
| data arrival time                        |  0.4490        | 
| data required time                       | -0.3190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1300        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[18]/D 
  
 Path Start Point : a[18] 
 Path End Point   : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[18]                              Rise  0.2000 0.0000 0.7070 0.462363 0.699202 1.16157           1       100      c             | 
|    CLOCK_slh__c53/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    CLOCK_slh__c53/Z         CLKBUF_X1 Rise  0.3560 0.1560 0.0460 11.0297  0.894119 11.9238           1       100                    | 
|    inRegA/D[18]                       Rise  0.3560 0.0000                                                                           | 
|    inRegA/i_0_20/A2         AND2_X1   Rise  0.3580 0.0020 0.0460          0.97463                                                   | 
|    inRegA/i_0_20/ZN         AND2_X1   Rise  0.3960 0.0380 0.0080 0.296938 0.699202 0.99614           1       100                    | 
|    inRegA/CLOCK_slh__c374/A CLKBUF_X1 Rise  0.3960 0.0000 0.0080          0.77983                                                   | 
|    inRegA/CLOCK_slh__c374/Z CLKBUF_X1 Rise  0.4230 0.0270 0.0070 0.538864 0.699202 1.23807           1       100                    | 
|    inRegA/CLOCK_slh__c375/A CLKBUF_X1 Rise  0.4230 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c375/Z CLKBUF_X1 Rise  0.4490 0.0260 0.0070 0.421562 0.699202 1.12076           1       100                    | 
|    inRegA/CLOCK_slh__c376/A CLKBUF_X1 Rise  0.4490 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c376/Z CLKBUF_X1 Rise  0.4810 0.0320 0.0110 2.05332  1.06234  3.11566           1       100                    | 
|    inRegA/Q_reg[18]/D       DFF_X1    Rise  0.4810 0.0000 0.0110          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[18]/CK         DFF_X1        Rise  0.2970 0.0150 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2970 0.2970 | 
| library hold check                       |  0.0200 0.3170 | 
| data required time                       |  0.3170        | 
|                                          |                | 
| data arrival time                        |  0.4810        | 
| data required time                       | -0.3170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1640        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[5]/D 
  
 Path Start Point : a[5] 
 Path End Point   : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    a[5]                        Rise  0.2000 0.0000 0.7070 0.587294 0.699202 1.2865            1       100      c             | 
|    drc_ipo_c19/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c19/Z     CLKBUF_X1 Rise  0.4170 0.2170 0.0970 36.9056  0.894119 37.7997           1       100                    | 
|    inRegA/D[5]                 Rise  0.4170 0.0000                                                                           | 
|    inRegA/i_0_7/A2   AND2_X1   Rise  0.4250 0.0080 0.0960          0.97463                                                   | 
|    inRegA/i_0_7/ZN   AND2_X1   Rise  0.4810 0.0560 0.0170 4.13608  1.06234  5.19842           1       100                    | 
|    inRegA/Q_reg[5]/D DFF_X1    Rise  0.4810 0.0000 0.0170          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[5]/CK          DFF_X1        Rise  0.2940 0.0120 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2940 0.2940 | 
| library hold check                       |  0.0220 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.4810        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1650        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[20]/D 
  
 Path Start Point : a[20] 
 Path End Point   : inRegA/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[20]                              Rise  0.2000 0.0000 0.7070 0.513494 0.699202 1.2127            1       100      c             | 
|    CLOCK_slh__c49/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    CLOCK_slh__c49/Z         CLKBUF_X1 Rise  0.3640 0.1640 0.0480 13.9297  0.894119 14.8238           1       100                    | 
|    inRegA/D[20]                       Rise  0.3640 0.0000                                                                           | 
|    inRegA/i_0_22/A2         AND2_X1   Rise  0.3680 0.0040 0.0480          0.97463                                                   | 
|    inRegA/i_0_22/ZN         AND2_X1   Rise  0.4060 0.0380 0.0070 0.134499 0.699202 0.833701          1       100                    | 
|    inRegA/CLOCK_slh__c356/A CLKBUF_X1 Rise  0.4060 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c356/Z CLKBUF_X1 Rise  0.4310 0.0250 0.0060 0.136592 0.699202 0.835794          1       100                    | 
|    inRegA/CLOCK_slh__c357/A CLKBUF_X1 Rise  0.4310 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c357/Z CLKBUF_X1 Rise  0.4560 0.0250 0.0060 0.139444 0.699202 0.838646          1       100                    | 
|    inRegA/CLOCK_slh__c358/A CLKBUF_X1 Rise  0.4560 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c358/Z CLKBUF_X1 Rise  0.4840 0.0280 0.0080 0.727586 1.06234  1.78993           1       100                    | 
|    inRegA/Q_reg[20]/D       DFF_X1    Rise  0.4840 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[20]/CK         DFF_X1        Rise  0.2970 0.0150 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2970 0.2970 | 
| library hold check                       |  0.0190 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.4840        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1680        | 
-------------------------------------------------------------


 Timing Path to inRegA/Q_reg[19]/D 
  
 Path Start Point : a[19] 
 Path End Point   : inRegA/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[19]                              Rise  0.2000 0.0000 0.7070 0.283022 0.699202 0.982224          1       100      c             | 
|    CLOCK_slh__c51/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    CLOCK_slh__c51/Z         CLKBUF_X1 Rise  0.3680 0.1680 0.0510 15.3648  0.894119 16.2589           1       100                    | 
|    inRegA/D[19]                       Rise  0.3680 0.0000                                                                           | 
|    inRegA/i_0_21/A2         AND2_X1   Rise  0.3720 0.0040 0.0510          0.97463                                                   | 
|    inRegA/i_0_21/ZN         AND2_X1   Rise  0.4100 0.0380 0.0080 0.200463 0.699202 0.899665          1       100                    | 
|    inRegA/CLOCK_slh__c350/A CLKBUF_X1 Rise  0.4100 0.0000 0.0080          0.77983                                                   | 
|    inRegA/CLOCK_slh__c350/Z CLKBUF_X1 Rise  0.4360 0.0260 0.0060 0.165152 0.699202 0.864354          1       100                    | 
|    inRegA/CLOCK_slh__c351/A CLKBUF_X1 Rise  0.4360 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c351/Z CLKBUF_X1 Rise  0.4620 0.0260 0.0070 0.446012 0.699202 1.14521           1       100                    | 
|    inRegA/CLOCK_slh__c352/A CLKBUF_X1 Rise  0.4620 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c352/Z CLKBUF_X1 Rise  0.4890 0.0270 0.0080 0.444728 1.06234  1.50707           1       100                    | 
|    inRegA/Q_reg[19]/D       DFF_X1    Rise  0.4890 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1880 0.0400 0.0120 23.9776  1.42116  25.3988           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1900 0.0020 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2820 0.0920 0.0760 56.1985  30.3889  86.5874           32      100      F    K        | 
|    inRegA/Q_reg[19]/CK         DFF_X1        Rise  0.2970 0.0150 0.0750          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2970 0.2970 | 
| library hold check                       |  0.0190 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.4890        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[32]/D 
  
 Path Start Point : inRegB/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1440 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1820 0.0370 0.0100             16.2154  1.24879  17.4642           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1830 0.0010 0.0100                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2680 0.0850 0.0720             53.6236  27.4061  81.0297           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegB/Q_reg[31]/CK         DFF_X1        Rise  0.2820 0.0140 0.0720                      0.949653                                    F             | 
|    inRegB/Q_reg[31]/Q          DFF_X1        Fall  0.4070 0.1250 0.0300             13.6927  10.8149  24.5077           4       100      F             | 
|    inRegB/Q[31]                              Fall  0.4070 0.0000                                                                                       | 
|    M64/b[31]                                 Fall  0.4070 0.0000                                                                                       | 
|    M64/A9/in3[31]                            Fall  0.4070 0.0000                                                                                       | 
|    M64/A9/i_0_24/A1            NAND2_X1      Fall  0.4100 0.0030 0.0300    -0.0030           1.5292                                                    | 
|    M64/A9/i_0_24/ZN            NAND2_X1      Rise  0.4330 0.0230 0.0100             0.327238 1.5292   1.85643           1       100                    | 
|    M64/A9/i_0_22/A1            NAND2_X1      Rise  0.4330 0.0000 0.0100                      1.59903                                                   | 
|    M64/A9/i_0_22/ZN            NAND2_X1      Fall  0.4500 0.0170 0.0100             1.22044  2.28793  3.50837           2       100                    | 
|    M64/A9/c[32]                              Fall  0.4500 0.0000                                                                                       | 
|    M64/RESULT/b[32]                          Fall  0.4500 0.0000                                                                                       | 
|    M64/RESULT/i_0/b[32]                      Fall  0.4500 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_167/A1     NOR2_X1       Fall  0.4500 0.0000 0.0100                      1.41309                                                   | 
|    M64/RESULT/i_0/i_167/ZN     NOR2_X1       Rise  0.4830 0.0330 0.0240             0.539533 2.96245  3.50199           2       100                    | 
|    M64/RESULT/i_0/i_59/A1      NOR2_X1       Rise  0.4830 0.0000 0.0240                      1.71447                                                   | 
|    M64/RESULT/i_0/i_59/ZN      NOR2_X1       Fall  0.4970 0.0140 0.0090             0.662256 2.36355  3.0258            1       100                    | 
|    M64/RESULT/i_0/i_58/B       XOR2_X1       Fall  0.4970 0.0000 0.0090                      2.41145                                                   | 
|    M64/RESULT/i_0/i_58/Z       XOR2_X1       Rise  0.5250 0.0280 0.0160             0.284573 0.894119 1.17869           1       100                    | 
|    M64/RESULT/i_0/sum[32]                    Rise  0.5250 0.0000                                                                                       | 
|    M64/RESULT/S[32]                          Rise  0.5250 0.0000                                                                                       | 
|    M64/c[32]                                 Rise  0.5250 0.0000                                                                                       | 
|    outReg/D[32]                              Rise  0.5250 0.0000                                                                                       | 
|    outReg/i_0_34/A2            AND2_X1       Rise  0.5250 0.0000 0.0160                      0.97463                                                   | 
|    outReg/i_0_34/ZN            AND2_X1       Rise  0.5590 0.0340 0.0090             0.713941 1.06234  1.77628           1       100                    | 
|    outReg/Q_reg[32]/D          DFF_X1        Rise  0.5590 0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[32]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[32]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3330 0.3330 | 
| library hold check                       |  0.0200 0.3530 | 
| data required time                       |  0.3530        | 
|                                          |                | 
| data arrival time                        |  0.5590        | 
| data required time                       | -0.3530        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2090        | 
-------------------------------------------------------------


 Timing Path to outReg/clk_gate_Q_reg/E 
  
 Path Start Point : en 
 Path End Point   : outReg/clk_gate_Q_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.7070 0.491107 0.699202 1.19031           1       100      c             | 
|    drc_ipo_c5/A            CLKBUF_X1     Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c5/Z            CLKBUF_X1     Rise  0.3310 0.1310 0.0410 2.73324  2.37715  5.1104            3       100                    | 
|    outReg/en                             Rise  0.3310 0.0000                                                                           | 
|    outReg/i_0_0/A1         OR2_X1        Rise  0.3310 0.0000 0.0410          0.946814                                                  | 
|    outReg/i_0_0/ZN         OR2_X1        Rise  0.3610 0.0300 0.0080 0.669021 0.863898 1.53292           1       100                    | 
|    outReg/clk_gate_Q_reg/E CLKGATETST_X8 Rise  0.3610 0.0000 0.0080          0.901507                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/clk_gate_Q_reg/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591 1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                    F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775 27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                          | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                    FA            | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1480 0.1480 | 
| library hold check                       | -0.0030 0.1450 | 
| data required time                       |  0.1450        | 
|                                          |                | 
| data arrival time                        |  0.3610        | 
| data required time                       | -0.1450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2160        | 
-------------------------------------------------------------


 Timing Path to inRegB/clk_gate_Q_reg/E 
  
 Path Start Point : en 
 Path End Point   : inRegB/clk_gate_Q_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.7070 0.491107 0.699202 1.19031           1       100      c             | 
|    drc_ipo_c5/A            CLKBUF_X1     Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c5/Z            CLKBUF_X1     Rise  0.3310 0.1310 0.0410 2.73324  2.37715  5.1104            3       100                    | 
|    inRegB/en                             Rise  0.3310 0.0000                                                                           | 
|    inRegB/i_0_0/A1         OR2_X1        Rise  0.3310 0.0000 0.0410          0.946814                                                  | 
|    inRegB/i_0_0/ZN         OR2_X1        Rise  0.3620 0.0310 0.0080 0.821861 0.863898 1.68576           1       100                    | 
|    inRegB/clk_gate_Q_reg/E CLKGATETST_X8 Rise  0.3620 0.0000 0.0080          0.901507                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/clk_gate_Q_reg/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591 1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                    F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775 27.5158           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1470 0.0000                                                                          | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                    FA            | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1480 0.1480 | 
| library hold check                       | -0.0030 0.1450 | 
| data required time                       |  0.1450        | 
|                                          |                | 
| data arrival time                        |  0.3620        | 
| data required time                       | -0.1450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2170        | 
-------------------------------------------------------------


 Timing Path to inRegA/clk_gate_Q_reg/E 
  
 Path Start Point : en 
 Path End Point   : inRegA/clk_gate_Q_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.7070 0.491107 0.699202 1.19031           1       100      c             | 
|    drc_ipo_c5/A            CLKBUF_X1     Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c5/Z            CLKBUF_X1     Rise  0.3310 0.1310 0.0410 2.73324  2.37715  5.1104            3       100                    | 
|    inRegA/en                             Rise  0.3310 0.0000                                                                           | 
|    inRegA/i_0_0/A1         OR2_X1        Rise  0.3310 0.0000 0.0410          0.946814                                                  | 
|    inRegA/i_0_0/ZN         OR2_X1        Rise  0.3620 0.0310 0.0080 0.93786  0.863898 1.80176           1       100                    | 
|    inRegA/clk_gate_Q_reg/E CLKGATETST_X8 Rise  0.3620 0.0000 0.0080          0.901507                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/clk_gate_Q_reg/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591 1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                    F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775 27.5158           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                          | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                    FA            | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1480 0.1480 | 
| library hold check                       | -0.0030 0.1450 | 
| data required time                       |  0.1450        | 
|                                          |                | 
| data arrival time                        |  0.3620        | 
| data required time                       | -0.1450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2170        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[33]/D 
  
 Path Start Point : inRegB/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1440 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1820 0.0370 0.0100             16.2154  1.24879  17.4642           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1830 0.0010 0.0100                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2680 0.0850 0.0720             53.6236  27.4061  81.0297           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegB/Q_reg[31]/CK         DFF_X1        Rise  0.2820 0.0140 0.0720                      0.949653                                    F             | 
|    inRegB/Q_reg[31]/Q          DFF_X1        Fall  0.4070 0.1250 0.0300             13.6927  10.8149  24.5077           4       100      F             | 
|    inRegB/Q[31]                              Fall  0.4070 0.0000                                                                                       | 
|    M64/b[31]                                 Fall  0.4070 0.0000                                                                                       | 
|    M64/A9/in3[31]                            Fall  0.4070 0.0000                                                                                       | 
|    M64/A9/i_0_24/A1            NAND2_X1      Fall  0.4100 0.0030 0.0300    -0.0030           1.5292                                                    | 
|    M64/A9/i_0_24/ZN            NAND2_X1      Rise  0.4330 0.0230 0.0100             0.327238 1.5292   1.85643           1       100                    | 
|    M64/A9/i_0_22/A1            NAND2_X1      Rise  0.4330 0.0000 0.0100                      1.59903                                                   | 
|    M64/A9/i_0_22/ZN            NAND2_X1      Fall  0.4500 0.0170 0.0100             1.22044  2.28793  3.50837           2       100                    | 
|    M64/A9/c[32]                              Fall  0.4500 0.0000                                                                                       | 
|    M64/RESULT/b[32]                          Fall  0.4500 0.0000                                                                                       | 
|    M64/RESULT/i_0/b[32]                      Fall  0.4500 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_167/A1     NOR2_X1       Fall  0.4500 0.0000 0.0100                      1.41309                                                   | 
|    M64/RESULT/i_0/i_167/ZN     NOR2_X1       Rise  0.4830 0.0330 0.0240             0.539533 2.96245  3.50199           2       100                    | 
|    M64/RESULT/i_0/i_166/A      INV_X1        Rise  0.4830 0.0000 0.0240                      1.70023                                                   | 
|    M64/RESULT/i_0/i_166/ZN     INV_X1        Fall  0.4980 0.0150 0.0090             0.996714 3.08061  4.07732           2       100                    | 
|    M64/RESULT/i_0/i_61/A       OAI21_X1      Fall  0.4980 0.0000 0.0090                      1.51857                                                   | 
|    M64/RESULT/i_0/i_61/ZN      OAI21_X1      Rise  0.5190 0.0210 0.0130             0.257278 2.36817  2.62544           1       100                    | 
|    M64/RESULT/i_0/i_60/B       XNOR2_X1      Rise  0.5190 0.0000 0.0130                      2.57361                                                   | 
|    M64/RESULT/i_0/i_60/ZN      XNOR2_X1      Fall  0.5360 0.0170 0.0080             0.568046 0.894119 1.46216           1       100                    | 
|    M64/RESULT/i_0/sum[33]                    Fall  0.5360 0.0000                                                                                       | 
|    M64/RESULT/S[33]                          Fall  0.5360 0.0000                                                                                       | 
|    M64/c[33]                                 Fall  0.5360 0.0000                                                                                       | 
|    outReg/D[33]                              Fall  0.5360 0.0000                                                                                       | 
|    outReg/i_0_35/A2            AND2_X1       Fall  0.5360 0.0000 0.0080                      0.894119                                                  | 
|    outReg/i_0_35/ZN            AND2_X1       Fall  0.5660 0.0300 0.0060             0.433027 1.06234  1.49537           1       100                    | 
|    outReg/Q_reg[33]/D          DFF_X1        Fall  0.5660 0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[33]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[33]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3330 0.3330 | 
| library hold check                       |  0.0110 0.3440 | 
| data required time                       |  0.3440        | 
|                                          |                | 
| data arrival time                        |  0.5660        | 
| data required time                       | -0.3440        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2250        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[0]/D 
  
 Path Start Point : inRegB/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1440  0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1820  0.0370 0.0100             16.2154  1.24879  17.4642           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1830  0.0010 0.0100                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2680  0.0850 0.0720             53.6236  27.4061  81.0297           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegB/Q_reg[0]/CK          DFF_X1        Rise  0.2810  0.0130 0.0720                      0.949653                                    F             | 
|    inRegB/Q_reg[0]/Q           DFF_X1        Rise  0.3910  0.1100 0.0150             0.863063 4.44559  5.30866           2       100      F             | 
|    inRegB/Q[0]                               Rise  0.3910  0.0000                                                                                       | 
|    M64/b[0]                                  Rise  0.3910  0.0000                                                                                       | 
|    M64/i_0_0_64/A              INV_X2        Rise  0.3910  0.0000 0.0150                      3.25089                                                   | 
|    M64/i_0_0_64/ZN             INV_X2        Fall  0.4410  0.0500 0.0360             21.5359  45.0917  66.6276           31      100                    | 
|    M64/i_0_0_2/A1              NOR2_X1       Fall  0.4560  0.0150 0.0390                      1.41309                                                   | 
|    M64/i_0_0_2/ZN              NOR2_X1       Rise  0.5320  0.0760 0.0530             8.6119   0.894119 9.50602           1       100                    | 
|    M64/c[0]                                  Rise  0.5320  0.0000                                                                                       | 
|    outReg/D[0]                               Rise  0.5320  0.0000                                                                                       | 
|    outReg/i_0_2/A2             AND2_X1       Rise  0.5310 -0.0010 0.0530    -0.0030           0.97463                                                   | 
|    outReg/i_0_2/ZN             AND2_X1       Rise  0.5720  0.0410 0.0090             0.581322 1.06234  1.64366           1       100                    | 
|    outReg/Q_reg[0]/D           DFF_X1        Rise  0.5720  0.0000 0.0090                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[0]/CK          DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0210 0.3480 | 
| data required time                       |  0.3480        | 
|                                          |                | 
| data arrival time                        |  0.5720        | 
| data required time                       | -0.3480        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2270        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[1]/D 
  
 Path Start Point : inRegB/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1440 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1820 0.0370 0.0100 16.2154  1.24879  17.4642           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1830 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2680 0.0850 0.0720 53.6236  27.4061  81.0297           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegB/Q_reg[1]/CK          DFF_X1        Rise  0.2810 0.0130 0.0720          0.949653                                    F             | 
|    inRegB/Q_reg[1]/Q           DFF_X1        Rise  0.3910 0.1100 0.0150 0.832964 4.44559  5.27856           2       100      F             | 
|    inRegB/Q[1]                               Rise  0.3910 0.0000                                                                           | 
|    M64/b[1]                                  Rise  0.3910 0.0000                                                                           | 
|    M64/i_0_0_0/A               INV_X2        Rise  0.3910 0.0000 0.0150          3.25089                                                   | 
|    M64/i_0_0_0/ZN              INV_X2        Fall  0.4450 0.0540 0.0400 29.756   43.8059  73.5619           31      100                    | 
|    M64/i_0_0_66/A1             NOR2_X1       Fall  0.4640 0.0190 0.0450          1.41309                                                   | 
|    M64/i_0_0_66/ZN             NOR2_X1       Rise  0.5240 0.0600 0.0360 2.51392  3.05606  5.56998           2       100                    | 
|    M64/A1_1/in2[1]                           Rise  0.5240 0.0000                                                                           | 
|    M64/A1_1/i_0_96/A           XOR2_X1       Rise  0.5240 0.0000 0.0360          2.23214                                                   | 
|    M64/A1_1/i_0_96/Z           XOR2_X1       Fall  0.5450 0.0210 0.0120 1.36379  0.894119 2.25791           1       100                    | 
|    M64/A1_1/sum[1]                           Fall  0.5450 0.0000                                                                           | 
|    M64/c[1]                                  Fall  0.5450 0.0000                                                                           | 
|    outReg/D[1]                               Fall  0.5450 0.0000                                                                           | 
|    outReg/i_0_3/A2             AND2_X1       Fall  0.5450 0.0000 0.0120          0.894119                                                  | 
|    outReg/i_0_3/ZN             AND2_X1       Fall  0.5770 0.0320 0.0060 0.40718  1.06234  1.46952           1       100                    | 
|    outReg/Q_reg[1]/D           DFF_X1        Fall  0.5770 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[1]/CK          DFF_X1        Rise  0.3260 0.0160 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3260 0.3260 | 
| library hold check                       |  0.0110 0.3370 | 
| data required time                       |  0.3370        | 
|                                          |                | 
| data arrival time                        |  0.5770        | 
| data required time                       | -0.3370        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2430        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[31]/D 
  
 Path Start Point : inRegB/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1440 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1820 0.0370 0.0100             16.2154  1.24879  17.4642           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1830 0.0010 0.0100                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2680 0.0850 0.0720             53.6236  27.4061  81.0297           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegB/Q_reg[31]/CK         DFF_X1        Rise  0.2820 0.0140 0.0720                      0.949653                                    F             | 
|    inRegB/Q_reg[31]/Q          DFF_X1        Fall  0.4070 0.1250 0.0300             13.6927  10.8149  24.5077           4       100      F             | 
|    inRegB/Q[31]                              Fall  0.4070 0.0000                                                                                       | 
|    M64/b[31]                                 Fall  0.4070 0.0000                                                                                       | 
|    M64/A9/in3[31]                            Fall  0.4070 0.0000                                                                                       | 
|    M64/A9/i_0_79/A             XNOR2_X1      Fall  0.4100 0.0030 0.0300    -0.0030           2.12585                                                   | 
|    M64/A9/i_0_79/ZN            XNOR2_X1      Rise  0.4510 0.0410 0.0150             0.307309 2.36817  2.67547           1       100                    | 
|    M64/A9/i_0_78/B             XNOR2_X1      Rise  0.4510 0.0000 0.0150                      2.57361                                                   | 
|    M64/A9/i_0_78/ZN            XNOR2_X1      Fall  0.4760 0.0250 0.0130             1.89264  3.06612  4.95876           2       100                    | 
|    M64/A9/sum[31]                            Fall  0.4760 0.0000                                                                                       | 
|    M64/RESULT/a[31]                          Fall  0.4760 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[31]                      Fall  0.4760 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_169/A2     NOR2_X1       Fall  0.4760 0.0000 0.0130                      1.56385                                                   | 
|    M64/RESULT/i_0/i_169/ZN     NOR2_X1       Rise  0.5150 0.0390 0.0240             0.496855 2.96245  3.45931           2       100                    | 
|    M64/RESULT/i_0/i_62/A1      NOR2_X1       Rise  0.5150 0.0000 0.0240                      1.71447                                                   | 
|    M64/RESULT/i_0/i_62/ZN      NOR2_X1       Fall  0.5280 0.0130 0.0070             0.604959 2.36355  2.96851           1       100                    | 
|    M64/RESULT/i_0/i_57/B       XOR2_X1       Fall  0.5280 0.0000 0.0070                      2.41145                                                   | 
|    M64/RESULT/i_0/i_57/Z       XOR2_X1       Rise  0.5560 0.0280 0.0170             0.351425 0.894119 1.24554           1       100                    | 
|    M64/RESULT/i_0/sum[31]                    Rise  0.5560 0.0000                                                                                       | 
|    M64/RESULT/S[31]                          Rise  0.5560 0.0000                                                                                       | 
|    M64/c[31]                                 Rise  0.5560 0.0000                                                                                       | 
|    outReg/D[31]                              Rise  0.5560 0.0000                                                                                       | 
|    outReg/i_0_33/A2            AND2_X1       Rise  0.5560 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_33/ZN            AND2_X1       Rise  0.5890 0.0330 0.0080             0.459784 1.06234  1.52213           1       100                    | 
|    outReg/Q_reg[31]/D          DFF_X1        Rise  0.5890 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[31]/CK         DFF_X1        Rise  0.3290 0.0190 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3290 0.3290 | 
| library hold check                       |  0.0200 0.3490 | 
| data required time                       |  0.3490        | 
|                                          |                | 
| data arrival time                        |  0.5890        | 
| data required time                       | -0.3490        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2430        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[63]/D 
  
 Path Start Point : inRegA/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[63] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840  0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850  0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750  0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegA/Q_reg[30]/CK         DFF_X1        Rise  0.2870  0.0120 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[30]/Q          DFF_X1        Rise  0.3990  0.1120 0.0170             1.46716  4.50716  5.97432           2       100      F             | 
|    inRegA/Q[30]                              Rise  0.3990  0.0000                                                                                       | 
|    M64/a[30]                                 Rise  0.3990  0.0000                                                                                       | 
|    M64/i_0_0_1086/A2           NOR2_X1       Rise  0.3990  0.0000 0.0170                      1.65135                                                   | 
|    M64/i_0_0_1086/ZN           NOR2_X1       Fall  0.4200  0.0210 0.0110             2.39059  5.11488  7.50547           3       100                    | 
|    M64/A3_5/in3[61]                          Fall  0.4200  0.0000                                                                                       | 
|    M64/A3_5/i_0_93/A1          NAND2_X1      Fall  0.4200  0.0000 0.0110                      1.5292                                                    | 
|    M64/A3_5/i_0_93/ZN          NAND2_X1      Rise  0.4360  0.0160 0.0090             0.268819 1.5292   1.79801           1       100                    | 
|    M64/A3_5/i_0_91/A1          NAND2_X1      Rise  0.4360  0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_91/ZN          NAND2_X1      Fall  0.4600  0.0240 0.0160             1.95142  5.11488  7.0663            3       100                    | 
|    M64/A3_5/c[62]                            Fall  0.4600  0.0000                                                                                       | 
|    M64/A8/in3[62]                            Fall  0.4600  0.0000                                                                                       | 
|    M64/A8/i_0_118/A1           NAND2_X1      Fall  0.4600  0.0000 0.0160                      1.5292                                                    | 
|    M64/A8/i_0_118/ZN           NAND2_X1      Rise  0.4780  0.0180 0.0100             0.28826  1.5292   1.81746           1       100                    | 
|    M64/A8/i_0_116/A1           NAND2_X1      Rise  0.4780  0.0000 0.0100                      1.59903                                                   | 
|    M64/A8/i_0_116/ZN           NAND2_X1      Fall  0.4950  0.0170 0.0100             1.53581  2.18123  3.71704           1       100                    | 
|    M64/A8/c[63]                              Fall  0.4950  0.0000                                                                                       | 
|    M64/A9/in2[63]                            Fall  0.4950  0.0000                                                                                       | 
|    M64/A9/i_0_111/A            XOR2_X1       Fall  0.4930 -0.0020 0.0100    -0.0020           2.18123                                                   | 
|    M64/A9/i_0_111/Z            XOR2_X1       Rise  0.5260  0.0330 0.0250             0.848982 2.12585  2.97484           1       100                    | 
|    M64/A9/sum[63]                            Rise  0.5260  0.0000                                                                                       | 
|    M64/RESULT/a[63]                          Rise  0.5260  0.0000                                                                                       | 
|    M64/RESULT/i_0/a[63]                      Rise  0.5260  0.0000                                                                                       | 
|    M64/RESULT/i_0/i_385/A      XNOR2_X1      Rise  0.5240 -0.0020 0.0250    -0.0020           2.23275                                                   | 
|    M64/RESULT/i_0/i_385/ZN     XNOR2_X1      Fall  0.5480  0.0240 0.0120             1.84967  2.29412  4.14379           2       100                    | 
|    M64/RESULT/i_0/i_382/A      OAI21_X1      Fall  0.5480  0.0000 0.0120                      1.51857                                                   | 
|    M64/RESULT/i_0/i_382/ZN     OAI21_X1      Rise  0.5690  0.0210 0.0110             0.315647 1.5292   1.84484           1       100                    | 
|    M64/RESULT/i_0/i_378/A1     NAND2_X1      Rise  0.5690  0.0000 0.0110                      1.59903                                                   | 
|    M64/RESULT/i_0/i_378/ZN     NAND2_X1      Fall  0.5800  0.0110 0.0050             0.191721 0.874832 1.06655           1       100                    | 
|    M64/RESULT/i_0/sum[63]                    Fall  0.5800  0.0000                                                                                       | 
|    M64/RESULT/S[63]                          Fall  0.5800  0.0000                                                                                       | 
|    M64/c[63]                                 Fall  0.5800  0.0000                                                                                       | 
|    outReg/D[63]                              Fall  0.5800  0.0000                                                                                       | 
|    outReg/i_0_65/A1            AND2_X1       Fall  0.5800  0.0000 0.0050                      0.874832                                                  | 
|    outReg/i_0_65/ZN            AND2_X1       Fall  0.6060  0.0260 0.0050             0.232404 1.06234  1.29475           1       100                    | 
|    outReg/Q_reg[63]/D          DFF_X1        Fall  0.6060  0.0000 0.0050                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[63]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[63]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0110 0.3380 | 
| data required time                       |  0.3380        | 
|                                          |                | 
| data arrival time                        |  0.6060        | 
| data required time                       | -0.3380        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2710        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[49]/D 
  
 Path Start Point : inRegA/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[49] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840  0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850  0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750  0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegA/Q_reg[15]/CK         DFF_X1        Rise  0.2860  0.0110 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[15]/Q          DFF_X1        Rise  0.3950  0.1090 0.0150             0.408221 4.50716  4.91538           2       100      F             | 
|    inRegA/Q[15]                              Rise  0.3950  0.0000                                                                                       | 
|    M64/a[15]                                 Rise  0.3950  0.0000                                                                                       | 
|    M64/i_0_0_1071/A2           NOR2_X1       Rise  0.3950  0.0000 0.0150                      1.65135                                                   | 
|    M64/i_0_0_1071/ZN           NOR2_X1       Fall  0.4150  0.0200 0.0110             2.43251  5.11488  7.54739           3       100                    | 
|    M64/A3_5/in3[46]                          Fall  0.4150  0.0000                                                                                       | 
|    M64/A3_5/i_0_48/A1          NAND2_X1      Fall  0.4140 -0.0010 0.0110    -0.0010           1.5292                                                    | 
|    M64/A3_5/i_0_48/ZN          NAND2_X1      Rise  0.4290  0.0150 0.0090             0.154919 1.5292   1.68411           1       100                    | 
|    M64/A3_5/i_0_46/A1          NAND2_X1      Rise  0.4290  0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_46/ZN          NAND2_X1      Fall  0.4540  0.0250 0.0170             2.43323  5.35719  7.79042           3       100                    | 
|    M64/A3_5/c[47]                            Fall  0.4540  0.0000                                                                                       | 
|    M64/A8/in3[47]                            Fall  0.4540  0.0000                                                                                       | 
|    M64/A8/i_0_73/A1            NAND2_X1      Fall  0.4540  0.0000 0.0170                      1.5292                                                    | 
|    M64/A8/i_0_73/ZN            NAND2_X1      Rise  0.4720  0.0180 0.0100             0.156559 1.5292   1.68575           1       100                    | 
|    M64/A8/i_0_71/A1            NAND2_X1      Rise  0.4720  0.0000 0.0100                      1.59903                                                   | 
|    M64/A8/i_0_71/ZN            NAND2_X1      Fall  0.4920  0.0200 0.0120             1.76931  3.05606  4.82537           2       100                    | 
|    M64/A8/c[48]                              Fall  0.4920  0.0000                                                                                       | 
|    M64/A9/in2[48]                            Fall  0.4920  0.0000                                                                                       | 
|    M64/A9/i_0_41/A1            AND2_X1       Fall  0.4920  0.0000 0.0120                      0.874832                                                  | 
|    M64/A9/i_0_41/ZN            AND2_X1       Fall  0.5300  0.0380 0.0100             1.82685  4.30674  6.13359           3       100                    | 
|    M64/A9/c[49]                              Fall  0.5300  0.0000                                                                                       | 
|    M64/RESULT/b[49]                          Fall  0.5300  0.0000                                                                                       | 
|    M64/RESULT/i_0/b[49]                      Fall  0.5300  0.0000                                                                                       | 
|    M64/RESULT/i_0/i_121/B1     AOI21_X1      Fall  0.5300  0.0000 0.0100                      1.44682                                                   | 
|    M64/RESULT/i_0/i_121/ZN     AOI21_X1      Rise  0.5650  0.0350 0.0210             1.16603  2.12585  3.29188           1       100                    | 
|    M64/RESULT/i_0/i_114/A      XNOR2_X1      Rise  0.5650  0.0000 0.0210                      2.23275                                                   | 
|    M64/RESULT/i_0/i_114/ZN     XNOR2_X1      Fall  0.5810  0.0160 0.0070             0.301107 0.894119 1.19523           1       100                    | 
|    M64/RESULT/i_0/sum[49]                    Fall  0.5810  0.0000                                                                                       | 
|    M64/RESULT/S[49]                          Fall  0.5810  0.0000                                                                                       | 
|    M64/c[49]                                 Fall  0.5810  0.0000                                                                                       | 
|    outReg/D[49]                              Fall  0.5810  0.0000                                                                                       | 
|    outReg/i_0_51/A2            AND2_X1       Fall  0.5810  0.0000 0.0070                      0.894119                                                  | 
|    outReg/i_0_51/ZN            AND2_X1       Fall  0.6100  0.0290 0.0060             0.278785 1.06234  1.34113           1       100                    | 
|    outReg/Q_reg[49]/D          DFF_X1        Fall  0.6100  0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[49]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[49]/CK         DFF_X1        Rise  0.3300 0.0200 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3300 0.3300 | 
| library hold check                       |  0.0110 0.3410 | 
| data required time                       |  0.3410        | 
|                                          |                | 
| data arrival time                        |  0.6100        | 
| data required time                       | -0.3410        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2720        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[50]/D 
  
 Path Start Point : inRegA/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[50] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840 0.0390 0.0120 23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750 0.0900 0.0740 56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegA/Q_reg[16]/CK         DFF_X1        Rise  0.2860 0.0110 0.0740          0.949653                                    F             | 
|    inRegA/Q_reg[16]/Q          DFF_X1        Rise  0.3950 0.1090 0.0150 0.372289 4.50716  4.87945           2       100      F             | 
|    inRegA/Q[16]                              Rise  0.3950 0.0000                                                                           | 
|    M64/a[16]                                 Rise  0.3950 0.0000                                                                           | 
|    M64/i_0_0_1072/A2           NOR2_X1       Rise  0.3950 0.0000 0.0150          1.65135                                                   | 
|    M64/i_0_0_1072/ZN           NOR2_X1       Fall  0.4160 0.0210 0.0120 2.88018  5.11488  7.99506           3       100                    | 
|    M64/A3_5/in3[47]                          Fall  0.4160 0.0000                                                                           | 
|    M64/A3_5/i_0_51/A1          NAND2_X1      Fall  0.4170 0.0010 0.0120          1.5292                                                    | 
|    M64/A3_5/i_0_51/ZN          NAND2_X1      Rise  0.4330 0.0160 0.0090 0.229866 1.5292   1.75906           1       100                    | 
|    M64/A3_5/i_0_49/A1          NAND2_X1      Rise  0.4330 0.0000 0.0090          1.59903                                                   | 
|    M64/A3_5/i_0_49/ZN          NAND2_X1      Fall  0.4570 0.0240 0.0160 2.17212  5.17026  7.34238           3       100                    | 
|    M64/A3_5/c[48]                            Fall  0.4570 0.0000                                                                           | 
|    M64/A8/in3[48]                            Fall  0.4570 0.0000                                                                           | 
|    M64/A8/i_0_76/A1            NAND2_X1      Fall  0.4570 0.0000 0.0160          1.5292                                                    | 
|    M64/A8/i_0_76/ZN            NAND2_X1      Rise  0.4750 0.0180 0.0100 0.207878 1.5292   1.73707           1       100                    | 
|    M64/A8/i_0_74/A1            NAND2_X1      Rise  0.4750 0.0000 0.0100          1.59903                                                   | 
|    M64/A8/i_0_74/ZN            NAND2_X1      Fall  0.4950 0.0200 0.0130 2.13307  3.05606  5.18914           2       100                    | 
|    M64/A8/c[49]                              Fall  0.4950 0.0000                                                                           | 
|    M64/A9/in2[49]                            Fall  0.4950 0.0000                                                                           | 
|    M64/A9/i_0_42/A1            AND2_X1       Fall  0.4950 0.0000 0.0130          0.874832                                                  | 
|    M64/A9/i_0_42/ZN            AND2_X1       Fall  0.5360 0.0410 0.0120 2.47654  5.90693  8.38348           4       100                    | 
|    M64/A9/c[50]                              Fall  0.5360 0.0000                                                                           | 
|    M64/RESULT/b[50]                          Fall  0.5360 0.0000                                                                           | 
|    M64/RESULT/i_0/b[50]                      Fall  0.5360 0.0000                                                                           | 
|    M64/RESULT/i_0/i_133/B1     OAI21_X1      Fall  0.5360 0.0000 0.0120          1.45983                                                   | 
|    M64/RESULT/i_0/i_133/ZN     OAI21_X1      Rise  0.5690 0.0330 0.0130 0.375701 2.36817  2.74387           1       100                    | 
|    M64/RESULT/i_0/i_122/B      XNOR2_X1      Rise  0.5690 0.0000 0.0130          2.57361                                                   | 
|    M64/RESULT/i_0/i_122/ZN     XNOR2_X1      Fall  0.5850 0.0160 0.0080 0.443304 0.894119 1.33742           1       100                    | 
|    M64/RESULT/i_0/sum[50]                    Fall  0.5850 0.0000                                                                           | 
|    M64/RESULT/S[50]                          Fall  0.5850 0.0000                                                                           | 
|    M64/c[50]                                 Fall  0.5850 0.0000                                                                           | 
|    outReg/D[50]                              Fall  0.5850 0.0000                                                                           | 
|    outReg/i_0_52/A2            AND2_X1       Fall  0.5850 0.0000 0.0080          0.894119                                                  | 
|    outReg/i_0_52/ZN            AND2_X1       Fall  0.6150 0.0300 0.0060 0.351145 1.06234  1.41349           1       100                    | 
|    outReg/Q_reg[50]/D          DFF_X1        Fall  0.6150 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[50]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[50]/CK         DFF_X1        Rise  0.3290 0.0190 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3290 0.3290 | 
| library hold check                       |  0.0110 0.3400 | 
| data required time                       |  0.3400        | 
|                                          |                | 
| data arrival time                        |  0.6150        | 
| data required time                       | -0.3400        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2780        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[61]/D 
  
 Path Start Point : inRegA/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[61] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840  0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850  0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750  0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegA/Q_reg[28]/CK         DFF_X1        Rise  0.2870  0.0120 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[28]/Q          DFF_X1        Rise  0.3980  0.1110 0.0160             0.896702 4.50716  5.40386           2       100      F             | 
|    inRegA/Q[28]                              Rise  0.3980  0.0000                                                                                       | 
|    M64/a[28]                                 Rise  0.3980  0.0000                                                                                       | 
|    M64/i_0_0_1084/A2           NOR2_X1       Rise  0.3980  0.0000 0.0160                      1.65135                                                   | 
|    M64/i_0_0_1084/ZN           NOR2_X1       Fall  0.4170  0.0190 0.0110             1.48919  5.11488  6.60407           3       100                    | 
|    M64/A3_5/in3[59]                          Fall  0.4170  0.0000                                                                                       | 
|    M64/A3_5/i_0_87/A1          NAND2_X1      Fall  0.4170  0.0000 0.0110                      1.5292                                                    | 
|    M64/A3_5/i_0_87/ZN          NAND2_X1      Rise  0.4330  0.0160 0.0090             0.406144 1.5292   1.93534           1       100                    | 
|    M64/A3_5/i_0_85/A1          NAND2_X1      Rise  0.4330  0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_85/ZN          NAND2_X1      Fall  0.4660  0.0330 0.0240             6.25571  5.11488  11.3706           3       100                    | 
|    M64/A3_5/c[60]                            Fall  0.4660  0.0000                                                                                       | 
|    M64/A8/in3[60]                            Fall  0.4660  0.0000                                                                                       | 
|    M64/A8/i_0_112/A1           NAND2_X1      Fall  0.4610 -0.0050 0.0240    -0.0060           1.5292                                                    | 
|    M64/A8/i_0_112/ZN           NAND2_X1      Rise  0.4820  0.0210 0.0100             0.255996 1.5292   1.78519           1       100                    | 
|    M64/A8/i_0_110/A1           NAND2_X1      Rise  0.4820  0.0000 0.0100                      1.59903                                                   | 
|    M64/A8/i_0_110/ZN           NAND2_X1      Fall  0.4990  0.0170 0.0100             0.65208  3.05606  3.70814           2       100                    | 
|    M64/A8/c[61]                              Fall  0.4990  0.0000                                                                                       | 
|    M64/A9/in2[61]                            Fall  0.4990  0.0000                                                                                       | 
|    M64/A9/i_0_109/A            XOR2_X1       Fall  0.4990  0.0000 0.0100                      2.18123                                                   | 
|    M64/A9/i_0_109/Z            XOR2_X1       Rise  0.5450  0.0460 0.0360             0.902397 4.52696  5.42936           3       100                    | 
|    M64/A9/sum[61]                            Rise  0.5450  0.0000                                                                                       | 
|    M64/RESULT/a[61]                          Rise  0.5450  0.0000                                                                                       | 
|    M64/RESULT/i_0/a[61]                      Rise  0.5450  0.0000                                                                                       | 
|    M64/RESULT/i_0/i_147/A2     OAI22_X1      Rise  0.5450  0.0000 0.0360                      1.58424                                                   | 
|    M64/RESULT/i_0/i_147/ZN     OAI22_X1      Fall  0.5680  0.0230 0.0080             0.764503 2.12585  2.89036           1       100                    | 
|    M64/RESULT/i_0/i_144/A      XNOR2_X1      Fall  0.5680  0.0000 0.0080                      2.12585                                                   | 
|    M64/RESULT/i_0/i_144/ZN     XNOR2_X1      Rise  0.5910  0.0230 0.0110             0.203469 0.894119 1.09759           1       100                    | 
|    M64/RESULT/i_0/sum[61]                    Rise  0.5910  0.0000                                                                                       | 
|    M64/RESULT/S[61]                          Rise  0.5910  0.0000                                                                                       | 
|    M64/c[61]                                 Rise  0.5910  0.0000                                                                                       | 
|    outReg/D[61]                              Rise  0.5910  0.0000                                                                                       | 
|    outReg/i_0_63/A2            AND2_X1       Rise  0.5910  0.0000 0.0110                      0.97463                                                   | 
|    outReg/i_0_63/ZN            AND2_X1       Rise  0.6220  0.0310 0.0080             0.518882 1.06234  1.58122           1       100                    | 
|    outReg/Q_reg[61]/D          DFF_X1        Rise  0.6220  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[61]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[61]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0200 0.3470 | 
| data required time                       |  0.3470        | 
|                                          |                | 
| data arrival time                        |  0.6220        | 
| data required time                       | -0.3470        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2780        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[2]/D 
  
 Path Start Point : inRegB/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1440  0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1820  0.0370 0.0100             16.2154  1.24879  17.4642           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1830  0.0010 0.0100                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2680  0.0850 0.0720             53.6236  27.4061  81.0297           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegB/Q_reg[1]/CK          DFF_X1        Rise  0.2810  0.0130 0.0720                      0.949653                                    F             | 
|    inRegB/Q_reg[1]/Q           DFF_X1        Rise  0.3910  0.1100 0.0150             0.832964 4.44559  5.27856           2       100      F             | 
|    inRegB/Q[1]                               Rise  0.3910  0.0000                                                                                       | 
|    M64/b[1]                                  Rise  0.3910  0.0000                                                                                       | 
|    M64/i_0_0_0/A               INV_X2        Rise  0.3910  0.0000 0.0150                      3.25089                                                   | 
|    M64/i_0_0_0/ZN              INV_X2        Fall  0.4450  0.0540 0.0400             29.756   43.8059  73.5619           31      100                    | 
|    M64/i_0_0_67/A1             NOR2_X1       Fall  0.4640  0.0190 0.0450                      1.41309                                                   | 
|    M64/i_0_0_67/ZN             NOR2_X1       Rise  0.5260  0.0620 0.0370             2.27283  3.64443  5.91726           2       100                    | 
|    M64/A1_1/in2[2]                           Rise  0.5260  0.0000                                                                                       | 
|    M64/A1_1/i_0_97/A           XNOR2_X1      Rise  0.5260  0.0000 0.0370                      2.23275                                                   | 
|    M64/A1_1/i_0_97/ZN          XNOR2_X1      Fall  0.5540  0.0280 0.0120             0.997993 3.25767  4.25566           2       100                    | 
|    M64/A1_1/sum[2]                           Fall  0.5540  0.0000                                                                                       | 
|    M64/A2_1/in1[2]                           Fall  0.5540  0.0000                                                                                       | 
|    M64/A2_1/i_0_99/B           XOR2_X1       Fall  0.5540  0.0000 0.0120                      2.41145                                                   | 
|    M64/A2_1/i_0_99/Z           XOR2_X1       Rise  0.5920  0.0380 0.0240             1.89273  0.894119 2.78685           1       100                    | 
|    M64/A2_1/sum[2]                           Rise  0.5920  0.0000                                                                                       | 
|    M64/c[2]                                  Rise  0.5920  0.0000                                                                                       | 
|    outReg/D[2]                               Rise  0.5920  0.0000                                                                                       | 
|    outReg/i_0_4/A2             AND2_X1       Rise  0.5870 -0.0050 0.0240    -0.0050           0.97463                                                   | 
|    outReg/i_0_4/ZN             AND2_X1       Rise  0.6240  0.0370 0.0100             1.24812  1.06234  2.31046           1       100                    | 
|    outReg/Q_reg[2]/D           DFF_X1        Rise  0.6240  0.0000 0.0100                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[2]/CK          DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0220 0.3490 | 
| data required time                       |  0.3490        | 
|                                          |                | 
| data arrival time                        |  0.6240        | 
| data required time                       | -0.3490        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2780        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[52]/D 
  
 Path Start Point : inRegA/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[52] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840 0.0390 0.0120 23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750 0.0900 0.0740 56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegA/Q_reg[17]/CK         DFF_X1        Rise  0.2860 0.0110 0.0740          0.949653                                    F             | 
|    inRegA/Q_reg[17]/Q          DFF_X1        Rise  0.3960 0.1100 0.0150 0.680834 4.50716  5.18799           2       100      F             | 
|    inRegA/Q[17]                              Rise  0.3960 0.0000                                                                           | 
|    M64/a[17]                                 Rise  0.3960 0.0000                                                                           | 
|    M64/i_0_0_1073/A2           NOR2_X1       Rise  0.3960 0.0000 0.0150          1.65135                                                   | 
|    M64/i_0_0_1073/ZN           NOR2_X1       Fall  0.4150 0.0190 0.0110 1.881    5.11488  6.99588           3       100                    | 
|    M64/A3_5/in3[48]                          Fall  0.4150 0.0000                                                                           | 
|    M64/A3_5/i_0_54/A1          NAND2_X1      Fall  0.4150 0.0000 0.0110          1.5292                                                    | 
|    M64/A3_5/i_0_54/ZN          NAND2_X1      Rise  0.4310 0.0160 0.0090 0.300181 1.5292   1.82938           1       100                    | 
|    M64/A3_5/i_0_52/A1          NAND2_X1      Rise  0.4310 0.0000 0.0090          1.59903                                                   | 
|    M64/A3_5/i_0_52/ZN          NAND2_X1      Fall  0.4570 0.0260 0.0180 2.93383  5.17026  8.10409           3       100                    | 
|    M64/A3_5/c[49]                            Fall  0.4570 0.0000                                                                           | 
|    M64/A8/in3[49]                            Fall  0.4570 0.0000                                                                           | 
|    M64/A8/i_0_79/A1            NAND2_X1      Fall  0.4580 0.0010 0.0180          1.5292                                                    | 
|    M64/A8/i_0_79/ZN            NAND2_X1      Rise  0.4770 0.0190 0.0100 0.286777 1.5292   1.81597           1       100                    | 
|    M64/A8/i_0_77/A1            NAND2_X1      Rise  0.4770 0.0000 0.0100          1.59903                                                   | 
|    M64/A8/i_0_77/ZN            NAND2_X1      Fall  0.4980 0.0210 0.0130 2.52615  3.05606  5.58221           2       100                    | 
|    M64/A8/c[50]                              Fall  0.4980 0.0000                                                                           | 
|    M64/A9/in2[50]                            Fall  0.4980 0.0000                                                                           | 
|    M64/A9/i_0_43/A1            AND2_X1       Fall  0.4980 0.0000 0.0130          0.874832                                                  | 
|    M64/A9/i_0_43/ZN            AND2_X1       Fall  0.5340 0.0360 0.0090 1.1416   3.746    4.8876            3       100                    | 
|    M64/A9/c[51]                              Fall  0.5340 0.0000                                                                           | 
|    M64/RESULT/b[51]                          Fall  0.5340 0.0000                                                                           | 
|    M64/RESULT/i_0/b[51]                      Fall  0.5340 0.0000                                                                           | 
|    M64/RESULT/i_0/i_125/A1     OAI22_X1      Fall  0.5340 0.0000 0.0090          1.45808                                                   | 
|    M64/RESULT/i_0/i_125/ZN     OAI22_X1      Rise  0.5660 0.0320 0.0230 0.385328 2.36817  2.75349           1       100                    | 
|    M64/RESULT/i_0/i_124/B      XNOR2_X1      Rise  0.5660 0.0000 0.0230          2.57361                                                   | 
|    M64/RESULT/i_0/i_124/ZN     XNOR2_X1      Fall  0.5850 0.0190 0.0070 0.230434 0.894119 1.12455           1       100                    | 
|    M64/RESULT/i_0/sum[52]                    Fall  0.5850 0.0000                                                                           | 
|    M64/RESULT/S[52]                          Fall  0.5850 0.0000                                                                           | 
|    M64/c[52]                                 Fall  0.5850 0.0000                                                                           | 
|    outReg/D[52]                              Fall  0.5850 0.0000                                                                           | 
|    outReg/i_0_54/A2            AND2_X1       Fall  0.5850 0.0000 0.0070          0.894119                                                  | 
|    outReg/i_0_54/ZN            AND2_X1       Fall  0.6140 0.0290 0.0060 0.414205 1.06234  1.47655           1       100                    | 
|    outReg/Q_reg[52]/D          DFF_X1        Fall  0.6140 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[52]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[52]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0110 0.3380 | 
| data required time                       |  0.3380        | 
|                                          |                | 
| data arrival time                        |  0.6140        | 
| data required time                       | -0.3380        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2790        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[60]/D 
  
 Path Start Point : inRegA/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[60] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840  0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850  0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750  0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegA/Q_reg[26]/CK         DFF_X1        Rise  0.2870  0.0120 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[26]/Q          DFF_X1        Rise  0.4050  0.1180 0.0230             1.48285  7.2639   8.74675           2       100      F             | 
|    inRegA/Q[26]                              Rise  0.4050  0.0000                                                                                       | 
|    M64/a[26]                                 Rise  0.4050  0.0000                                                                                       | 
|    M64/i_0_0_1082/A2           NOR2_X1       Rise  0.4050  0.0000 0.0230                      1.65135                                                   | 
|    M64/i_0_0_1082/ZN           NOR2_X1       Fall  0.4280  0.0230 0.0130             2.62714  5.11488  7.74202           3       100                    | 
|    M64/A3_5/in3[57]                          Fall  0.4280  0.0000                                                                                       | 
|    M64/A3_5/i_0_81/A1          NAND2_X1      Fall  0.4280  0.0000 0.0130                      1.5292                                                    | 
|    M64/A3_5/i_0_81/ZN          NAND2_X1      Rise  0.4450  0.0170 0.0090             0.36618  1.5292   1.89538           1       100                    | 
|    M64/A3_5/i_0_79/A1          NAND2_X1      Rise  0.4450  0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_79/ZN          NAND2_X1      Fall  0.4710  0.0260 0.0180             3.08903  5.11488  8.20391           3       100                    | 
|    M64/A3_5/c[58]                            Fall  0.4710  0.0000                                                                                       | 
|    M64/A8/in3[58]                            Fall  0.4710  0.0000                                                                                       | 
|    M64/A8/i_0_106/A1           NAND2_X1      Fall  0.4700 -0.0010 0.0180    -0.0020           1.5292                                                    | 
|    M64/A8/i_0_106/ZN           NAND2_X1      Rise  0.4890  0.0190 0.0100             0.354855 1.5292   1.88405           1       100                    | 
|    M64/A8/i_0_104/A1           NAND2_X1      Rise  0.4890  0.0000 0.0100                      1.59903                                                   | 
|    M64/A8/i_0_104/ZN           NAND2_X1      Fall  0.5060  0.0170 0.0100             0.639793 3.05606  3.69586           2       100                    | 
|    M64/A8/c[59]                              Fall  0.5060  0.0000                                                                                       | 
|    M64/A9/in2[59]                            Fall  0.5060  0.0000                                                                                       | 
|    M64/A9/i_0_52/A1            AND2_X1       Fall  0.5060  0.0000 0.0100                      0.874832                                                  | 
|    M64/A9/i_0_52/ZN            AND2_X1       Fall  0.5410  0.0350 0.0100             0.820722 4.52044  5.34116           3       100                    | 
|    M64/A9/c[60]                              Fall  0.5410  0.0000                                                                                       | 
|    M64/RESULT/b[60]                          Fall  0.5410  0.0000                                                                                       | 
|    M64/RESULT/i_0/b[60]                      Fall  0.5410  0.0000                                                                                       | 
|    M64/RESULT/i_0/i_143/B1     OAI21_X1      Fall  0.5410  0.0000 0.0100                      1.45983                                                   | 
|    M64/RESULT/i_0/i_143/ZN     OAI21_X1      Rise  0.5720  0.0310 0.0130             0.426378 2.12585  2.55223           1       100                    | 
|    M64/RESULT/i_0/i_141/A      XNOR2_X1      Rise  0.5720  0.0000 0.0130                      2.23275                                                   | 
|    M64/RESULT/i_0/i_141/ZN     XNOR2_X1      Fall  0.5860  0.0140 0.0070             0.319901 0.894119 1.21402           1       100                    | 
|    M64/RESULT/i_0/sum[60]                    Fall  0.5860  0.0000                                                                                       | 
|    M64/RESULT/S[60]                          Fall  0.5860  0.0000                                                                                       | 
|    M64/c[60]                                 Fall  0.5860  0.0000                                                                                       | 
|    outReg/D[60]                              Fall  0.5860  0.0000                                                                                       | 
|    outReg/i_0_62/A2            AND2_X1       Fall  0.5860  0.0000 0.0070                      0.894119                                                  | 
|    outReg/i_0_62/ZN            AND2_X1       Fall  0.6160  0.0300 0.0060             0.776817 1.06234  1.83916           1       100                    | 
|    outReg/Q_reg[60]/D          DFF_X1        Fall  0.6160  0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[60]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[60]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0110 0.3380 | 
| data required time                       |  0.3380        | 
|                                          |                | 
| data arrival time                        |  0.6160        | 
| data required time                       | -0.3380        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2810        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[62]/D 
  
 Path Start Point : inRegA/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[62] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840  0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850  0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750  0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegA/Q_reg[29]/CK         DFF_X1        Rise  0.2870  0.0120 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[29]/Q          DFF_X1        Rise  0.3970  0.1100 0.0150             0.649678 4.50716  5.15684           2       100      F             | 
|    inRegA/Q[29]                              Rise  0.3970  0.0000                                                                                       | 
|    M64/a[29]                                 Rise  0.3970  0.0000                                                                                       | 
|    M64/i_0_0_1085/A2           NOR2_X1       Rise  0.3970  0.0000 0.0150                      1.65135                                                   | 
|    M64/i_0_0_1085/ZN           NOR2_X1       Fall  0.4170  0.0200 0.0110             2.1366   5.11488  7.25148           3       100                    | 
|    M64/A3_5/in3[60]                          Fall  0.4170  0.0000                                                                                       | 
|    M64/A3_5/i_0_90/A1          NAND2_X1      Fall  0.4170  0.0000 0.0110                      1.5292                                                    | 
|    M64/A3_5/i_0_90/ZN          NAND2_X1      Rise  0.4320  0.0150 0.0090             0.178566 1.5292   1.70776           1       100                    | 
|    M64/A3_5/i_0_88/A1          NAND2_X1      Rise  0.4320  0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_88/ZN          NAND2_X1      Fall  0.4610  0.0290 0.0200             4.32315  5.11488  9.43804           3       100                    | 
|    M64/A3_5/c[61]                            Fall  0.4610  0.0000                                                                                       | 
|    M64/A8/in3[61]                            Fall  0.4610  0.0000                                                                                       | 
|    M64/A8/i_0_115/A1           NAND2_X1      Fall  0.4580 -0.0030 0.0200    -0.0040           1.5292                                                    | 
|    M64/A8/i_0_115/ZN           NAND2_X1      Rise  0.4770  0.0190 0.0100             0.204059 1.5292   1.73325           1       100                    | 
|    M64/A8/i_0_113/A1           NAND2_X1      Rise  0.4770  0.0000 0.0100                      1.59903                                                   | 
|    M64/A8/i_0_113/ZN           NAND2_X1      Fall  0.4940  0.0170 0.0100             0.551403 3.05606  3.60747           2       100                    | 
|    M64/A8/c[62]                              Fall  0.4940  0.0000                                                                                       | 
|    M64/A9/in2[62]                            Fall  0.4940  0.0000                                                                                       | 
|    M64/A9/i_0_110/A            XOR2_X1       Fall  0.4940  0.0000 0.0100                      2.18123                                                   | 
|    M64/A9/i_0_110/Z            XOR2_X1       Rise  0.5420  0.0480 0.0380             1.90968  3.83257  5.74225           3       100                    | 
|    M64/A9/sum[62]                            Rise  0.5420  0.0000                                                                                       | 
|    M64/RESULT/a[62]                          Rise  0.5420  0.0000                                                                                       | 
|    M64/RESULT/i_0/a[62]                      Rise  0.5420  0.0000                                                                                       | 
|    M64/RESULT/i_0/i_364/B1     OAI22_X1      Rise  0.5410 -0.0010 0.0380    -0.0010           1.66545                                                   | 
|    M64/RESULT/i_0/i_364/ZN     OAI22_X1      Fall  0.5660  0.0250 0.0090             0.935066 2.36817  3.30323           1       100                    | 
|    M64/RESULT/i_0/i_363/B      XNOR2_X1      Fall  0.5660  0.0000 0.0090                      2.36817                                                   | 
|    M64/RESULT/i_0/i_363/ZN     XNOR2_X1      Rise  0.5950  0.0290 0.0120             0.30968  0.894119 1.2038            1       100                    | 
|    M64/RESULT/i_0/sum[62]                    Rise  0.5950  0.0000                                                                                       | 
|    M64/RESULT/S[62]                          Rise  0.5950  0.0000                                                                                       | 
|    M64/c[62]                                 Rise  0.5950  0.0000                                                                                       | 
|    outReg/D[62]                              Rise  0.5950  0.0000                                                                                       | 
|    outReg/i_0_64/A2            AND2_X1       Rise  0.5950  0.0000 0.0120                      0.97463                                                   | 
|    outReg/i_0_64/ZN            AND2_X1       Rise  0.6260  0.0310 0.0080             0.437731 1.06234  1.50007           1       100                    | 
|    outReg/Q_reg[62]/D          DFF_X1        Rise  0.6260  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[62]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[62]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0200 0.3470 | 
| data required time                       |  0.3470        | 
|                                          |                | 
| data arrival time                        |  0.6260        | 
| data required time                       | -0.3470        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2820        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[53]/D 
  
 Path Start Point : inRegA/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[53] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840 0.0390 0.0120 23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750 0.0900 0.0740 56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegA/Q_reg[19]/CK         DFF_X1        Rise  0.2880 0.0130 0.0740          0.949653                                    F             | 
|    inRegA/Q_reg[19]/Q          DFF_X1        Rise  0.4060 0.1180 0.0230 1.68442  7.2639   8.94832           2       100      F             | 
|    inRegA/Q[19]                              Rise  0.4060 0.0000                                                                           | 
|    M64/a[19]                                 Rise  0.4060 0.0000                                                                           | 
|    M64/i_0_0_1075/A2           NOR2_X1       Rise  0.4060 0.0000 0.0230          1.65135                                                   | 
|    M64/i_0_0_1075/ZN           NOR2_X1       Fall  0.4280 0.0220 0.0120 1.58314  5.11488  6.69802           3       100                    | 
|    M64/A3_5/in3[50]                          Fall  0.4280 0.0000                                                                           | 
|    M64/A3_5/i_0_60/A1          NAND2_X1      Fall  0.4280 0.0000 0.0120          1.5292                                                    | 
|    M64/A3_5/i_0_60/ZN          NAND2_X1      Rise  0.4450 0.0170 0.0100 0.511053 1.5292   2.04025           1       100                    | 
|    M64/A3_5/i_0_58/A1          NAND2_X1      Rise  0.4450 0.0000 0.0100          1.59903                                                   | 
|    M64/A3_5/i_0_58/ZN          NAND2_X1      Fall  0.4690 0.0240 0.0160 2.02093  5.11488  7.13581           3       100                    | 
|    M64/A3_5/c[51]                            Fall  0.4690 0.0000                                                                           | 
|    M64/A8/in3[51]                            Fall  0.4690 0.0000                                                                           | 
|    M64/A8/i_0_85/A1            NAND2_X1      Fall  0.4690 0.0000 0.0160          1.5292                                                    | 
|    M64/A8/i_0_85/ZN            NAND2_X1      Rise  0.4870 0.0180 0.0100 0.226098 1.5292   1.75529           1       100                    | 
|    M64/A8/i_0_83/A1            NAND2_X1      Rise  0.4870 0.0000 0.0100          1.59903                                                   | 
|    M64/A8/i_0_83/ZN            NAND2_X1      Fall  0.5050 0.0180 0.0100 0.785653 3.05606  3.84172           2       100                    | 
|    M64/A8/c[52]                              Fall  0.5050 0.0000                                                                           | 
|    M64/A9/in2[52]                            Fall  0.5050 0.0000                                                                           | 
|    M64/A9/i_0_45/A1            AND2_X1       Fall  0.5050 0.0000 0.0100          0.874832                                                  | 
|    M64/A9/i_0_45/ZN            AND2_X1       Fall  0.5410 0.0360 0.0100 1.30915  4.30674  5.61589           3       100                    | 
|    M64/A9/c[53]                              Fall  0.5410 0.0000                                                                           | 
|    M64/RESULT/b[53]                          Fall  0.5410 0.0000                                                                           | 
|    M64/RESULT/i_0/b[53]                      Fall  0.5410 0.0000                                                                           | 
|    M64/RESULT/i_0/i_135/B1     AOI21_X1      Fall  0.5410 0.0000 0.0100          1.44682                                                   | 
|    M64/RESULT/i_0/i_135/ZN     AOI21_X1      Rise  0.5740 0.0330 0.0200 0.868921 2.12585  2.99478           1       100                    | 
|    M64/RESULT/i_0/i_127/A      XNOR2_X1      Rise  0.5740 0.0000 0.0200          2.23275                                                   | 
|    M64/RESULT/i_0/i_127/ZN     XNOR2_X1      Fall  0.5890 0.0150 0.0070 0.224273 0.894119 1.11839           1       100                    | 
|    M64/RESULT/i_0/sum[53]                    Fall  0.5890 0.0000                                                                           | 
|    M64/RESULT/S[53]                          Fall  0.5890 0.0000                                                                           | 
|    M64/c[53]                                 Fall  0.5890 0.0000                                                                           | 
|    outReg/D[53]                              Fall  0.5890 0.0000                                                                           | 
|    outReg/i_0_55/A2            AND2_X1       Fall  0.5890 0.0000 0.0070          0.894119                                                  | 
|    outReg/i_0_55/ZN            AND2_X1       Fall  0.6180 0.0290 0.0060 0.371606 1.06234  1.43395           1       100                    | 
|    outReg/Q_reg[53]/D          DFF_X1        Fall  0.6180 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[53]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[53]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0110 0.3380 | 
| data required time                       |  0.3380        | 
|                                          |                | 
| data arrival time                        |  0.6180        | 
| data required time                       | -0.3380        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2830        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[37]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840 0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750 0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[3]/CK          DFF_X1        Rise  0.2850 0.0100 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q           DFF_X1        Rise  0.4010 0.1160 0.0210             0.632535 7.2639   7.89643           2       100      F             | 
|    inRegA/Q[3]                               Rise  0.4010 0.0000                                                                                       | 
|    M64/a[3]                                  Rise  0.4010 0.0000                                                                                       | 
|    M64/i_0_0_1059/A2           NOR2_X1       Rise  0.4010 0.0000 0.0210                      1.65135                                                   | 
|    M64/i_0_0_1059/ZN           NOR2_X1       Fall  0.4260 0.0250 0.0140             4.21615  5.11488  9.33104           3       100                    | 
|    M64/A3_5/in3[34]                          Fall  0.4260 0.0000                                                                                       | 
|    M64/A3_5/i_0_12/A1          NAND2_X1      Fall  0.4260 0.0000 0.0140    -0.0010           1.5292                                                    | 
|    M64/A3_5/i_0_12/ZN          NAND2_X1      Rise  0.4430 0.0170 0.0090             0.198107 1.5292   1.7273            1       100                    | 
|    M64/A3_5/i_0_10/A1          NAND2_X1      Rise  0.4430 0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_10/ZN          NAND2_X1      Fall  0.4710 0.0280 0.0200             4.0277   5.11488  9.14258           3       100                    | 
|    M64/A3_5/c[35]                            Fall  0.4710 0.0000                                                                                       | 
|    M64/A8/in3[35]                            Fall  0.4710 0.0000                                                                                       | 
|    M64/A8/i_0_37/A1            NAND2_X1      Fall  0.4710 0.0000 0.0200    -0.0010           1.5292                                                    | 
|    M64/A8/i_0_37/ZN            NAND2_X1      Rise  0.4910 0.0200 0.0110             0.35291  1.5292   1.88211           1       100                    | 
|    M64/A8/i_0_35/A1            NAND2_X1      Rise  0.4910 0.0000 0.0110                      1.59903                                                   | 
|    M64/A8/i_0_35/ZN            NAND2_X1      Fall  0.5080 0.0170 0.0100             0.390089 3.05606  3.44615           2       100                    | 
|    M64/A8/c[36]                              Fall  0.5080 0.0000                                                                                       | 
|    M64/A9/in2[36]                            Fall  0.5080 0.0000                                                                                       | 
|    M64/A9/i_0_29/A1            AND2_X1       Fall  0.5080 0.0000 0.0100                      0.874832                                                  | 
|    M64/A9/i_0_29/ZN            AND2_X1       Fall  0.5480 0.0400 0.0120             1.98809  6.07362  8.06171           3       100                    | 
|    M64/A9/c[37]                              Fall  0.5480 0.0000                                                                                       | 
|    M64/RESULT/b[37]                          Fall  0.5480 0.0000                                                                                       | 
|    M64/RESULT/i_0/b[37]                      Fall  0.5480 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_79/B1      AOI21_X1      Fall  0.5480 0.0000 0.0120                      1.44682                                                   | 
|    M64/RESULT/i_0/i_79/ZN      AOI21_X1      Rise  0.5820 0.0340 0.0200             0.949637 2.12585  3.07549           1       100                    | 
|    M64/RESULT/i_0/i_72/A       XNOR2_X1      Rise  0.5820 0.0000 0.0200                      2.23275                                                   | 
|    M64/RESULT/i_0/i_72/ZN      XNOR2_X1      Fall  0.5970 0.0150 0.0070             0.23453  0.894119 1.12865           1       100                    | 
|    M64/RESULT/i_0/sum[37]                    Fall  0.5970 0.0000                                                                                       | 
|    M64/RESULT/S[37]                          Fall  0.5970 0.0000                                                                                       | 
|    M64/c[37]                                 Fall  0.5970 0.0000                                                                                       | 
|    outReg/D[37]                              Fall  0.5970 0.0000                                                                                       | 
|    outReg/i_0_39/A2            AND2_X1       Fall  0.5970 0.0000 0.0070                      0.894119                                                  | 
|    outReg/i_0_39/ZN            AND2_X1       Fall  0.6260 0.0290 0.0050             0.21201  1.06234  1.27435           1       100                    | 
|    outReg/Q_reg[37]/D          DFF_X1        Fall  0.6260 0.0000 0.0050                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[37]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[37]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3330 0.3330 | 
| library hold check                       |  0.0110 0.3440 | 
| data required time                       |  0.3440        | 
|                                          |                | 
| data arrival time                        |  0.6260        | 
| data required time                       | -0.3440        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2850        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[4]/D 
  
 Path Start Point : inRegB/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1440  0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1820  0.0370 0.0100             16.2154  1.24879  17.4642           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1830  0.0010 0.0100                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2680  0.0850 0.0720             53.6236  27.4061  81.0297           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegB/Q_reg[3]/CK          DFF_X1        Rise  0.2820  0.0140 0.0720                      0.949653                                    F             | 
|    inRegB/Q_reg[3]/Q           DFF_X1        Rise  0.3880  0.1060 0.0110             0.288623 2.94332  3.23194           1       100      F             | 
|    inRegB/Q[3]                               Rise  0.3880  0.0000                                                                                       | 
|    M64/b[3]                                  Rise  0.3880  0.0000                                                                                       | 
|    M64/i_0_0_131/A             INV_X2        Rise  0.3880  0.0000 0.0110                      3.25089                                                   | 
|    M64/i_0_0_131/ZN            INV_X2        Fall  0.4350  0.0470 0.0350             19.3733  45.219   64.5923           32      100                    | 
|    M64/i_0_0_132/A1            NOR2_X1       Fall  0.4400  0.0050 0.0350                      1.41309                                                   | 
|    M64/i_0_0_132/ZN            NOR2_X1       Rise  0.5060  0.0660 0.0440             2.59143  5.11488  7.70631           3       100                    | 
|    M64/A2_1/in3[3]                           Rise  0.5060  0.0000                                                                                       | 
|    M64/A2_1/i_0_3/A1           NAND2_X1      Rise  0.5060  0.0000 0.0440                      1.59903                                                   | 
|    M64/A2_1/i_0_3/ZN           NAND2_X1      Fall  0.5260  0.0200 0.0090             0.569473 1.5292   2.09867           1       100                    | 
|    M64/A2_1/i_0_1/A1           NAND2_X1      Fall  0.5260  0.0000 0.0090                      1.5292                                                    | 
|    M64/A2_1/i_0_1/ZN           NAND2_X1      Rise  0.5450  0.0190 0.0120             0.353975 3.05606  3.41004           2       100                    | 
|    M64/A2_1/c[4]                             Rise  0.5450  0.0000                                                                                       | 
|    M64/A3_1/in2[4]                           Rise  0.5450  0.0000                                                                                       | 
|    M64/A3_1/i_0_105/A          XOR2_X1       Rise  0.5450  0.0000 0.0120                      2.23214                                                   | 
|    M64/A3_1/i_0_105/Z          XOR2_X1       Fall  0.5670  0.0220 0.0130             1.72773  3.25767  4.9854            2       100                    | 
|    M64/A3_1/sum[4]                           Fall  0.5670  0.0000                                                                                       | 
|    M64/A4_1/in1[4]                           Fall  0.5670  0.0000                                                                                       | 
|    M64/A4_1/i_0_113/B          XOR2_X1       Fall  0.5640 -0.0030 0.0130    -0.0030           2.41145                                                   | 
|    M64/A4_1/i_0_113/Z          XOR2_X1       Rise  0.5960  0.0320 0.0180             0.708025 0.894119 1.60214           1       100                    | 
|    M64/A4_1/sum[4]                           Rise  0.5960  0.0000                                                                                       | 
|    M64/c[4]                                  Rise  0.5960  0.0000                                                                                       | 
|    outReg/D[4]                               Rise  0.5960  0.0000                                                                                       | 
|    outReg/i_0_6/A2             AND2_X1       Rise  0.5960  0.0000 0.0180                      0.97463                                                   | 
|    outReg/i_0_6/ZN             AND2_X1       Rise  0.6290  0.0330 0.0080             0.458683 1.06234  1.52103           1       100                    | 
|    outReg/Q_reg[4]/D           DFF_X1        Rise  0.6290  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[4]/CK          DFF_X1        Rise  0.3260 0.0160 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3260 0.3260 | 
| library hold check                       |  0.0210 0.3470 | 
| data required time                       |  0.3470        | 
|                                          |                | 
| data arrival time                        |  0.6290        | 
| data required time                       | -0.3470        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2850        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[58]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[58] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840  0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850  0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750  0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK         DFF_X1        Rise  0.2870  0.0120 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q          DFF_X1        Rise  0.4050  0.1180 0.0230             1.71374  7.2639   8.97764           2       100      F             | 
|    inRegA/Q[24]                              Rise  0.4050  0.0000                                                                                       | 
|    M64/a[24]                                 Rise  0.4050  0.0000                                                                                       | 
|    M64/i_0_0_1080/A2           NOR2_X1       Rise  0.4050  0.0000 0.0230                      1.65135                                                   | 
|    M64/i_0_0_1080/ZN           NOR2_X1       Fall  0.4270  0.0220 0.0120             1.78959  5.11488  6.90447           3       100                    | 
|    M64/A3_5/in3[55]                          Fall  0.4270  0.0000                                                                                       | 
|    M64/A3_5/i_0_75/A1          NAND2_X1      Fall  0.4270  0.0000 0.0120                      1.5292                                                    | 
|    M64/A3_5/i_0_75/ZN          NAND2_X1      Rise  0.4430  0.0160 0.0090             0.363374 1.5292   1.89257           1       100                    | 
|    M64/A3_5/i_0_73/A1          NAND2_X1      Rise  0.4430  0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_73/ZN          NAND2_X1      Fall  0.4680  0.0250 0.0170             2.43708  5.11488  7.55196           3       100                    | 
|    M64/A3_5/c[56]                            Fall  0.4680  0.0000                                                                                       | 
|    M64/A8/in3[56]                            Fall  0.4680  0.0000                                                                                       | 
|    M64/A8/i_0_100/A1           NAND2_X1      Fall  0.4670 -0.0010 0.0170    -0.0010           1.5292                                                    | 
|    M64/A8/i_0_100/ZN           NAND2_X1      Rise  0.4860  0.0190 0.0100             0.299079 1.5292   1.82828           1       100                    | 
|    M64/A8/i_0_98/A1            NAND2_X1      Rise  0.4860  0.0000 0.0100                      1.59903                                                   | 
|    M64/A8/i_0_98/ZN            NAND2_X1      Fall  0.5050  0.0190 0.0110             1.34046  3.05606  4.39653           2       100                    | 
|    M64/A8/c[57]                              Fall  0.5050  0.0000                                                                                       | 
|    M64/A9/in2[57]                            Fall  0.5050  0.0000                                                                                       | 
|    M64/A9/i_0_50/A1            AND2_X1       Fall  0.5040 -0.0010 0.0110    -0.0010           0.874832                                                  | 
|    M64/A9/i_0_50/ZN            AND2_X1       Fall  0.5430  0.0390 0.0110             1.15076  5.9628   7.11356           4       100                    | 
|    M64/A9/c[58]                              Fall  0.5430  0.0000                                                                                       | 
|    M64/RESULT/b[58]                          Fall  0.5430  0.0000                                                                                       | 
|    M64/RESULT/i_0/b[58]                      Fall  0.5430  0.0000                                                                                       | 
|    M64/RESULT/i_0/i_339/B1     OAI21_X1      Fall  0.5430  0.0000 0.0110                      1.45983                                                   | 
|    M64/RESULT/i_0/i_339/ZN     OAI21_X1      Rise  0.5770  0.0340 0.0140             0.694227 2.36355  3.05777           1       100                    | 
|    M64/RESULT/i_0/i_338/B      XOR2_X1       Rise  0.5760 -0.0010 0.0140    -0.0010           2.36355                                                   | 
|    M64/RESULT/i_0/i_338/Z      XOR2_X1       Fall  0.5920  0.0160 0.0070             0.585848 0.894119 1.47997           1       100                    | 
|    M64/RESULT/i_0/sum[58]                    Fall  0.5920  0.0000                                                                                       | 
|    M64/RESULT/S[58]                          Fall  0.5920  0.0000                                                                                       | 
|    M64/c[58]                                 Fall  0.5920  0.0000                                                                                       | 
|    outReg/D[58]                              Fall  0.5920  0.0000                                                                                       | 
|    outReg/i_0_60/A2            AND2_X1       Fall  0.5920  0.0000 0.0070                      0.894119                                                  | 
|    outReg/i_0_60/ZN            AND2_X1       Fall  0.6220  0.0300 0.0060             0.486978 1.06234  1.54932           1       100                    | 
|    outReg/Q_reg[58]/D          DFF_X1        Fall  0.6220  0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[58]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[58]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0110 0.3380 | 
| data required time                       |  0.3380        | 
|                                          |                | 
| data arrival time                        |  0.6220        | 
| data required time                       | -0.3380        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2870        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[57]/D 
  
 Path Start Point : inRegA/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[57] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840  0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850  0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750  0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegA/Q_reg[23]/CK         DFF_X1        Rise  0.2860  0.0110 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[23]/Q          DFF_X1        Rise  0.4050  0.1190 0.0240             2.10891  7.2639   9.3728            2       100      F             | 
|    inRegA/Q[23]                              Rise  0.4050  0.0000                                                                                       | 
|    M64/a[23]                                 Rise  0.4050  0.0000                                                                                       | 
|    M64/i_0_0_1079/A2           NOR2_X1       Rise  0.4050  0.0000 0.0240                      1.65135                                                   | 
|    M64/i_0_0_1079/ZN           NOR2_X1       Fall  0.4280  0.0230 0.0130             2.23216  5.11488  7.34704           3       100                    | 
|    M64/A3_5/in3[54]                          Fall  0.4280  0.0000                                                                                       | 
|    M64/A3_5/i_0_72/A1          NAND2_X1      Fall  0.4270 -0.0010 0.0130    -0.0010           1.5292                                                    | 
|    M64/A3_5/i_0_72/ZN          NAND2_X1      Rise  0.4440  0.0170 0.0090             0.242798 1.5292   1.77199           1       100                    | 
|    M64/A3_5/i_0_70/A1          NAND2_X1      Rise  0.4440  0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_70/ZN          NAND2_X1      Fall  0.4680  0.0240 0.0160             1.81739  5.11488  6.93227           3       100                    | 
|    M64/A3_5/c[55]                            Fall  0.4680  0.0000                                                                                       | 
|    M64/A8/in3[55]                            Fall  0.4680  0.0000                                                                                       | 
|    M64/A8/i_0_97/A1            NAND2_X1      Fall  0.4680  0.0000 0.0160                      1.5292                                                    | 
|    M64/A8/i_0_97/ZN            NAND2_X1      Rise  0.4860  0.0180 0.0100             0.233908 1.5292   1.7631            1       100                    | 
|    M64/A8/i_0_95/A1            NAND2_X1      Rise  0.4860  0.0000 0.0100                      1.59903                                                   | 
|    M64/A8/i_0_95/ZN            NAND2_X1      Fall  0.5030  0.0170 0.0100             0.642853 3.05606  3.69892           2       100                    | 
|    M64/A8/c[56]                              Fall  0.5030  0.0000                                                                                       | 
|    M64/A9/in2[56]                            Fall  0.5030  0.0000                                                                                       | 
|    M64/A9/i_0_49/A1            AND2_X1       Fall  0.5030  0.0000 0.0100                      0.874832                                                  | 
|    M64/A9/i_0_49/ZN            AND2_X1       Fall  0.5390  0.0360 0.0100             1.11885  4.42059  5.53944           3       100                    | 
|    M64/A9/c[57]                              Fall  0.5390  0.0000                                                                                       | 
|    M64/RESULT/b[57]                          Fall  0.5390  0.0000                                                                                       | 
|    M64/RESULT/i_0/b[57]                      Fall  0.5390  0.0000                                                                                       | 
|    M64/RESULT/i_0/i_334/B2     AOI21_X1      Fall  0.5390  0.0000 0.0100                      1.40993                                                   | 
|    M64/RESULT/i_0/i_334/ZN     AOI21_X1      Rise  0.5790  0.0400 0.0220             1.07402  2.36817  3.44218           1       100                    | 
|    M64/RESULT/i_0/i_335/B      XNOR2_X1      Rise  0.5780 -0.0010 0.0220    -0.0010           2.57361                                                   | 
|    M64/RESULT/i_0/i_335/ZN     XNOR2_X1      Fall  0.5960  0.0180 0.0070             0.150187 0.894119 1.04431           1       100                    | 
|    M64/RESULT/i_0/sum[57]                    Fall  0.5960  0.0000                                                                                       | 
|    M64/RESULT/S[57]                          Fall  0.5960  0.0000                                                                                       | 
|    M64/c[57]                                 Fall  0.5960  0.0000                                                                                       | 
|    outReg/D[57]                              Fall  0.5960  0.0000                                                                                       | 
|    outReg/i_0_59/A2            AND2_X1       Fall  0.5960  0.0000 0.0070                      0.894119                                                  | 
|    outReg/i_0_59/ZN            AND2_X1       Fall  0.6250  0.0290 0.0060             0.23499  1.06234  1.29733           1       100                    | 
|    outReg/Q_reg[57]/D          DFF_X1        Fall  0.6250  0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[57]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[57]/CK         DFF_X1        Rise  0.3290 0.0190 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3290 0.3290 | 
| library hold check                       |  0.0110 0.3400 | 
| data required time                       |  0.3400        | 
|                                          |                | 
| data arrival time                        |  0.6250        | 
| data required time                       | -0.3400        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2880        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[56]/D 
  
 Path Start Point : inRegA/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[56] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840  0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850  0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750  0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegA/Q_reg[22]/CK         DFF_X1        Rise  0.2870  0.0120 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[22]/Q          DFF_X1        Rise  0.4050  0.1180 0.0230             1.41844  7.2639   8.68233           2       100      F             | 
|    inRegA/Q[22]                              Rise  0.4050  0.0000                                                                                       | 
|    M64/a[22]                                 Rise  0.4050  0.0000                                                                                       | 
|    M64/i_0_0_1078/A2           NOR2_X1       Rise  0.4050  0.0000 0.0230                      1.65135                                                   | 
|    M64/i_0_0_1078/ZN           NOR2_X1       Fall  0.4270  0.0220 0.0130             2.07658  5.11488  7.19146           3       100                    | 
|    M64/A3_5/in3[53]                          Fall  0.4270  0.0000                                                                                       | 
|    M64/A3_5/i_0_69/A1          NAND2_X1      Fall  0.4270  0.0000 0.0130                      1.5292                                                    | 
|    M64/A3_5/i_0_69/ZN          NAND2_X1      Rise  0.4440  0.0170 0.0090             0.232186 1.5292   1.76138           1       100                    | 
|    M64/A3_5/i_0_67/A1          NAND2_X1      Rise  0.4440  0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_67/ZN          NAND2_X1      Fall  0.4690  0.0250 0.0170             2.58175  5.11488  7.69663           3       100                    | 
|    M64/A3_5/c[54]                            Fall  0.4690  0.0000                                                                                       | 
|    M64/A8/in3[54]                            Fall  0.4690  0.0000                                                                                       | 
|    M64/A8/i_0_94/A1            NAND2_X1      Fall  0.4680 -0.0010 0.0170    -0.0010           1.5292                                                    | 
|    M64/A8/i_0_94/ZN            NAND2_X1      Rise  0.4860  0.0180 0.0100             0.170404 1.5292   1.6996            1       100                    | 
|    M64/A8/i_0_92/A1            NAND2_X1      Rise  0.4860  0.0000 0.0100                      1.59903                                                   | 
|    M64/A8/i_0_92/ZN            NAND2_X1      Fall  0.5030  0.0170 0.0100             0.546071 3.05606  3.60213           2       100                    | 
|    M64/A8/c[55]                              Fall  0.5030  0.0000                                                                                       | 
|    M64/A9/in2[55]                            Fall  0.5030  0.0000                                                                                       | 
|    M64/A9/i_0_103/A            XOR2_X1       Fall  0.5030  0.0000 0.0100                      2.18123                                                   | 
|    M64/A9/i_0_103/Z            XOR2_X1       Rise  0.5510  0.0480 0.0380             1.81073  4.02247  5.83321           3       100                    | 
|    M64/A9/sum[55]                            Rise  0.5510  0.0000                                                                                       | 
|    M64/RESULT/a[55]                          Rise  0.5510  0.0000                                                                                       | 
|    M64/RESULT/i_0/a[55]                      Rise  0.5510  0.0000                                                                                       | 
|    M64/RESULT/i_0/i_138/A2     OAI22_X1      Rise  0.5490 -0.0020 0.0380    -0.0020           1.58424                                                   | 
|    M64/RESULT/i_0/i_138/ZN     OAI22_X1      Fall  0.5730  0.0240 0.0080             0.755141 2.36817  3.12331           1       100                    | 
|    M64/RESULT/i_0/i_137/B      XNOR2_X1      Fall  0.5730  0.0000 0.0080                      2.36817                                                   | 
|    M64/RESULT/i_0/i_137/ZN     XNOR2_X1      Rise  0.6020  0.0290 0.0120             0.306927 0.894119 1.20105           1       100                    | 
|    M64/RESULT/i_0/sum[56]                    Rise  0.6020  0.0000                                                                                       | 
|    M64/RESULT/S[56]                          Rise  0.6020  0.0000                                                                                       | 
|    M64/c[56]                                 Rise  0.6020  0.0000                                                                                       | 
|    outReg/D[56]                              Rise  0.6020  0.0000                                                                                       | 
|    outReg/i_0_58/A2            AND2_X1       Rise  0.6020  0.0000 0.0120                      0.97463                                                   | 
|    outReg/i_0_58/ZN            AND2_X1       Rise  0.6330  0.0310 0.0080             0.314847 1.06234  1.37719           1       100                    | 
|    outReg/Q_reg[56]/D          DFF_X1        Rise  0.6330  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[56]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[56]/CK         DFF_X1        Rise  0.3280 0.0180 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3280 0.3280 | 
| library hold check                       |  0.0200 0.3480 | 
| data required time                       |  0.3480        | 
|                                          |                | 
| data arrival time                        |  0.6330        | 
| data required time                       | -0.3480        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2880        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[59]/D 
  
 Path Start Point : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[59] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840  0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850  0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750  0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegA/Q_reg[24]/CK         DFF_X1        Rise  0.2870  0.0120 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[24]/Q          DFF_X1        Rise  0.4050  0.1180 0.0230             1.71374  7.2639   8.97764           2       100      F             | 
|    inRegA/Q[24]                              Rise  0.4050  0.0000                                                                                       | 
|    M64/a[24]                                 Rise  0.4050  0.0000                                                                                       | 
|    M64/i_0_0_1080/A2           NOR2_X1       Rise  0.4050  0.0000 0.0230                      1.65135                                                   | 
|    M64/i_0_0_1080/ZN           NOR2_X1       Fall  0.4270  0.0220 0.0120             1.78959  5.11488  6.90447           3       100                    | 
|    M64/A3_5/in3[55]                          Fall  0.4270  0.0000                                                                                       | 
|    M64/A3_5/i_0_75/A1          NAND2_X1      Fall  0.4270  0.0000 0.0120                      1.5292                                                    | 
|    M64/A3_5/i_0_75/ZN          NAND2_X1      Rise  0.4430  0.0160 0.0090             0.363374 1.5292   1.89257           1       100                    | 
|    M64/A3_5/i_0_73/A1          NAND2_X1      Rise  0.4430  0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_73/ZN          NAND2_X1      Fall  0.4680  0.0250 0.0170             2.43708  5.11488  7.55196           3       100                    | 
|    M64/A3_5/c[56]                            Fall  0.4680  0.0000                                                                                       | 
|    M64/A8/in3[56]                            Fall  0.4680  0.0000                                                                                       | 
|    M64/A8/i_0_100/A1           NAND2_X1      Fall  0.4670 -0.0010 0.0170    -0.0010           1.5292                                                    | 
|    M64/A8/i_0_100/ZN           NAND2_X1      Rise  0.4860  0.0190 0.0100             0.299079 1.5292   1.82828           1       100                    | 
|    M64/A8/i_0_98/A1            NAND2_X1      Rise  0.4860  0.0000 0.0100                      1.59903                                                   | 
|    M64/A8/i_0_98/ZN            NAND2_X1      Fall  0.5050  0.0190 0.0110             1.34046  3.05606  4.39653           2       100                    | 
|    M64/A8/c[57]                              Fall  0.5050  0.0000                                                                                       | 
|    M64/A9/in2[57]                            Fall  0.5050  0.0000                                                                                       | 
|    M64/A9/i_0_50/A1            AND2_X1       Fall  0.5040 -0.0010 0.0110    -0.0010           0.874832                                                  | 
|    M64/A9/i_0_50/ZN            AND2_X1       Fall  0.5430  0.0390 0.0110             1.15076  5.9628   7.11356           4       100                    | 
|    M64/A9/c[58]                              Fall  0.5430  0.0000                                                                                       | 
|    M64/RESULT/b[58]                          Fall  0.5430  0.0000                                                                                       | 
|    M64/RESULT/i_0/b[58]                      Fall  0.5430  0.0000                                                                                       | 
|    M64/RESULT/i_0/i_355/B2     AOI21_X1      Fall  0.5430  0.0000 0.0110                      1.40993                                                   | 
|    M64/RESULT/i_0/i_355/ZN     AOI21_X1      Rise  0.5780  0.0350 0.0180             0.137199 2.12585  2.26305           1       100                    | 
|    M64/RESULT/i_0/i_353/A      XNOR2_X1      Rise  0.5780  0.0000 0.0180                      2.23275                                                   | 
|    M64/RESULT/i_0/i_353/ZN     XNOR2_X1      Fall  0.5940  0.0160 0.0080             0.413433 0.894119 1.30755           1       100                    | 
|    M64/RESULT/i_0/sum[59]                    Fall  0.5940  0.0000                                                                                       | 
|    M64/RESULT/S[59]                          Fall  0.5940  0.0000                                                                                       | 
|    M64/c[59]                                 Fall  0.5940  0.0000                                                                                       | 
|    outReg/D[59]                              Fall  0.5940  0.0000                                                                                       | 
|    outReg/i_0_61/A2            AND2_X1       Fall  0.5940  0.0000 0.0080                      0.894119                                                  | 
|    outReg/i_0_61/ZN            AND2_X1       Fall  0.6240  0.0300 0.0060             0.293164 1.06234  1.35551           1       100                    | 
|    outReg/Q_reg[59]/D          DFF_X1        Fall  0.6240  0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[59]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[59]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0110 0.3380 | 
| data required time                       |  0.3380        | 
|                                          |                | 
| data arrival time                        |  0.6240        | 
| data required time                       | -0.3380        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2890        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[48]/D 
  
 Path Start Point : inRegA/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840  0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850  0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750  0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegA/Q_reg[15]/CK         DFF_X1        Rise  0.2860  0.0110 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[15]/Q          DFF_X1        Rise  0.3950  0.1090 0.0150             0.408221 4.50716  4.91538           2       100      F             | 
|    inRegA/Q[15]                              Rise  0.3950  0.0000                                                                                       | 
|    M64/a[15]                                 Rise  0.3950  0.0000                                                                                       | 
|    M64/i_0_0_1071/A2           NOR2_X1       Rise  0.3950  0.0000 0.0150                      1.65135                                                   | 
|    M64/i_0_0_1071/ZN           NOR2_X1       Fall  0.4150  0.0200 0.0110             2.43251  5.11488  7.54739           3       100                    | 
|    M64/A3_5/in3[46]                          Fall  0.4150  0.0000                                                                                       | 
|    M64/A3_5/i_0_48/A1          NAND2_X1      Fall  0.4140 -0.0010 0.0110    -0.0010           1.5292                                                    | 
|    M64/A3_5/i_0_48/ZN          NAND2_X1      Rise  0.4290  0.0150 0.0090             0.154919 1.5292   1.68411           1       100                    | 
|    M64/A3_5/i_0_46/A1          NAND2_X1      Rise  0.4290  0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_46/ZN          NAND2_X1      Fall  0.4540  0.0250 0.0170             2.43323  5.35719  7.79042           3       100                    | 
|    M64/A3_5/c[47]                            Fall  0.4540  0.0000                                                                                       | 
|    M64/A8/in3[47]                            Fall  0.4540  0.0000                                                                                       | 
|    M64/A8/i_0_73/A1            NAND2_X1      Fall  0.4540  0.0000 0.0170                      1.5292                                                    | 
|    M64/A8/i_0_73/ZN            NAND2_X1      Rise  0.4720  0.0180 0.0100             0.156559 1.5292   1.68575           1       100                    | 
|    M64/A8/i_0_71/A1            NAND2_X1      Rise  0.4720  0.0000 0.0100                      1.59903                                                   | 
|    M64/A8/i_0_71/ZN            NAND2_X1      Fall  0.4920  0.0200 0.0120             1.76931  3.05606  4.82537           2       100                    | 
|    M64/A8/c[48]                              Fall  0.4920  0.0000                                                                                       | 
|    M64/A9/in2[48]                            Fall  0.4920  0.0000                                                                                       | 
|    M64/A9/i_0_96/A             XOR2_X1       Fall  0.4920  0.0000 0.0120                      2.18123                                                   | 
|    M64/A9/i_0_96/Z             XOR2_X1       Rise  0.5320  0.0400 0.0300             1.209    2.91537  4.12438           2       100                    | 
|    M64/A9/sum[48]                            Rise  0.5320  0.0000                                                                                       | 
|    M64/RESULT/a[48]                          Rise  0.5320  0.0000                                                                                       | 
|    M64/RESULT/i_0/a[48]                      Rise  0.5320  0.0000                                                                                       | 
|    M64/RESULT/i_0/i_214/A1     NOR2_X1       Rise  0.5320  0.0000 0.0300                      1.71447                                                   | 
|    M64/RESULT/i_0/i_214/ZN     NOR2_X1       Fall  0.5510  0.0190 0.0100             0.818337 4.51517  5.33351           3       100                    | 
|    M64/RESULT/i_0/i_113/A1     NOR2_X1       Fall  0.5510  0.0000 0.0100                      1.41309                                                   | 
|    M64/RESULT/i_0/i_113/ZN     NOR2_X1       Rise  0.5820  0.0310 0.0220             0.743862 2.36355  3.10741           1       100                    | 
|    M64/RESULT/i_0/i_112/B      XOR2_X1       Rise  0.5820  0.0000 0.0220                      2.36355                                                   | 
|    M64/RESULT/i_0/i_112/Z      XOR2_X1       Fall  0.5980  0.0160 0.0070             0.233607 0.894119 1.12773           1       100                    | 
|    M64/RESULT/i_0/sum[48]                    Fall  0.5980  0.0000                                                                                       | 
|    M64/RESULT/S[48]                          Fall  0.5980  0.0000                                                                                       | 
|    M64/c[48]                                 Fall  0.5980  0.0000                                                                                       | 
|    outReg/D[48]                              Fall  0.5980  0.0000                                                                                       | 
|    outReg/i_0_50/A2            AND2_X1       Fall  0.5980  0.0000 0.0070                      0.894119                                                  | 
|    outReg/i_0_50/ZN            AND2_X1       Fall  0.6270  0.0290 0.0060             0.449763 1.06234  1.51211           1       100                    | 
|    outReg/Q_reg[48]/D          DFF_X1        Fall  0.6270  0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[48]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[48]/CK         DFF_X1        Rise  0.3300 0.0200 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3300 0.3300 | 
| library hold check                       |  0.0110 0.3410 | 
| data required time                       |  0.3410        | 
|                                          |                | 
| data arrival time                        |  0.6270        | 
| data required time                       | -0.3410        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2890        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[36]/D 
  
 Path Start Point : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840 0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750 0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[3]/CK          DFF_X1        Rise  0.2850 0.0100 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[3]/Q           DFF_X1        Rise  0.4010 0.1160 0.0210             0.632535 7.2639   7.89643           2       100      F             | 
|    inRegA/Q[3]                               Rise  0.4010 0.0000                                                                                       | 
|    M64/a[3]                                  Rise  0.4010 0.0000                                                                                       | 
|    M64/i_0_0_1059/A2           NOR2_X1       Rise  0.4010 0.0000 0.0210                      1.65135                                                   | 
|    M64/i_0_0_1059/ZN           NOR2_X1       Fall  0.4260 0.0250 0.0140             4.21615  5.11488  9.33104           3       100                    | 
|    M64/A3_5/in3[34]                          Fall  0.4260 0.0000                                                                                       | 
|    M64/A3_5/i_0_12/A1          NAND2_X1      Fall  0.4260 0.0000 0.0140    -0.0010           1.5292                                                    | 
|    M64/A3_5/i_0_12/ZN          NAND2_X1      Rise  0.4430 0.0170 0.0090             0.198107 1.5292   1.7273            1       100                    | 
|    M64/A3_5/i_0_10/A1          NAND2_X1      Rise  0.4430 0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_10/ZN          NAND2_X1      Fall  0.4710 0.0280 0.0200             4.0277   5.11488  9.14258           3       100                    | 
|    M64/A3_5/c[35]                            Fall  0.4710 0.0000                                                                                       | 
|    M64/A8/in3[35]                            Fall  0.4710 0.0000                                                                                       | 
|    M64/A8/i_0_37/A1            NAND2_X1      Fall  0.4710 0.0000 0.0200    -0.0010           1.5292                                                    | 
|    M64/A8/i_0_37/ZN            NAND2_X1      Rise  0.4910 0.0200 0.0110             0.35291  1.5292   1.88211           1       100                    | 
|    M64/A8/i_0_35/A1            NAND2_X1      Rise  0.4910 0.0000 0.0110                      1.59903                                                   | 
|    M64/A8/i_0_35/ZN            NAND2_X1      Fall  0.5080 0.0170 0.0100             0.390089 3.05606  3.44615           2       100                    | 
|    M64/A8/c[36]                              Fall  0.5080 0.0000                                                                                       | 
|    M64/A9/in2[36]                            Fall  0.5080 0.0000                                                                                       | 
|    M64/A9/i_0_84/A             XOR2_X1       Fall  0.5080 0.0000 0.0100                      2.18123                                                   | 
|    M64/A9/i_0_84/Z             XOR2_X1       Rise  0.5400 0.0320 0.0240             0.279222 2.45796  2.73719           2       100                    | 
|    M64/A9/sum[36]                            Rise  0.5400 0.0000                                                                                       | 
|    M64/RESULT/a[36]                          Rise  0.5400 0.0000                                                                                       | 
|    M64/RESULT/i_0/a[36]                      Rise  0.5400 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_158/A2     NOR2_X1       Rise  0.5400 0.0000 0.0240                      1.65135                                                   | 
|    M64/RESULT/i_0/i_158/ZN     NOR2_X1       Fall  0.5560 0.0160 0.0060             0.408463 2.96245  3.37092           2       100                    | 
|    M64/RESULT/i_0/i_71/A1      NOR2_X1       Fall  0.5560 0.0000 0.0060                      1.41309                                                   | 
|    M64/RESULT/i_0/i_71/ZN      NOR2_X1       Rise  0.5850 0.0290 0.0220             0.739382 2.36355  3.10293           1       100                    | 
|    M64/RESULT/i_0/i_70/B       XOR2_X1       Rise  0.5850 0.0000 0.0220                      2.36355                                                   | 
|    M64/RESULT/i_0/i_70/Z       XOR2_X1       Fall  0.6010 0.0160 0.0070             0.264229 0.894119 1.15835           1       100                    | 
|    M64/RESULT/i_0/sum[36]                    Fall  0.6010 0.0000                                                                                       | 
|    M64/RESULT/S[36]                          Fall  0.6010 0.0000                                                                                       | 
|    M64/c[36]                                 Fall  0.6010 0.0000                                                                                       | 
|    outReg/D[36]                              Fall  0.6010 0.0000                                                                                       | 
|    outReg/i_0_38/A2            AND2_X1       Fall  0.6010 0.0000 0.0070                      0.894119                                                  | 
|    outReg/i_0_38/ZN            AND2_X1       Fall  0.6300 0.0290 0.0060             0.468505 1.06234  1.53085           1       100                    | 
|    outReg/Q_reg[36]/D          DFF_X1        Fall  0.6300 0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[36]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[36]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3330 0.3330 | 
| library hold check                       |  0.0110 0.3440 | 
| data required time                       |  0.3440        | 
|                                          |                | 
| data arrival time                        |  0.6300        | 
| data required time                       | -0.3440        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2890        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[35]/D 
  
 Path Start Point : inRegA/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840 0.0390 0.0120 23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750 0.0900 0.0740 56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegA/Q_reg[1]/CK          DFF_X1        Rise  0.2850 0.0100 0.0740          0.949653                                    F             | 
|    inRegA/Q_reg[1]/Q           DFF_X1        Rise  0.3960 0.1110 0.0160 1.12128  4.50716  5.62844           2       100      F             | 
|    inRegA/Q[1]                               Rise  0.3960 0.0000                                                                           | 
|    M64/a[1]                                  Rise  0.3960 0.0000                                                                           | 
|    M64/i_0_0_1057/A2           NOR2_X1       Rise  0.3960 0.0000 0.0160          1.65135                                                   | 
|    M64/i_0_0_1057/ZN           NOR2_X1       Fall  0.4170 0.0210 0.0120 2.69547  5.11488  7.81035           3       100                    | 
|    M64/A3_5/in3[32]                          Fall  0.4170 0.0000                                                                           | 
|    M64/A3_5/i_0_6/A1           NAND2_X1      Fall  0.4170 0.0000 0.0120          1.5292                                                    | 
|    M64/A3_5/i_0_6/ZN           NAND2_X1      Rise  0.4330 0.0160 0.0090 0.199676 1.5292   1.72887           1       100                    | 
|    M64/A3_5/i_0_4/A1           NAND2_X1      Rise  0.4330 0.0000 0.0090          1.59903                                                   | 
|    M64/A3_5/i_0_4/ZN           NAND2_X1      Fall  0.4600 0.0270 0.0180 3.38594  5.11488  8.50082           3       100                    | 
|    M64/A3_5/c[33]                            Fall  0.4600 0.0000                                                                           | 
|    M64/A8/in3[33]                            Fall  0.4600 0.0000                                                                           | 
|    M64/A8/i_0_31/A1            NAND2_X1      Fall  0.4610 0.0010 0.0180          1.5292                                                    | 
|    M64/A8/i_0_31/ZN            NAND2_X1      Rise  0.4810 0.0200 0.0110 0.800214 1.5292   2.32941           1       100                    | 
|    M64/A8/i_0_29/A1            NAND2_X1      Rise  0.4810 0.0000 0.0110          1.59903                                                   | 
|    M64/A8/i_0_29/ZN            NAND2_X1      Fall  0.4990 0.0180 0.0100 0.878315 3.05606  3.93438           2       100                    | 
|    M64/A8/c[34]                              Fall  0.4990 0.0000                                                                           | 
|    M64/A9/in2[34]                            Fall  0.4990 0.0000                                                                           | 
|    M64/A9/i_0_27/A1            AND2_X1       Fall  0.4990 0.0000 0.0100          0.874832                                                  | 
|    M64/A9/i_0_27/ZN            AND2_X1       Fall  0.5320 0.0330 0.0080 0.585994 2.94229  3.52828           2       100                    | 
|    M64/A9/c[35]                              Fall  0.5320 0.0000                                                                           | 
|    M64/RESULT/b[35]                          Fall  0.5320 0.0000                                                                           | 
|    M64/RESULT/i_0/b[35]                      Fall  0.5320 0.0000                                                                           | 
|    M64/RESULT/i_0/i_160/A1     NOR2_X1       Fall  0.5320 0.0000 0.0080          1.41309                                                   | 
|    M64/RESULT/i_0/i_160/ZN     NOR2_X1       Rise  0.5650 0.0330 0.0250 0.773621 2.96245  3.73607           2       100                    | 
|    M64/RESULT/i_0/i_74/A1      NOR2_X1       Rise  0.5650 0.0000 0.0250          1.71447                                                   | 
|    M64/RESULT/i_0/i_74/ZN      NOR2_X1       Fall  0.5780 0.0130 0.0070 0.337404 2.36355  2.70095           1       100                    | 
|    M64/RESULT/i_0/i_69/B       XOR2_X1       Fall  0.5780 0.0000 0.0070          2.41145                                                   | 
|    M64/RESULT/i_0/i_69/Z       XOR2_X1       Rise  0.6070 0.0290 0.0170 0.487244 0.894119 1.38136           1       100                    | 
|    M64/RESULT/i_0/sum[35]                    Rise  0.6070 0.0000                                                                           | 
|    M64/RESULT/S[35]                          Rise  0.6070 0.0000                                                                           | 
|    M64/c[35]                                 Rise  0.6070 0.0000                                                                           | 
|    outReg/D[35]                              Rise  0.6070 0.0000                                                                           | 
|    outReg/i_0_37/A2            AND2_X1       Rise  0.6070 0.0000 0.0170          0.97463                                                   | 
|    outReg/i_0_37/ZN            AND2_X1       Rise  0.6390 0.0320 0.0080 0.269617 1.06234  1.33196           1       100                    | 
|    outReg/Q_reg[35]/D          DFF_X1        Rise  0.6390 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[35]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[35]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3330 0.3330 | 
| library hold check                       |  0.0200 0.3530 | 
| data required time                       |  0.3530        | 
|                                          |                | 
| data arrival time                        |  0.6390        | 
| data required time                       | -0.3530        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2890        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[34]/D 
  
 Path Start Point : inRegB/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1440 0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1820 0.0370 0.0100             16.2154  1.24879  17.4642           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1830 0.0010 0.0100                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2680 0.0850 0.0720             53.6236  27.4061  81.0297           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegB/Q_reg[31]/CK         DFF_X1        Rise  0.2820 0.0140 0.0720                      0.949653                                    F             | 
|    inRegB/Q_reg[31]/Q          DFF_X1        Rise  0.4340 0.1520 0.0610             13.6927  10.8149  24.5077           4       100      F             | 
|    inRegB/Q[31]                              Rise  0.4340 0.0000                                                                                       | 
|    M64/b[31]                                 Rise  0.4340 0.0000                                                                                       | 
|    M64/A9/in3[31]                            Rise  0.4340 0.0000                                                                                       | 
|    M64/A9/i_0_24/A1            NAND2_X1      Rise  0.4350 0.0010 0.0610    -0.0050           1.59903                                                   | 
|    M64/A9/i_0_24/ZN            NAND2_X1      Fall  0.4550 0.0200 0.0080             0.327238 1.5292   1.85643           1       100                    | 
|    M64/A9/i_0_22/A1            NAND2_X1      Fall  0.4550 0.0000 0.0080                      1.5292                                                    | 
|    M64/A9/i_0_22/ZN            NAND2_X1      Rise  0.4730 0.0180 0.0120             1.22044  2.28793  3.50837           2       100                    | 
|    M64/A9/c[32]                              Rise  0.4730 0.0000                                                                                       | 
|    M64/RESULT/b[32]                          Rise  0.4730 0.0000                                                                                       | 
|    M64/RESULT/i_0/b[32]                      Rise  0.4730 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_267/A1     AND2_X1       Rise  0.4730 0.0000 0.0120                      0.918145                                                  | 
|    M64/RESULT/i_0/i_267/ZN     AND2_X1       Rise  0.5180 0.0450 0.0200             2.38263  4.57515  6.95778           3       100                    | 
|    M64/RESULT/i_0/i_265/B2     AOI221_X1     Rise  0.5180 0.0000 0.0200                      1.6283                                                    | 
|    M64/RESULT/i_0/i_265/ZN     AOI221_X1     Fall  0.5480 0.0300 0.0100             0.603221 4.21524  4.81846           2       100                    | 
|    M64/RESULT/i_0/i_94/A       OAI21_X1      Fall  0.5480 0.0000 0.0100                      1.51857                                                   | 
|    M64/RESULT/i_0/i_94/ZN      OAI21_X1      Rise  0.5680 0.0200 0.0110             0.335142 1.54936  1.8845            1       100                    | 
|    M64/RESULT/i_0/i_93/A       INV_X1        Rise  0.5680 0.0000 0.0110                      1.70023                                                   | 
|    M64/RESULT/i_0/i_93/ZN      INV_X1        Fall  0.5820 0.0140 0.0080             0.864228 5.14948  6.01371           3       100                    | 
|    M64/RESULT/i_0/i_68/A       XOR2_X1       Fall  0.5820 0.0000 0.0080                      2.18123                                                   | 
|    M64/RESULT/i_0/i_68/Z       XOR2_X1       Rise  0.6060 0.0240 0.0170             0.433795 0.894119 1.32791           1       100                    | 
|    M64/RESULT/i_0/sum[34]                    Rise  0.6060 0.0000                                                                                       | 
|    M64/RESULT/S[34]                          Rise  0.6060 0.0000                                                                                       | 
|    M64/c[34]                                 Rise  0.6060 0.0000                                                                                       | 
|    outReg/D[34]                              Rise  0.6060 0.0000                                                                                       | 
|    outReg/i_0_36/A2            AND2_X1       Rise  0.6060 0.0000 0.0170                      0.97463                                                   | 
|    outReg/i_0_36/ZN            AND2_X1       Rise  0.6390 0.0330 0.0080             0.374716 1.06234  1.43706           1       100                    | 
|    outReg/Q_reg[34]/D          DFF_X1        Rise  0.6390 0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[34]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[34]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3330 0.3330 | 
| library hold check                       |  0.0200 0.3530 | 
| data required time                       |  0.3530        | 
|                                          |                | 
| data arrival time                        |  0.6390        | 
| data required time                       | -0.3530        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2890        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[3]/D 
  
 Path Start Point : inRegB/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1440 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1820 0.0370 0.0100 16.2154  1.24879  17.4642           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1830 0.0010 0.0100          1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2680 0.0850 0.0720 53.6236  27.4061  81.0297           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegB/Q_reg[3]/CK          DFF_X1        Rise  0.2820 0.0140 0.0720          0.949653                                    F             | 
|    inRegB/Q_reg[3]/Q           DFF_X1        Rise  0.3880 0.1060 0.0110 0.288623 2.94332  3.23194           1       100      F             | 
|    inRegB/Q[3]                               Rise  0.3880 0.0000                                                                           | 
|    M64/b[3]                                  Rise  0.3880 0.0000                                                                           | 
|    M64/i_0_0_131/A             INV_X2        Rise  0.3880 0.0000 0.0110          3.25089                                                   | 
|    M64/i_0_0_131/ZN            INV_X2        Fall  0.4350 0.0470 0.0350 19.3733  45.219   64.5923           32      100                    | 
|    M64/i_0_0_132/A1            NOR2_X1       Fall  0.4400 0.0050 0.0350          1.41309                                                   | 
|    M64/i_0_0_132/ZN            NOR2_X1       Rise  0.5060 0.0660 0.0440 2.59143  5.11488  7.70631           3       100                    | 
|    M64/A2_1/in3[3]                           Rise  0.5060 0.0000                                                                           | 
|    M64/A2_1/i_0_101/A          XNOR2_X1      Rise  0.5070 0.0010 0.0440          2.23275                                                   | 
|    M64/A2_1/i_0_101/ZN         XNOR2_X1      Fall  0.5320 0.0250 0.0100 0.521398 2.36817  2.88956           1       100                    | 
|    M64/A2_1/i_0_100/B          XNOR2_X1      Fall  0.5320 0.0000 0.0100          2.36817                                                   | 
|    M64/A2_1/i_0_100/ZN         XNOR2_X1      Rise  0.5750 0.0430 0.0170 0.554055 3.25767  3.81172           2       100                    | 
|    M64/A2_1/sum[3]                           Rise  0.5750 0.0000                                                                           | 
|    M64/A3_1/in1[3]                           Rise  0.5750 0.0000                                                                           | 
|    M64/A3_1/i_0_104/B          XOR2_X1       Rise  0.5750 0.0000 0.0170          2.36355                                                   | 
|    M64/A3_1/i_0_104/Z          XOR2_X1       Fall  0.5930 0.0180 0.0090 1.42242  0.894119 2.31654           1       100                    | 
|    M64/A3_1/sum[3]                           Fall  0.5930 0.0000                                                                           | 
|    M64/c[3]                                  Fall  0.5930 0.0000                                                                           | 
|    outReg/D[3]                               Fall  0.5930 0.0000                                                                           | 
|    outReg/i_0_5/A2             AND2_X1       Fall  0.5930 0.0000 0.0090          0.894119                                                  | 
|    outReg/i_0_5/ZN             AND2_X1       Fall  0.6240 0.0310 0.0060 0.478591 1.06234  1.54093           1       100                    | 
|    outReg/Q_reg[3]/D           DFF_X1        Fall  0.6240 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[3]/CK          DFF_X1        Rise  0.3260 0.0160 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3260 0.3260 | 
| library hold check                       |  0.0110 0.3370 | 
| data required time                       |  0.3370        | 
|                                          |                | 
| data arrival time                        |  0.6240        | 
| data required time                       | -0.3370        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2900        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[54]/D 
  
 Path Start Point : inRegA/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[54] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840 0.0390 0.0120 23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750 0.0900 0.0740 56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegA/Q_reg[20]/CK         DFF_X1        Rise  0.2880 0.0130 0.0740          0.949653                                    F             | 
|    inRegA/Q_reg[20]/Q          DFF_X1        Rise  0.4150 0.1270 0.0320 0.39654  12.3639  12.7604           2       100      F             | 
|    inRegA/Q[20]                              Rise  0.4150 0.0000                                                                           | 
|    M64/a[20]                                 Rise  0.4150 0.0000                                                                           | 
|    M64/i_0_0_1076/A2           NOR2_X1       Rise  0.4150 0.0000 0.0320          1.65135                                                   | 
|    M64/i_0_0_1076/ZN           NOR2_X1       Fall  0.4370 0.0220 0.0140 0.710284 5.11488  5.82517           3       100                    | 
|    M64/A3_5/in3[51]                          Fall  0.4370 0.0000                                                                           | 
|    M64/A3_5/i_0_63/A1          NAND2_X1      Fall  0.4370 0.0000 0.0140          1.5292                                                    | 
|    M64/A3_5/i_0_63/ZN          NAND2_X1      Rise  0.4540 0.0170 0.0090 0.244142 1.5292   1.77334           1       100                    | 
|    M64/A3_5/i_0_61/A1          NAND2_X1      Rise  0.4540 0.0000 0.0090          1.59903                                                   | 
|    M64/A3_5/i_0_61/ZN          NAND2_X1      Fall  0.4770 0.0230 0.0150 1.7022   5.11488  6.81708           3       100                    | 
|    M64/A3_5/c[52]                            Fall  0.4770 0.0000                                                                           | 
|    M64/A8/in3[52]                            Fall  0.4770 0.0000                                                                           | 
|    M64/A8/i_0_88/A1            NAND2_X1      Fall  0.4770 0.0000 0.0150          1.5292                                                    | 
|    M64/A8/i_0_88/ZN            NAND2_X1      Rise  0.4940 0.0170 0.0090 0.173051 1.5292   1.70225           1       100                    | 
|    M64/A8/i_0_86/A1            NAND2_X1      Rise  0.4940 0.0000 0.0090          1.59903                                                   | 
|    M64/A8/i_0_86/ZN            NAND2_X1      Fall  0.5100 0.0160 0.0100 0.406674 3.05606  3.46274           2       100                    | 
|    M64/A8/c[53]                              Fall  0.5100 0.0000                                                                           | 
|    M64/A9/in2[53]                            Fall  0.5100 0.0000                                                                           | 
|    M64/A9/i_0_46/A1            AND2_X1       Fall  0.5100 0.0000 0.0100          0.874832                                                  | 
|    M64/A9/i_0_46/ZN            AND2_X1       Fall  0.5480 0.0380 0.0110 1.24915  5.90693  7.15608           4       100                    | 
|    M64/A9/c[54]                              Fall  0.5480 0.0000                                                                           | 
|    M64/RESULT/b[54]                          Fall  0.5480 0.0000                                                                           | 
|    M64/RESULT/i_0/b[54]                      Fall  0.5480 0.0000                                                                           | 
|    M64/RESULT/i_0/i_140/B1     OAI21_X1      Fall  0.5480 0.0000 0.0110          1.45983                                                   | 
|    M64/RESULT/i_0/i_140/ZN     OAI21_X1      Rise  0.5820 0.0340 0.0140 0.530203 2.36817  2.89837           1       100                    | 
|    M64/RESULT/i_0/i_136/B      XNOR2_X1      Rise  0.5820 0.0000 0.0140          2.57361                                                   | 
|    M64/RESULT/i_0/i_136/ZN     XNOR2_X1      Fall  0.5980 0.0160 0.0070 0.261029 0.894119 1.15515           1       100                    | 
|    M64/RESULT/i_0/sum[54]                    Fall  0.5980 0.0000                                                                           | 
|    M64/RESULT/S[54]                          Fall  0.5980 0.0000                                                                           | 
|    M64/c[54]                                 Fall  0.5980 0.0000                                                                           | 
|    outReg/D[54]                              Fall  0.5980 0.0000                                                                           | 
|    outReg/i_0_56/A2            AND2_X1       Fall  0.5980 0.0000 0.0070          0.894119                                                  | 
|    outReg/i_0_56/ZN            AND2_X1       Fall  0.6280 0.0300 0.0060 0.5804   1.06234  1.64274           1       100                    | 
|    outReg/Q_reg[54]/D          DFF_X1        Fall  0.6280 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[54]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[54]/CK         DFF_X1        Rise  0.3290 0.0190 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3290 0.3290 | 
| library hold check                       |  0.0110 0.3400 | 
| data required time                       |  0.3400        | 
|                                          |                | 
| data arrival time                        |  0.6280        | 
| data required time                       | -0.3400        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2910        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[40]/D 
  
 Path Start Point : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840 0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750 0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[5]/CK          DFF_X1        Rise  0.2850 0.0100 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[5]/Q           DFF_X1        Rise  0.4030 0.1180 0.0230             1.46668  7.2639   8.73058           2       100      F             | 
|    inRegA/Q[5]                               Rise  0.4030 0.0000                                                                                       | 
|    M64/a[5]                                  Rise  0.4030 0.0000                                                                                       | 
|    M64/i_0_0_1061/A2           NOR2_X1       Rise  0.4030 0.0000 0.0230                      1.65135                                                   | 
|    M64/i_0_0_1061/ZN           NOR2_X1       Fall  0.4240 0.0210 0.0120             0.976027 5.11488  6.09091           3       100                    | 
|    M64/A3_5/in3[36]                          Fall  0.4240 0.0000                                                                                       | 
|    M64/A3_5/i_0_18/A1          NAND2_X1      Fall  0.4240 0.0000 0.0120                      1.5292                                                    | 
|    M64/A3_5/i_0_18/ZN          NAND2_X1      Rise  0.4400 0.0160 0.0090             0.265915 1.5292   1.79511           1       100                    | 
|    M64/A3_5/i_0_16/A1          NAND2_X1      Rise  0.4400 0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_16/ZN          NAND2_X1      Fall  0.4860 0.0460 0.0390             13.4849  5.11488  18.5998           3       100                    | 
|    M64/A3_5/c[37]                            Fall  0.4860 0.0000                                                                                       | 
|    M64/A8/in3[37]                            Fall  0.4860 0.0000                                                                                       | 
|    M64/A8/i_0_43/A1            NAND2_X1      Fall  0.4860 0.0000 0.0390    -0.0050           1.5292                                                    | 
|    M64/A8/i_0_43/ZN            NAND2_X1      Rise  0.5120 0.0260 0.0110             0.416264 1.5292   1.94546           1       100                    | 
|    M64/A8/i_0_41/A1            NAND2_X1      Rise  0.5120 0.0000 0.0110                      1.59903                                                   | 
|    M64/A8/i_0_41/ZN            NAND2_X1      Fall  0.5300 0.0180 0.0100             0.702732 3.05606  3.7588            2       100                    | 
|    M64/A8/c[38]                              Fall  0.5300 0.0000                                                                                       | 
|    M64/A9/in2[38]                            Fall  0.5300 0.0000                                                                                       | 
|    M64/A9/i_0_31/A1            AND2_X1       Fall  0.5300 0.0000 0.0100                      0.874832                                                  | 
|    M64/A9/i_0_31/ZN            AND2_X1       Fall  0.5680 0.0380 0.0110             2.16446  4.99629  7.16075           3       100                    | 
|    M64/A9/c[39]                              Fall  0.5680 0.0000                                                                                       | 
|    M64/RESULT/b[39]                          Fall  0.5680 0.0000                                                                                       | 
|    M64/RESULT/i_0/b[39]                      Fall  0.5680 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_83/A1      OAI22_X2      Fall  0.5680 0.0000 0.0110                      2.70837                                                   | 
|    M64/RESULT/i_0/i_83/ZN      OAI22_X2      Rise  0.5940 0.0260 0.0170             0.301534 2.36817  2.6697            1       100                    | 
|    M64/RESULT/i_0/i_82/B       XNOR2_X1      Rise  0.5940 0.0000 0.0170                      2.57361                                                   | 
|    M64/RESULT/i_0/i_82/ZN      XNOR2_X1      Fall  0.6110 0.0170 0.0070             0.144583 0.894119 1.0387            1       100                    | 
|    M64/RESULT/i_0/sum[40]                    Fall  0.6110 0.0000                                                                                       | 
|    M64/RESULT/S[40]                          Fall  0.6110 0.0000                                                                                       | 
|    M64/c[40]                                 Fall  0.6110 0.0000                                                                                       | 
|    outReg/D[40]                              Fall  0.6110 0.0000                                                                                       | 
|    outReg/i_0_42/A2            AND2_X1       Fall  0.6110 0.0000 0.0070                      0.894119                                                  | 
|    outReg/i_0_42/ZN            AND2_X1       Fall  0.6400 0.0290 0.0060             0.253612 1.06234  1.31595           1       100                    | 
|    outReg/Q_reg[40]/D          DFF_X1        Fall  0.6400 0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[40]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[40]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3330 0.3330 | 
| library hold check                       |  0.0110 0.3440 | 
| data required time                       |  0.3440        | 
|                                          |                | 
| data arrival time                        |  0.6400        | 
| data required time                       | -0.3440        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.2990        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[51]/D 
  
 Path Start Point : inRegA/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[51] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840 0.0390 0.0120 23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750 0.0900 0.0740 56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegA/Q_reg[16]/CK         DFF_X1        Rise  0.2860 0.0110 0.0740          0.949653                                    F             | 
|    inRegA/Q_reg[16]/Q          DFF_X1        Rise  0.3950 0.1090 0.0150 0.372289 4.50716  4.87945           2       100      F             | 
|    inRegA/Q[16]                              Rise  0.3950 0.0000                                                                           | 
|    M64/a[16]                                 Rise  0.3950 0.0000                                                                           | 
|    M64/i_0_0_1072/A2           NOR2_X1       Rise  0.3950 0.0000 0.0150          1.65135                                                   | 
|    M64/i_0_0_1072/ZN           NOR2_X1       Fall  0.4160 0.0210 0.0120 2.88018  5.11488  7.99506           3       100                    | 
|    M64/A3_5/in3[47]                          Fall  0.4160 0.0000                                                                           | 
|    M64/A3_5/i_0_51/A1          NAND2_X1      Fall  0.4170 0.0010 0.0120          1.5292                                                    | 
|    M64/A3_5/i_0_51/ZN          NAND2_X1      Rise  0.4330 0.0160 0.0090 0.229866 1.5292   1.75906           1       100                    | 
|    M64/A3_5/i_0_49/A1          NAND2_X1      Rise  0.4330 0.0000 0.0090          1.59903                                                   | 
|    M64/A3_5/i_0_49/ZN          NAND2_X1      Fall  0.4570 0.0240 0.0160 2.17212  5.17026  7.34238           3       100                    | 
|    M64/A3_5/c[48]                            Fall  0.4570 0.0000                                                                           | 
|    M64/A8/in3[48]                            Fall  0.4570 0.0000                                                                           | 
|    M64/A8/i_0_76/A1            NAND2_X1      Fall  0.4570 0.0000 0.0160          1.5292                                                    | 
|    M64/A8/i_0_76/ZN            NAND2_X1      Rise  0.4750 0.0180 0.0100 0.207878 1.5292   1.73707           1       100                    | 
|    M64/A8/i_0_74/A1            NAND2_X1      Rise  0.4750 0.0000 0.0100          1.59903                                                   | 
|    M64/A8/i_0_74/ZN            NAND2_X1      Fall  0.4950 0.0200 0.0130 2.13307  3.05606  5.18914           2       100                    | 
|    M64/A8/c[49]                              Fall  0.4950 0.0000                                                                           | 
|    M64/A9/in2[49]                            Fall  0.4950 0.0000                                                                           | 
|    M64/A9/i_0_42/A1            AND2_X1       Fall  0.4950 0.0000 0.0130          0.874832                                                  | 
|    M64/A9/i_0_42/ZN            AND2_X1       Fall  0.5360 0.0410 0.0120 2.47654  5.90693  8.38348           4       100                    | 
|    M64/A9/c[50]                              Fall  0.5360 0.0000                                                                           | 
|    M64/RESULT/b[50]                          Fall  0.5360 0.0000                                                                           | 
|    M64/RESULT/i_0/b[50]                      Fall  0.5360 0.0000                                                                           | 
|    M64/RESULT/i_0/i_132/A1     OAI22_X1      Fall  0.5360 0.0000 0.0120          1.45808                                                   | 
|    M64/RESULT/i_0/i_132/ZN     OAI22_X1      Rise  0.5740 0.0380 0.0280 0.755643 3.03563  3.79128           2       100                    | 
|    M64/RESULT/i_0/i_131/A      INV_X1        Rise  0.5740 0.0000 0.0280          1.70023                                                   | 
|    M64/RESULT/i_0/i_131/ZN     INV_X1        Fall  0.5900 0.0160 0.0110 0.883089 3.7317   4.61479           2       100                    | 
|    M64/RESULT/i_0/i_123/A      XOR2_X1       Fall  0.5900 0.0000 0.0110          2.18123                                                   | 
|    M64/RESULT/i_0/i_123/Z      XOR2_X1       Rise  0.6140 0.0240 0.0160 0.281694 0.894119 1.17581           1       100                    | 
|    M64/RESULT/i_0/sum[51]                    Rise  0.6140 0.0000                                                                           | 
|    M64/RESULT/S[51]                          Rise  0.6140 0.0000                                                                           | 
|    M64/c[51]                                 Rise  0.6140 0.0000                                                                           | 
|    outReg/D[51]                              Rise  0.6140 0.0000                                                                           | 
|    outReg/i_0_53/A2            AND2_X1       Rise  0.6140 0.0000 0.0160          0.97463                                                   | 
|    outReg/i_0_53/ZN            AND2_X1       Rise  0.6470 0.0330 0.0080 0.57249  1.06234  1.63483           1       100                    | 
|    outReg/Q_reg[51]/D          DFF_X1        Rise  0.6470 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[51]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[51]/CK         DFF_X1        Rise  0.3270 0.0170 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3270 0.3270 | 
| library hold check                       |  0.0200 0.3470 | 
| data required time                       |  0.3470        | 
|                                          |                | 
| data arrival time                        |  0.6470        | 
| data required time                       | -0.3470        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3030        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[47]/D 
  
 Path Start Point : inRegA/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840  0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850  0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750  0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegA/Q_reg[14]/CK         DFF_X1        Rise  0.2860  0.0110 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[14]/Q          DFF_X1        Rise  0.4010  0.1150 0.0200             0.415638 7.2639   7.67954           2       100      F             | 
|    inRegA/Q[14]                              Rise  0.4010  0.0000                                                                                       | 
|    M64/a[14]                                 Rise  0.4010  0.0000                                                                                       | 
|    M64/i_0_0_1070/A2           NOR2_X1       Rise  0.4010  0.0000 0.0200                      1.65135                                                   | 
|    M64/i_0_0_1070/ZN           NOR2_X1       Fall  0.4220  0.0210 0.0120             1.63941  5.11488  6.75429           3       100                    | 
|    M64/A3_5/in3[45]                          Fall  0.4220  0.0000                                                                                       | 
|    M64/A3_5/i_0_45/A1          NAND2_X1      Fall  0.4220  0.0000 0.0120                      1.5292                                                    | 
|    M64/A3_5/i_0_45/ZN          NAND2_X1      Rise  0.4380  0.0160 0.0090             0.344157 1.5292   1.87335           1       100                    | 
|    M64/A3_5/i_0_43/A1          NAND2_X1      Rise  0.4380  0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_43/ZN          NAND2_X1      Fall  0.4600  0.0220 0.0150             1.14629  5.11488  6.26117           3       100                    | 
|    M64/A3_5/c[46]                            Fall  0.4600  0.0000                                                                                       | 
|    M64/A8/in3[46]                            Fall  0.4600  0.0000                                                                                       | 
|    M64/A8/i_0_70/A1            NAND2_X1      Fall  0.4600  0.0000 0.0150                      1.5292                                                    | 
|    M64/A8/i_0_70/ZN            NAND2_X1      Rise  0.4790  0.0190 0.0100             0.615668 1.5292   2.14486           1       100                    | 
|    M64/A8/i_0_68/A1            NAND2_X1      Rise  0.4790  0.0000 0.0100                      1.59903                                                   | 
|    M64/A8/i_0_68/ZN            NAND2_X1      Fall  0.5020  0.0230 0.0150             3.4421   3.05606  6.49816           2       100                    | 
|    M64/A8/c[47]                              Fall  0.5020  0.0000                                                                                       | 
|    M64/A9/in2[47]                            Fall  0.5020  0.0000                                                                                       | 
|    M64/A9/i_0_95/A             XOR2_X1       Fall  0.5030  0.0010 0.0150                      2.18123                                                   | 
|    M64/A9/i_0_95/Z             XOR2_X1       Rise  0.5480  0.0450 0.0330             1.92352  2.91537  4.83889           2       100                    | 
|    M64/A9/sum[47]                            Rise  0.5480  0.0000                                                                                       | 
|    M64/RESULT/a[47]                          Rise  0.5480  0.0000                                                                                       | 
|    M64/RESULT/i_0/a[47]                      Rise  0.5480  0.0000                                                                                       | 
|    M64/RESULT/i_0/i_213/A1     NOR2_X1       Rise  0.5480  0.0000 0.0330                      1.71447                                                   | 
|    M64/RESULT/i_0/i_213/ZN     NOR2_X1       Fall  0.5670  0.0190 0.0100             0.992639 4.36295  5.35559           3       100                    | 
|    M64/RESULT/i_0/i_116/A1     NOR2_X1       Fall  0.5670  0.0000 0.0100                      1.41309                                                   | 
|    M64/RESULT/i_0/i_116/ZN     NOR2_X1       Rise  0.5970  0.0300 0.0210             0.480952 2.36355  2.8445            1       100                    | 
|    M64/RESULT/i_0/i_111/B      XOR2_X1       Rise  0.5970  0.0000 0.0210                      2.36355                                                   | 
|    M64/RESULT/i_0/i_111/Z      XOR2_X1       Fall  0.6150  0.0180 0.0080             0.890597 0.894119 1.78472           1       100                    | 
|    M64/RESULT/i_0/sum[47]                    Fall  0.6150  0.0000                                                                                       | 
|    M64/RESULT/S[47]                          Fall  0.6150  0.0000                                                                                       | 
|    M64/c[47]                                 Fall  0.6150  0.0000                                                                                       | 
|    outReg/D[47]                              Fall  0.6150  0.0000                                                                                       | 
|    outReg/i_0_49/A2            AND2_X1       Fall  0.6140 -0.0010 0.0080    -0.0010           0.894119                                                  | 
|    outReg/i_0_49/ZN            AND2_X1       Fall  0.6430  0.0290 0.0050             0.215412 1.06234  1.27775           1       100                    | 
|    outReg/Q_reg[47]/D          DFF_X1        Fall  0.6430  0.0000 0.0050                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[47]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[47]/CK         DFF_X1        Rise  0.3300 0.0200 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3300 0.3300 | 
| library hold check                       |  0.0110 0.3410 | 
| data required time                       |  0.3410        | 
|                                          |                | 
| data arrival time                        |  0.6430        | 
| data required time                       | -0.3410        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3050        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[41]/D 
  
 Path Start Point : inRegA/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440  0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840  0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850  0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750  0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegA/Q_reg[7]/CK          DFF_X1        Rise  0.2850  0.0100 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[7]/Q           DFF_X1        Rise  0.4010  0.1160 0.0210             0.580624 7.2639   7.84452           2       100      F             | 
|    inRegA/Q[7]                               Rise  0.4010  0.0000                                                                                       | 
|    M64/a[7]                                  Rise  0.4010  0.0000                                                                                       | 
|    M64/i_0_0_1063/A2           NOR2_X1       Rise  0.4010  0.0000 0.0210                      1.65135                                                   | 
|    M64/i_0_0_1063/ZN           NOR2_X1       Fall  0.4230  0.0220 0.0120             2.07318  5.11488  7.18806           3       100                    | 
|    M64/A3_5/in3[38]                          Fall  0.4230  0.0000                                                                                       | 
|    M64/A3_5/i_0_24/A1          NAND2_X1      Fall  0.4220 -0.0010 0.0120    -0.0010           1.5292                                                    | 
|    M64/A3_5/i_0_24/ZN          NAND2_X1      Rise  0.4380  0.0160 0.0090             0.232952 1.5292   1.76215           1       100                    | 
|    M64/A3_5/i_0_22/A1          NAND2_X1      Rise  0.4380  0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_22/ZN          NAND2_X1      Fall  0.4900  0.0520 0.0400             15.3835  5.11488  20.4983           3       100                    | 
|    M64/A3_5/c[39]                            Fall  0.4900  0.0000                                                                                       | 
|    M64/A8/in3[39]                            Fall  0.4900  0.0000                                                                                       | 
|    M64/A8/i_0_49/A1            NAND2_X1      Fall  0.4860 -0.0040 0.0400    -0.0060           1.5292                                                    | 
|    M64/A8/i_0_49/ZN            NAND2_X1      Rise  0.5130  0.0270 0.0110             0.415585 1.5292   1.94478           1       100                    | 
|    M64/A8/i_0_47/A1            NAND2_X1      Rise  0.5130  0.0000 0.0110                      1.59903                                                   | 
|    M64/A8/i_0_47/ZN            NAND2_X1      Fall  0.5330  0.0200 0.0120             1.93254  3.05606  4.9886            2       100                    | 
|    M64/A8/c[40]                              Fall  0.5330  0.0000                                                                                       | 
|    M64/A9/in2[40]                            Fall  0.5330  0.0000                                                                                       | 
|    M64/A9/i_0_33/A1            AND2_X1       Fall  0.5330  0.0000 0.0120                      0.874832                                                  | 
|    M64/A9/i_0_33/ZN            AND2_X1       Fall  0.5710  0.0380 0.0100             1.99584  4.30674  6.30258           3       100                    | 
|    M64/A9/c[41]                              Fall  0.5710  0.0000                                                                                       | 
|    M64/RESULT/b[41]                          Fall  0.5710  0.0000                                                                                       | 
|    M64/RESULT/i_0/b[41]                      Fall  0.5710  0.0000                                                                                       | 
|    M64/RESULT/i_0/i_97/B1      AOI21_X1      Fall  0.5710  0.0000 0.0100                      1.44682                                                   | 
|    M64/RESULT/i_0/i_97/ZN      AOI21_X1      Rise  0.6040  0.0330 0.0200             0.828414 2.12585  2.95427           1       100                    | 
|    M64/RESULT/i_0/i_85/A       XNOR2_X1      Rise  0.6040  0.0000 0.0200                      2.23275                                                   | 
|    M64/RESULT/i_0/i_85/ZN      XNOR2_X1      Fall  0.6190  0.0150 0.0070             0.237533 0.894119 1.13165           1       100                    | 
|    M64/RESULT/i_0/sum[41]                    Fall  0.6190  0.0000                                                                                       | 
|    M64/RESULT/S[41]                          Fall  0.6190  0.0000                                                                                       | 
|    M64/c[41]                                 Fall  0.6190  0.0000                                                                                       | 
|    outReg/D[41]                              Fall  0.6190  0.0000                                                                                       | 
|    outReg/i_0_43/A2            AND2_X1       Fall  0.6190  0.0000 0.0070                      0.894119                                                  | 
|    outReg/i_0_43/ZN            AND2_X1       Fall  0.6480  0.0290 0.0060             0.283573 1.06234  1.34591           1       100                    | 
|    outReg/Q_reg[41]/D          DFF_X1        Fall  0.6480  0.0000 0.0060                      1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[41]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[41]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3330 0.3330 | 
| library hold check                       |  0.0110 0.3440 | 
| data required time                       |  0.3440        | 
|                                          |                | 
| data arrival time                        |  0.6480        | 
| data required time                       | -0.3440        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3070        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[5]/D 
  
 Path Start Point : inRegB/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000  0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000  0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440  0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegB/clk_CTS_0_PP_2                     Rise  0.1440  0.0000                                                                                       | 
|    inRegB/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450  0.0010 0.0460                      7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1820  0.0370 0.0100             16.2154  1.24879  17.4642           1       100      FA   K        | 
|    inRegB/CTS_L3_c_tid1_3/A    CLKBUF_X3     Rise  0.1830  0.0010 0.0100                      1.42116                                     F             | 
|    inRegB/CTS_L3_c_tid1_3/Z    CLKBUF_X3     Rise  0.2680  0.0850 0.0720             53.6236  27.4061  81.0297           32      100      F    K        | 
| Data Path:                                                                                                                                              | 
|    inRegB/Q_reg[3]/CK          DFF_X1        Rise  0.2820  0.0140 0.0720                      0.949653                                    F             | 
|    inRegB/Q_reg[3]/Q           DFF_X1        Rise  0.3880  0.1060 0.0110             0.288623 2.94332  3.23194           1       100      F             | 
|    inRegB/Q[3]                               Rise  0.3880  0.0000                                                                                       | 
|    M64/b[3]                                  Rise  0.3880  0.0000                                                                                       | 
|    M64/i_0_0_131/A             INV_X2        Rise  0.3880  0.0000 0.0110                      3.25089                                                   | 
|    M64/i_0_0_131/ZN            INV_X2        Fall  0.4350  0.0470 0.0350             19.3733  45.219   64.5923           32      100                    | 
|    M64/i_0_0_132/A1            NOR2_X1       Fall  0.4400  0.0050 0.0350                      1.41309                                                   | 
|    M64/i_0_0_132/ZN            NOR2_X1       Rise  0.5060  0.0660 0.0440             2.59143  5.11488  7.70631           3       100                    | 
|    M64/A2_1/in3[3]                           Rise  0.5060  0.0000                                                                                       | 
|    M64/A2_1/i_0_3/A1           NAND2_X1      Rise  0.5060  0.0000 0.0440                      1.59903                                                   | 
|    M64/A2_1/i_0_3/ZN           NAND2_X1      Fall  0.5260  0.0200 0.0090             0.569473 1.5292   2.09867           1       100                    | 
|    M64/A2_1/i_0_1/A1           NAND2_X1      Fall  0.5260  0.0000 0.0090                      1.5292                                                    | 
|    M64/A2_1/i_0_1/ZN           NAND2_X1      Rise  0.5450  0.0190 0.0120             0.353975 3.05606  3.41004           2       100                    | 
|    M64/A2_1/c[4]                             Rise  0.5450  0.0000                                                                                       | 
|    M64/A3_1/in2[4]                           Rise  0.5450  0.0000                                                                                       | 
|    M64/A3_1/i_0_105/A          XOR2_X1       Rise  0.5450  0.0000 0.0120                      2.23214                                                   | 
|    M64/A3_1/i_0_105/Z          XOR2_X1       Fall  0.5670  0.0220 0.0130             1.72773  3.25767  4.9854            2       100                    | 
|    M64/A3_1/sum[4]                           Fall  0.5670  0.0000                                                                                       | 
|    M64/A4_1/in1[4]                           Fall  0.5670  0.0000                                                                                       | 
|    M64/A4_1/i_0_0/A2           AND2_X1       Fall  0.5640 -0.0030 0.0130    -0.0030           0.894119                                                  | 
|    M64/A4_1/i_0_0/ZN           AND2_X1       Fall  0.6010  0.0370 0.0080             0.657514 3.05606  3.71358           2       100                    | 
|    M64/A4_1/c[5]                             Fall  0.6010  0.0000                                                                                       | 
|    M64/A5_1/in2[5]                           Fall  0.6010  0.0000                                                                                       | 
|    M64/A5_1/i_0_127/A          XOR2_X1       Fall  0.6010  0.0000 0.0080                      2.18123                                                   | 
|    M64/A5_1/i_0_127/Z          XOR2_X1       Rise  0.6240  0.0230 0.0160             0.199705 0.894119 1.09382           1       100                    | 
|    M64/A5_1/sum[5]                           Rise  0.6240  0.0000                                                                                       | 
|    M64/c[5]                                  Rise  0.6240  0.0000                                                                                       | 
|    outReg/D[5]                               Rise  0.6240  0.0000                                                                                       | 
|    outReg/i_0_7/A2             AND2_X1       Rise  0.6240  0.0000 0.0160                      0.97463                                                   | 
|    outReg/i_0_7/ZN             AND2_X1       Rise  0.6560  0.0320 0.0080             0.351148 1.06234  1.41349           1       100                    | 
|    outReg/Q_reg[5]/D           DFF_X1        Rise  0.6560  0.0000 0.0080                      1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[5]/CK          DFF_X1        Rise  0.3260 0.0160 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3260 0.3260 | 
| library hold check                       |  0.0210 0.3470 | 
| data required time                       |  0.3470        | 
|                                          |                | 
| data arrival time                        |  0.6560        | 
| data required time                       | -0.3470        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3120        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[55]/D 
  
 Path Start Point : inRegA/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[55] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460 3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840 0.0390 0.0120 23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750 0.0900 0.0740 56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    inRegA/Q_reg[20]/CK         DFF_X1        Rise  0.2880 0.0130 0.0740          0.949653                                    F             | 
|    inRegA/Q_reg[20]/Q          DFF_X1        Rise  0.4150 0.1270 0.0320 0.39654  12.3639  12.7604           2       100      F             | 
|    inRegA/Q[20]                              Rise  0.4150 0.0000                                                                           | 
|    M64/a[20]                                 Rise  0.4150 0.0000                                                                           | 
|    M64/i_0_0_1076/A2           NOR2_X1       Rise  0.4150 0.0000 0.0320          1.65135                                                   | 
|    M64/i_0_0_1076/ZN           NOR2_X1       Fall  0.4370 0.0220 0.0140 0.710284 5.11488  5.82517           3       100                    | 
|    M64/A3_5/in3[51]                          Fall  0.4370 0.0000                                                                           | 
|    M64/A3_5/i_0_63/A1          NAND2_X1      Fall  0.4370 0.0000 0.0140          1.5292                                                    | 
|    M64/A3_5/i_0_63/ZN          NAND2_X1      Rise  0.4540 0.0170 0.0090 0.244142 1.5292   1.77334           1       100                    | 
|    M64/A3_5/i_0_61/A1          NAND2_X1      Rise  0.4540 0.0000 0.0090          1.59903                                                   | 
|    M64/A3_5/i_0_61/ZN          NAND2_X1      Fall  0.4770 0.0230 0.0150 1.7022   5.11488  6.81708           3       100                    | 
|    M64/A3_5/c[52]                            Fall  0.4770 0.0000                                                                           | 
|    M64/A8/in3[52]                            Fall  0.4770 0.0000                                                                           | 
|    M64/A8/i_0_88/A1            NAND2_X1      Fall  0.4770 0.0000 0.0150          1.5292                                                    | 
|    M64/A8/i_0_88/ZN            NAND2_X1      Rise  0.4940 0.0170 0.0090 0.173051 1.5292   1.70225           1       100                    | 
|    M64/A8/i_0_86/A1            NAND2_X1      Rise  0.4940 0.0000 0.0090          1.59903                                                   | 
|    M64/A8/i_0_86/ZN            NAND2_X1      Fall  0.5100 0.0160 0.0100 0.406674 3.05606  3.46274           2       100                    | 
|    M64/A8/c[53]                              Fall  0.5100 0.0000                                                                           | 
|    M64/A9/in2[53]                            Fall  0.5100 0.0000                                                                           | 
|    M64/A9/i_0_46/A1            AND2_X1       Fall  0.5100 0.0000 0.0100          0.874832                                                  | 
|    M64/A9/i_0_46/ZN            AND2_X1       Fall  0.5480 0.0380 0.0110 1.24915  5.90693  7.15608           4       100                    | 
|    M64/A9/c[54]                              Fall  0.5480 0.0000                                                                           | 
|    M64/RESULT/b[54]                          Fall  0.5480 0.0000                                                                           | 
|    M64/RESULT/i_0/b[54]                      Fall  0.5480 0.0000                                                                           | 
|    M64/RESULT/i_0/i_220/A1     OAI22_X1      Fall  0.5480 0.0000 0.0110          1.45808                                                   | 
|    M64/RESULT/i_0/i_220/ZN     OAI22_X1      Rise  0.5850 0.0370 0.0270 0.558876 3.05164  3.61051           2       100                    | 
|    M64/RESULT/i_0/i_219/A      INV_X1        Rise  0.5850 0.0000 0.0270          1.70023                                                   | 
|    M64/RESULT/i_0/i_219/ZN     INV_X1        Fall  0.6010 0.0160 0.0100 0.79609  3.7317   4.52779           2       100                    | 
|    M64/RESULT/i_0/i_215/A      XOR2_X1       Fall  0.6010 0.0000 0.0100          2.18123                                                   | 
|    M64/RESULT/i_0/i_215/Z      XOR2_X1       Rise  0.6250 0.0240 0.0170 0.346135 0.894119 1.24025           1       100                    | 
|    M64/RESULT/i_0/sum[55]                    Rise  0.6250 0.0000                                                                           | 
|    M64/RESULT/S[55]                          Rise  0.6250 0.0000                                                                           | 
|    M64/c[55]                                 Rise  0.6250 0.0000                                                                           | 
|    outReg/D[55]                              Rise  0.6250 0.0000                                                                           | 
|    outReg/i_0_57/A2            AND2_X1       Rise  0.6250 0.0000 0.0170          0.97463                                                   | 
|    outReg/i_0_57/ZN            AND2_X1       Rise  0.6580 0.0330 0.0080 0.386822 1.06234  1.44916           1       100                    | 
|    outReg/Q_reg[55]/D          DFF_X1        Rise  0.6580 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[55]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[55]/CK         DFF_X1        Rise  0.3290 0.0190 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3290 0.3290 | 
| library hold check                       |  0.0200 0.3490 | 
| data required time                       |  0.3490        | 
|                                          |                | 
| data arrival time                        |  0.6580        | 
| data required time                       | -0.3490        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3120        | 
-------------------------------------------------------------


 Timing Path to outReg/Q_reg[38]/D 
  
 Path Start Point : inRegA/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outReg/Q_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070             0.250223 1.23817  1.48839           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070                      1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1440 0.1440 0.0460             3.63828  21.6123  25.2506           3       100      F    K        | 
|    inRegA/clk_CTS_0_PP_1                     Rise  0.1440 0.0000                                                                                       | 
|    inRegA/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1450 0.0010 0.0460                      7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1840 0.0390 0.0120             23.9776  1.24879  25.2264           1       100      FA   K        | 
|    inRegA/CTS_L3_c_tid0_3/A    CLKBUF_X3     Rise  0.1850 0.0010 0.0120                      1.42116                                     F             | 
|    inRegA/CTS_L3_c_tid0_3/Z    CLKBUF_X3     Rise  0.2750 0.0900 0.0740             56.1985  27.4061  83.6046           32      100      F    K        | 
| Data Path:                                                                                                                                             | 
|    inRegA/Q_reg[4]/CK          DFF_X1        Rise  0.2850 0.0100 0.0740                      0.949653                                    F             | 
|    inRegA/Q_reg[4]/Q           DFF_X1        Rise  0.4040 0.1190 0.0240             2.20661  7.2639   9.47051           2       100      F             | 
|    inRegA/Q[4]                               Rise  0.4040 0.0000                                                                                       | 
|    M64/a[4]                                  Rise  0.4040 0.0000                                                                                       | 
|    M64/i_0_0_1060/A2           NOR2_X1       Rise  0.4040 0.0000 0.0240                      1.65135                                                   | 
|    M64/i_0_0_1060/ZN           NOR2_X1       Fall  0.4250 0.0210 0.0120             0.862512 5.11488  5.97739           3       100                    | 
|    M64/A3_5/in3[35]                          Fall  0.4250 0.0000                                                                                       | 
|    M64/A3_5/i_0_15/A1          NAND2_X1      Fall  0.4250 0.0000 0.0120                      1.5292                                                    | 
|    M64/A3_5/i_0_15/ZN          NAND2_X1      Rise  0.4410 0.0160 0.0090             0.274865 1.5292   1.80406           1       100                    | 
|    M64/A3_5/i_0_13/A1          NAND2_X1      Rise  0.4410 0.0000 0.0090                      1.59903                                                   | 
|    M64/A3_5/i_0_13/ZN          NAND2_X1      Fall  0.4900 0.0490 0.0420             15.1175  5.11488  20.2324           3       100                    | 
|    M64/A3_5/c[36]                            Fall  0.4900 0.0000                                                                                       | 
|    M64/A8/in3[36]                            Fall  0.4900 0.0000                                                                                       | 
|    M64/A8/i_0_40/A1            NAND2_X1      Fall  0.4910 0.0010 0.0420    -0.0050           1.5292                                                    | 
|    M64/A8/i_0_40/ZN            NAND2_X1      Rise  0.5180 0.0270 0.0110             0.415099 1.5292   1.9443            1       100                    | 
|    M64/A8/i_0_38/A1            NAND2_X1      Rise  0.5180 0.0000 0.0110                      1.59903                                                   | 
|    M64/A8/i_0_38/ZN            NAND2_X1      Fall  0.5360 0.0180 0.0100             0.748113 3.05606  3.80418           2       100                    | 
|    M64/A8/c[37]                              Fall  0.5360 0.0000                                                                                       | 
|    M64/A9/in2[37]                            Fall  0.5360 0.0000                                                                                       | 
|    M64/A9/i_0_30/A1            AND2_X1       Fall  0.5360 0.0000 0.0100                      0.874832                                                  | 
|    M64/A9/i_0_30/ZN            AND2_X1       Fall  0.5780 0.0420 0.0140             2.98629  7.15723  10.1435           4       100                    | 
|    M64/A9/c[38]                              Fall  0.5780 0.0000                                                                                       | 
|    M64/RESULT/b[38]                          Fall  0.5780 0.0000                                                                                       | 
|    M64/RESULT/i_0/b[38]                      Fall  0.5780 0.0000                                                                                       | 
|    M64/RESULT/i_0/i_91/B1      OAI21_X1      Fall  0.5790 0.0010 0.0140                      1.45983                                                   | 
|    M64/RESULT/i_0/i_91/ZN      OAI21_X1      Rise  0.6120 0.0330 0.0130             0.265043 2.36817  2.63321           1       100                    | 
|    M64/RESULT/i_0/i_80/B       XNOR2_X1      Rise  0.6120 0.0000 0.0130                      2.57361                                                   | 
|    M64/RESULT/i_0/i_80/ZN      XNOR2_X1      Fall  0.6290 0.0170 0.0080             0.560506 0.894119 1.45463           1       100                    | 
|    M64/RESULT/i_0/sum[38]                    Fall  0.6290 0.0000                                                                                       | 
|    M64/RESULT/S[38]                          Fall  0.6290 0.0000                                                                                       | 
|    M64/c[38]                                 Fall  0.6290 0.0000                                                                                       | 
|    outReg/D[38]                              Fall  0.6290 0.0000                                                                                       | 
|    outReg/i_0_40/A2            AND2_X1       Fall  0.6290 0.0000 0.0080                      0.894119                                                  | 
|    outReg/i_0_40/ZN            AND2_X1       Fall  0.6600 0.0310 0.0060             0.899518 1.06234  1.96186           1       100                    | 
|    outReg/Q_reg[38]/D          DFF_X1        Fall  0.6600 0.0000 0.0060                      1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[38]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.7070 0.250223 1.40591  1.65614           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c35/A CLKBUF_X2     Rise  0.0000 0.0000 0.7070          1.40591                                     F             | 
|    CTS_L1_tid0__c1_tid0__c35/Z CLKBUF_X2     Rise  0.1470 0.1470 0.0470 3.63828  23.8775  27.5158           3       100      F    K        | 
|    outReg/clk_CTS_0_PP_1                     Rise  0.1470 0.0000                                                                           | 
|    outReg/clk_gate_Q_reg/CK    CLKGATETST_X8 Rise  0.1480 0.0010 0.0470          7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK   CLKGATETST_X8 Rise  0.1830 0.0350 0.0090 11.6516  1.42116  13.0728           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_12/A   CLKBUF_X3     Rise  0.1840 0.0010 0.0090          1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_12/Z   CLKBUF_X3     Rise  0.3100 0.1260 0.1170 73.8665  60.7778  134.644           64      100      F    K        | 
|    outReg/Q_reg[38]/CK         DFF_X1        Rise  0.3330 0.0230 0.1150          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3330 0.3330 | 
| library hold check                       |  0.0110 0.3440 | 
| data required time                       |  0.3440        | 
|                                          |                | 
| data arrival time                        |  0.6600        | 
| data required time                       | -0.3440        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.3190        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 567M, CVMEM - 2144M, PVMEM - 2986M)
