circuit NV_NVDLA_CMAC_CORE_rt_out : @[:@2.0]
  module NV_NVDLA_CMAC_CORE_rt_out : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_nvdla_core_clk : Clock @[:@6.4]
    input io_out_data_0 : UInt<23> @[:@6.4]
    input io_out_mask_0 : UInt<1> @[:@6.4]
    input io_out_pd : UInt<9> @[:@6.4]
    input io_out_pvld : UInt<1> @[:@6.4]
    output io_mac2accu_data_0 : UInt<23> @[:@6.4]
    output io_mac2accu_mask_0 : UInt<1> @[:@6.4]
    output io_mac2accu_pd : UInt<9> @[:@6.4]
    output io_mac2accu_pvld : UInt<1> @[:@6.4]
    output io_dp2reg_done : UInt<1> @[:@6.4]
  
    reg _T_69 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_69) @[NV_NVDLA_CMAC_CORE_rt_out.scala 56:67:@9.4]
    reg _T_72 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_72) @[NV_NVDLA_CMAC_CORE_rt_out.scala 56:67:@10.4]
    reg _T_94_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_94_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 59:67:@14.4]
    reg _T_116_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_116_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 59:67:@17.4]
    reg _T_128 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), _T_128) @[NV_NVDLA_CMAC_CORE_rt_out.scala 62:65:@19.4]
    reg _T_131 : UInt<9>, clock with :
      reset => (UInt<1>("h0"), _T_131) @[NV_NVDLA_CMAC_CORE_rt_out.scala 62:65:@20.4]
    reg _T_139_0 : UInt<23>, clock with :
      reset => (UInt<1>("h0"), _T_139_0) @[retiming.scala 9:92:@22.4]
    reg _T_143_0 : UInt<23>, clock with :
      reset => (UInt<1>("h0"), _T_143_0) @[retiming.scala 9:92:@23.4]
    reg _T_151 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_151) @[NV_NVDLA_CMAC_CORE_rt_out.scala 67:67:@25.4]
    reg _T_154 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _T_154) @[NV_NVDLA_CMAC_CORE_rt_out.scala 67:67:@26.4]
    node _T_155 = bits(io_out_pd, 8, 8) @[NV_NVDLA_CMAC_CORE_rt_out.scala 74:34:@31.4]
    node _T_156 = bits(io_out_pd, 6, 6) @[NV_NVDLA_CMAC_CORE_rt_out.scala 74:88:@32.4]
    node _T_157 = and(_T_155, _T_156) @[NV_NVDLA_CMAC_CORE_rt_out.scala 74:78:@33.4]
    node _T_158 = and(_T_157, io_out_pvld) @[NV_NVDLA_CMAC_CORE_rt_out.scala 74:133:@34.4]
    node _T_66 = io_out_pvld @[NV_NVDLA_CMAC_CORE_rt_out.scala 55:29:@8.4 NV_NVDLA_CMAC_CORE_rt_out.scala 69:22:@27.4]
    node _T_125 = io_out_pd @[NV_NVDLA_CMAC_CORE_rt_out.scala 61:27:@18.4 NV_NVDLA_CMAC_CORE_rt_out.scala 71:20:@29.4]
    node _GEN_0 = mux(_T_66, _T_125, _T_128) @[NV_NVDLA_CMAC_CORE_rt_out.scala 81:31:@38.4]
    node _T_76_0 = io_out_mask_0 @[NV_NVDLA_CMAC_CORE_rt_out.scala 58:29:@11.4 NV_NVDLA_CMAC_CORE_rt_out.scala 70:22:@28.4]
    node _T_135_0 = io_out_data_0 @[retiming.scala 9:60:@21.4 NV_NVDLA_CMAC_CORE_rt_out.scala 72:22:@30.4]
    node _GEN_1 = mux(_T_76_0, _T_135_0, _T_139_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 85:38:@41.4]
    node _GEN_2 = mux(_T_69, _T_128, _T_131) @[NV_NVDLA_CMAC_CORE_rt_out.scala 81:31:@47.4]
    node _GEN_3 = mux(_T_94_0, _T_139_0, _T_143_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 85:38:@50.4]
    node _T_84_0 = UInt<1>("h0") @[NV_NVDLA_CMAC_CORE_rt_out.scala 59:75:@12.4 NV_NVDLA_CMAC_CORE_rt_out.scala 59:75:@13.4]
    node _T_106_0 = UInt<1>("h0") @[NV_NVDLA_CMAC_CORE_rt_out.scala 59:75:@15.4 NV_NVDLA_CMAC_CORE_rt_out.scala 59:75:@16.4]
    node _T_148 = _T_158 @[NV_NVDLA_CMAC_CORE_rt_out.scala 66:29:@24.4 NV_NVDLA_CMAC_CORE_rt_out.scala 74:22:@35.4]
    io_mac2accu_data_0 <= _T_143_0 @[NV_NVDLA_CMAC_CORE_rt_out.scala 95:22:@57.4]
    io_mac2accu_mask_0 <= _T_116_0 @[NV_NVDLA_CMAC_CORE_rt_out.scala 93:22:@55.4]
    io_mac2accu_pd <= _T_131 @[NV_NVDLA_CMAC_CORE_rt_out.scala 94:20:@56.4]
    io_mac2accu_pvld <= _T_72 @[NV_NVDLA_CMAC_CORE_rt_out.scala 92:22:@54.4]
    io_dp2reg_done <= _T_154 @[NV_NVDLA_CMAC_CORE_rt_out.scala 97:20:@58.4]
    _T_69 <= mux(reset, UInt<1>("h0"), _T_66) @[NV_NVDLA_CMAC_CORE_rt_out.scala 79:28:@36.4]
    _T_72 <= mux(reset, UInt<1>("h0"), _T_69) @[NV_NVDLA_CMAC_CORE_rt_out.scala 79:28:@45.4]
    _T_94_0 <= mux(reset, _T_84_0, _T_76_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 80:28:@37.4]
    _T_116_0 <= mux(reset, _T_106_0, _T_94_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 80:28:@46.4]
    _T_128 <= mux(reset, UInt<9>("h0"), _GEN_0) @[NV_NVDLA_CMAC_CORE_rt_out.scala 82:30:@39.6]
    _T_131 <= mux(reset, UInt<9>("h0"), _GEN_2) @[NV_NVDLA_CMAC_CORE_rt_out.scala 82:30:@48.6]
    _T_139_0 <= _GEN_1 @[NV_NVDLA_CMAC_CORE_rt_out.scala 86:39:@42.6]
    _T_143_0 <= _GEN_3 @[NV_NVDLA_CMAC_CORE_rt_out.scala 86:39:@51.6]
    _T_151 <= mux(reset, UInt<1>("h0"), _T_148) @[NV_NVDLA_CMAC_CORE_rt_out.scala 89:28:@44.4]
    _T_154 <= mux(reset, UInt<1>("h0"), _T_151) @[NV_NVDLA_CMAC_CORE_rt_out.scala 89:28:@53.4]
