{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670278667360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670278667361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 17:17:47 2022 " "Processing started: Mon Dec 05 17:17:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670278667361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278667361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off StackMachine_sim -c StackMachine_sim " "Command: quartus_map --read_settings_files=on --write_settings_files=off StackMachine_sim -c StackMachine_sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278667361 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670278668769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670278668769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stackmachine_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stackmachine_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 StackMachine_sim " "Found entity 1: StackMachine_sim" {  } { { "StackMachine_sim.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278684916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278684916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xpreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xpreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XPReg " "Found entity 1: XPReg" {  } { { "XPReg.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/XPReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278684925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278684925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file irreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IRReg " "Found entity 1: IRReg" {  } { { "IRReg.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/IRReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278684936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278684936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdec.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memdec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemDec " "Found entity 1: MemDec" {  } { { "MemDec.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/MemDec.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278684946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278684946 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controllogic.tdf " "Can't analyze file -- file controllogic.tdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670278684963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coderom.v 1 1 " "Found 1 design units, including 1 entities, in source file coderom.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeROM " "Found entity 1: CodeROM" {  } { { "CodeROM.v" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/CodeROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278684971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278684971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataram.v 1 1 " "Found 1 design units, including 1 entities, in source file dataram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataRAM " "Found entity 1: DataRAM" {  } { { "DataRAM.v" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/DataRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278684979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278684979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllogic_vhdl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file controllogic_vhdl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlLogic_vhdl-RTL " "Found design unit 1: ControlLogic_vhdl-RTL" {  } { { "controllogic_vhdl.vhdl" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/controllogic_vhdl.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278685836 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlLogic_vhdl " "Found entity 1: ControlLogic_vhdl" {  } { { "controllogic_vhdl.vhdl" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/controllogic_vhdl.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278685836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278685836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcodes_vhdl.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file opcodes_vhdl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opcodes " "Found design unit 1: opcodes" {  } { { "opcodes_vhdl.vhdl" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/opcodes_vhdl.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278685856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278685856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluops_vhdl.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file aluops_vhdl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluops " "Found design unit 1: aluops" {  } { { "aluops_vhdl.vhdl" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/aluops_vhdl.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278685863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278685863 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "StackMachine_sim " "Elaborating entity \"StackMachine_sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670278686941 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "StackMachine inst " "Block or symbol \"StackMachine\" of instance \"inst\" overlaps another block or symbol" {  } { { "StackMachine_sim.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.bdf" { { 32 320 528 672 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670278686954 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst27 " "Primitive \"GND\" of instance \"inst27\" not used" {  } { { "StackMachine_sim.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.bdf" { { 608 840 872 640 "inst27" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1670278686954 ""}
{ "Warning" "WSGN_SEARCH_FILE" "stackmachine.bdf 1 1 " "Using design file stackmachine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 StackMachine " "Found entity 1: StackMachine" {  } { { "stackmachine.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/stackmachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278686983 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278686983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StackMachine StackMachine:inst " "Elaborating entity \"StackMachine\" for hierarchy \"StackMachine:inst\"" {  } { { "StackMachine_sim.bdf" "inst" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.bdf" { { 32 320 528 672 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278686983 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AddressRegs inst " "Block or symbol \"AddressRegs\" of instance \"inst\" overlaps another block or symbol" {  } { { "stackmachine.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/stackmachine.bdf" { { 24 112 296 376 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670278687004 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busctrll.bdf 1 1 " "Using design file busctrll.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 busctrll " "Found entity 1: busctrll" {  } { { "busctrll.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/busctrll.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278687033 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278687033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busctrll StackMachine:inst\|busctrll:inst2 " "Elaborating entity \"busctrll\" for hierarchy \"StackMachine:inst\|busctrll:inst2\"" {  } { { "stackmachine.bdf" "inst2" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/stackmachine.bdf" { { 8 712 872 168 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687034 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busstate.tdf 1 1 " "Using design file busstate.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BusState " "Found entity 1: BusState" {  } { { "busstate.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/busstate.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278687080 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278687080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busstate StackMachine:inst\|busctrll:inst2\|busstate:51 " "Elaborating entity \"busstate\" for hierarchy \"StackMachine:inst\|busctrll:inst2\|busstate:51\"" {  } { { "busctrll.bdf" "51" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/busctrll.bdf" { { 408 304 416 504 "51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687080 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wire16.tdf 1 1 " "Using design file wire16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Wire16 " "Found entity 1: Wire16" {  } { { "wire16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278687121 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278687121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wire16 StackMachine:inst\|busctrll:inst2\|Wire16:inst " "Elaborating entity \"Wire16\" for hierarchy \"StackMachine:inst\|busctrll:inst2\|Wire16:inst\"" {  } { { "busctrll.bdf" "inst" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/busctrll.bdf" { { 272 456 520 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and StackMachine:inst\|busctrll:inst2\|Wire16:inst\|lpm_and:lpm_and_component " "Elaborating entity \"lpm_and\" for hierarchy \"StackMachine:inst\|busctrll:inst2\|Wire16:inst\|lpm_and:lpm_and_component\"" {  } { { "wire16.tdf" "lpm_and_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire16.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|busctrll:inst2\|Wire16:inst\|lpm_and:lpm_and_component " "Elaborated megafunction instantiation \"StackMachine:inst\|busctrll:inst2\|Wire16:inst\|lpm_and:lpm_and_component\"" {  } { { "wire16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire16.tdf" 47 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|busctrll:inst2\|Wire16:inst\|lpm_and:lpm_and_component " "Instantiated megafunction \"StackMachine:inst\|busctrll:inst2\|Wire16:inst\|lpm_and:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278687180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278687180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 1 " "Parameter \"LPM_SIZE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278687180 ""}  } { { "wire16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire16.tdf" 47 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278687180 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pass16.tdf 1 1 " "Using design file pass16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pass16 " "Found entity 1: Pass16" {  } { { "pass16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pass16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278687215 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278687215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pass16 StackMachine:inst\|busctrll:inst2\|Pass16:28 " "Elaborating entity \"Pass16\" for hierarchy \"StackMachine:inst\|busctrll:inst2\|Pass16:28\"" {  } { { "busctrll.bdf" "28" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/busctrll.bdf" { { 128 424 504 168 "28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri StackMachine:inst\|busctrll:inst2\|Pass16:28\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"StackMachine:inst\|busctrll:inst2\|Pass16:28\|lpm_bustri:lpm_bustri_component\"" {  } { { "pass16.tdf" "lpm_bustri_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pass16.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|busctrll:inst2\|Pass16:28\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"StackMachine:inst\|busctrll:inst2\|Pass16:28\|lpm_bustri:lpm_bustri_component\"" {  } { { "pass16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pass16.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|busctrll:inst2\|Pass16:28\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"StackMachine:inst\|busctrll:inst2\|Pass16:28\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278687269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278687269 ""}  } { { "pass16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pass16.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278687269 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg16.tdf 1 1 " "Using design file reg16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Found entity 1: Reg16" {  } { { "reg16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/reg16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278687303 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278687303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 StackMachine:inst\|busctrll:inst2\|Reg16:47 " "Elaborating entity \"Reg16\" for hierarchy \"StackMachine:inst\|busctrll:inst2\|Reg16:47\"" {  } { { "busctrll.bdf" "47" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/busctrll.bdf" { { 112 232 376 208 "47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\"" {  } { { "reg16.tdf" "lpm_ff_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/reg16.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\"" {  } { { "reg16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/reg16.tdf" 50 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278687363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278687363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278687363 ""}  } { { "reg16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/reg16.tdf" 50 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278687363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlLogic_vhdl StackMachine:inst\|ControlLogic_vhdl:inst5 " "Elaborating entity \"ControlLogic_vhdl\" for hierarchy \"StackMachine:inst\|ControlLogic_vhdl:inst5\"" {  } { { "stackmachine.bdf" "inst5" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/stackmachine.bdf" { { 176 712 912 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687365 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.bdf 1 1 " "Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278687488 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278687488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU StackMachine:inst\|ALU:inst4 " "Elaborating entity \"ALU\" for hierarchy \"StackMachine:inst\|ALU:inst4\"" {  } { { "stackmachine.bdf" "inst4" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/stackmachine.bdf" { { 352 384 544 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687489 ""}
{ "Warning" "WSGN_SEARCH_FILE" "statusflag.tdf 1 1 " "Using design file statusflag.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 StatusFlag " "Found entity 1: StatusFlag" {  } { { "statusflag.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/statusflag.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278687523 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278687523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StatusFlag StackMachine:inst\|ALU:inst4\|StatusFlag:inst8 " "Elaborating entity \"StatusFlag\" for hierarchy \"StackMachine:inst\|ALU:inst4\|StatusFlag:inst8\"" {  } { { "alu.bdf" "inst8" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/alu.bdf" { { 352 824 968 448 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff StackMachine:inst\|ALU:inst4\|StatusFlag:inst8\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"StackMachine:inst\|ALU:inst4\|StatusFlag:inst8\|lpm_ff:lpm_ff_component\"" {  } { { "statusflag.tdf" "lpm_ff_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/statusflag.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|ALU:inst4\|StatusFlag:inst8\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"StackMachine:inst\|ALU:inst4\|StatusFlag:inst8\|lpm_ff:lpm_ff_component\"" {  } { { "statusflag.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/statusflag.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|ALU:inst4\|StatusFlag:inst8\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"StackMachine:inst\|ALU:inst4\|StatusFlag:inst8\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278687531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278687531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278687531 ""}  } { { "statusflag.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/statusflag.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278687531 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comp16.tdf 1 1 " "Using design file comp16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Comp16 " "Found entity 1: Comp16" {  } { { "comp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/comp16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278687562 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278687562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp16 StackMachine:inst\|ALU:inst4\|Comp16:inst6 " "Elaborating entity \"Comp16\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Comp16:inst6\"" {  } { { "alu.bdf" "inst6" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/alu.bdf" { { 328 672 800 424 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component " "Elaborating entity \"lpm_compare\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component\"" {  } { { "comp16.tdf" "lpm_compare_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/comp16.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component " "Elaborated megafunction instantiation \"StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component\"" {  } { { "comp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/comp16.tdf" 48 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component " "Instantiated megafunction \"StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278687880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278687880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278687880 ""}  } { { "comp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/comp16.tdf" 48 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278687880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0gg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0gg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0gg " "Found entity 1: cmpr_0gg" {  } { { "db/cmpr_0gg.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/cmpr_0gg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278687965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278687965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0gg StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component\|cmpr_0gg:auto_generated " "Elaborating entity \"cmpr_0gg\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Comp16:inst6\|lpm_compare:lpm_compare_component\|cmpr_0gg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278687966 ""}
{ "Warning" "WSGN_SEARCH_FILE" "zero16.tdf 1 1 " "Using design file zero16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Zero16 " "Found entity 1: Zero16" {  } { { "zero16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278688016 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278688016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero16 StackMachine:inst\|ALU:inst4\|Zero16:inst7 " "Elaborating entity \"Zero16\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Zero16:inst7\"" {  } { { "alu.bdf" "inst7" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/alu.bdf" { { 296 576 640 344 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant StackMachine:inst\|ALU:inst4\|Zero16:inst7\|lpm_constant:lpm_constant_component " "Elaborating entity \"lpm_constant\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Zero16:inst7\|lpm_constant:lpm_constant_component\"" {  } { { "zero16.tdf" "lpm_constant_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero16.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|ALU:inst4\|Zero16:inst7\|lpm_constant:lpm_constant_component " "Elaborated megafunction instantiation \"StackMachine:inst\|ALU:inst4\|Zero16:inst7\|lpm_constant:lpm_constant_component\"" {  } { { "zero16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero16.tdf" 46 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|ALU:inst4\|Zero16:inst7\|lpm_constant:lpm_constant_component " "Instantiated megafunction \"StackMachine:inst\|ALU:inst4\|Zero16:inst7\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688089 ""}  } { { "zero16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero16.tdf" 46 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278688089 ""}
{ "Warning" "WSGN_SEARCH_FILE" "opdecode.tdf 1 1 " "Using design file opdecode.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 OpDecode " "Found entity 1: OpDecode" {  } { { "opdecode.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/opdecode.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278688130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278688130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpDecode StackMachine:inst\|ALU:inst4\|OpDecode:inst2 " "Elaborating entity \"OpDecode\" for hierarchy \"StackMachine:inst\|ALU:inst4\|OpDecode:inst2\"" {  } { { "alu.bdf" "inst2" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/alu.bdf" { { 144 288 416 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component " "Elaborating entity \"lpm_decode\" for hierarchy \"StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component\"" {  } { { "opdecode.tdf" "lpm_decode_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/opdecode.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component " "Elaborated megafunction instantiation \"StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component\"" {  } { { "opdecode.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/opdecode.tdf" 54 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component " "Instantiated megafunction \"StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 8 " "Parameter \"LPM_DECODES\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688215 ""}  } { { "opdecode.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/opdecode.tdf" 54 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278688215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_04f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_04f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_04f " "Found entity 1: decode_04f" {  } { { "db/decode_04f.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/decode_04f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278688305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278688305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_04f StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component\|decode_04f:auto_generated " "Elaborating entity \"decode_04f\" for hierarchy \"StackMachine:inst\|ALU:inst4\|OpDecode:inst2\|lpm_decode:lpm_decode_component\|decode_04f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688305 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder8.tdf 1 1 " "Using design file adder8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Adder8 " "Found entity 1: Adder8" {  } { { "adder8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/adder8.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278688346 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278688346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder8 StackMachine:inst\|ALU:inst4\|Adder8:inst " "Elaborating entity \"Adder8\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Adder8:inst\"" {  } { { "alu.bdf" "inst" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/alu.bdf" { { 32 536 696 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "adder8.tdf" "lpm_add_sub_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/adder8.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "adder8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/adder8.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688440 ""}  } { { "adder8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/adder8.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278688440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r9g " "Found entity 1: add_sub_r9g" {  } { { "db/add_sub_r9g.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/add_sub_r9g.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278688525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278688525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r9g StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated " "Elaborating entity \"add_sub_r9g\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688526 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift16.tdf 1 1 " "Using design file shift16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Shift16 " "Found entity 1: Shift16" {  } { { "shift16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/shift16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278688573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278688573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift16 StackMachine:inst\|ALU:inst4\|Shift16:inst10 " "Elaborating entity \"Shift16\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Shift16:inst10\"" {  } { { "alu.bdf" "inst10" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/alu.bdf" { { 472 520 688 568 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component\"" {  } { { "shift16.tdf" "lpm_clshift_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/shift16.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component " "Elaborated megafunction instantiation \"StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component\"" {  } { { "shift16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/shift16.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component " "Instantiated megafunction \"StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CLSHIFT " "Parameter \"LPM_TYPE\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHIFTTYPE ARITHMETIC " "Parameter \"LPM_SHIFTTYPE\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHDIST 1 " "Parameter \"LPM_WIDTHDIST\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688660 ""}  } { { "shift16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/shift16.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278688660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_cuc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_cuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_cuc " "Found entity 1: lpm_clshift_cuc" {  } { { "db/lpm_clshift_cuc.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/lpm_clshift_cuc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278688691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278688691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_cuc StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component\|lpm_clshift_cuc:auto_generated " "Elaborating entity \"lpm_clshift_cuc\" for hierarchy \"StackMachine:inst\|ALU:inst4\|Shift16:inst10\|lpm_clshift:lpm_clshift_component\|lpm_clshift_cuc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addressregs.bdf 1 1 " "Using design file addressregs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AddressRegs " "Found entity 1: AddressRegs" {  } { { "addressregs.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/addressregs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278688729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278688729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddressRegs StackMachine:inst\|AddressRegs:inst " "Elaborating entity \"AddressRegs\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\"" {  } { { "stackmachine.bdf" "inst" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/stackmachine.bdf" { { 24 112 296 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688730 ""}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "LD_XR " "Pin \"LD_XR\" overlaps another pin, block, or symbol" {  } { { "addressregs.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/addressregs.bdf" { { 8 552 720 24 "LD_XR" "" } } } }  } 0 275012 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "Analysis & Synthesis" 0 -1 1670278688734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XPReg StackMachine:inst\|AddressRegs:inst\|XPReg:inst1 " "Elaborating entity \"XPReg\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\"" {  } { { "addressregs.bdf" "inst1" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/addressregs.bdf" { { -16 720 880 144 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688735 ""}
{ "Warning" "WSGN_SEARCH_FILE" "xp16.tdf 1 1 " "Using design file xp16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 XP16 " "Found entity 1: XP16" {  } { { "xp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/xp16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278688779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278688779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XP16 StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst " "Elaborating entity \"XP16\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\"" {  } { { "XPReg.bdf" "inst" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/XPReg.bdf" { { 80 448 592 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component\"" {  } { { "xp16.tdf" "lpm_counter_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/xp16.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component\"" {  } { { "xp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/xp16.tdf" 52 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278688938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_USED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278688938 ""}  } { { "xp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/xp16.tdf" 52 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278688938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0di.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0di.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0di " "Found entity 1: cntr_0di" {  } { { "db/cntr_0di.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/cntr_0di.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278689030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278689030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0di StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component\|cntr_0di:auto_generated " "Elaborating entity \"cntr_0di\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|XP16:inst\|lpm_counter:lpm_counter_component\|cntr_0di:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689031 ""}
{ "Warning" "WSGN_SEARCH_FILE" "accmod.tdf 1 1 " "Using design file accmod.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACCMod " "Found entity 1: ACCMod" {  } { { "accmod.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/accmod.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278689115 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278689115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACCMod StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|ACCMod:inst13 " "Elaborating entity \"ACCMod\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|XPReg:inst1\|ACCMod:inst13\"" {  } { { "XPReg.bdf" "inst13" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/XPReg.bdf" { { 280 648 800 376 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689116 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc16.tdf 1 1 " "Using design file pc16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC16 " "Found entity 1: PC16" {  } { { "pc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pc16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278689196 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278689196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC16 StackMachine:inst\|AddressRegs:inst\|PC16:PCReg " "Elaborating entity \"PC16\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\"" {  } { { "addressregs.bdf" "PCReg" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/addressregs.bdf" { { 0 192 336 144 "PCReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component\"" {  } { { "pc16.tdf" "lpm_counter_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pc16.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component\"" {  } { { "pc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pc16.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689220 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689220 ""}  } { { "pc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/pc16.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278689220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_llj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_llj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_llj " "Found entity 1: cntr_llj" {  } { { "db/cntr_llj.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/cntr_llj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278689298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278689298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_llj StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component\|cntr_llj:auto_generated " "Elaborating entity \"cntr_llj\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|PC16:PCReg\|lpm_counter:lpm_counter_component\|cntr_llj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689298 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spreg.bdf 1 1 " "Using design file spreg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SPReg " "Found entity 1: SPReg" {  } { { "spreg.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278689360 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278689360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPReg StackMachine:inst\|AddressRegs:inst\|SPReg:inst18 " "Elaborating entity \"SPReg\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\"" {  } { { "addressregs.bdf" "inst18" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/addressregs.bdf" { { 176 192 376 336 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689361 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spctrl.tdf 1 1 " "Using design file spctrl.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SPCtrl " "Found entity 1: SPCtrl" {  } { { "spctrl.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spctrl.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278689402 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278689402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPCtrl StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPCtrl:inst4 " "Elaborating entity \"SPCtrl\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPCtrl:inst4\"" {  } { { "spreg.bdf" "inst4" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spreg.bdf" { { 200 248 432 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689402 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sp16.tdf 1 1 " "Using design file sp16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SP16 " "Found entity 1: SP16" {  } { { "sp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/sp16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278689436 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278689436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP16 StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst " "Elaborating entity \"SP16\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\"" {  } { { "spreg.bdf" "inst" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spreg.bdf" { { -8 232 376 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component\"" {  } { { "sp16.tdf" "lpm_counter_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/sp16.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component\"" {  } { { "sp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/sp16.tdf" 52 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 20479 " "Parameter \"LPM_AVALUE\" = \"20479\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_USED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689477 ""}  } { { "sp16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/sp16.tdf" 52 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278689477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jpj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jpj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jpj " "Found entity 1: cntr_jpj" {  } { { "db/cntr_jpj.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/cntr_jpj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278689571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278689571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jpj StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component\|cntr_jpj:auto_generated " "Elaborating entity \"cntr_jpj\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SP16:inst\|lpm_counter:lpm_counter_component\|cntr_jpj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689571 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spinc16.tdf 1 1 " "Using design file spinc16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SPInc16 " "Found entity 1: SPInc16" {  } { { "spinc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spinc16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278689626 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278689626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPInc16 StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1 " "Elaborating entity \"SPInc16\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\"" {  } { { "spreg.bdf" "inst1" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spreg.bdf" { { 120 736 896 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "spinc16.tdf" "lpm_add_sub_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spinc16.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "spinc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spinc16.tdf" 47 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689660 ""}  } { { "spinc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/spinc16.tdf" 47 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278689660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jmh " "Found entity 1: add_sub_jmh" {  } { { "db/add_sub_jmh.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/add_sub_jmh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278689735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278689735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jmh StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_jmh:auto_generated " "Elaborating entity \"add_sub_jmh\" for hierarchy \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|SPInc16:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_jmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689736 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dataregs.bdf 1 1 " "Using design file dataregs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DataRegs " "Found entity 1: DataRegs" {  } { { "dataregs.bdf" "" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/dataregs.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278689775 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278689775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRegs StackMachine:inst\|DataRegs:inst1 " "Elaborating entity \"DataRegs\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\"" {  } { { "stackmachine.bdf" "inst1" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/stackmachine.bdf" { { 24 416 592 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689776 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acc16.tdf 1 1 " "Using design file acc16.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACC16 " "Found entity 1: ACC16" {  } { { "acc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/acc16.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278689819 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278689819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC16 StackMachine:inst\|DataRegs:inst1\|ACC16:ACC " "Elaborating entity \"ACC16\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\"" {  } { { "dataregs.bdf" "ACC" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/dataregs.bdf" { { 128 224 368 304 "ACC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component\"" {  } { { "acc16.tdf" "lpm_counter_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/acc16.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component\"" {  } { { "acc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/acc16.tdf" 53 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_USED " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278689878 ""}  } { { "acc16.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/acc16.tdf" 53 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278689878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/cntr_kri.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278689961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278689961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kri StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component\|cntr_kri:auto_generated " "Elaborating entity \"cntr_kri\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|ACC16:ACC\|lpm_counter:lpm_counter_component\|cntr_kri:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRReg StackMachine:inst\|DataRegs:inst1\|IRReg:inst8 " "Elaborating entity \"IRReg\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\"" {  } { { "dataregs.bdf" "inst8" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/dataregs.bdf" { { 8 752 896 136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278689996 ""}
{ "Warning" "WSGN_SEARCH_FILE" "wire8.tdf 1 1 " "Using design file wire8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Wire8 " "Found entity 1: Wire8" {  } { { "wire8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire8.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278690047 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278690047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wire8 StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3 " "Elaborating entity \"Wire8\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3\"" {  } { { "IRReg.bdf" "inst3" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/IRReg.bdf" { { 144 504 568 208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3\|lpm_and:lpm_and_component " "Elaborating entity \"lpm_and\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3\|lpm_and:lpm_and_component\"" {  } { { "wire8.tdf" "lpm_and_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire8.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3\|lpm_and:lpm_and_component " "Elaborated megafunction instantiation \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3\|lpm_and:lpm_and_component\"" {  } { { "wire8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire8.tdf" 47 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3\|lpm_and:lpm_and_component " "Instantiated megafunction \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Wire8:inst3\|lpm_and:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 1 " "Parameter \"LPM_SIZE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690055 ""}  } { { "wire8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/wire8.tdf" 47 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278690055 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8.tdf 1 1 " "Using design file mux8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8 " "Found entity 1: Mux8" {  } { { "mux8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/mux8.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278690090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278690090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8 StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1 " "Elaborating entity \"Mux8\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\"" {  } { { "IRReg.bdf" "inst1" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/IRReg.bdf" { { 184 752 888 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component " "Elaborating entity \"lpm_mux\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "mux8.tdf" "lpm_mux_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/mux8.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component " "Elaborated megafunction instantiation \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "mux8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/mux8.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component " "Instantiated megafunction \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690188 ""}  } { { "mux8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/mux8.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278690188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kc " "Found entity 1: mux_0kc" {  } { { "db/mux_0kc.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/mux_0kc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278690273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278690273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kc StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component\|mux_0kc:auto_generated " "Elaborating entity \"mux_0kc\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Mux8:inst1\|lpm_mux:lpm_mux_component\|mux_0kc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690274 ""}
{ "Warning" "WSGN_SEARCH_FILE" "zero8.tdf 1 1 " "Using design file zero8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Zero8 " "Found entity 1: Zero8" {  } { { "zero8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero8.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278690312 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278690312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero8 StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4 " "Elaborating entity \"Zero8\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4\"" {  } { { "IRReg.bdf" "inst4" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/IRReg.bdf" { { 240 664 728 288 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4\|lpm_constant:lpm_constant_component " "Elaborating entity \"lpm_constant\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "zero8.tdf" "lpm_constant_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero8.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4\|lpm_constant:lpm_constant_component " "Elaborated megafunction instantiation \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "zero8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero8.tdf" 46 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4\|lpm_constant:lpm_constant_component " "Instantiated megafunction \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|Zero8:inst4\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690330 ""}  } { { "zero8.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/zero8.tdf" 46 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278690330 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ff.tdf 1 1 " "Using design file ff.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FF " "Found entity 1: FF" {  } { { "ff.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/ff.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278690365 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278690365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7 " "Elaborating entity \"FF\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7\"" {  } { { "IRReg.bdf" "inst7" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/IRReg.bdf" { { 184 664 728 232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7\|lpm_constant:lpm_constant_component " "Elaborating entity \"lpm_constant\" for hierarchy \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7\|lpm_constant:lpm_constant_component\"" {  } { { "ff.tdf" "lpm_constant_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/ff.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7\|lpm_constant:lpm_constant_component " "Elaborated megafunction instantiation \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7\|lpm_constant:lpm_constant_component\"" {  } { { "ff.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/ff.tdf" 46 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7\|lpm_constant:lpm_constant_component " "Instantiated megafunction \"StackMachine:inst\|DataRegs:inst1\|IRReg:inst8\|FF:inst7\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 255 " "Parameter \"LPM_CVALUE\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690376 ""}  } { { "ff.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/ff.tdf" 46 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278690376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemDec MemDec:inst25 " "Elaborating entity \"MemDec\" for hierarchy \"MemDec:inst25\"" {  } { { "StackMachine_sim.bdf" "inst25" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.bdf" { { 240 96 248 368 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690381 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode2.tdf 1 1 " "Using design file decode2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decode2 " "Found entity 1: Decode2" {  } { { "decode2.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/decode2.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278690413 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670278690413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode2 MemDec:inst25\|Decode2:inst " "Elaborating entity \"Decode2\" for hierarchy \"MemDec:inst25\|Decode2:inst\"" {  } { { "MemDec.bdf" "inst" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/MemDec.bdf" { { 144 256 384 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component " "Elaborating entity \"lpm_decode\" for hierarchy \"MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component\"" {  } { { "decode2.tdf" "lpm_decode_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/decode2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component " "Elaborated megafunction instantiation \"MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component\"" {  } { { "decode2.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/decode2.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component " "Instantiated megafunction \"MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 4 " "Parameter \"LPM_DECODES\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690431 ""}  } { { "decode2.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/decode2.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278690431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r3f " "Found entity 1: decode_r3f" {  } { { "db/decode_r3f.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/decode_r3f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278690517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278690517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_r3f MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component\|decode_r3f:auto_generated " "Elaborating entity \"decode_r3f\" for hierarchy \"MemDec:inst25\|Decode2:inst\|lpm_decode:lpm_decode_component\|decode_r3f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodeROM CodeROM:inst2 " "Elaborating entity \"CodeROM\" for hierarchy \"CodeROM:inst2\"" {  } { { "StackMachine_sim.bdf" "inst2" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.bdf" { { 344 880 1096 488 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CodeROM:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CodeROM:inst2\|altsyncram:altsyncram_component\"" {  } { { "CodeROM.v" "altsyncram_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/CodeROM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CodeROM:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CodeROM:inst2\|altsyncram:altsyncram_component\"" {  } { { "CodeROM.v" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/CodeROM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CodeROM:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"CodeROM:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TestCode.mif " "Parameter \"init_file\" = \"TestCode.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278690832 ""}  } { { "CodeROM.v" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/CodeROM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278690832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m9h1 " "Found entity 1: altsyncram_m9h1" {  } { { "db/altsyncram_m9h1.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/altsyncram_m9h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278690930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278690930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m9h1 CodeROM:inst2\|altsyncram:altsyncram_component\|altsyncram_m9h1:auto_generated " "Elaborating entity \"altsyncram_m9h1\" for hierarchy \"CodeROM:inst2\|altsyncram:altsyncram_component\|altsyncram_m9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataRAM DataRAM:inst8 " "Elaborating entity \"DataRAM\" for hierarchy \"DataRAM:inst8\"" {  } { { "StackMachine_sim.bdf" "inst8" { Schematic "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/StackMachine_sim.bdf" { { 64 904 1120 208 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278690975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataRAM:inst8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataRAM:inst8\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.v" "altsyncram_component" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/DataRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278691027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataRAM:inst8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataRAM:inst8\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.v" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/DataRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278691031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataRAM:inst8\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataRAM:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278691031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278691031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278691031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278691031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278691031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278691031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278691031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278691031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278691031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278691031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278691031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278691031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278691031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670278691031 ""}  } { { "DataRAM.v" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/DataRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670278691031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_34m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_34m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_34m1 " "Found entity 1: altsyncram_34m1" {  } { { "db/altsyncram_34m1.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/db/altsyncram_34m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670278691120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278691120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_34m1 DataRAM:inst8\|altsyncram:altsyncram_component\|altsyncram_34m1:auto_generated " "Elaborating entity \"altsyncram_34m1\" for hierarchy \"DataRAM:inst8\|altsyncram:altsyncram_component\|altsyncram_34m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278691120 ""}
{ "Warning" "WSMP_SMP_MACHINE_NON_UNIQUE_CODE_WARN" "\|StackMachine_sim\|StackMachine:inst\|busctrll:inst2\|BusState:51\|IDLE \|StackMachine_sim\|StackMachine:inst\|busctrll:inst2\|BusState:51\|HOLD " "State bit assignments are not unique for state \"\|StackMachine_sim\|StackMachine:inst\|busctrll:inst2\|BusState:51\|IDLE\" and state \"\|StackMachine_sim\|StackMachine:inst\|busctrll:inst2\|BusState:51\|HOLD\"" {  } { { "busstate.tdf" "" { Text "D:/OneDrive - The University of Western Ontario/~School/Western/Year 3 - Computer Engineering/ECE 3389A/Final Project/CPU Design Project/S4 - v2 - Dist/busstate.tdf" 8 2 0 } }  } 0 284004 "State bit assignments are not unique for state \"%1!s!\" and state \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278692135 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[15\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[15\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[14\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[14\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[13\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[12\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[11\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[10\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[9\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[8\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[7\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[6\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[5\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[3\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[2\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\] StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Converted the fan-out from the tri-state buffer \"Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"StackMachine:inst\|busctrll:inst2\|Reg16:47\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[14\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[14\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[14\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[13\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[13\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|Pass16:inst2\|lpm_bustri:lpm_bustri_component\|dout\[15\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[15\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|SPReg:inst18\|Pass16:inst2\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[15\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[12\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[12\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[11\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[10\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[9\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[8\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[8\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[7\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[6\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[5\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[4\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[3\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[2\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[1\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[0\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|AddressRegs:inst\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[15\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[15\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[15\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[14\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[14\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[14\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[13\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[13\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[12\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[12\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[11\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[10\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[9\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[8\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[8\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[7\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[6\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[5\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[4\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[3\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[2\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[1\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\] StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[0\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|DataRegs:inst1\|Pass16:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"StackMachine:inst\|ALU:inst4\|Adder8:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_r9g:auto_generated\|result\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[15\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[15\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[14\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[14\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[13\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[12\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[11\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[10\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[9\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[8\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[7\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[6\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[5\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[3\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[2\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\] StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Converted the fan-out from the tri-state buffer \"StackMachine:inst\|ALU:inst4\|Pass16:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"StackMachine:inst\|AddressRegs:inst\|Reg16:FP\|lpm_ff:lpm_ff_component\|dffs\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 44 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1670278692668 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1670278692668 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670278693264 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670278694670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670278695382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670278695382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "764 " "Implemented 764 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670278696536 ""} { "Info" "ICUT_CUT_TM_OPINS" "150 " "Implemented 150 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670278696536 ""} { "Info" "ICUT_CUT_TM_LCELLS" "580 " "Implemented 580 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670278696536 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670278696536 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670278696536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670278696668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 17:18:16 2022 " "Processing ended: Mon Dec 05 17:18:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670278696668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670278696668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670278696668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670278696668 ""}
