Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.1.259.1

Mon Sep 23 02:48:11 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab2_lab2_kh.twr lab2_lab2_kh.udb -gui -msgset C:/Users/holli/Desktop/Repositories/lab-2-hmc-e155/fpga/lab2/promote.xml

-----------------------------------------
Design:          lab2_kh
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {u1/hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 67.2727%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 5 Start Points         |           Type           
-------------------------------------------------------------------
u3/s_select_i3/Q                        |          No required time
u3/s_select_i2/Q                        |          No required time
u3/s_select_i0/Q                        |          No required time
u3/s_select_i1/Q                        |          No required time
u1/display_select_i1/PADDO              |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         5
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 4 End Points          |           Type           
-------------------------------------------------------------------
u3/s_select_i2/D                        |           No arrival time
u3/s_select_i3/D                        |           No arrival time
u3/s_select_i1/D                        |           No arrival time
u3/s_select_i0/D                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         4
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
s1[0]                                   |                     input
s1[1]                                   |                     input
s1[2]                                   |                     input
s1[3]                                   |                     input
reset                                   |                     input
seg[0]                                  |                    output
seg[1]                                  |                    output
seg[2]                                  |                    output
seg[3]                                  |                    output
seg[4]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {u1/hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
u1/hf_osc/CLKHF (MPW)                   |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
u1/counter_10__i25/D                     |   28.543 ns 
u1/counter_10__i24/D                     |   28.820 ns 
u1/counter_10__i23/D                     |   29.652 ns 
u1/counter_10__i22/D                     |   29.929 ns 
{u1/counter_10__i24/SR   u1/counter_10__i25/SR}              
                                         |   29.995 ns 
u1/counter_10__i21/D                     |   30.206 ns 
u1/switch_c/D                            |   30.418 ns 
u1/counter_10__i20/D                     |   30.483 ns 
u1/counter_10__i19/D                     |   30.760 ns 
u1/counter_10__i18/D                     |   31.037 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u1/counter_10__i1/Q  (SLICE_R9C5A)
Path End         : u1/counter_10__i25/D  (SLICE_R9C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 26
Delay Ratio      : 33.6% (route), 66.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.542 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
u1/int_osc                                                   NET DELAY               5.499                  5.499  18      
u1/counter_10__i1/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1/counter_10__i1/CK->u1/counter_10__i1/Q
                                          SLICE_R9C5A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
u1/n25                                                       NET DELAY               2.022                  8.909  1       
u1/counter_10_add_4_1/C1->u1/counter_10_add_4_1/CO1
                                          SLICE_R9C5A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
u1/n216                                                      NET DELAY               0.000                  9.252  2       
u1/counter_10_add_4_3/CI0->u1/counter_10_add_4_3/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
u1/n673                                                      NET DELAY               0.000                  9.529  2       
u1/counter_10_add_4_3/CI1->u1/counter_10_add_4_3/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
u1/n218                                                      NET DELAY               0.000                  9.806  2       
u1/counter_10_add_4_5/CI0->u1/counter_10_add_4_5/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
u1/n676                                                      NET DELAY               0.000                 10.083  2       
u1/counter_10_add_4_5/CI1->u1/counter_10_add_4_5/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
u1/n220                                                      NET DELAY               0.000                 10.360  2       
u1/counter_10_add_4_7/CI0->u1/counter_10_add_4_7/CO0
                                          SLICE_R9C5D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
u1/n679                                                      NET DELAY               0.000                 10.637  2       
u1/counter_10_add_4_7/CI1->u1/counter_10_add_4_7/CO1
                                          SLICE_R9C5D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
u1/n222                                                      NET DELAY               0.555                 11.469  2       
u1/counter_10_add_4_9/CI0->u1/counter_10_add_4_9/CO0
                                          SLICE_R9C6A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
u1/n682                                                      NET DELAY               0.000                 11.746  2       
u1/counter_10_add_4_9/CI1->u1/counter_10_add_4_9/CO1
                                          SLICE_R9C6A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
u1/n224                                                      NET DELAY               0.000                 12.023  2       
u1/counter_10_add_4_11/CI0->u1/counter_10_add_4_11/CO0
                                          SLICE_R9C6B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
u1/n685                                                      NET DELAY               0.000                 12.300  2       
u1/counter_10_add_4_11/CI1->u1/counter_10_add_4_11/CO1
                                          SLICE_R9C6B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
u1/n226                                                      NET DELAY               0.000                 12.577  2       
u1/counter_10_add_4_13/CI0->u1/counter_10_add_4_13/CO0
                                          SLICE_R9C6C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
u1/n688                                                      NET DELAY               0.000                 12.854  2       
u1/counter_10_add_4_13/CI1->u1/counter_10_add_4_13/CO1
                                          SLICE_R9C6C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
u1/n228                                                      NET DELAY               0.000                 13.131  2       
u1/counter_10_add_4_15/CI0->u1/counter_10_add_4_15/CO0
                                          SLICE_R9C6D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
u1/n691                                                      NET DELAY               0.000                 13.408  2       
u1/counter_10_add_4_15/CI1->u1/counter_10_add_4_15/CO1
                                          SLICE_R9C6D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
u1/n230                                                      NET DELAY               0.555                 14.240  2       
u1/counter_10_add_4_17/CI0->u1/counter_10_add_4_17/CO0
                                          SLICE_R9C7A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
u1/n694                                                      NET DELAY               0.000                 14.517  2       
u1/counter_10_add_4_17/CI1->u1/counter_10_add_4_17/CO1
                                          SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
u1/n232                                                      NET DELAY               0.000                 14.794  2       
u1/counter_10_add_4_19/CI0->u1/counter_10_add_4_19/CO0
                                          SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
u1/n697                                                      NET DELAY               0.000                 15.071  2       
u1/counter_10_add_4_19/CI1->u1/counter_10_add_4_19/CO1
                                          SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
u1/n234                                                      NET DELAY               0.000                 15.348  2       
u1/counter_10_add_4_21/CI0->u1/counter_10_add_4_21/CO0
                                          SLICE_R9C7C        CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
u1/n700                                                      NET DELAY               0.000                 15.625  2       
u1/counter_10_add_4_21/CI1->u1/counter_10_add_4_21/CO1
                                          SLICE_R9C7C        CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
u1/n236                                                      NET DELAY               0.000                 15.902  2       
u1/counter_10_add_4_23/CI0->u1/counter_10_add_4_23/CO0
                                          SLICE_R9C7D        CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
u1/n703                                                      NET DELAY               0.000                 16.179  2       
u1/counter_10_add_4_23/CI1->u1/counter_10_add_4_23/CO1
                                          SLICE_R9C7D        CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
u1/n238                                                      NET DELAY               0.555                 17.011  2       
u1/counter_10_add_4_25/CI0->u1/counter_10_add_4_25/CO0
                                          SLICE_R9C8A        CIN0_TO_COUT0_DELAY     0.277                 17.288  2       
u1/n706                                                      NET DELAY               0.661                 17.949  2       
u1/counter_10_add_4_25/D1->u1/counter_10_add_4_25/S1
                                          SLICE_R9C8A        D1_TO_F1_DELAY          0.476                 18.425  1       
u1/n105[24]                                                  NET DELAY               0.000                 18.425  1       
u1/counter_10__i25/D                                         ENDPOINT                0.000                 18.425  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  18      
u1/int_osc                                                   NET DELAY               5.499                 47.165  18      
{u1/counter_10__i24/CK   u1/counter_10__i25/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(18.424)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       28.542  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i1/Q  (SLICE_R9C5A)
Path End         : u1/counter_10__i24/D  (SLICE_R9C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 25
Delay Ratio      : 34.4% (route), 65.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 28.819 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
u1/int_osc                                                   NET DELAY               5.499                  5.499  18      
u1/counter_10__i1/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1/counter_10__i1/CK->u1/counter_10__i1/Q
                                          SLICE_R9C5A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
u1/n25                                                       NET DELAY               2.022                  8.909  1       
u1/counter_10_add_4_1/C1->u1/counter_10_add_4_1/CO1
                                          SLICE_R9C5A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
u1/n216                                                      NET DELAY               0.000                  9.252  2       
u1/counter_10_add_4_3/CI0->u1/counter_10_add_4_3/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
u1/n673                                                      NET DELAY               0.000                  9.529  2       
u1/counter_10_add_4_3/CI1->u1/counter_10_add_4_3/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
u1/n218                                                      NET DELAY               0.000                  9.806  2       
u1/counter_10_add_4_5/CI0->u1/counter_10_add_4_5/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
u1/n676                                                      NET DELAY               0.000                 10.083  2       
u1/counter_10_add_4_5/CI1->u1/counter_10_add_4_5/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
u1/n220                                                      NET DELAY               0.000                 10.360  2       
u1/counter_10_add_4_7/CI0->u1/counter_10_add_4_7/CO0
                                          SLICE_R9C5D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
u1/n679                                                      NET DELAY               0.000                 10.637  2       
u1/counter_10_add_4_7/CI1->u1/counter_10_add_4_7/CO1
                                          SLICE_R9C5D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
u1/n222                                                      NET DELAY               0.555                 11.469  2       
u1/counter_10_add_4_9/CI0->u1/counter_10_add_4_9/CO0
                                          SLICE_R9C6A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
u1/n682                                                      NET DELAY               0.000                 11.746  2       
u1/counter_10_add_4_9/CI1->u1/counter_10_add_4_9/CO1
                                          SLICE_R9C6A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
u1/n224                                                      NET DELAY               0.000                 12.023  2       
u1/counter_10_add_4_11/CI0->u1/counter_10_add_4_11/CO0
                                          SLICE_R9C6B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
u1/n685                                                      NET DELAY               0.000                 12.300  2       
u1/counter_10_add_4_11/CI1->u1/counter_10_add_4_11/CO1
                                          SLICE_R9C6B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
u1/n226                                                      NET DELAY               0.000                 12.577  2       
u1/counter_10_add_4_13/CI0->u1/counter_10_add_4_13/CO0
                                          SLICE_R9C6C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
u1/n688                                                      NET DELAY               0.000                 12.854  2       
u1/counter_10_add_4_13/CI1->u1/counter_10_add_4_13/CO1
                                          SLICE_R9C6C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
u1/n228                                                      NET DELAY               0.000                 13.131  2       
u1/counter_10_add_4_15/CI0->u1/counter_10_add_4_15/CO0
                                          SLICE_R9C6D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
u1/n691                                                      NET DELAY               0.000                 13.408  2       
u1/counter_10_add_4_15/CI1->u1/counter_10_add_4_15/CO1
                                          SLICE_R9C6D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
u1/n230                                                      NET DELAY               0.555                 14.240  2       
u1/counter_10_add_4_17/CI0->u1/counter_10_add_4_17/CO0
                                          SLICE_R9C7A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
u1/n694                                                      NET DELAY               0.000                 14.517  2       
u1/counter_10_add_4_17/CI1->u1/counter_10_add_4_17/CO1
                                          SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
u1/n232                                                      NET DELAY               0.000                 14.794  2       
u1/counter_10_add_4_19/CI0->u1/counter_10_add_4_19/CO0
                                          SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
u1/n697                                                      NET DELAY               0.000                 15.071  2       
u1/counter_10_add_4_19/CI1->u1/counter_10_add_4_19/CO1
                                          SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
u1/n234                                                      NET DELAY               0.000                 15.348  2       
u1/counter_10_add_4_21/CI0->u1/counter_10_add_4_21/CO0
                                          SLICE_R9C7C        CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
u1/n700                                                      NET DELAY               0.000                 15.625  2       
u1/counter_10_add_4_21/CI1->u1/counter_10_add_4_21/CO1
                                          SLICE_R9C7C        CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
u1/n236                                                      NET DELAY               0.000                 15.902  2       
u1/counter_10_add_4_23/CI0->u1/counter_10_add_4_23/CO0
                                          SLICE_R9C7D        CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
u1/n703                                                      NET DELAY               0.000                 16.179  2       
u1/counter_10_add_4_23/CI1->u1/counter_10_add_4_23/CO1
                                          SLICE_R9C7D        CIN1_TO_COUT1_DELAY     0.277                 16.456  2       
u1/n238                                                      NET DELAY               1.216                 17.672  2       
u1/counter_10_add_4_25/D0->u1/counter_10_add_4_25/S0
                                          SLICE_R9C8A        D0_TO_F0_DELAY          0.476                 18.148  1       
u1/n105[23]                                                  NET DELAY               0.000                 18.148  1       
u1/counter_10__i24/D                                         ENDPOINT                0.000                 18.148  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  18      
u1/int_osc                                                   NET DELAY               5.499                 47.165  18      
{u1/counter_10__i24/CK   u1/counter_10__i25/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(18.147)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       28.819  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i1/Q  (SLICE_R9C5A)
Path End         : u1/counter_10__i23/D  (SLICE_R9C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 24
Delay Ratio      : 32.1% (route), 67.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.651 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
u1/int_osc                                                   NET DELAY               5.499                  5.499  18      
u1/counter_10__i1/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1/counter_10__i1/CK->u1/counter_10__i1/Q
                                          SLICE_R9C5A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
u1/n25                                                       NET DELAY               2.022                  8.909  1       
u1/counter_10_add_4_1/C1->u1/counter_10_add_4_1/CO1
                                          SLICE_R9C5A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
u1/n216                                                      NET DELAY               0.000                  9.252  2       
u1/counter_10_add_4_3/CI0->u1/counter_10_add_4_3/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
u1/n673                                                      NET DELAY               0.000                  9.529  2       
u1/counter_10_add_4_3/CI1->u1/counter_10_add_4_3/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
u1/n218                                                      NET DELAY               0.000                  9.806  2       
u1/counter_10_add_4_5/CI0->u1/counter_10_add_4_5/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
u1/n676                                                      NET DELAY               0.000                 10.083  2       
u1/counter_10_add_4_5/CI1->u1/counter_10_add_4_5/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
u1/n220                                                      NET DELAY               0.000                 10.360  2       
u1/counter_10_add_4_7/CI0->u1/counter_10_add_4_7/CO0
                                          SLICE_R9C5D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
u1/n679                                                      NET DELAY               0.000                 10.637  2       
u1/counter_10_add_4_7/CI1->u1/counter_10_add_4_7/CO1
                                          SLICE_R9C5D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
u1/n222                                                      NET DELAY               0.555                 11.469  2       
u1/counter_10_add_4_9/CI0->u1/counter_10_add_4_9/CO0
                                          SLICE_R9C6A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
u1/n682                                                      NET DELAY               0.000                 11.746  2       
u1/counter_10_add_4_9/CI1->u1/counter_10_add_4_9/CO1
                                          SLICE_R9C6A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
u1/n224                                                      NET DELAY               0.000                 12.023  2       
u1/counter_10_add_4_11/CI0->u1/counter_10_add_4_11/CO0
                                          SLICE_R9C6B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
u1/n685                                                      NET DELAY               0.000                 12.300  2       
u1/counter_10_add_4_11/CI1->u1/counter_10_add_4_11/CO1
                                          SLICE_R9C6B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
u1/n226                                                      NET DELAY               0.000                 12.577  2       
u1/counter_10_add_4_13/CI0->u1/counter_10_add_4_13/CO0
                                          SLICE_R9C6C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
u1/n688                                                      NET DELAY               0.000                 12.854  2       
u1/counter_10_add_4_13/CI1->u1/counter_10_add_4_13/CO1
                                          SLICE_R9C6C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
u1/n228                                                      NET DELAY               0.000                 13.131  2       
u1/counter_10_add_4_15/CI0->u1/counter_10_add_4_15/CO0
                                          SLICE_R9C6D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
u1/n691                                                      NET DELAY               0.000                 13.408  2       
u1/counter_10_add_4_15/CI1->u1/counter_10_add_4_15/CO1
                                          SLICE_R9C6D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
u1/n230                                                      NET DELAY               0.555                 14.240  2       
u1/counter_10_add_4_17/CI0->u1/counter_10_add_4_17/CO0
                                          SLICE_R9C7A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
u1/n694                                                      NET DELAY               0.000                 14.517  2       
u1/counter_10_add_4_17/CI1->u1/counter_10_add_4_17/CO1
                                          SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
u1/n232                                                      NET DELAY               0.000                 14.794  2       
u1/counter_10_add_4_19/CI0->u1/counter_10_add_4_19/CO0
                                          SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
u1/n697                                                      NET DELAY               0.000                 15.071  2       
u1/counter_10_add_4_19/CI1->u1/counter_10_add_4_19/CO1
                                          SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
u1/n234                                                      NET DELAY               0.000                 15.348  2       
u1/counter_10_add_4_21/CI0->u1/counter_10_add_4_21/CO0
                                          SLICE_R9C7C        CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
u1/n700                                                      NET DELAY               0.000                 15.625  2       
u1/counter_10_add_4_21/CI1->u1/counter_10_add_4_21/CO1
                                          SLICE_R9C7C        CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
u1/n236                                                      NET DELAY               0.000                 15.902  2       
u1/counter_10_add_4_23/CI0->u1/counter_10_add_4_23/CO0
                                          SLICE_R9C7D        CIN0_TO_COUT0_DELAY     0.277                 16.179  2       
u1/n703                                                      NET DELAY               0.661                 16.840  2       
u1/counter_10_add_4_23/D1->u1/counter_10_add_4_23/S1
                                          SLICE_R9C7D        D1_TO_F1_DELAY          0.476                 17.316  1       
u1/n105[22]                                                  NET DELAY               0.000                 17.316  1       
u1/counter_10__i23/D                                         ENDPOINT                0.000                 17.316  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  18      
u1/int_osc                                                   NET DELAY               5.499                 47.165  18      
{u1/counter_10__i22/CK   u1/counter_10__i23/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(17.315)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       29.651  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i1/Q  (SLICE_R9C5A)
Path End         : u1/counter_10__i22/D  (SLICE_R9C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 23
Delay Ratio      : 32.9% (route), 67.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.928 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
u1/int_osc                                                   NET DELAY               5.499                  5.499  18      
u1/counter_10__i1/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1/counter_10__i1/CK->u1/counter_10__i1/Q
                                          SLICE_R9C5A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
u1/n25                                                       NET DELAY               2.022                  8.909  1       
u1/counter_10_add_4_1/C1->u1/counter_10_add_4_1/CO1
                                          SLICE_R9C5A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
u1/n216                                                      NET DELAY               0.000                  9.252  2       
u1/counter_10_add_4_3/CI0->u1/counter_10_add_4_3/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
u1/n673                                                      NET DELAY               0.000                  9.529  2       
u1/counter_10_add_4_3/CI1->u1/counter_10_add_4_3/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
u1/n218                                                      NET DELAY               0.000                  9.806  2       
u1/counter_10_add_4_5/CI0->u1/counter_10_add_4_5/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
u1/n676                                                      NET DELAY               0.000                 10.083  2       
u1/counter_10_add_4_5/CI1->u1/counter_10_add_4_5/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
u1/n220                                                      NET DELAY               0.000                 10.360  2       
u1/counter_10_add_4_7/CI0->u1/counter_10_add_4_7/CO0
                                          SLICE_R9C5D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
u1/n679                                                      NET DELAY               0.000                 10.637  2       
u1/counter_10_add_4_7/CI1->u1/counter_10_add_4_7/CO1
                                          SLICE_R9C5D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
u1/n222                                                      NET DELAY               0.555                 11.469  2       
u1/counter_10_add_4_9/CI0->u1/counter_10_add_4_9/CO0
                                          SLICE_R9C6A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
u1/n682                                                      NET DELAY               0.000                 11.746  2       
u1/counter_10_add_4_9/CI1->u1/counter_10_add_4_9/CO1
                                          SLICE_R9C6A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
u1/n224                                                      NET DELAY               0.000                 12.023  2       
u1/counter_10_add_4_11/CI0->u1/counter_10_add_4_11/CO0
                                          SLICE_R9C6B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
u1/n685                                                      NET DELAY               0.000                 12.300  2       
u1/counter_10_add_4_11/CI1->u1/counter_10_add_4_11/CO1
                                          SLICE_R9C6B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
u1/n226                                                      NET DELAY               0.000                 12.577  2       
u1/counter_10_add_4_13/CI0->u1/counter_10_add_4_13/CO0
                                          SLICE_R9C6C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
u1/n688                                                      NET DELAY               0.000                 12.854  2       
u1/counter_10_add_4_13/CI1->u1/counter_10_add_4_13/CO1
                                          SLICE_R9C6C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
u1/n228                                                      NET DELAY               0.000                 13.131  2       
u1/counter_10_add_4_15/CI0->u1/counter_10_add_4_15/CO0
                                          SLICE_R9C6D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
u1/n691                                                      NET DELAY               0.000                 13.408  2       
u1/counter_10_add_4_15/CI1->u1/counter_10_add_4_15/CO1
                                          SLICE_R9C6D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
u1/n230                                                      NET DELAY               0.555                 14.240  2       
u1/counter_10_add_4_17/CI0->u1/counter_10_add_4_17/CO0
                                          SLICE_R9C7A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
u1/n694                                                      NET DELAY               0.000                 14.517  2       
u1/counter_10_add_4_17/CI1->u1/counter_10_add_4_17/CO1
                                          SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
u1/n232                                                      NET DELAY               0.000                 14.794  2       
u1/counter_10_add_4_19/CI0->u1/counter_10_add_4_19/CO0
                                          SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
u1/n697                                                      NET DELAY               0.000                 15.071  2       
u1/counter_10_add_4_19/CI1->u1/counter_10_add_4_19/CO1
                                          SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
u1/n234                                                      NET DELAY               0.000                 15.348  2       
u1/counter_10_add_4_21/CI0->u1/counter_10_add_4_21/CO0
                                          SLICE_R9C7C        CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
u1/n700                                                      NET DELAY               0.000                 15.625  2       
u1/counter_10_add_4_21/CI1->u1/counter_10_add_4_21/CO1
                                          SLICE_R9C7C        CIN1_TO_COUT1_DELAY     0.277                 15.902  2       
u1/n236                                                      NET DELAY               0.661                 16.563  2       
u1/counter_10_add_4_23/D0->u1/counter_10_add_4_23/S0
                                          SLICE_R9C7D        D0_TO_F0_DELAY          0.476                 17.039  1       
u1/n105[21]                                                  NET DELAY               0.000                 17.039  1       
u1/counter_10__i22/D                                         ENDPOINT                0.000                 17.039  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  18      
u1/int_osc                                                   NET DELAY               5.499                 47.165  18      
{u1/counter_10__i22/CK   u1/counter_10__i23/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(17.038)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       29.928  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i6/Q  (SLICE_R9C5D)
Path End         : {u1/counter_10__i24/SR   u1/counter_10__i25/SR}  (SLICE_R9C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 7
Delay Ratio      : 62.2% (route), 37.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.994 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  18      
u1/int_osc                                                   NET DELAY           5.499                  5.499  18      
{u1/counter_10__i6/CK   u1/counter_10__i7/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u1/counter_10__i6/CK->u1/counter_10__i6/Q
                                          SLICE_R9C5D        CLK_TO_Q0_DELAY     1.388                  6.887  2       
u1/counter[5]                                                NET DELAY           2.075                  8.962  2       
u1/i3_3_lut/C->u1/i3_3_lut/Z              SLICE_R10C6A       B0_TO_F0_DELAY      0.476                  9.438  1       
u1/n8                                                        NET DELAY           0.304                  9.742  1       
u1/i1_4_lut_adj_2/C->u1/i1_4_lut_adj_2/Z  SLICE_R10C6A       C1_TO_F1_DELAY      0.476                 10.218  1       
u1/n4_adj_45                                                 NET DELAY           0.304                 10.522  1       
u1/i1_4_lut_adj_3/D->u1/i1_4_lut_adj_3/Z  SLICE_R10C6B       C0_TO_F0_DELAY      0.476                 10.998  1       
u1/n4_adj_46                                                 NET DELAY           0.304                 11.302  1       
u1/i1_4_lut_adj_4/D->u1/i1_4_lut_adj_4/Z  SLICE_R10C6B       C1_TO_F1_DELAY      0.476                 11.778  1       
u1/n4                                                        NET DELAY           0.304                 12.082  1       
u1/i1_4_lut/D->u1/i1_4_lut/Z              SLICE_R10C6C       C0_TO_F0_DELAY      0.476                 12.558  1       
u1/n9                                                        NET DELAY           0.304                 12.862  1       
u1/i7_4_lut/A->u1/i7_4_lut/Z              SLICE_R10C6C       C1_TO_F1_DELAY      0.449                 13.311  14      
u1/n32                                                       NET DELAY           3.331                 16.642  14      
{u1/counter_10__i24/SR   u1/counter_10__i25/SR}
                                                             ENDPOINT            0.000                 16.642  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  18      
u1/int_osc                                                   NET DELAY           5.499                 47.165  18      
{u1/counter_10__i24/CK   u1/counter_10__i25/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.529)                 46.636  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.636  
Arrival Time                                                                                        -(16.641)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   29.994  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i1/Q  (SLICE_R9C5A)
Path End         : u1/counter_10__i21/D  (SLICE_R9C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 22
Delay Ratio      : 33.7% (route), 66.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.205 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
u1/int_osc                                                   NET DELAY               5.499                  5.499  18      
u1/counter_10__i1/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1/counter_10__i1/CK->u1/counter_10__i1/Q
                                          SLICE_R9C5A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
u1/n25                                                       NET DELAY               2.022                  8.909  1       
u1/counter_10_add_4_1/C1->u1/counter_10_add_4_1/CO1
                                          SLICE_R9C5A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
u1/n216                                                      NET DELAY               0.000                  9.252  2       
u1/counter_10_add_4_3/CI0->u1/counter_10_add_4_3/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
u1/n673                                                      NET DELAY               0.000                  9.529  2       
u1/counter_10_add_4_3/CI1->u1/counter_10_add_4_3/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
u1/n218                                                      NET DELAY               0.000                  9.806  2       
u1/counter_10_add_4_5/CI0->u1/counter_10_add_4_5/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
u1/n676                                                      NET DELAY               0.000                 10.083  2       
u1/counter_10_add_4_5/CI1->u1/counter_10_add_4_5/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
u1/n220                                                      NET DELAY               0.000                 10.360  2       
u1/counter_10_add_4_7/CI0->u1/counter_10_add_4_7/CO0
                                          SLICE_R9C5D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
u1/n679                                                      NET DELAY               0.000                 10.637  2       
u1/counter_10_add_4_7/CI1->u1/counter_10_add_4_7/CO1
                                          SLICE_R9C5D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
u1/n222                                                      NET DELAY               0.555                 11.469  2       
u1/counter_10_add_4_9/CI0->u1/counter_10_add_4_9/CO0
                                          SLICE_R9C6A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
u1/n682                                                      NET DELAY               0.000                 11.746  2       
u1/counter_10_add_4_9/CI1->u1/counter_10_add_4_9/CO1
                                          SLICE_R9C6A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
u1/n224                                                      NET DELAY               0.000                 12.023  2       
u1/counter_10_add_4_11/CI0->u1/counter_10_add_4_11/CO0
                                          SLICE_R9C6B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
u1/n685                                                      NET DELAY               0.000                 12.300  2       
u1/counter_10_add_4_11/CI1->u1/counter_10_add_4_11/CO1
                                          SLICE_R9C6B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
u1/n226                                                      NET DELAY               0.000                 12.577  2       
u1/counter_10_add_4_13/CI0->u1/counter_10_add_4_13/CO0
                                          SLICE_R9C6C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
u1/n688                                                      NET DELAY               0.000                 12.854  2       
u1/counter_10_add_4_13/CI1->u1/counter_10_add_4_13/CO1
                                          SLICE_R9C6C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
u1/n228                                                      NET DELAY               0.000                 13.131  2       
u1/counter_10_add_4_15/CI0->u1/counter_10_add_4_15/CO0
                                          SLICE_R9C6D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
u1/n691                                                      NET DELAY               0.000                 13.408  2       
u1/counter_10_add_4_15/CI1->u1/counter_10_add_4_15/CO1
                                          SLICE_R9C6D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
u1/n230                                                      NET DELAY               0.555                 14.240  2       
u1/counter_10_add_4_17/CI0->u1/counter_10_add_4_17/CO0
                                          SLICE_R9C7A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
u1/n694                                                      NET DELAY               0.000                 14.517  2       
u1/counter_10_add_4_17/CI1->u1/counter_10_add_4_17/CO1
                                          SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
u1/n232                                                      NET DELAY               0.000                 14.794  2       
u1/counter_10_add_4_19/CI0->u1/counter_10_add_4_19/CO0
                                          SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
u1/n697                                                      NET DELAY               0.000                 15.071  2       
u1/counter_10_add_4_19/CI1->u1/counter_10_add_4_19/CO1
                                          SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
u1/n234                                                      NET DELAY               0.000                 15.348  2       
u1/counter_10_add_4_21/CI0->u1/counter_10_add_4_21/CO0
                                          SLICE_R9C7C        CIN0_TO_COUT0_DELAY     0.277                 15.625  2       
u1/n700                                                      NET DELAY               0.661                 16.286  2       
u1/counter_10_add_4_21/D1->u1/counter_10_add_4_21/S1
                                          SLICE_R9C7C        D1_TO_F1_DELAY          0.476                 16.762  1       
u1/n105[20]                                                  NET DELAY               0.000                 16.762  1       
u1/counter_10__i21/D                                         ENDPOINT                0.000                 16.762  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  18      
u1/int_osc                                                   NET DELAY               5.499                 47.165  18      
{u1/counter_10__i20/CK   u1/counter_10__i21/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(16.761)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       30.205  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i6/Q  (SLICE_R9C5D)
Path End         : u1/switch_c/D  (SLICE_R10C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 8
Delay Ratio      : 57.5% (route), 42.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.417 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  18      
u1/int_osc                                                   NET DELAY           5.499                  5.499  18      
{u1/counter_10__i6/CK   u1/counter_10__i7/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
u1/counter_10__i6/CK->u1/counter_10__i6/Q
                                          SLICE_R9C5D        CLK_TO_Q0_DELAY     1.388                  6.887  2       
u1/counter[5]                                                NET DELAY           2.075                  8.962  2       
u1/i3_3_lut/C->u1/i3_3_lut/Z              SLICE_R10C6A       B0_TO_F0_DELAY      0.476                  9.438  1       
u1/n8                                                        NET DELAY           0.304                  9.742  1       
u1/i1_4_lut_adj_2/C->u1/i1_4_lut_adj_2/Z  SLICE_R10C6A       C1_TO_F1_DELAY      0.476                 10.218  1       
u1/n4_adj_45                                                 NET DELAY           0.304                 10.522  1       
u1/i1_4_lut_adj_3/D->u1/i1_4_lut_adj_3/Z  SLICE_R10C6B       C0_TO_F0_DELAY      0.476                 10.998  1       
u1/n4_adj_46                                                 NET DELAY           0.304                 11.302  1       
u1/i1_4_lut_adj_4/D->u1/i1_4_lut_adj_4/Z  SLICE_R10C6B       C1_TO_F1_DELAY      0.476                 11.778  1       
u1/n4                                                        NET DELAY           0.304                 12.082  1       
u1/i1_4_lut/D->u1/i1_4_lut/Z              SLICE_R10C6C       C0_TO_F0_DELAY      0.476                 12.558  1       
u1/n9                                                        NET DELAY           0.304                 12.862  1       
u1/i7_4_lut/A->u1/i7_4_lut/Z              SLICE_R10C6C       C1_TO_F1_DELAY      0.449                 13.311  14      
u1/n32                                                       NET DELAY           2.763                 16.074  14      
u1/i13_4_lut_3_lut/C->u1/i13_4_lut_3_lut/Z
                                          SLICE_R10C5D       D0_TO_F0_DELAY      0.476                 16.550  1       
u1/n327                                                      NET DELAY           0.000                 16.550  1       
u1/switch_c/D                                                ENDPOINT            0.000                 16.550  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  18      
u1/int_osc                                                   NET DELAY           5.499                 47.165  18      
{u1/switch_c/CK   u1/display_select_i2/CK}
                                                             CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(16.549)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   30.417  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i1/Q  (SLICE_R9C5A)
Path End         : u1/counter_10__i20/D  (SLICE_R9C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 21
Delay Ratio      : 34.5% (route), 65.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.482 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
u1/int_osc                                                   NET DELAY               5.499                  5.499  18      
u1/counter_10__i1/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1/counter_10__i1/CK->u1/counter_10__i1/Q
                                          SLICE_R9C5A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
u1/n25                                                       NET DELAY               2.022                  8.909  1       
u1/counter_10_add_4_1/C1->u1/counter_10_add_4_1/CO1
                                          SLICE_R9C5A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
u1/n216                                                      NET DELAY               0.000                  9.252  2       
u1/counter_10_add_4_3/CI0->u1/counter_10_add_4_3/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
u1/n673                                                      NET DELAY               0.000                  9.529  2       
u1/counter_10_add_4_3/CI1->u1/counter_10_add_4_3/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
u1/n218                                                      NET DELAY               0.000                  9.806  2       
u1/counter_10_add_4_5/CI0->u1/counter_10_add_4_5/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
u1/n676                                                      NET DELAY               0.000                 10.083  2       
u1/counter_10_add_4_5/CI1->u1/counter_10_add_4_5/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
u1/n220                                                      NET DELAY               0.000                 10.360  2       
u1/counter_10_add_4_7/CI0->u1/counter_10_add_4_7/CO0
                                          SLICE_R9C5D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
u1/n679                                                      NET DELAY               0.000                 10.637  2       
u1/counter_10_add_4_7/CI1->u1/counter_10_add_4_7/CO1
                                          SLICE_R9C5D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
u1/n222                                                      NET DELAY               0.555                 11.469  2       
u1/counter_10_add_4_9/CI0->u1/counter_10_add_4_9/CO0
                                          SLICE_R9C6A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
u1/n682                                                      NET DELAY               0.000                 11.746  2       
u1/counter_10_add_4_9/CI1->u1/counter_10_add_4_9/CO1
                                          SLICE_R9C6A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
u1/n224                                                      NET DELAY               0.000                 12.023  2       
u1/counter_10_add_4_11/CI0->u1/counter_10_add_4_11/CO0
                                          SLICE_R9C6B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
u1/n685                                                      NET DELAY               0.000                 12.300  2       
u1/counter_10_add_4_11/CI1->u1/counter_10_add_4_11/CO1
                                          SLICE_R9C6B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
u1/n226                                                      NET DELAY               0.000                 12.577  2       
u1/counter_10_add_4_13/CI0->u1/counter_10_add_4_13/CO0
                                          SLICE_R9C6C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
u1/n688                                                      NET DELAY               0.000                 12.854  2       
u1/counter_10_add_4_13/CI1->u1/counter_10_add_4_13/CO1
                                          SLICE_R9C6C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
u1/n228                                                      NET DELAY               0.000                 13.131  2       
u1/counter_10_add_4_15/CI0->u1/counter_10_add_4_15/CO0
                                          SLICE_R9C6D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
u1/n691                                                      NET DELAY               0.000                 13.408  2       
u1/counter_10_add_4_15/CI1->u1/counter_10_add_4_15/CO1
                                          SLICE_R9C6D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
u1/n230                                                      NET DELAY               0.555                 14.240  2       
u1/counter_10_add_4_17/CI0->u1/counter_10_add_4_17/CO0
                                          SLICE_R9C7A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
u1/n694                                                      NET DELAY               0.000                 14.517  2       
u1/counter_10_add_4_17/CI1->u1/counter_10_add_4_17/CO1
                                          SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
u1/n232                                                      NET DELAY               0.000                 14.794  2       
u1/counter_10_add_4_19/CI0->u1/counter_10_add_4_19/CO0
                                          SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
u1/n697                                                      NET DELAY               0.000                 15.071  2       
u1/counter_10_add_4_19/CI1->u1/counter_10_add_4_19/CO1
                                          SLICE_R9C7B        CIN1_TO_COUT1_DELAY     0.277                 15.348  2       
u1/n234                                                      NET DELAY               0.661                 16.009  2       
u1/counter_10_add_4_21/D0->u1/counter_10_add_4_21/S0
                                          SLICE_R9C7C        D0_TO_F0_DELAY          0.476                 16.485  1       
u1/n105[19]                                                  NET DELAY               0.000                 16.485  1       
u1/counter_10__i20/D                                         ENDPOINT                0.000                 16.485  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  18      
u1/int_osc                                                   NET DELAY               5.499                 47.165  18      
{u1/counter_10__i20/CK   u1/counter_10__i21/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(16.484)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       30.482  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i1/Q  (SLICE_R9C5A)
Path End         : u1/counter_10__i19/D  (SLICE_R9C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 20
Delay Ratio      : 35.4% (route), 64.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 30.759 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
u1/int_osc                                                   NET DELAY               5.499                  5.499  18      
u1/counter_10__i1/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1/counter_10__i1/CK->u1/counter_10__i1/Q
                                          SLICE_R9C5A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
u1/n25                                                       NET DELAY               2.022                  8.909  1       
u1/counter_10_add_4_1/C1->u1/counter_10_add_4_1/CO1
                                          SLICE_R9C5A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
u1/n216                                                      NET DELAY               0.000                  9.252  2       
u1/counter_10_add_4_3/CI0->u1/counter_10_add_4_3/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
u1/n673                                                      NET DELAY               0.000                  9.529  2       
u1/counter_10_add_4_3/CI1->u1/counter_10_add_4_3/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
u1/n218                                                      NET DELAY               0.000                  9.806  2       
u1/counter_10_add_4_5/CI0->u1/counter_10_add_4_5/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
u1/n676                                                      NET DELAY               0.000                 10.083  2       
u1/counter_10_add_4_5/CI1->u1/counter_10_add_4_5/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
u1/n220                                                      NET DELAY               0.000                 10.360  2       
u1/counter_10_add_4_7/CI0->u1/counter_10_add_4_7/CO0
                                          SLICE_R9C5D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
u1/n679                                                      NET DELAY               0.000                 10.637  2       
u1/counter_10_add_4_7/CI1->u1/counter_10_add_4_7/CO1
                                          SLICE_R9C5D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
u1/n222                                                      NET DELAY               0.555                 11.469  2       
u1/counter_10_add_4_9/CI0->u1/counter_10_add_4_9/CO0
                                          SLICE_R9C6A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
u1/n682                                                      NET DELAY               0.000                 11.746  2       
u1/counter_10_add_4_9/CI1->u1/counter_10_add_4_9/CO1
                                          SLICE_R9C6A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
u1/n224                                                      NET DELAY               0.000                 12.023  2       
u1/counter_10_add_4_11/CI0->u1/counter_10_add_4_11/CO0
                                          SLICE_R9C6B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
u1/n685                                                      NET DELAY               0.000                 12.300  2       
u1/counter_10_add_4_11/CI1->u1/counter_10_add_4_11/CO1
                                          SLICE_R9C6B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
u1/n226                                                      NET DELAY               0.000                 12.577  2       
u1/counter_10_add_4_13/CI0->u1/counter_10_add_4_13/CO0
                                          SLICE_R9C6C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
u1/n688                                                      NET DELAY               0.000                 12.854  2       
u1/counter_10_add_4_13/CI1->u1/counter_10_add_4_13/CO1
                                          SLICE_R9C6C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
u1/n228                                                      NET DELAY               0.000                 13.131  2       
u1/counter_10_add_4_15/CI0->u1/counter_10_add_4_15/CO0
                                          SLICE_R9C6D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
u1/n691                                                      NET DELAY               0.000                 13.408  2       
u1/counter_10_add_4_15/CI1->u1/counter_10_add_4_15/CO1
                                          SLICE_R9C6D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
u1/n230                                                      NET DELAY               0.555                 14.240  2       
u1/counter_10_add_4_17/CI0->u1/counter_10_add_4_17/CO0
                                          SLICE_R9C7A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
u1/n694                                                      NET DELAY               0.000                 14.517  2       
u1/counter_10_add_4_17/CI1->u1/counter_10_add_4_17/CO1
                                          SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
u1/n232                                                      NET DELAY               0.000                 14.794  2       
u1/counter_10_add_4_19/CI0->u1/counter_10_add_4_19/CO0
                                          SLICE_R9C7B        CIN0_TO_COUT0_DELAY     0.277                 15.071  2       
u1/n697                                                      NET DELAY               0.661                 15.732  2       
u1/counter_10_add_4_19/D1->u1/counter_10_add_4_19/S1
                                          SLICE_R9C7B        D1_TO_F1_DELAY          0.476                 16.208  1       
u1/n105[18]                                                  NET DELAY               0.000                 16.208  1       
u1/counter_10__i19/D                                         ENDPOINT                0.000                 16.208  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  18      
u1/int_osc                                                   NET DELAY               5.499                 47.165  18      
{u1/counter_10__i18/CK   u1/counter_10__i19/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(16.207)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       30.759  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i1/Q  (SLICE_R9C5A)
Path End         : u1/counter_10__i18/D  (SLICE_R9C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 19
Delay Ratio      : 36.4% (route), 63.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.036 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  18      
u1/int_osc                                                   NET DELAY               5.499                  5.499  18      
u1/counter_10__i1/CK                                         CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
u1/counter_10__i1/CK->u1/counter_10__i1/Q
                                          SLICE_R9C5A        CLK_TO_Q1_DELAY         1.388                  6.887  1       
u1/n25                                                       NET DELAY               2.022                  8.909  1       
u1/counter_10_add_4_1/C1->u1/counter_10_add_4_1/CO1
                                          SLICE_R9C5A        C1_TO_COUT1_DELAY       0.343                  9.252  2       
u1/n216                                                      NET DELAY               0.000                  9.252  2       
u1/counter_10_add_4_3/CI0->u1/counter_10_add_4_3/CO0
                                          SLICE_R9C5B        CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
u1/n673                                                      NET DELAY               0.000                  9.529  2       
u1/counter_10_add_4_3/CI1->u1/counter_10_add_4_3/CO1
                                          SLICE_R9C5B        CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
u1/n218                                                      NET DELAY               0.000                  9.806  2       
u1/counter_10_add_4_5/CI0->u1/counter_10_add_4_5/CO0
                                          SLICE_R9C5C        CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
u1/n676                                                      NET DELAY               0.000                 10.083  2       
u1/counter_10_add_4_5/CI1->u1/counter_10_add_4_5/CO1
                                          SLICE_R9C5C        CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
u1/n220                                                      NET DELAY               0.000                 10.360  2       
u1/counter_10_add_4_7/CI0->u1/counter_10_add_4_7/CO0
                                          SLICE_R9C5D        CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
u1/n679                                                      NET DELAY               0.000                 10.637  2       
u1/counter_10_add_4_7/CI1->u1/counter_10_add_4_7/CO1
                                          SLICE_R9C5D        CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
u1/n222                                                      NET DELAY               0.555                 11.469  2       
u1/counter_10_add_4_9/CI0->u1/counter_10_add_4_9/CO0
                                          SLICE_R9C6A        CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
u1/n682                                                      NET DELAY               0.000                 11.746  2       
u1/counter_10_add_4_9/CI1->u1/counter_10_add_4_9/CO1
                                          SLICE_R9C6A        CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
u1/n224                                                      NET DELAY               0.000                 12.023  2       
u1/counter_10_add_4_11/CI0->u1/counter_10_add_4_11/CO0
                                          SLICE_R9C6B        CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
u1/n685                                                      NET DELAY               0.000                 12.300  2       
u1/counter_10_add_4_11/CI1->u1/counter_10_add_4_11/CO1
                                          SLICE_R9C6B        CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
u1/n226                                                      NET DELAY               0.000                 12.577  2       
u1/counter_10_add_4_13/CI0->u1/counter_10_add_4_13/CO0
                                          SLICE_R9C6C        CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
u1/n688                                                      NET DELAY               0.000                 12.854  2       
u1/counter_10_add_4_13/CI1->u1/counter_10_add_4_13/CO1
                                          SLICE_R9C6C        CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
u1/n228                                                      NET DELAY               0.000                 13.131  2       
u1/counter_10_add_4_15/CI0->u1/counter_10_add_4_15/CO0
                                          SLICE_R9C6D        CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
u1/n691                                                      NET DELAY               0.000                 13.408  2       
u1/counter_10_add_4_15/CI1->u1/counter_10_add_4_15/CO1
                                          SLICE_R9C6D        CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
u1/n230                                                      NET DELAY               0.555                 14.240  2       
u1/counter_10_add_4_17/CI0->u1/counter_10_add_4_17/CO0
                                          SLICE_R9C7A        CIN0_TO_COUT0_DELAY     0.277                 14.517  2       
u1/n694                                                      NET DELAY               0.000                 14.517  2       
u1/counter_10_add_4_17/CI1->u1/counter_10_add_4_17/CO1
                                          SLICE_R9C7A        CIN1_TO_COUT1_DELAY     0.277                 14.794  2       
u1/n232                                                      NET DELAY               0.661                 15.455  2       
u1/counter_10_add_4_19/D0->u1/counter_10_add_4_19/S0
                                          SLICE_R9C7B        D0_TO_F0_DELAY          0.476                 15.931  1       
u1/n105[17]                                                  NET DELAY               0.000                 15.931  1       
u1/counter_10__i18/D                                         ENDPOINT                0.000                 15.931  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  18      
u1/int_osc                                                   NET DELAY               5.499                 47.165  18      
{u1/counter_10__i18/CK   u1/counter_10__i19/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(15.930)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       31.036  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
u1/display_select_i2/D                   |    1.743 ns 
u1/counter_10__i17/D                     |    1.913 ns 
u1/counter_10__i18/D                     |    1.913 ns 
u1/counter_10__i19/D                     |    1.913 ns 
u1/counter_10__i20/D                     |    1.913 ns 
u1/counter_10__i21/D                     |    1.913 ns 
u1/counter_10__i22/D                     |    1.913 ns 
u1/counter_10__i23/D                     |    1.913 ns 
u1/counter_10__i24/D                     |    1.913 ns 
u1/counter_10__i25/D                     |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u1/switch_c/Q  (SLICE_R10C5D)
Path End         : u1/display_select_i2/D  (SLICE_R10C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/switch_c/CK   u1/display_select_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/switch_c/CK->u1/switch_c/Q             SLICE_R10C5D       CLK_TO_Q0_DELAY  0.779                  3.863  3       
u1/switch                                                    NET DELAY        0.712                  4.575  3       
u1.SLICE_17/D1->u1.SLICE_17/F1            SLICE_R10C5D       D1_TO_F1_DELAY   0.252                  4.827  1       
u1.switch.sig_004.FeedThruLUT                                NET DELAY        0.000                  4.827  1       
u1/display_select_i2/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/switch_c/CK   u1/display_select_i2/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i17/Q  (SLICE_R9C7A)
Path End         : u1/counter_10__i17/D  (SLICE_R9C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i16/CK   u1/counter_10__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_10__i17/CK->u1/counter_10__i17/Q
                                          SLICE_R9C7A        CLK_TO_Q1_DELAY  0.779                  3.863  2       
u1/counter[16]                                               NET DELAY        0.882                  4.745  2       
u1/counter_10_add_4_17/C1->u1/counter_10_add_4_17/S1
                                          SLICE_R9C7A        C1_TO_F1_DELAY   0.252                  4.997  1       
u1/n105[16]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_10__i17/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i16/CK   u1/counter_10__i17/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i18/Q  (SLICE_R9C7B)
Path End         : u1/counter_10__i18/D  (SLICE_R9C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i18/CK   u1/counter_10__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_10__i18/CK->u1/counter_10__i18/Q
                                          SLICE_R9C7B        CLK_TO_Q0_DELAY  0.779                  3.863  2       
u1/counter[17]                                               NET DELAY        0.882                  4.745  2       
u1/counter_10_add_4_19/C0->u1/counter_10_add_4_19/S0
                                          SLICE_R9C7B        C0_TO_F0_DELAY   0.252                  4.997  1       
u1/n105[17]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_10__i18/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i18/CK   u1/counter_10__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i19/Q  (SLICE_R9C7B)
Path End         : u1/counter_10__i19/D  (SLICE_R9C7B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i18/CK   u1/counter_10__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_10__i19/CK->u1/counter_10__i19/Q
                                          SLICE_R9C7B        CLK_TO_Q1_DELAY  0.779                  3.863  2       
u1/counter[18]                                               NET DELAY        0.882                  4.745  2       
u1/counter_10_add_4_19/C1->u1/counter_10_add_4_19/S1
                                          SLICE_R9C7B        C1_TO_F1_DELAY   0.252                  4.997  1       
u1/n105[18]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_10__i19/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i18/CK   u1/counter_10__i19/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i20/Q  (SLICE_R9C7C)
Path End         : u1/counter_10__i20/D  (SLICE_R9C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i20/CK   u1/counter_10__i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_10__i20/CK->u1/counter_10__i20/Q
                                          SLICE_R9C7C        CLK_TO_Q0_DELAY  0.779                  3.863  2       
u1/counter[19]                                               NET DELAY        0.882                  4.745  2       
u1/counter_10_add_4_21/C0->u1/counter_10_add_4_21/S0
                                          SLICE_R9C7C        C0_TO_F0_DELAY   0.252                  4.997  1       
u1/n105[19]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_10__i20/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i20/CK   u1/counter_10__i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i21/Q  (SLICE_R9C7C)
Path End         : u1/counter_10__i21/D  (SLICE_R9C7C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i20/CK   u1/counter_10__i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_10__i21/CK->u1/counter_10__i21/Q
                                          SLICE_R9C7C        CLK_TO_Q1_DELAY  0.779                  3.863  2       
u1/counter[20]                                               NET DELAY        0.882                  4.745  2       
u1/counter_10_add_4_21/C1->u1/counter_10_add_4_21/S1
                                          SLICE_R9C7C        C1_TO_F1_DELAY   0.252                  4.997  1       
u1/n105[20]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_10__i21/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i20/CK   u1/counter_10__i21/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i22/Q  (SLICE_R9C7D)
Path End         : u1/counter_10__i22/D  (SLICE_R9C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i22/CK   u1/counter_10__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_10__i22/CK->u1/counter_10__i22/Q
                                          SLICE_R9C7D        CLK_TO_Q0_DELAY  0.779                  3.863  2       
u1/counter[21]                                               NET DELAY        0.882                  4.745  2       
u1/counter_10_add_4_23/C0->u1/counter_10_add_4_23/S0
                                          SLICE_R9C7D        C0_TO_F0_DELAY   0.252                  4.997  1       
u1/n105[21]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_10__i22/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i22/CK   u1/counter_10__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i23/Q  (SLICE_R9C7D)
Path End         : u1/counter_10__i23/D  (SLICE_R9C7D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i22/CK   u1/counter_10__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_10__i23/CK->u1/counter_10__i23/Q
                                          SLICE_R9C7D        CLK_TO_Q1_DELAY  0.779                  3.863  2       
u1/counter[22]                                               NET DELAY        0.882                  4.745  2       
u1/counter_10_add_4_23/C1->u1/counter_10_add_4_23/S1
                                          SLICE_R9C7D        C1_TO_F1_DELAY   0.252                  4.997  1       
u1/n105[22]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_10__i23/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i22/CK   u1/counter_10__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i24/Q  (SLICE_R9C8A)
Path End         : u1/counter_10__i24/D  (SLICE_R9C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i24/CK   u1/counter_10__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_10__i24/CK->u1/counter_10__i24/Q
                                          SLICE_R9C8A        CLK_TO_Q0_DELAY  0.779                  3.863  2       
u1/counter[23]                                               NET DELAY        0.882                  4.745  2       
u1/counter_10_add_4_25/C0->u1/counter_10_add_4_25/S0
                                          SLICE_R9C8A        C0_TO_F0_DELAY   0.252                  4.997  1       
u1/n105[23]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_10__i24/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i24/CK   u1/counter_10__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u1/counter_10__i25/Q  (SLICE_R9C8A)
Path End         : u1/counter_10__i25/D  (SLICE_R9C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i24/CK   u1/counter_10__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
u1/counter_10__i25/CK->u1/counter_10__i25/Q
                                          SLICE_R9C8A        CLK_TO_Q1_DELAY  0.779                  3.863  2       
u1/counter[24]                                               NET DELAY        0.882                  4.745  2       
u1/counter_10_add_4_25/C1->u1/counter_10_add_4_25/S1
                                          SLICE_R9C8A        C1_TO_F1_DELAY   0.252                  4.997  1       
u1/n105[24]                                                  NET DELAY        0.000                  4.997  1       
u1/counter_10__i25/D                                         ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
u1.hf_osc/CLKHF                           HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
u1/int_osc                                                   NET DELAY        3.084                  3.084  19      
{u1/counter_10__i24/CK   u1/counter_10__i25/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



