$date
	Wed Jul 09 06:37:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_half_adder $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10000
1!
1$
#20000
0$
1#
#30000
0!
1"
1$
#40000
