circuit top_mod :
  module top_mod :
    output tmp118: SInt
    tmp118 <= asSInt(UInt(119))