Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Mon Feb 15 23:30:08 2016
| Host         : MSDN-SPECIAL running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file tdc_front_top_control_sets_placed.rpt
| Design       : tdc_front_top
| Device       : xc7vx485t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    87 |
| Minimum Number of register sites lost to control set restrictions |   240 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1080 |          441 |
| No           | No                    | Yes                    |             114 |           47 |
| No           | Yes                   | No                     |             202 |          115 |
| Yes          | No                    | No                     |             820 |          248 |
| Yes          | No                    | Yes                    |             131 |           30 |
| Yes          | Yes                   | No                     |             125 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                                                                                Enable Signal                                                                                |                                                                              Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count |
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/bscan_inst/UPDATE |                                                                                                                                                                             | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                              |                1 |              1 |
|  sys_clk                        |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                 |                1 |              1 |
|  sys_clk                        |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/O6[0]                                                                                                                                            |                2 |              2 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  sys_clk                        |                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/O6[0]                                                                                                                                            |                2 |              2 |
|  sys_clk                        |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__0 |                1 |              2 |
|  sys_clk                        |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                   |                2 |              2 |
|  sys_clk                        |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1    |                1 |              2 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0 |                2 |              3 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                              |                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/I7[0]                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                      |                1 |              4 |
|  sys_clk                        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/n_0_stat_reg_ld_reg[1]                                                                                                      |                                                                                                                                                                            |                1 |              4 |
|  sys_clk                        |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/SL_IPORT0_O[0]                                                                                                               |                3 |              4 |
|  sys_clk                        |                                                                                                                                                                             | ila_0_inst/inst/n_0_cnt[3]_i_1__3                                                                                                                                          |                1 |              4 |
|  sys_clk                        |                                                                                                                                                                             | ila_0_inst/inst/n_0_cnt[3]_i_1__2                                                                                                                                          |                2 |              4 |
|  sys_clk                        |                                                                                                                                                                             | ila_0_inst/inst/n_0_cnt[3]_i_1__1                                                                                                                                          |                1 |              4 |
|  sys_clk                        |                                                                                                                                                                             | ila_0_inst/inst/n_0_cnt[3]_i_1__0                                                                                                                                          |                1 |              4 |
|  sys_clk                        |                                                                                                                                                                             | ila_0_inst/inst/ila_core_inst/u_ila_regs/clear                                                                                                                             |                1 |              4 |
|  sys_clk                        |                                                                                                                                                                             | ila_0_inst/inst/ila_core_inst/reset[1]                                                                                                                                     |                5 |              5 |
|  sys_clk                        |                                                                                                                                                                             | ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                   |                2 |              6 |
|  sys_clk                        |                                                                                                                                                                             | ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                   |                2 |              6 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                   |                2 |              6 |
|  sys_clk                        |                                                                                                                                                                             | ila_0_inst/inst/n_0_reset_out[5]_i_1                                                                                                                                       |                1 |              6 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/O1[0]                                                                                                                                            |                4 |              7 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_n                                                                                                                                     |                1 |              7 |
|  sys_clk                        |                                                                                                                                                                             | ila_0_inst/inst/ila_core_inst/read_addr_reset                                                                                                                              |                5 |              7 |
|  sys_clk                        |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                    |                2 |              7 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                   |                3 |              8 |
|  sys_clk                        | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O6[0]                                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                   |                2 |              8 |
|  sys_clk                        | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/scnt_ce                                                                                                          | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_reset                                                                                 |                3 |             10 |
|  sys_clk                        | ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_ce                                                                                     | ila_0_inst/inst/ila_core_inst/reset[0]                                                                                                                                     |                6 |             10 |
|  sys_clk                        | ila_0_inst/inst/n_0_captured_samples[9]_i_1                                                                                                                                 |                                                                                                                                                                            |                3 |             10 |
|  sys_clk                        | ila_0_inst/inst/n_0_read_addr[9]_i_1                                                                                                                                        |                                                                                                                                                                            |                3 |             10 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/bscan_inst/E[0]                                                                                                                                                | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                              |                4 |             10 |
|  sys_clk                        | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                  |                4 |             12 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                  |                2 |             12 |
|  sys_clk                        | ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                             |                                                                                                                                                                            |                7 |             16 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/U_ICON/U_CMD/I5[0]                                                                                                                                             | dbg_hub/inst/U_ICON/U_CMD/O6[0]                                                                                                                                            |                3 |             16 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                   |                5 |             16 |
|  sys_clk                        |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                   |                4 |             16 |
|  sys_clk                        | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O6[0]                                                                                                                         |                                                                                                                                                                            |                2 |             16 |
|  sys_clk                        | ila_0_inst/inst/n_0_xsdb_reg[15]_i_1__4                                                                                                                                     |                                                                                                                                                                            |                2 |             16 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]       |                                                                                                                                                                            |                3 |             16 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/ram_rd_en_i |                                                                                                                                                                            |                3 |             16 |
|  sys_clk                        | ila_0_inst/inst/n_0_xsdb_reg[15]_i_1__5                                                                                                                                     |                                                                                                                                                                            |                3 |             16 |
|  sys_clk                        | ila_0_inst/inst/n_0_xsdb_reg[15]_i_1__3                                                                                                                                     |                                                                                                                                                                            |                3 |             16 |
|  sys_clk                        | ila_0_inst/inst/n_0_xsdb_reg[15]_i_1__2                                                                                                                                     |                                                                                                                                                                            |                3 |             16 |
|  sys_clk                        | ila_0_inst/inst/n_0_xsdb_reg[15]_i_1__0                                                                                                                                     |                                                                                                                                                                            |                5 |             16 |
|  sys_clk                        | ila_0_inst/inst/n_0_xsdb_reg[15]_i_1__8                                                                                                                                     |                                                                                                                                                                            |                2 |             16 |
|  sys_clk                        | ila_0_inst/inst/n_0_xsdb_reg[15]_i_1__10                                                                                                                                    |                                                                                                                                                                            |                3 |             16 |
|  sys_clk                        | ila_0_inst/inst/n_0_xsdb_reg[15]_i_1__11                                                                                                                                    |                                                                                                                                                                            |                5 |             16 |
|  sys_clk                        | ila_0_inst/inst/n_0_xsdb_reg[15]_i_1                                                                                                                                        |                                                                                                                                                                            |                3 |             16 |
|  sys_clk                        | ila_0_inst/inst/n_0_xsdb_reg[15]_i_1__12                                                                                                                                    |                                                                                                                                                                            |                3 |             16 |
|  sys_clk                        | ila_0_inst/inst/ila_core_inst/data_out_en                                                                                                                                   |                                                                                                                                                                            |                4 |             16 |
|  sys_clk                        | ila_0_inst/inst/n_0_xsdb_reg[15]_i_1__13                                                                                                                                    |                                                                                                                                                                            |                3 |             16 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                              | dbg_hub/inst/U_ICON/U_CMD/O6[0]                                                                                                                                            |                3 |             16 |
|  sys_clk                        | ila_0_inst/inst/n_0_xsdb_reg[15]_i_1__1                                                                                                                                     |                                                                                                                                                                            |                4 |             16 |
|  sys_clk                        | ila_0_inst/inst/n_0_xsdb_reg[15]_i_1__7                                                                                                                                     |                                                                                                                                                                            |                3 |             16 |
|  sys_clk                        | ila_0_inst/inst/n_0_xsdb_reg[15]_i_1__9                                                                                                                                     |                                                                                                                                                                            |                5 |             16 |
|  sys_clk                        | ila_0_inst/inst/n_0_xsdb_reg[15]_i_1__6                                                                                                                                     |                                                                                                                                                                            |                3 |             16 |
|  sys_clk                        | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O4                                                                                                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |                6 |             17 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                  |                4 |             17 |
|  sys_clk                        | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O3                                                                                                                            | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |                6 |             17 |
|  sys_clk                        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |                5 |             18 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |                3 |             18 |
|  sys_clk                        |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                  |                5 |             18 |
|  dbg_hub/inst/u_bufr/idrck      |                                                                                                                                                                             |                                                                                                                                                                            |                9 |             20 |
|  sys_clk                        | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                          |                                                                                                                                                                            |                3 |             24 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]        |                                                                                                                                                                            |                3 |             24 |
|  sys_clk                        | ila_0_inst/inst/ila_core_inst/mu_config_cs_shift_en[0]                                                                                                                      |                                                                                                                                                                            |               12 |             25 |
|  sys_clk                        | ila_0_inst/inst/ila_core_inst/mu_config_cs_shift_en[2]                                                                                                                      |                                                                                                                                                                            |                8 |             25 |
|  sys_clk                        | n_0_state_cnt[0]_i_1                                                                                                                                                        | sys_rst_IBUF                                                                                                                                                               |                8 |             25 |
|  sys_clk                        | ila_0_inst/inst/ila_core_inst/tc_config_cs_shift_en                                                                                                                         |                                                                                                                                                                            |                9 |             25 |
|  sys_clk                        |                                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |               15 |             27 |
|  sys_clk                        | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |                9 |             28 |
|  dbg_hub/inst/u_bufr/idrck      | dbg_hub/inst/U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                              | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                      |                5 |             28 |
|  sys_clk                        |                                                                                                                                                                             | ila_0_inst/inst/ila_core_inst/reset[0]                                                                                                                                     |               19 |             29 |
|  sys_clk                        | ila_0_inst/inst/ila_core_inst/trace_data_ack                                                                                                                                |                                                                                                                                                                            |               21 |             78 |
|  sys_clk                        |                                                                                                                                                                             | sys_rst_IBUF                                                                                                                                                               |               60 |             80 |
|  sys_clk                        | ila_0_inst/inst/ila_core_inst/mu_config_cs_shift_en[1]                                                                                                                      |                                                                                                                                                                            |               22 |             97 |
|  sys_clk                        | ila_0_inst/inst/ila_core_inst/capture_ctrl_config_en                                                                                                                        |                                                                                                                                                                            |               33 |             99 |
|  sys_clk                        | ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/S_DEN_O                                                                                                               |                                                                                                                                                                            |              101 |            303 |
|  sys_clk                        |                                                                                                                                                                             |                                                                                                                                                                            |              442 |           1137 |
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


