
*** Running vivado
    with args -log simcycle_fifo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simcycle_fifo.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source simcycle_fifo.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 372.012 ; gain = 85.137
INFO: [Synth 8-638] synthesizing module 'simcycle_fifo' [f:/Master_Studies/Semester_2/Model_Based_Simulation/Labs/Lab_4/Practical_work/fpgaproj/fil_test_fil.srcs/sources_1/ip/simcycle_fifo/synth/simcycle_fifo.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'simcycle_fifo' (26#1) [f:/Master_Studies/Semester_2/Model_Based_Simulation/Labs/Lab_4/Practical_work/fpgaproj/fil_test_fil.srcs/sources_1/ip/simcycle_fifo/synth/simcycle_fifo.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 644.066 ; gain = 357.191
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 644.066 ; gain = 357.191
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 716.785 ; gain = 1.375
Finished Constraint Validation : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 716.785 ; gain = 429.910
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 716.785 ; gain = 429.910
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 716.785 ; gain = 429.910
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 716.785 ; gain = 429.910
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 716.785 ; gain = 429.910
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:48 . Memory (MB): peak = 750.039 ; gain = 463.164
Finished Timing Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:48 . Memory (MB): peak = 761.371 ; gain = 474.496
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:01:48 . Memory (MB): peak = 770.398 ; gain = 483.523
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 770.398 ; gain = 483.523
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 770.398 ; gain = 483.523
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 770.398 ; gain = 483.523
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 770.398 ; gain = 483.523
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 770.398 ; gain = 483.523
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 770.398 ; gain = 483.523

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    16|
|3     |LUT3     |     5|
|4     |LUT4     |     9|
|5     |LUT6     |     4|
|6     |RAMB18E1 |     1|
|7     |FDCE     |    49|
|8     |FDPE     |    22|
|9     |FDRE     |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 770.398 ; gain = 483.523
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 770.398 ; gain = 487.676
