// Seed: 4107815877
timeunit 1ps;
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  inout id_3;
  input id_2;
  output id_1;
  always @(id_5 or posedge id_4) begin
    if (id_2[(1'b0)]) id_3 = id_5;
  end
endmodule
