Warning (10268): Verilog HDL information at TopLevel_tb.v(42): always construct contains both blocking and non-blocking assignments File: C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/Processor/TopLevel/TopLevel_tb.v Line: 42
