vhdl work "c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_4/reconnROM.vhd"
vhdl work "c:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/ip/blk_mem_gen_v7_3_3/connLostROM.vhd"
vhdl work "C:/Users/ulab/Desktop/project_6/project_6.srcs/sources_1/imports/import VHDL/connection_watchdog.vhd"
vhdl work "C:/Users/ulab/Desktop/project_6/project_6.srcs/sim_1/new/watchdog_tb.vhd"
verilog work C:/Xilinx/14.6/ISE_DS/PlanAhead/data/verilog/src/glbl.v
