# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SELECTOR.srcs/sources_1/imports/FREQUENCY_CALCULATOR.srcs/sources_1/new/SELECT.vhd" \
"../../../../SELECTOR.srcs/sources_1/imports/FREQUENCY_CALCULATOR.srcs/sim_1/new/SELECT_TB.vhd" \

# Do not sort compile order
nosort
