# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Kent_0.srcs/sources_1/ip/data_memory/sim/data_memory.v" \

sv xil_defaultlib  \
"../../../../Kent_0.srcs/sim_1/new/random_access_memory_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
