Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Thu May 03 21:36:51 2018
| Host             : Wmiracle running 64-bit major release  (build 9200)
| Command          : report_power -file vgacontroller_power_routed.rpt -pb vgacontroller_power_summary_routed.pb -rpx vgacontroller_power_routed.rpx
| Design           : vgacontroller
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.230 |
| Dynamic (W)              | 0.123 |
| Device Static (W)        | 0.107 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 82.3  |
| Junction Temperature (C) | 27.7  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.007 |        7 |       --- |             --- |
| Slice Logic    |     0.004 |     7623 |       --- |             --- |
|   LUT as Logic |     0.003 |     3599 |     17600 |           20.45 |
|   CARRY4       |    <0.001 |      749 |      4400 |           17.02 |
|   Register     |    <0.001 |     1752 |     35200 |            4.98 |
|   F7/F8 Muxes  |    <0.001 |       41 |     17600 |            0.23 |
|   Others       |     0.000 |      282 |       --- |             --- |
| Signals        |     0.003 |     4566 |       --- |             --- |
| Block RAM      |     0.002 |       54 |        60 |           90.00 |
| MMCM           |     0.106 |        1 |         2 |           50.00 |
| I/O            |     0.002 |       20 |       100 |           20.00 |
| Static Power   |     0.107 |          |           |                 |
| Total          |     0.230 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.016 |      0.005 |
| Vccaux    |       1.800 |     0.070 |       0.059 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------+-----------------+
| Clock              | Domain                          | Constraint (ns) |
+--------------------+---------------------------------+-----------------+
| clk                | clk                             |             8.0 |
| clk                | clk_IBUF_BUFG                   |             8.0 |
| clk_25_clk_wiz_0   | clk_gen/inst/clk_25_clk_wiz_0   |            40.0 |
| clk_50_clk_wiz_0   | clk_gen/inst/clk_50_clk_wiz_0   |            20.0 |
| clkfbout_clk_wiz_0 | clk_gen/inst/clkfbout_clk_wiz_0 |             8.0 |
+--------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| vgacontroller                                |     0.123 |
|   ALIENRKT1                                  |    <0.001 |
|   ALIENRKT2                                  |    <0.001 |
|   ALIENRKT3                                  |    <0.001 |
|   ALIENRKT4                                  |    <0.001 |
|   ALIENRKT5                                  |    <0.001 |
|   ALIENRKT6                                  |    <0.001 |
|   ALN1                                       |    <0.001 |
|   ALN10                                      |    <0.001 |
|   ALN11                                      |    <0.001 |
|   ALN12                                      |    <0.001 |
|   ALN13                                      |    <0.001 |
|   ALN14                                      |    <0.001 |
|   ALN15                                      |    <0.001 |
|   ALN2                                       |    <0.001 |
|   ALN3                                       |    <0.001 |
|   ALN4                                       |    <0.001 |
|   ALN5                                       |    <0.001 |
|   ALN6                                       |    <0.001 |
|   ALN7                                       |    <0.001 |
|   ALN8                                       |    <0.001 |
|   ALN9                                       |    <0.001 |
|   BACKGND                                    |    <0.001 |
|     U0                                       |    <0.001 |
|       inst_blk_mem_gen                       |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|           valid.cstr                         |    <0.001 |
|             has_mux_a.A                      |     0.000 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   DBF                                        |    <0.001 |
|   DBL                                        |    <0.001 |
|   DBR                                        |    <0.001 |
|   GAMEOVER                                   |    <0.001 |
|     U0                                       |    <0.001 |
|       inst_blk_mem_gen                       |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|           valid.cstr                         |    <0.001 |
|             bindec_a.bindec_inst_a           |    <0.001 |
|             has_mux_a.A                      |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[2].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[4].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[5].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   HSYNC                                      |    <0.001 |
|   MEMALIEN1                                  |    <0.001 |
|     U0                                       |    <0.001 |
|       inst_blk_mem_gen                       |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|           valid.cstr                         |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   MEMALIEN2                                  |    <0.001 |
|     U0                                       |    <0.001 |
|       inst_blk_mem_gen                       |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|           valid.cstr                         |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   MEMALIEN3                                  |    <0.001 |
|     U0                                       |    <0.001 |
|       inst_blk_mem_gen                       |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|           valid.cstr                         |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   MEMSPACE                                   |    <0.001 |
|     U0                                       |    <0.001 |
|       inst_blk_mem_gen                       |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|           valid.cstr                         |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   PUL1                                       |    <0.001 |
|   PUL2                                       |    <0.001 |
|   PUL3                                       |    <0.001 |
|   RKTSHIP                                    |    <0.001 |
|   SHIP                                       |    <0.001 |
|   START                                      |    <0.001 |
|     U0                                       |    <0.001 |
|       inst_blk_mem_gen                       |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|           valid.cstr                         |    <0.001 |
|             bindec_a.bindec_inst_a           |    <0.001 |
|             has_mux_a.A                      |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[10].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[11].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[12].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[13].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[14].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[15].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[16].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[17].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[18].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[19].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[20].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[21].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[22].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[23].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[24].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[25].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[26].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[27].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[28].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[29].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[2].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[30].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[4].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[5].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   VSYNC                                      |    <0.001 |
|   WIN                                        |    <0.001 |
|     U0                                       |    <0.001 |
|       inst_blk_mem_gen                       |    <0.001 |
|         gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|           valid.cstr                         |    <0.001 |
|             bindec_a.bindec_inst_a           |    <0.001 |
|             has_mux_a.A                      |    <0.001 |
|             ramloop[0].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[10].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[11].ram.r                |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[1].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[2].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[3].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[4].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[5].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[6].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[7].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[8].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|             ramloop[9].ram.r                 |    <0.001 |
|               prim_init.ram                  |    <0.001 |
|   clk_gen                                    |     0.106 |
|     inst                                     |     0.106 |
+----------------------------------------------+-----------+


