<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_master_translator_192/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_master_translator_192_lykd4la.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_192" />
 <file
   path="altera_merlin_slave_translator_191/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_slave_translator_191_x56fcki.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_191" />
 <file
   path="altera_merlin_master_agent_1922/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_master_agent_1922_fy3n5ti.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_agent_1922" />
 <file
   path="altera_merlin_slave_agent_1921/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_slave_agent_1921_b6r3djy.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_1921" />
 <file
   path="altera_avalon_sc_fifo_1932/sim/subsys_ftile_25gbe_rx_dma_altera_avalon_sc_fifo_1932_w27kryi.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1932" />
 <file
   path="altera_merlin_router_1921/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_router_1921_fojawpq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_router_1921/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_router_1921_vik365y.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq.v"
   type="VERILOG"
   library="altera_merlin_traffic_limiter_1921"
   hasInlineConfiguration="true" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_traffic_limiter_1921/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_traffic_limiter_1921_js7yfey.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_1921" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_demultiplexer_1921_lym5ila.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_multiplexer_1922_btmbfii.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_demultiplexer_1921/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_demultiplexer_1921_o4yxuty.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_1921" />
 <file
   path="altera_merlin_multiplexer_1922/sim/subsys_ftile_25gbe_rx_dma_altera_merlin_multiplexer_1922_7hnkwka.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_1922" />
 <file
   path="altera_mm_interconnect_1920/sim/subsys_ftile_25gbe_rx_dma_altera_mm_interconnect_1920_2wjlesi.v"
   type="VERILOG"
   library="altera_mm_interconnect_1920"
   hasInlineConfiguration="true" />
 <file
   path="data_format_adapter_1930/sim/subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_1930" />
 <file
   path="data_format_adapter_1930/sim/subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy_state_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_1930" />
 <file
   path="data_format_adapter_1930/sim/subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy_data_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_1930" />
 <file
   path="data_format_adapter_1930/sim/subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy_sop_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_1930" />
 <file
   path="data_format_adapter_1930/sim/subsys_ftile_25gbe_rx_dma_data_format_adapter_1930_machhfy_error_ram.sv"
   type="SYSTEM_VERILOG"
   library="data_format_adapter_1930" />
 <file
   path="altera_avalon_st_adapter_1920/sim/subsys_ftile_25gbe_rx_dma_altera_avalon_st_adapter_1920_zp7psji.v"
   type="VERILOG"
   library="altera_avalon_st_adapter_1920"
   hasInlineConfiguration="true" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1922" />
 <file
   path="altera_reset_controller_1922/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1922" />
 <file
   path="sim/subsys_ftile_25gbe_rx_dma.v"
   type="VERILOG"
   library="subsys_ftile_25gbe_rx_dma"
   hasInlineConfiguration="true" />
 <topLevel name="subsys_ftile_25gbe_rx_dma.subsys_ftile_25gbe_rx_dma" />
 <deviceFamily name="agilex7" />
 <device name="AGFB027R24C2E2VR2" />
</simPackage>
