

================================================================
== Vitis HLS Report for 'kvadd2_Pipeline_1'
================================================================
* Date:           Wed Apr 19 21:18:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg43 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loop_index15 = alloca i32 1"   --->   Operation 7 'alloca' 'loop_index15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln53_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln53"   --->   Operation 8 'read' 'sext_ln53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln53_cast = sext i58 %sext_ln53_read"   --->   Operation 9 'sext' 'sext_ln53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %m00_axi, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_4, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 0, i13 %loop_index15"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i480 0, i480 %shiftreg43"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop14"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index15_load = load i13 %loop_index15"   --->   Operation 14 'load' 'loop_index15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.64ns)   --->   "%exitcond3017 = icmp_eq  i13 %loop_index15_load, i13 4096"   --->   Operation 15 'icmp' 'exitcond3017' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.75ns)   --->   "%empty_48 = add i13 %loop_index15_load, i13 1"   --->   Operation 16 'add' 'empty_48' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3017, void %load-store-loop14.split, void %for.inc.preheader.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_51 = trunc i13 %loop_index15_load"   --->   Operation 18 'trunc' 'empty_51' <Predicate = (!exitcond3017)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "%empty_52 = icmp_eq  i4 %empty_51, i4 0"   --->   Operation 19 'icmp' 'empty_52' <Predicate = (!exitcond3017)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 %empty_48, i13 %loop_index15"   --->   Operation 20 'store' 'store_ln0' <Predicate = (!exitcond3017)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %m00_axi"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%m00_axi_addr = getelementptr i512 %m00_axi, i64 %sext_ln53_cast" [../kvadd2_cmodel.cpp:53]   --->   Operation 22 'getelementptr' 'm00_axi_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%m00_axi_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %m00_axi_addr" [../kvadd2_cmodel.cpp:53]   --->   Operation 25 'read' 'm00_axi_addr_read' <Predicate = (!exitcond3017 & empty_52)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (exitcond3017)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.63>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shiftreg43_load = load i480 %shiftreg43"   --->   Operation 26 'load' 'shiftreg43_load' <Predicate = (!exitcond3017)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shiftreg43_cast = zext i480 %shiftreg43_load"   --->   Operation 27 'zext' 'shiftreg43_cast' <Predicate = (!exitcond3017)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%loop_index15_cast6 = zext i13 %loop_index15_load"   --->   Operation 28 'zext' 'loop_index15_cast6' <Predicate = (!exitcond3017)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln0 = br i1 %empty_52, void %load-store-loop14.split._crit_edge, void"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!exitcond3017)> <Delay = 0.38>
ST_3 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln0 = br void %load-store-loop14.split._crit_edge"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!exitcond3017 & empty_52)> <Delay = 0.38>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_49 = phi i512 %m00_axi_addr_read, void, i512 %shiftreg43_cast, void %load-store-loop14.split" [../kvadd2_cmodel.cpp:53]   --->   Operation 31 'phi' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_50 = trunc i512 %empty_49" [../kvadd2_cmodel.cpp:53]   --->   Operation 32 'trunc' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %empty_49, i32 32, i32 511" [../kvadd2_cmodel.cpp:53]   --->   Operation 33 'partselect' 'p_cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%m00_axi_input_buffer_addr = getelementptr i32 %m00_axi_input_buffer, i64 0, i64 %loop_index15_cast6"   --->   Operation 34 'getelementptr' 'm00_axi_input_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.24ns)   --->   "%store_ln53 = store i32 %empty_50, i13 %m00_axi_input_buffer_addr" [../kvadd2_cmodel.cpp:53]   --->   Operation 35 'store' 'store_ln53' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_3 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln53 = store i480 %p_cast3, i480 %shiftreg43" [../kvadd2_cmodel.cpp:53]   --->   Operation 36 'store' 'store_ln53' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop14"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.14ns
The critical path consists of the following:
	'alloca' operation ('loop_index15') [5]  (0 ns)
	'load' operation ('loop_index15_load') on local variable 'loop_index15' [13]  (0 ns)
	'add' operation ('empty_48') [19]  (0.755 ns)
	'store' operation ('store_ln0') of variable 'empty_48' on local variable 'loop_index15' [37]  (0.387 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('m00_axi_addr', ../kvadd2_cmodel.cpp:53) [15]  (0 ns)
	bus read operation ('m00_axi_addr_read', ../kvadd2_cmodel.cpp:53) on port 'm00_axi' (../kvadd2_cmodel.cpp:53) [29]  (7.3 ns)

 <State 3>: 1.64ns
The critical path consists of the following:
	'load' operation ('shiftreg43_load') on local variable 'shiftreg43' [22]  (0 ns)
	multiplexor before 'phi' operation ('empty_49', ../kvadd2_cmodel.cpp:53) with incoming values : ('shiftreg43_cast') ('m00_axi_addr_read', ../kvadd2_cmodel.cpp:53) [32]  (0.387 ns)
	'phi' operation ('empty_49', ../kvadd2_cmodel.cpp:53) with incoming values : ('shiftreg43_cast') ('m00_axi_addr_read', ../kvadd2_cmodel.cpp:53) [32]  (0 ns)
	'store' operation ('store_ln53', ../kvadd2_cmodel.cpp:53) of variable 'empty_50', ../kvadd2_cmodel.cpp:53 on array 'm00_axi_input_buffer' [36]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
