<!-- Profile README lives at: github.com/<your-username>/<your-username> -->

# Hi, I’m Jinho 👋
**EE @ UofT | FPGA & Embedded | Backend Systems | Product-minded builder**

I design and ship systems end-to-end — from **schematics/Verilog** to **validated PCBs**, and from **APIs** to **production metrics**.

---

## 🚀 Featured Projects
### Project Name A
> One-liner value prop.  
**Tech:** `Verilog` · `Quartus` · `ModelSim`  
**Proof:** 100 MHz timing closure · <1 ns slack · 8% LUT / 3% BRAM  
<img src="assets/projA-diagram.png" alt="Block diagram of Project A" width="420" />

### Project Name B
> One-liner value prop.  
**Tech:** `Node.js` · `Express` · `MySQL` · `SBERT`  
**Impact:** 1.3M MAU analyzed · 120 ms P95 latency · +34% promo conversion  
<img src="assets/projB-ui.png" alt="ShareSpace UI" width="420" />

---

## 🧰 Tech Stack
**Hardware Design:** `Verilog/SystemVerilog`, `Quartus`, `ModelSim`, `LTspice`  
**Embedded/Firmware:** `C/C++`, `STM32`, `FreeRTOS`  
**Backend/Web:** `Node.js`, `Express`, `MySQL`, `Flask`, `Socket.IO`  
**Data/ML:** `Python`, `scikit-learn`, `LightFM`, `SBERT`  
**Tools:** `Git`, `Altium`, `MATLAB`, `Linux`

---

## 📊 Highlights
- X custom PCBs (RF / analog / digital), fully validated on bench  
- Y FPGA projects (audio DSP, VGA UI, …)  
- Z production services (APIs, messaging, analytics)

---

## 🧭 Leadership & Outreach
- Director of Events, **KESA** — led N events for ~M attendees; built L-person team  
- Business Intern, **NAVER Z (ZEPETO)** — ran gift card promo (bonus ZEM up to 34%); analyzed US MAU/DAU; partner ops with BHN/Givex/InComm  
- Founder, **ShareSpace** — AI roommate matching with SBERT similarity + real-time messaging

---

## 🔗 Let’s Connect
[LinkedIn](https://…) · [Portfolio](https://…) · [Email](mailto:you@domain.com)

> “Short, punchy personal motto.”
