#define _ASM_COBALT_IRQ_H
#define I8259A_IRQ_BASE			0
#define PCISLOT_IRQ			(I8259A_IRQ_BASE + 9)
#define MIPS_CPU_IRQ_BASE		16
#define GT641XX_CASCADE_IRQ		(MIPS_CPU_IRQ_BASE + 2)
#define RAQ2_SCSI_IRQ			(MIPS_CPU_IRQ_BASE + 3)
#define ETH0_IRQ			(MIPS_CPU_IRQ_BASE + 3)
#define QUBE1_ETH0_IRQ			(MIPS_CPU_IRQ_BASE + 4)
#define ETH1_IRQ			(MIPS_CPU_IRQ_BASE + 4)
#define SERIAL_IRQ			(MIPS_CPU_IRQ_BASE + 5)
#define SCSI_IRQ			(MIPS_CPU_IRQ_BASE + 5)
#define I8259_CASCADE_IRQ		(MIPS_CPU_IRQ_BASE + 6)
#define GT641XX_IRQ_BASE		24
#define NR_IRQS					(GT641XX_PCI_INT3_IRQ + 1)
