[
 {
  "InstFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/testpattern.v",
  "InstLine" : 17,
  "InstName" : "testpattern",
  "ModuleFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/testpattern.v",
  "ModuleLine" : 17,
  "ModuleName" : "testpattern"
 },
 {
  "InstFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/top.v",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/top.v",
    "InstLine" : 528,
    "InstName" : "Video_Frame_Buffer_Top_inst",
    "ModuleFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/video_frame_buffer/Video_Frame_Buffer_Top.v",
    "ModuleLine" : 1,
    "ModuleName" : "Video_Frame_Buffer_Top"
   },
   {
    "InstFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/top.v",
    "InstLine" : 613,
    "InstName" : "DDR3_Memory_Interface_Top_inst",
    "ModuleFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/ddr3_memory_interface/DDR3MI.v",
    "ModuleLine" : 1,
    "ModuleName" : "DDR3MI"
   },
   {
    "InstFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/top.v",
    "InstLine" : 116,
    "InstName" : "sys_pll_m0",
    "ModuleFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/gowin_rpll/sys_pll.v",
    "ModuleLine" : 9,
    "ModuleName" : "sys_pll"
   },
   {
    "InstFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/top.v",
    "InstLine" : 120,
    "InstName" : "cmos_pll_m0",
    "ModuleFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/gowin_rpll/cmos_pll.v",
    "ModuleLine" : 9,
    "ModuleName" : "cmos_pll"
   },
   {
    "InstFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/top.v",
    "InstLine" : 125,
    "InstName" : "mem_pll_m0",
    "ModuleFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/gowin_rpll/mem_pll.v",
    "ModuleLine" : 9,
    "ModuleName" : "mem_pll"
   },
   {
    "InstFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/top.v",
    "InstLine" : 136,
    "InstName" : "uart_rx_inst",
    "ModuleFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/uart_rx.v",
    "ModuleLine" : 1,
    "ModuleName" : "uart_rx"
   },
   {
    "InstFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/top.v",
    "InstLine" : 150,
    "InstName" : "uart_tx_inst",
    "ModuleFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/uart_tx.v",
    "ModuleLine" : 1,
    "ModuleName" : "uart_tx"
   },
   {
    "InstFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/top.v",
    "InstLine" : 486,
    "InstName" : "iic_ctrl_m0",
    "ModuleFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/iic_init/iic_ctrl.sv",
    "ModuleLine" : 1,
    "ModuleName" : "iic_ctrl",
    "SubInsts" : [
     {
      "InstFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/iic_init/iic_ctrl.sv",
      "InstLine" : 89,
      "InstName" : "iic_master_m0",
      "ModuleFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/iic_init/iic_master.sv",
      "ModuleLine" : 1,
      "ModuleName" : "iic_master"
     }
    ]
   },
   {
    "InstFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/top.v",
    "InstLine" : 493,
    "InstName" : "cmos_8_16bit_m0",
    "ModuleFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/cmos_8_16bit.v",
    "ModuleLine" : 1,
    "ModuleName" : "cmos_8_16bit"
   },
   {
    "InstFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/top.v",
    "InstLine" : 505,
    "InstName" : "syn_gen_inst",
    "ModuleFile" : "C:/Users/86151/Desktop/FPGA/TOP/ddr3_ov5640_lcd480/ddr3_ov5640_lcd480/src/syn_gen.v",
    "ModuleLine" : 13,
    "ModuleName" : "syn_gen"
   }
  ]
 }
]