# RTL File Walkthrough (Current Refactor)

_Last reviewed: 2026-02-16_

This walkthrough documents the current RTL structure under:
- `srcs/`
- `sim/`

The project now uses explicit module separation:
- integrated CPU composition in `m_cpu.v` (control + datapath + IRQ depth)
- control unit in `m_ctrl_unit.v`
- datapath in `m_datapath.v`
- ALU helper in `m_alu.v`
- register file in `m_regfile16x16.v`

## 1. File: srcs/m_soc.v
**Module:** `soc`
### Purpose
- Top-level SoC integration.

### Contract
- Instantiates CPU, BRAM, and peripheral bus.
- Uses registered instruction latch (`_insn_q`) for synchronous BRAM fetch.
- Injects NOP on taken branch (fall-through annul).
- Splits data path into memory vs MMIO by `_d_ad[15]`.
- Byte-lane policy for core-generated `LB/SB`:
  - lane select from `_d_ad[1]`
  - `LB` readback is zero-extended selected byte
  - `SB` stores low byte (`_cpu_do[7:0]`) into selected lane.

## 2. File: srcs/m_cpu.v
**Module:** `cpu`
### Purpose
- Integrates control unit and datapath, and tracks interrupt nesting state exported as `o_in_irq`.

### Contract
- Saturating IRQ depth tracking (no underflow on stray `IRET`).
- `o_in_irq` reflects post-update depth state.
- Exposes memory/control pins to SoC (`o_d_ad`, `o_sw`, `o_lw`, etc.).

## 3. File: srcs/m_ctrl_unit.v
**Module:** `ctrl_unit`
### Purpose
- Decode and control generation.

### Contract
- Decodes opcode/function fields.
- Generates memory strobes (`o_lw/o_lb/o_sw/o_sb`) and writeback enable.
- Controls pipeline enables (`o_insn_ce`, `o_exec_ce`).
- Maintains IMM prefix state (`o_imm_pre`, `o_i12_pre`).
- Exports execution qualifiers (`o_is_*`) to datapath to avoid duplicate decode logic.
- Implements branch condition evaluation.
- Manages global interrupt enable (`CLI/STI` and automatic clear on interrupt accept).
- Detects `IRET` encoding (`CPU_IRET_INSN`).

## 4. File: srcs/m_datapath.v
**Module:** `datapath`
### Purpose
- Stateful execution datapath.

### Contract
- Contains PC, flags, carry latch, regfile interface, and ALU data path.
- Consumes control-provided execution qualifiers (`i_is_*`) and does not decode opcode/function fields locally.
- Handles interrupt PC save and interrupt vector redirection.
- Exports `o_i_ad` and `o_d_ad`.
- Current address formulation: `o_d_ad = (_sum << 1)`.

## 5. File: srcs/m_alu.v
**Modules:** `alu`, `addsub`
### Purpose
- Combinational ALU primitives.

### Contract
- `addsub` performs add/sub with carry-in/out/x.
- `alu` outputs arithmetic (`o_sum`), logical (`o_log`), and shift (`o_sr`) results.

## 6. File: srcs/m_regfile16x16.v
**Module:** `regfile16x16`
### Purpose
- 16x16 register file with debug mirrors.

### Contract
- Write blocked for `r0` (`i_wr_ad == 0`).
- Exposes mirrors `_r0.._gp` for debug/ILA.
- Dual read exposure: selected source (`o_o`) and write-address mirror (`o_wr_o`).

## 7. File: srcs/m_brom.v
**Module:** `brom_1kb_be`
### Purpose
- 1 KiB byte-sliced instruction ROM model.

### Contract
- Read-only fetch port with synchronous read latency.
- Loads init files using mode-specific paths:
  - CI (`SIM+CI`): `srcs/mem/mem_hi.hex`, `srcs/mem/mem_lo.hex`
  - Vivado behavioral sim (`SIM`): `../../../../srcs/mem/mem_hi.hex`, `../../../../srcs/mem/mem_lo.hex`
  - synthesis/implementation default: absolute paths or `BROM_MEM_HI_PATH`/`BROM_MEM_LO_PATH` overrides.
  - legacy compatibility: accepts `BRAM_MEM_HI_PATH`/`BRAM_MEM_LO_PATH`.

## 8. File: srcs/m_bram.v
**Module:** `bram_1kb_be`
### Purpose
- 1 KiB byte-sliced data RAM model.

### Contract
- Data-only port with synchronous read and independent hi/lo byte enables.
- Zero-initialized by default (no code image preload).
- Keeps debug mirrors `_mem_h/_mem_l` for existing byte-lane testbench probes.

## 9. File: srcs/m_periph_bus.v
**Module:** `periph_bus`
### Purpose
- MMIO decode and peripheral integration.

### Contract
- Decode by `i_addr[11:8]`:
  - `0x0`: Timer0 (`timer16`)
  - `0x1`: Timer1 (`timerH`)
  - `0x2`: PARIO
  - `0x3`: UART MMIO
  - `0x4`: I2C MMIO
  - `0xF`: IRQ controller
- Sub-address slicing:
  - timers/UART receive word index `i_addr[2:1]` (`+0x00`, `+0x02`, ...)
  - I2C receives `i_addr[3:1]` (`+0x00` through `+0x0A` word-aligned map)
  - PARIO currently receives `i_addr[1:0]` and decodes `00` / `10`
  - IRQ controller receives `i_addr[3:1]`
- Multiplexes `o_rdata` / `o_rdy` from selected block.
- Builds IRQ source vector for `irq_ctrl`.

## 10. File: srcs/m_irq_ctrl.v
**Module:** `irq_ctrl`
### Purpose
- Fixed-priority vectored IRQ controller with limited nesting.

### Contract
- Tracks `pending`, `mask`, and `servicing` bits.
- Priority encoder (higher index wins among implemented IRQs).
- Vector map:
  - IRQ0 -> `0x0020`
  - IRQ1 -> `0x0040`
  - IRQ2 -> `0x0060`
  - IRQ3 -> `0x0080`
  - IRQ4 -> `0x00A0`
- Maintains priority stack for nesting depth `DEPTH=2`.

## 11. File: srcs/m_timer16.v
**Module:** `timer16`
### Purpose
- Timer0 peripheral.

### Register map (`i_addr[1:0]`)
- `00`: CR0 (`int_en`, `timer_mode`)
- `01`: CR1 (`int_req`, write clears)
- `10`: CNT_INIT (start/reload value, read/write)
- `11`: CNT (live counter readback)

### Contract
- Writing CNT_INIT also updates live counter immediately.
- Overflow reloads from CNT_INIT.

## 12. File: srcs/m_timerH.v
**Module:** `timerH`
### Purpose
- Timer1 (higher-priority interrupt source).

### Contract
- Same register interface as `timer16`.
- Different reset defaults to generate earlier IRQ timing for nesting/preemption testing.

## 13. File: srcs/m_pario.v
**Module:** `pario`
### Purpose
- 4-bit parallel IO peripheral.

### Contract
- `addr=0`: read/write output nibble.
- `addr=2`: read input nibble.
- Asserts IRQ when input nibble is all ones (`i_i == 4'hF`).

## 14. File: srcs/m_uart_mmio.v
**Module:** `uart_mmio`
### Purpose
- UART RX/TX core + MMIO register interface.

### Register map (`i_addr[1:0]`, fed from bus word index `addr[2:1]`)
- `00`: DATA (read RX byte / write TX byte)
- `01`: STATUS (`tx_busy`, `rx_pending`; write bit1 clears pending)

### Contract
- RX pending drives `o_irq_req`.

## 15. Files: srcs/m_uart_rx.v, srcs/m_uart_tx.v
**Modules:** `uart_rx`, `uart_tx`
### Purpose
- Standalone UART receiver/transmitter FSMs.

### Contract
- Parameterized by `CLK_FREQ`, `BAUD_RATE`.
- `uart_tx`: IDLE/START/DATA/STOP with `o_tx_busy` and `o_tx_done`.
- `uart_rx`: synchronizer + mid-bit sampling + `o_data_valid` pulse.

## 16. File: srcs/constants.vh
### Purpose
- Shared opcode/function/width/reset constants.

### Contract
- Included by CPU-related modules.
- Defines canonical values such as `CPU_RESET_VEC`, `CPU_NOP_INSN`, `CPU_IRET_INSN`.

## 17. File: srcs/m_i2c_mmio.v
**Module:** `i2c_mmio`
### Purpose
- MMIO-visible control/status/register interface for the I2C master.

### Register map (`i_addr[2:0]`, fed from bus `addr[3:1]`)
- `000`: CTRL (`en`, `start`, `rw`, `irq_en`)
- `001`: STATUS (`busy`, `done`, `ack_err`, `rx_valid`, `irq_pend`)
- `010`: DIV
- `011`: ADDR
- `100`: LEN
- `101`: DATA (write: TX push, read: RX pop)

### Contract
- START self-clears after transaction launch.
- STATUS supports W1C clear for `done`, `ack_err`, and `irq_pend`, plus RX FIFO flush.
- `o_irq_req` asserts when `irq_pend` is set.

## 18. File: srcs/m_i2c_master.v
**Module:** `i2c_master`
### Purpose
- Open-drain I2C master engine for byte-oriented write/read transfers.

### Contract
- Uses SDA/SCL as open-drain lines (drives `0` or `Z`).
- Supports address phase + multi-byte payload using internal TX/RX FIFOs.
- Exposes sticky `done` and `ack_err` status with explicit clear inputs.

## 19. Simulation Files
### `sim/tb_timer_start_reg.v`
- Validates timer start/reload register behavior for `timer16` and `timerH`.

### `sim/tb_anchor_preemption_abi.v`
- Verifies two anchors:
  - nested preemption (`timer1` preempts `timer0`)
  - ABI preservation/restoration (`s0=0x0123`, `s1=0x4567`).

### `sim/tb_soc_refactor_regression.v`
- SoC-level regression for IRQ/MMIO activity after refactor.

### `sim/tb_soc_branch_annul.v`
- SoC-level corner-case regression that checks fall-through annul (`insn_q` forced to NOP) after taken branches.

### `sim/tb_Soc.v`
- General SoC smoke bench with optional internal tracing and UART MMIO helper mode.

### `sim/tb_i2c_mmio_regs.v`
- Validates I2C MMIO register map, START auto-clear, and STATUS W1C behavior.

### `sim/tb_i2c_master_write.v`
- Validates master address/data write transfer against an ACKing I2C slave model.

### `sim/tb_i2c_irq_vector.v`
- Validates end-to-end I2C IRQ propagation through `periph_bus` and `irq_ctrl` (`0x00A0` vector).

### `sim/tb_harvard_mem_isolation.v`
- Validates physical Harvard split: RAM writes do not mutate ROM contents at same byte address.
