# Generated by Yosys 0.8+119 (git sha1 0fc6e2bf, clang 3.8.1-24+rpi1 -fPIC -Os)

.model CORDIC
.inputs CLK_100MHZ angle[0] angle[1] angle[2] angle[3] angle[4] angle[5] angle[6] angle[7] angle[8] angle[9] angle[10] angle[11] angle[12] angle[13] angle[14] angle[15]
.outputs Xout[0] Xout[1] Xout[2] Xout[3] Xout[4] Xout[5] Xout[6] Xout[7]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=angle[14] I1=angle[15] I2=$false I3=$false O=$0\X[0][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=angle[15] I1=angle[14] I2=$false I3=$false O=$0\Y[0][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=angle[14] I1=angle[15] I2=$false I3=$false O=$0\Y[0][7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$2659$n9 I1=$abc$2659$n10 I2=angle[15] I3=$false O=$0\X[1][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n12 I1=$abc$2659$n13 I2=angle[15] I3=$false O=$abc$2659$n512
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n15 I1=$abc$2659$n16 I2=angle[15] I3=$false O=$abc$2659$n513
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n18 I1=$abc$2659$n19 I2=angle[15] I3=$false O=$abc$2659$n514
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n21 I1=$abc$2659$n22 I2=angle[15] I3=$false O=$abc$2659$n515
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n24 I1=$abc$2659$n25 I2=angle[15] I3=$false O=$abc$2659$n516
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n27 I1=$abc$2659$n28 I2=angle[15] I3=$false O=$abc$2659$n533
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n30 I1=$abc$2659$n31 I2=angle[15] I3=$false O=$abc$2659$n534
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n10 I1=$abc$2659$n33 I2=angle[15] I3=$false O=$0\Y[1][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n13 I1=$abc$2659$n35 I2=angle[15] I3=$false O=$abc$2659$n517
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n16 I1=$abc$2659$n37 I2=angle[15] I3=$false O=$abc$2659$n518
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n19 I1=$abc$2659$n39 I2=angle[15] I3=$false O=$abc$2659$n519
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n22 I1=$abc$2659$n41 I2=angle[15] I3=$false O=$abc$2659$n520
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n25 I1=$abc$2659$n43 I2=angle[15] I3=$false O=$abc$2659$n521
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n28 I1=$abc$2659$n45 I2=angle[15] I3=$false O=$abc$2659$n531
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n31 I1=$abc$2659$n47 I2=angle[15] I3=$false O=$abc$2659$n532
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n49 I1=$abc$2659$n50 I2=angle[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n55 I1=$abc$2659$n56 I2=angle[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n58 I1=$abc$2659$n59 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0\X[2][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n61 I1=$abc$2659$n62 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0\X[2][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n64 I1=$abc$2659$n65 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$abc$2659$n556
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n67 I1=$abc$2659$n68 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$abc$2659$n557
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n70 I1=$abc$2659$n71 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$abc$2659$n558
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n73 I1=$abc$2659$n74 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$abc$2659$n559
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n76 I1=$abc$2659$n77 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$abc$2659$n560
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n79 I1=$abc$2659$n80 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$abc$2659$n530
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n82 I1=$abc$2659$n83 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0\Y[2][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n85 I1=$abc$2659$n86 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0\Y[2][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n88 I1=$abc$2659$n89 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$abc$2659$n507
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n91 I1=$abc$2659$n92 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$abc$2659$n508
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n94 I1=$abc$2659$n95 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$abc$2659$n509
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n97 I1=$abc$2659$n98 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$abc$2659$n510
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n100 I1=$abc$2659$n101 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$abc$2659$n511
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n103 I1=$abc$2659$n104 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$abc$2659$n529
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n106 I1=$abc$2659$n107 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I1=angle[2] I2=angle[3] I3=$false O=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01101001
.gate SB_LUT4 I0=$abc$2659$n112 I1=$abc$2659$n113 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n115 I1=$abc$2659$n116 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n118 I1=$abc$2659$n119 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n121 I1=$abc$2659$n122 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n124 I1=$abc$2659$n125 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n127 I1=$abc$2659$n128 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n130 I1=$abc$2659$n131 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n133 I1=$abc$2659$n134 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n136 I1=$abc$2659$n137 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n139 I1=$abc$2659$n140 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n142 I1=$abc$2659$n143 I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n594 I1=$abc$2659$n595 I2=$false I3=$false O=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$2659$n55 I1=$abc$2659$n56 I2=angle[15] I3=$abc$2659$n146 O=$abc$2659$n594
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$2659$n55 I1=$abc$2659$n56 I2=angle[15] I3=$abc$2659$n145 O=$abc$2659$n595
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$2659$n148 I1=$abc$2659$n149 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0\X[3][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n151 I1=$abc$2659$n152 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0\X[3][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n154 I1=$abc$2659$n155 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0\X[3][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n157 I1=$abc$2659$n158 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$abc$2659$n527
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n160 I1=$abc$2659$n161 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$abc$2659$n528
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n163 I1=$abc$2659$n164 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$abc$2659$n548
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n166 I1=$abc$2659$n167 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$abc$2659$n549
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n169 I1=$abc$2659$n170 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$abc$2659$n550
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n172 I1=$abc$2659$n173 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0\Y[3][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n175 I1=$abc$2659$n176 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0\Y[3][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n178 I1=$abc$2659$n179 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0\Y[3][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n181 I1=$abc$2659$n182 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$abc$2659$n551
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n184 I1=$abc$2659$n185 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$abc$2659$n552
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n187 I1=$abc$2659$n188 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$abc$2659$n553
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n190 I1=$abc$2659$n191 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$abc$2659$n554
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n193 I1=$abc$2659$n194 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$abc$2659$n555
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n196 I1=$abc$2659$n197 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[0] I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I2=angle[1] I3=$false O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$2659$n202 I1=$abc$2659$n203 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n205 I1=$abc$2659$n206 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n208 I1=$abc$2659$n209 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n211 I1=$abc$2659$n212 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n214 I1=$abc$2659$n215 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n217 I1=$abc$2659$n218 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n220 I1=$abc$2659$n221 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n223 I1=$abc$2659$n224 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n226 I1=$abc$2659$n227 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n229 I1=$abc$2659$n230 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n232 I1=$abc$2659$n233 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n235 I1=$abc$2659$n236 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n238 I1=$abc$2659$n239 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n241 I1=$abc$2659$n242 I2=$abc$2659$n594 I3=$abc$2659$n595 O=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=$abc$2659$n244 I1=$abc$2659$n245 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0\X[4][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n247 I1=$abc$2659$n248 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0\X[4][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n250 I1=$abc$2659$n251 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0\X[4][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n253 I1=$abc$2659$n254 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0\X[4][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n256 I1=$abc$2659$n257 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$abc$2659$n526
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n259 I1=$abc$2659$n260 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$abc$2659$n541
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n262 I1=$abc$2659$n263 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$abc$2659$n542
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n265 I1=$abc$2659$n266 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$abc$2659$n543
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n268 I1=$abc$2659$n269 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0\Y[4][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n271 I1=$abc$2659$n272 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0\Y[4][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n274 I1=$abc$2659$n275 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0\Y[4][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n277 I1=$abc$2659$n278 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0\Y[4][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n280 I1=$abc$2659$n281 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$abc$2659$n544
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n283 I1=$abc$2659$n284 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$abc$2659$n545
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n286 I1=$abc$2659$n287 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$abc$2659$n546
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n289 I1=$abc$2659$n290 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$abc$2659$n547
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n292 I1=$abc$2659$n293 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[1] I1=$abc$2659$n646 I2=$false I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$2659$n197 I1=$abc$2659$n196 I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] O=$abc$2659$n646
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110001010011
.gate SB_LUT4 I0=$abc$2659$n298 I1=$abc$2659$n299 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n301 I1=$abc$2659$n302 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n304 I1=$abc$2659$n305 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n307 I1=$abc$2659$n308 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n310 I1=$abc$2659$n311 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n313 I1=$abc$2659$n314 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n316 I1=$abc$2659$n317 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n319 I1=$abc$2659$n320 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n322 I1=$abc$2659$n323 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n325 I1=$abc$2659$n326 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n328 I1=$abc$2659$n329 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n331 I1=$abc$2659$n332 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n334 I1=$abc$2659$n335 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n337 I1=$abc$2659$n338 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n340 I1=$abc$2659$n341 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0\X[5][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n343 I1=$abc$2659$n344 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0\X[5][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n346 I1=$abc$2659$n347 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0\X[5][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n349 I1=$abc$2659$n350 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0\X[5][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n352 I1=$abc$2659$n353 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0\X[5][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n355 I1=$abc$2659$n356 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$abc$2659$n535
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n358 I1=$abc$2659$n359 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$abc$2659$n536
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n361 I1=$abc$2659$n362 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$abc$2659$n537
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n364 I1=$abc$2659$n365 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0\Y[5][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n367 I1=$abc$2659$n368 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0\Y[5][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n370 I1=$abc$2659$n371 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0\Y[5][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n373 I1=$abc$2659$n374 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0\Y[5][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n376 I1=$abc$2659$n377 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0\Y[5][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n379 I1=$abc$2659$n380 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$abc$2659$n538
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n382 I1=$abc$2659$n383 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$abc$2659$n539
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n385 I1=$abc$2659$n386 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$abc$2659$n540
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n388 I1=$abc$2659$n389 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[1] I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[0] I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010110
.gate SB_LUT4 I0=$abc$2659$n394 I1=$abc$2659$n395 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n397 I1=$abc$2659$n398 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n400 I1=$abc$2659$n401 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n403 I1=$abc$2659$n404 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n406 I1=$abc$2659$n407 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n409 I1=$abc$2659$n410 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n412 I1=$abc$2659$n413 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n415 I1=$abc$2659$n416 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n418 I1=$abc$2659$n419 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n421 I1=$abc$2659$n422 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n424 I1=$abc$2659$n425 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n427 I1=$abc$2659$n428 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n430 I1=$abc$2659$n431 I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n693 I1=$abc$2659$n694 I2=$false I3=$false O=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$2659$n337 I1=$abc$2659$n338 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$abc$2659$n434 O=$abc$2659$n693
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$2659$n337 I1=$abc$2659$n338 I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$abc$2659$n433 O=$abc$2659$n694
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$2659$n436 I1=$abc$2659$n437 I2=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[15] I3=$false O=$abc$2659$n524
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n439 I1=$abc$2659$n440 I2=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[15] I3=$false O=$abc$2659$n525
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$2659$n442 I1=$abc$2659$n443 I2=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[15] I3=$false O=$0\Y[6][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n445 I1=$abc$2659$n446 I2=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[15] I3=$false O=$0\Y[6][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n448 I1=$abc$2659$n449 I2=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[15] I3=$false O=$0\Y[6][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n451 I1=$abc$2659$n452 I2=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[15] I3=$false O=$0\Y[6][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n454 I1=$abc$2659$n455 I2=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[15] I3=$false O=$0\Y[6][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n457 I1=$abc$2659$n458 I2=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[15] I3=$false O=$0\Y[6][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n460 I1=$abc$2659$n461 I2=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[15] I3=$false O=$0\Y[6][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n463 I1=$abc$2659$n464 I2=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[15] I3=$false O=$0\Y[6][7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n470 I1=$abc$2659$n469 I2=$abc$2659$n706 I3=$false O=$0\Xout[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n466 I1=$abc$2659$n467 I2=$abc$2659$n693 I3=$abc$2659$n694 O=$abc$2659$n706
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100110101
.gate SB_LUT4 I0=$abc$2659$n473 I1=$abc$2659$n472 I2=$abc$2659$n706 I3=$false O=$0\Xout[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n476 I1=$abc$2659$n475 I2=$abc$2659$n706 I3=$false O=$0\Xout[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n479 I1=$abc$2659$n478 I2=$abc$2659$n706 I3=$false O=$0\Xout[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n482 I1=$abc$2659$n481 I2=$abc$2659$n706 I3=$false O=$0\Xout[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n485 I1=$abc$2659$n484 I2=$abc$2659$n706 I3=$false O=$0\Xout[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n488 I1=$abc$2659$n487 I2=$abc$2659$n706 I3=$false O=$0\Xout[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n491 I1=$abc$2659$n490 I2=$abc$2659$n706 I3=$false O=$0\Xout[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$0\X[0][7:0][6] I1=$false I2=$false I3=$false O=$0\Y[0][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n512 I1=$false I2=$false I3=$false O=$0\X[1][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n513 I1=$false I2=$false I3=$false O=$0\X[1][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n514 I1=$false I2=$false I3=$false O=$0\X[1][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n515 I1=$false I2=$false I3=$false O=$0\X[1][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n516 I1=$false I2=$false I3=$false O=$0\X[1][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n533 I1=$false I2=$false I3=$false O=$0\X[1][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n534 I1=$false I2=$false I3=$false O=$0\X[1][7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n517 I1=$false I2=$false I3=$false O=$0\Y[1][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n518 I1=$false I2=$false I3=$false O=$0\Y[1][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n519 I1=$false I2=$false I3=$false O=$0\Y[1][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n520 I1=$false I2=$false I3=$false O=$0\Y[1][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n521 I1=$false I2=$false I3=$false O=$0\Y[1][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n531 I1=$false I2=$false I3=$false O=$0\Y[1][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n532 I1=$false I2=$false I3=$false O=$0\Y[1][7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=angle[13] I1=$false I2=$false I3=$false O=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n556 I1=$false I2=$false I3=$false O=$0\X[2][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n557 I1=$false I2=$false I3=$false O=$0\X[2][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n558 I1=$false I2=$false I3=$false O=$0\X[2][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n559 I1=$false I2=$false I3=$false O=$0\X[2][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n560 I1=$false I2=$false I3=$false O=$0\X[2][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n530 I1=$false I2=$false I3=$false O=$0\X[2][7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n507 I1=$false I2=$false I3=$false O=$0\Y[2][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n508 I1=$false I2=$false I3=$false O=$0\Y[2][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n509 I1=$false I2=$false I3=$false O=$0\Y[2][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n510 I1=$false I2=$false I3=$false O=$0\Y[2][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n511 I1=$false I2=$false I3=$false O=$0\Y[2][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n529 I1=$false I2=$false I3=$false O=$0\Y[2][7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n527 I1=$false I2=$false I3=$false O=$0\X[3][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n528 I1=$false I2=$false I3=$false O=$0\X[3][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n548 I1=$false I2=$false I3=$false O=$0\X[3][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n549 I1=$false I2=$false I3=$false O=$0\X[3][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n550 I1=$false I2=$false I3=$false O=$0\X[3][7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n551 I1=$false I2=$false I3=$false O=$0\Y[3][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n552 I1=$false I2=$false I3=$false O=$0\Y[3][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n553 I1=$false I2=$false I3=$false O=$0\Y[3][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n554 I1=$false I2=$false I3=$false O=$0\Y[3][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n555 I1=$false I2=$false I3=$false O=$0\Y[3][7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n526 I1=$false I2=$false I3=$false O=$0\X[4][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n541 I1=$false I2=$false I3=$false O=$0\X[4][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n542 I1=$false I2=$false I3=$false O=$0\X[4][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n543 I1=$false I2=$false I3=$false O=$0\X[4][7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n544 I1=$false I2=$false I3=$false O=$0\Y[4][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n545 I1=$false I2=$false I3=$false O=$0\Y[4][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n546 I1=$false I2=$false I3=$false O=$0\Y[4][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n547 I1=$false I2=$false I3=$false O=$0\Y[4][7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n535 I1=$false I2=$false I3=$false O=$0\X[5][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n536 I1=$false I2=$false I3=$false O=$0\X[5][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n537 I1=$false I2=$false I3=$false O=$0\X[5][7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n538 I1=$false I2=$false I3=$false O=$0\Y[5][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n539 I1=$false I2=$false I3=$false O=$0\Y[5][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n540 I1=$false I2=$false I3=$false O=$0\Y[5][7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$2659$n436 I1=$abc$2659$n437 I2=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[15] I3=$false O=$0\X[6][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$2659$n439 I1=$abc$2659$n440 I2=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[15] I3=$false O=$0\X[6][7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=angle[2] I1=$false I2=$false I3=$false O=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\Y[0][7:0][6] I1=$false I2=$false I3=$false O=$abc$2659$n522
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\Y[0][7:0][7] I1=$false I2=$false I3=$false O=$abc$2659$n523
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=angle[13] I1=$false I2=$false I3=$false O=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$false I1=$0\X[6][7:0][6] I2=$0\Y[6][7:0][0] I3=$false O=$abc$2659$n469
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$203.C[1] I0=$0\X[6][7:0][6] I1=$0\Y[6][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[6][7:0][7] I2=$0\Y[6][7:0][1] I3=$auto$alumacc.cc:474:replace_alu$203.C[1] O=$abc$2659$n472
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$203.C[1] CO=$auto$alumacc.cc:474:replace_alu$203.C[2] I0=$0\X[6][7:0][7] I1=$0\Y[6][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[6][7:0][7] I2=$0\Y[6][7:0][2] I3=$auto$alumacc.cc:474:replace_alu$203.C[2] O=$abc$2659$n475
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$203.C[2] CO=$auto$alumacc.cc:474:replace_alu$203.C[3] I0=$0\X[6][7:0][7] I1=$0\Y[6][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[6][7:0][7] I2=$0\Y[6][7:0][3] I3=$auto$alumacc.cc:474:replace_alu$203.C[3] O=$abc$2659$n478
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$203.C[3] CO=$auto$alumacc.cc:474:replace_alu$203.C[4] I0=$0\X[6][7:0][7] I1=$0\Y[6][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[6][7:0][7] I2=$0\Y[6][7:0][4] I3=$auto$alumacc.cc:474:replace_alu$203.C[4] O=$abc$2659$n481
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$203.C[4] CO=$auto$alumacc.cc:474:replace_alu$203.C[5] I0=$0\X[6][7:0][7] I1=$0\Y[6][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[6][7:0][7] I2=$0\Y[6][7:0][5] I3=$auto$alumacc.cc:474:replace_alu$203.C[5] O=$abc$2659$n484
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$203.C[5] CO=$auto$alumacc.cc:474:replace_alu$203.C[6] I0=$0\X[6][7:0][7] I1=$0\Y[6][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[6][7:0][7] I2=$0\Y[6][7:0][6] I3=$auto$alumacc.cc:474:replace_alu$203.C[6] O=$abc$2659$n487
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$203.C[6] CO=$auto$alumacc.cc:474:replace_alu$203.C[7] I0=$0\X[6][7:0][7] I1=$0\Y[6][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[6][7:0][7] I2=$0\Y[6][7:0][7] I3=$auto$alumacc.cc:474:replace_alu$203.C[7] O=$abc$2659$n490
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=angle[0] I3=$false O=$abc$2659$n50
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=angle[13] CO=$auto$alumacc.cc:474:replace_alu$206.C[15] I0=$false I1=angle[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=angle[15] I3=$auto$alumacc.cc:474:replace_alu$206.C[15] O=$abc$2659$n56
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][1] I2=$0\X[1][7:0][0] I3=$false O=$abc$2659$n59
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$209.C[1] I0=$0\Y[1][7:0][1] I1=$0\X[1][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][2] I2=$0\X[1][7:0][1] I3=$auto$alumacc.cc:474:replace_alu$209.C[1] O=$abc$2659$n62
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$209.C[1] CO=$auto$alumacc.cc:474:replace_alu$209.C[2] I0=$0\Y[1][7:0][2] I1=$0\X[1][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][3] I2=$0\X[1][7:0][2] I3=$auto$alumacc.cc:474:replace_alu$209.C[2] O=$abc$2659$n65
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$209.C[2] CO=$auto$alumacc.cc:474:replace_alu$209.C[3] I0=$0\Y[1][7:0][3] I1=$0\X[1][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][4] I2=$0\X[1][7:0][3] I3=$auto$alumacc.cc:474:replace_alu$209.C[3] O=$abc$2659$n68
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$209.C[3] CO=$auto$alumacc.cc:474:replace_alu$209.C[4] I0=$0\Y[1][7:0][4] I1=$0\X[1][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][5] I2=$0\X[1][7:0][4] I3=$auto$alumacc.cc:474:replace_alu$209.C[4] O=$abc$2659$n71
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$209.C[4] CO=$auto$alumacc.cc:474:replace_alu$209.C[5] I0=$0\Y[1][7:0][5] I1=$0\X[1][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][6] I2=$0\X[1][7:0][5] I3=$auto$alumacc.cc:474:replace_alu$209.C[5] O=$abc$2659$n74
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$209.C[5] CO=$auto$alumacc.cc:474:replace_alu$209.C[6] I0=$0\Y[1][7:0][6] I1=$0\X[1][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][7] I2=$0\X[1][7:0][6] I3=$auto$alumacc.cc:474:replace_alu$209.C[6] O=$abc$2659$n77
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$209.C[6] CO=$auto$alumacc.cc:474:replace_alu$209.C[7] I0=$0\Y[1][7:0][7] I1=$0\X[1][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][7] I2=$0\X[1][7:0][7] I3=$auto$alumacc.cc:474:replace_alu$209.C[7] O=$abc$2659$n80
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][1] I2=$0\Y[1][7:0][0] I3=$false O=$abc$2659$n82
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$212.C[1] I0=$0\X[1][7:0][1] I1=$0\Y[1][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][2] I2=$0\Y[1][7:0][1] I3=$auto$alumacc.cc:474:replace_alu$212.C[1] O=$abc$2659$n85
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$212.C[1] CO=$auto$alumacc.cc:474:replace_alu$212.C[2] I0=$0\X[1][7:0][2] I1=$0\Y[1][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][3] I2=$0\Y[1][7:0][2] I3=$auto$alumacc.cc:474:replace_alu$212.C[2] O=$abc$2659$n88
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$212.C[2] CO=$auto$alumacc.cc:474:replace_alu$212.C[3] I0=$0\X[1][7:0][3] I1=$0\Y[1][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][4] I2=$0\Y[1][7:0][3] I3=$auto$alumacc.cc:474:replace_alu$212.C[3] O=$abc$2659$n91
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$212.C[3] CO=$auto$alumacc.cc:474:replace_alu$212.C[4] I0=$0\X[1][7:0][4] I1=$0\Y[1][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][5] I2=$0\Y[1][7:0][4] I3=$auto$alumacc.cc:474:replace_alu$212.C[4] O=$abc$2659$n94
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$212.C[4] CO=$auto$alumacc.cc:474:replace_alu$212.C[5] I0=$0\X[1][7:0][5] I1=$0\Y[1][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][6] I2=$0\Y[1][7:0][5] I3=$auto$alumacc.cc:474:replace_alu$212.C[5] O=$abc$2659$n97
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$212.C[5] CO=$auto$alumacc.cc:474:replace_alu$212.C[6] I0=$0\X[1][7:0][6] I1=$0\Y[1][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][7] I2=$0\Y[1][7:0][6] I3=$auto$alumacc.cc:474:replace_alu$212.C[6] O=$abc$2659$n100
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$212.C[6] CO=$auto$alumacc.cc:474:replace_alu$212.C[7] I0=$0\X[1][7:0][7] I1=$0\Y[1][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][7] I2=$0\Y[1][7:0][7] I3=$auto$alumacc.cc:474:replace_alu$212.C[7] O=$abc$2659$n103
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[0] I3=$false O=$abc$2659$n107
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=angle[10] I3=$auto$alumacc.cc:474:replace_alu$215.C[10] O=$abc$2659$n131
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$215.C[10] CO=$auto$alumacc.cc:474:replace_alu$215.C[11] I0=$false I1=angle[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=angle[11] I3=$auto$alumacc.cc:474:replace_alu$215.C[11] O=$abc$2659$n134
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$215.C[11] CO=$auto$alumacc.cc:474:replace_alu$215.C[12] I0=$false I1=angle[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=angle[12] I3=$auto$alumacc.cc:474:replace_alu$215.C[12] O=$abc$2659$n137
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$215.C[12] CO=$auto$alumacc.cc:474:replace_alu$215.C[13] I0=$true I1=angle[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[13] I3=$auto$alumacc.cc:474:replace_alu$215.C[13] O=$abc$2659$n140
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$215.C[13] CO=$auto$alumacc.cc:474:replace_alu$215.C[14] I0=$false I1=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[14] I3=$auto$alumacc.cc:474:replace_alu$215.C[14] O=$abc$2659$n143
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$215.C[14] CO=$auto$alumacc.cc:474:replace_alu$215.C[15] I0=$false I1=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I3=$auto$alumacc.cc:474:replace_alu$215.C[15] O=$abc$2659$n146
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=angle[2] CO=$auto$alumacc.cc:474:replace_alu$215.C[4] I0=$false I1=angle[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=angle[4] I3=$auto$alumacc.cc:474:replace_alu$215.C[4] O=$abc$2659$n113
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$215.C[4] CO=$auto$alumacc.cc:474:replace_alu$215.C[5] I0=$false I1=angle[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=angle[5] I3=$auto$alumacc.cc:474:replace_alu$215.C[5] O=$abc$2659$n116
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$215.C[5] CO=$auto$alumacc.cc:474:replace_alu$215.C[6] I0=$true I1=angle[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=angle[6] I3=$auto$alumacc.cc:474:replace_alu$215.C[6] O=$abc$2659$n119
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$215.C[6] CO=$auto$alumacc.cc:474:replace_alu$215.C[7] I0=$true I1=angle[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=angle[7] I3=$auto$alumacc.cc:474:replace_alu$215.C[7] O=$abc$2659$n122
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$215.C[7] CO=$auto$alumacc.cc:474:replace_alu$215.C[8] I0=$true I1=angle[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=angle[8] I3=$auto$alumacc.cc:474:replace_alu$215.C[8] O=$abc$2659$n125
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$215.C[8] CO=$auto$alumacc.cc:474:replace_alu$215.C[9] I0=$false I1=angle[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=angle[9] I3=$auto$alumacc.cc:474:replace_alu$215.C[9] O=$abc$2659$n128
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$215.C[9] CO=$auto$alumacc.cc:474:replace_alu$215.C[10] I0=$true I1=angle[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][2] I2=$0\X[2][7:0][0] I3=$false O=$abc$2659$n149
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$218.C[1] I0=$0\Y[2][7:0][2] I1=$0\X[2][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][3] I2=$0\X[2][7:0][1] I3=$auto$alumacc.cc:474:replace_alu$218.C[1] O=$abc$2659$n152
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$218.C[1] CO=$auto$alumacc.cc:474:replace_alu$218.C[2] I0=$0\Y[2][7:0][3] I1=$0\X[2][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][4] I2=$0\X[2][7:0][2] I3=$auto$alumacc.cc:474:replace_alu$218.C[2] O=$abc$2659$n155
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$218.C[2] CO=$auto$alumacc.cc:474:replace_alu$218.C[3] I0=$0\Y[2][7:0][4] I1=$0\X[2][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][5] I2=$0\X[2][7:0][3] I3=$auto$alumacc.cc:474:replace_alu$218.C[3] O=$abc$2659$n158
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$218.C[3] CO=$auto$alumacc.cc:474:replace_alu$218.C[4] I0=$0\Y[2][7:0][5] I1=$0\X[2][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][6] I2=$0\X[2][7:0][4] I3=$auto$alumacc.cc:474:replace_alu$218.C[4] O=$abc$2659$n161
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$218.C[4] CO=$auto$alumacc.cc:474:replace_alu$218.C[5] I0=$0\Y[2][7:0][6] I1=$0\X[2][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][7] I2=$0\X[2][7:0][5] I3=$auto$alumacc.cc:474:replace_alu$218.C[5] O=$abc$2659$n164
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$218.C[5] CO=$auto$alumacc.cc:474:replace_alu$218.C[6] I0=$0\Y[2][7:0][7] I1=$0\X[2][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][7] I2=$0\X[2][7:0][6] I3=$auto$alumacc.cc:474:replace_alu$218.C[6] O=$abc$2659$n167
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$218.C[6] CO=$auto$alumacc.cc:474:replace_alu$218.C[7] I0=$0\Y[2][7:0][7] I1=$0\X[2][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][7] I2=$0\X[2][7:0][7] I3=$auto$alumacc.cc:474:replace_alu$218.C[7] O=$abc$2659$n170
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][2] I2=$0\Y[2][7:0][0] I3=$false O=$abc$2659$n172
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$221.C[1] I0=$0\X[2][7:0][2] I1=$0\Y[2][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][3] I2=$0\Y[2][7:0][1] I3=$auto$alumacc.cc:474:replace_alu$221.C[1] O=$abc$2659$n175
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$221.C[1] CO=$auto$alumacc.cc:474:replace_alu$221.C[2] I0=$0\X[2][7:0][3] I1=$0\Y[2][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][4] I2=$0\Y[2][7:0][2] I3=$auto$alumacc.cc:474:replace_alu$221.C[2] O=$abc$2659$n178
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$221.C[2] CO=$auto$alumacc.cc:474:replace_alu$221.C[3] I0=$0\X[2][7:0][4] I1=$0\Y[2][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][5] I2=$0\Y[2][7:0][3] I3=$auto$alumacc.cc:474:replace_alu$221.C[3] O=$abc$2659$n181
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$221.C[3] CO=$auto$alumacc.cc:474:replace_alu$221.C[4] I0=$0\X[2][7:0][5] I1=$0\Y[2][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][6] I2=$0\Y[2][7:0][4] I3=$auto$alumacc.cc:474:replace_alu$221.C[4] O=$abc$2659$n184
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$221.C[4] CO=$auto$alumacc.cc:474:replace_alu$221.C[5] I0=$0\X[2][7:0][6] I1=$0\Y[2][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][7] I2=$0\Y[2][7:0][5] I3=$auto$alumacc.cc:474:replace_alu$221.C[5] O=$abc$2659$n187
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$221.C[5] CO=$auto$alumacc.cc:474:replace_alu$221.C[6] I0=$0\X[2][7:0][7] I1=$0\Y[2][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][7] I2=$0\Y[2][7:0][6] I3=$auto$alumacc.cc:474:replace_alu$221.C[6] O=$abc$2659$n190
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$221.C[6] CO=$auto$alumacc.cc:474:replace_alu$221.C[7] I0=$0\X[2][7:0][7] I1=$0\Y[2][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][7] I2=$0\Y[2][7:0][7] I3=$auto$alumacc.cc:474:replace_alu$221.C[7] O=$abc$2659$n193
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[0] I3=$false O=$abc$2659$n197
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[10] I3=$auto$alumacc.cc:474:replace_alu$224.C[10] O=$abc$2659$n227
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$224.C[10] CO=$auto$alumacc.cc:474:replace_alu$224.C[11] I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[11] I3=$auto$alumacc.cc:474:replace_alu$224.C[11] O=$abc$2659$n230
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$224.C[11] CO=$auto$alumacc.cc:474:replace_alu$224.C[12] I0=$true I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[12] I3=$auto$alumacc.cc:474:replace_alu$224.C[12] O=$abc$2659$n233
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$224.C[12] CO=$auto$alumacc.cc:474:replace_alu$224.C[13] I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[13] I3=$auto$alumacc.cc:474:replace_alu$224.C[13] O=$abc$2659$n236
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$224.C[13] CO=$auto$alumacc.cc:474:replace_alu$224.C[14] I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[14] I3=$auto$alumacc.cc:474:replace_alu$224.C[14] O=$abc$2659$n239
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$224.C[14] CO=$auto$alumacc.cc:474:replace_alu$224.C[15] I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I3=$auto$alumacc.cc:474:replace_alu$224.C[15] O=$abc$2659$n242
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[0] CO=$auto$alumacc.cc:474:replace_alu$224.C[2] I0=$true I1=angle[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[2] I3=$auto$alumacc.cc:474:replace_alu$224.C[2] O=$abc$2659$n203
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$224.C[2] CO=$auto$alumacc.cc:474:replace_alu$224.C[3] I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[3] I3=$auto$alumacc.cc:474:replace_alu$224.C[3] O=$abc$2659$n206
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$224.C[3] CO=$auto$alumacc.cc:474:replace_alu$224.C[4] I0=$true I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[4] I3=$auto$alumacc.cc:474:replace_alu$224.C[4] O=$abc$2659$n209
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$224.C[4] CO=$auto$alumacc.cc:474:replace_alu$224.C[5] I0=$true I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[5] I3=$auto$alumacc.cc:474:replace_alu$224.C[5] O=$abc$2659$n212
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$224.C[5] CO=$auto$alumacc.cc:474:replace_alu$224.C[6] I0=$true I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[6] I3=$auto$alumacc.cc:474:replace_alu$224.C[6] O=$abc$2659$n215
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$224.C[6] CO=$auto$alumacc.cc:474:replace_alu$224.C[7] I0=$true I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[7] I3=$auto$alumacc.cc:474:replace_alu$224.C[7] O=$abc$2659$n218
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$224.C[7] CO=$auto$alumacc.cc:474:replace_alu$224.C[8] I0=$true I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[8] I3=$auto$alumacc.cc:474:replace_alu$224.C[8] O=$abc$2659$n221
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$224.C[8] CO=$auto$alumacc.cc:474:replace_alu$224.C[9] I0=$true I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[9] I3=$auto$alumacc.cc:474:replace_alu$224.C[9] O=$abc$2659$n224
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$224.C[9] CO=$auto$alumacc.cc:474:replace_alu$224.C[10] I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][3] I2=$0\X[3][7:0][0] I3=$false O=$abc$2659$n245
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$227.C[1] I0=$0\Y[3][7:0][3] I1=$0\X[3][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][4] I2=$0\X[3][7:0][1] I3=$auto$alumacc.cc:474:replace_alu$227.C[1] O=$abc$2659$n248
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$227.C[1] CO=$auto$alumacc.cc:474:replace_alu$227.C[2] I0=$0\Y[3][7:0][4] I1=$0\X[3][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][5] I2=$0\X[3][7:0][2] I3=$auto$alumacc.cc:474:replace_alu$227.C[2] O=$abc$2659$n251
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$227.C[2] CO=$auto$alumacc.cc:474:replace_alu$227.C[3] I0=$0\Y[3][7:0][5] I1=$0\X[3][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][6] I2=$0\X[3][7:0][3] I3=$auto$alumacc.cc:474:replace_alu$227.C[3] O=$abc$2659$n254
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$227.C[3] CO=$auto$alumacc.cc:474:replace_alu$227.C[4] I0=$0\Y[3][7:0][6] I1=$0\X[3][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][7] I2=$0\X[3][7:0][4] I3=$auto$alumacc.cc:474:replace_alu$227.C[4] O=$abc$2659$n257
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$227.C[4] CO=$auto$alumacc.cc:474:replace_alu$227.C[5] I0=$0\Y[3][7:0][7] I1=$0\X[3][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][7] I2=$0\X[3][7:0][5] I3=$auto$alumacc.cc:474:replace_alu$227.C[5] O=$abc$2659$n260
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$227.C[5] CO=$auto$alumacc.cc:474:replace_alu$227.C[6] I0=$0\Y[3][7:0][7] I1=$0\X[3][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][7] I2=$0\X[3][7:0][6] I3=$auto$alumacc.cc:474:replace_alu$227.C[6] O=$abc$2659$n263
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$227.C[6] CO=$auto$alumacc.cc:474:replace_alu$227.C[7] I0=$0\Y[3][7:0][7] I1=$0\X[3][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][7] I2=$0\X[3][7:0][7] I3=$auto$alumacc.cc:474:replace_alu$227.C[7] O=$abc$2659$n266
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][3] I2=$0\Y[3][7:0][0] I3=$false O=$abc$2659$n268
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$230.C[1] I0=$0\X[3][7:0][3] I1=$0\Y[3][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][4] I2=$0\Y[3][7:0][1] I3=$auto$alumacc.cc:474:replace_alu$230.C[1] O=$abc$2659$n271
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$230.C[1] CO=$auto$alumacc.cc:474:replace_alu$230.C[2] I0=$0\X[3][7:0][4] I1=$0\Y[3][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][5] I2=$0\Y[3][7:0][2] I3=$auto$alumacc.cc:474:replace_alu$230.C[2] O=$abc$2659$n274
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$230.C[2] CO=$auto$alumacc.cc:474:replace_alu$230.C[3] I0=$0\X[3][7:0][5] I1=$0\Y[3][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][6] I2=$0\Y[3][7:0][3] I3=$auto$alumacc.cc:474:replace_alu$230.C[3] O=$abc$2659$n277
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$230.C[3] CO=$auto$alumacc.cc:474:replace_alu$230.C[4] I0=$0\X[3][7:0][6] I1=$0\Y[3][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][7] I2=$0\Y[3][7:0][4] I3=$auto$alumacc.cc:474:replace_alu$230.C[4] O=$abc$2659$n280
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$230.C[4] CO=$auto$alumacc.cc:474:replace_alu$230.C[5] I0=$0\X[3][7:0][7] I1=$0\Y[3][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][7] I2=$0\Y[3][7:0][5] I3=$auto$alumacc.cc:474:replace_alu$230.C[5] O=$abc$2659$n283
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$230.C[5] CO=$auto$alumacc.cc:474:replace_alu$230.C[6] I0=$0\X[3][7:0][7] I1=$0\Y[3][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][7] I2=$0\Y[3][7:0][6] I3=$auto$alumacc.cc:474:replace_alu$230.C[6] O=$abc$2659$n286
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$230.C[6] CO=$auto$alumacc.cc:474:replace_alu$230.C[7] I0=$0\X[3][7:0][7] I1=$0\Y[3][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][7] I2=$0\Y[3][7:0][7] I3=$auto$alumacc.cc:474:replace_alu$230.C[7] O=$abc$2659$n289
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[0] I3=$false O=$abc$2659$n293
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[10] I3=$auto$alumacc.cc:474:replace_alu$233.C[10] O=$abc$2659$n323
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$233.C[10] CO=$auto$alumacc.cc:474:replace_alu$233.C[11] I0=$true I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[11] I3=$auto$alumacc.cc:474:replace_alu$233.C[11] O=$abc$2659$n326
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$233.C[11] CO=$auto$alumacc.cc:474:replace_alu$233.C[12] I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[12] I3=$auto$alumacc.cc:474:replace_alu$233.C[12] O=$abc$2659$n329
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$233.C[12] CO=$auto$alumacc.cc:474:replace_alu$233.C[13] I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[13] I3=$auto$alumacc.cc:474:replace_alu$233.C[13] O=$abc$2659$n332
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$233.C[13] CO=$auto$alumacc.cc:474:replace_alu$233.C[14] I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[14] I3=$auto$alumacc.cc:474:replace_alu$233.C[14] O=$abc$2659$n335
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$233.C[14] CO=$auto$alumacc.cc:474:replace_alu$233.C[15] I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I3=$auto$alumacc.cc:474:replace_alu$233.C[15] O=$abc$2659$n338
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[0] CO=$auto$alumacc.cc:474:replace_alu$233.C[2] I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[2] I3=$auto$alumacc.cc:474:replace_alu$233.C[2] O=$abc$2659$n299
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$233.C[2] CO=$auto$alumacc.cc:474:replace_alu$233.C[3] I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[3] I3=$auto$alumacc.cc:474:replace_alu$233.C[3] O=$abc$2659$n302
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$233.C[3] CO=$auto$alumacc.cc:474:replace_alu$233.C[4] I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[4] I3=$auto$alumacc.cc:474:replace_alu$233.C[4] O=$abc$2659$n305
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$233.C[4] CO=$auto$alumacc.cc:474:replace_alu$233.C[5] I0=$true I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[5] I3=$auto$alumacc.cc:474:replace_alu$233.C[5] O=$abc$2659$n308
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$233.C[5] CO=$auto$alumacc.cc:474:replace_alu$233.C[6] I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[6] I3=$auto$alumacc.cc:474:replace_alu$233.C[6] O=$abc$2659$n311
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$233.C[6] CO=$auto$alumacc.cc:474:replace_alu$233.C[7] I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[7] I3=$auto$alumacc.cc:474:replace_alu$233.C[7] O=$abc$2659$n314
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$233.C[7] CO=$auto$alumacc.cc:474:replace_alu$233.C[8] I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[8] I3=$auto$alumacc.cc:474:replace_alu$233.C[8] O=$abc$2659$n317
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$233.C[8] CO=$auto$alumacc.cc:474:replace_alu$233.C[9] I0=$true I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[9] I3=$auto$alumacc.cc:474:replace_alu$233.C[9] O=$abc$2659$n320
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$233.C[9] CO=$auto$alumacc.cc:474:replace_alu$233.C[10] I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][4] I2=$0\X[4][7:0][0] I3=$false O=$abc$2659$n341
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$236.C[1] I0=$0\Y[4][7:0][4] I1=$0\X[4][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][5] I2=$0\X[4][7:0][1] I3=$auto$alumacc.cc:474:replace_alu$236.C[1] O=$abc$2659$n344
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$236.C[1] CO=$auto$alumacc.cc:474:replace_alu$236.C[2] I0=$0\Y[4][7:0][5] I1=$0\X[4][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][6] I2=$0\X[4][7:0][2] I3=$auto$alumacc.cc:474:replace_alu$236.C[2] O=$abc$2659$n347
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$236.C[2] CO=$auto$alumacc.cc:474:replace_alu$236.C[3] I0=$0\Y[4][7:0][6] I1=$0\X[4][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][7] I2=$0\X[4][7:0][3] I3=$auto$alumacc.cc:474:replace_alu$236.C[3] O=$abc$2659$n350
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$236.C[3] CO=$auto$alumacc.cc:474:replace_alu$236.C[4] I0=$0\Y[4][7:0][7] I1=$0\X[4][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][7] I2=$0\X[4][7:0][4] I3=$auto$alumacc.cc:474:replace_alu$236.C[4] O=$abc$2659$n353
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$236.C[4] CO=$auto$alumacc.cc:474:replace_alu$236.C[5] I0=$0\Y[4][7:0][7] I1=$0\X[4][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][7] I2=$0\X[4][7:0][5] I3=$auto$alumacc.cc:474:replace_alu$236.C[5] O=$abc$2659$n356
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$236.C[5] CO=$auto$alumacc.cc:474:replace_alu$236.C[6] I0=$0\Y[4][7:0][7] I1=$0\X[4][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][7] I2=$0\X[4][7:0][6] I3=$auto$alumacc.cc:474:replace_alu$236.C[6] O=$abc$2659$n359
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$236.C[6] CO=$auto$alumacc.cc:474:replace_alu$236.C[7] I0=$0\Y[4][7:0][7] I1=$0\X[4][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][7] I2=$0\X[4][7:0][7] I3=$auto$alumacc.cc:474:replace_alu$236.C[7] O=$abc$2659$n362
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][4] I2=$0\Y[4][7:0][0] I3=$false O=$abc$2659$n364
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$239.C[1] I0=$0\X[4][7:0][4] I1=$0\Y[4][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][5] I2=$0\Y[4][7:0][1] I3=$auto$alumacc.cc:474:replace_alu$239.C[1] O=$abc$2659$n367
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$239.C[1] CO=$auto$alumacc.cc:474:replace_alu$239.C[2] I0=$0\X[4][7:0][5] I1=$0\Y[4][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][6] I2=$0\Y[4][7:0][2] I3=$auto$alumacc.cc:474:replace_alu$239.C[2] O=$abc$2659$n370
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$239.C[2] CO=$auto$alumacc.cc:474:replace_alu$239.C[3] I0=$0\X[4][7:0][6] I1=$0\Y[4][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][7] I2=$0\Y[4][7:0][3] I3=$auto$alumacc.cc:474:replace_alu$239.C[3] O=$abc$2659$n373
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$239.C[3] CO=$auto$alumacc.cc:474:replace_alu$239.C[4] I0=$0\X[4][7:0][7] I1=$0\Y[4][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][7] I2=$0\Y[4][7:0][4] I3=$auto$alumacc.cc:474:replace_alu$239.C[4] O=$abc$2659$n376
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$239.C[4] CO=$auto$alumacc.cc:474:replace_alu$239.C[5] I0=$0\X[4][7:0][7] I1=$0\Y[4][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][7] I2=$0\Y[4][7:0][5] I3=$auto$alumacc.cc:474:replace_alu$239.C[5] O=$abc$2659$n379
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$239.C[5] CO=$auto$alumacc.cc:474:replace_alu$239.C[6] I0=$0\X[4][7:0][7] I1=$0\Y[4][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][7] I2=$0\Y[4][7:0][6] I3=$auto$alumacc.cc:474:replace_alu$239.C[6] O=$abc$2659$n382
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$239.C[6] CO=$auto$alumacc.cc:474:replace_alu$239.C[7] I0=$0\X[4][7:0][7] I1=$0\Y[4][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][7] I2=$0\Y[4][7:0][7] I3=$auto$alumacc.cc:474:replace_alu$239.C[7] O=$abc$2659$n385
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[0] I3=$false O=$abc$2659$n389
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[10] I3=$auto$alumacc.cc:474:replace_alu$242.C[10] O=$abc$2659$n419
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$242.C[10] CO=$auto$alumacc.cc:474:replace_alu$242.C[11] I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[11] I3=$auto$alumacc.cc:474:replace_alu$242.C[11] O=$abc$2659$n422
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$242.C[11] CO=$auto$alumacc.cc:474:replace_alu$242.C[12] I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[12] I3=$auto$alumacc.cc:474:replace_alu$242.C[12] O=$abc$2659$n425
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$242.C[12] CO=$auto$alumacc.cc:474:replace_alu$242.C[13] I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[13] I3=$auto$alumacc.cc:474:replace_alu$242.C[13] O=$abc$2659$n428
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$242.C[13] CO=$auto$alumacc.cc:474:replace_alu$242.C[14] I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[14] I3=$auto$alumacc.cc:474:replace_alu$242.C[14] O=$abc$2659$n431
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$242.C[14] CO=$auto$alumacc.cc:474:replace_alu$242.C[15] I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I3=$auto$alumacc.cc:474:replace_alu$242.C[15] O=$abc$2659$n434
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[0] CO=$auto$alumacc.cc:474:replace_alu$242.C[2] I0=$true I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[2] I3=$auto$alumacc.cc:474:replace_alu$242.C[2] O=$abc$2659$n395
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$242.C[2] CO=$auto$alumacc.cc:474:replace_alu$242.C[3] I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[3] I3=$auto$alumacc.cc:474:replace_alu$242.C[3] O=$abc$2659$n398
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$242.C[3] CO=$auto$alumacc.cc:474:replace_alu$242.C[4] I0=$true I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[4] I3=$auto$alumacc.cc:474:replace_alu$242.C[4] O=$abc$2659$n401
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$242.C[4] CO=$auto$alumacc.cc:474:replace_alu$242.C[5] I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[5] I3=$auto$alumacc.cc:474:replace_alu$242.C[5] O=$abc$2659$n404
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$242.C[5] CO=$auto$alumacc.cc:474:replace_alu$242.C[6] I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[6] I3=$auto$alumacc.cc:474:replace_alu$242.C[6] O=$abc$2659$n407
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$242.C[6] CO=$auto$alumacc.cc:474:replace_alu$242.C[7] I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[7] I3=$auto$alumacc.cc:474:replace_alu$242.C[7] O=$abc$2659$n410
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$242.C[7] CO=$auto$alumacc.cc:474:replace_alu$242.C[8] I0=$true I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[8] I3=$auto$alumacc.cc:474:replace_alu$242.C[8] O=$abc$2659$n413
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$242.C[8] CO=$auto$alumacc.cc:474:replace_alu$242.C[9] I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[9] I3=$auto$alumacc.cc:474:replace_alu$242.C[9] O=$abc$2659$n416
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$242.C[9] CO=$auto$alumacc.cc:474:replace_alu$242.C[10] I0=$true I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$245.C[1] I0=$0\Y[5][7:0][5] I1=$0\X[5][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$245.C[1] CO=$auto$alumacc.cc:474:replace_alu$245.C[2] I0=$0\Y[5][7:0][6] I1=$0\X[5][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$245.C[2] CO=$auto$alumacc.cc:474:replace_alu$245.C[3] I0=$0\Y[5][7:0][7] I1=$0\X[5][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$245.C[3] CO=$auto$alumacc.cc:474:replace_alu$245.C[4] I0=$0\Y[5][7:0][7] I1=$0\X[5][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$245.C[4] CO=$auto$alumacc.cc:474:replace_alu$245.C[5] I0=$0\Y[5][7:0][7] I1=$0\X[5][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$245.C[5] CO=$auto$alumacc.cc:474:replace_alu$245.C[6] I0=$0\Y[5][7:0][7] I1=$0\X[5][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[5][7:0][7] I2=$0\X[5][7:0][6] I3=$auto$alumacc.cc:474:replace_alu$245.C[6] O=$abc$2659$n437
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$245.C[6] CO=$auto$alumacc.cc:474:replace_alu$245.C[7] I0=$0\Y[5][7:0][7] I1=$0\X[5][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[5][7:0][7] I2=$0\X[5][7:0][7] I3=$auto$alumacc.cc:474:replace_alu$245.C[7] O=$abc$2659$n440
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0\X[5][7:0][5] I2=$0\Y[5][7:0][0] I3=$false O=$abc$2659$n442
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$248.C[1] I0=$0\X[5][7:0][5] I1=$0\Y[5][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[5][7:0][6] I2=$0\Y[5][7:0][1] I3=$auto$alumacc.cc:474:replace_alu$248.C[1] O=$abc$2659$n445
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$248.C[1] CO=$auto$alumacc.cc:474:replace_alu$248.C[2] I0=$0\X[5][7:0][6] I1=$0\Y[5][7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[5][7:0][7] I2=$0\Y[5][7:0][2] I3=$auto$alumacc.cc:474:replace_alu$248.C[2] O=$abc$2659$n448
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$248.C[2] CO=$auto$alumacc.cc:474:replace_alu$248.C[3] I0=$0\X[5][7:0][7] I1=$0\Y[5][7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[5][7:0][7] I2=$0\Y[5][7:0][3] I3=$auto$alumacc.cc:474:replace_alu$248.C[3] O=$abc$2659$n451
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$248.C[3] CO=$auto$alumacc.cc:474:replace_alu$248.C[4] I0=$0\X[5][7:0][7] I1=$0\Y[5][7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[5][7:0][7] I2=$0\Y[5][7:0][4] I3=$auto$alumacc.cc:474:replace_alu$248.C[4] O=$abc$2659$n454
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$248.C[4] CO=$auto$alumacc.cc:474:replace_alu$248.C[5] I0=$0\X[5][7:0][7] I1=$0\Y[5][7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[5][7:0][7] I2=$0\Y[5][7:0][5] I3=$auto$alumacc.cc:474:replace_alu$248.C[5] O=$abc$2659$n457
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$248.C[5] CO=$auto$alumacc.cc:474:replace_alu$248.C[6] I0=$0\X[5][7:0][7] I1=$0\Y[5][7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[5][7:0][7] I2=$0\Y[5][7:0][6] I3=$auto$alumacc.cc:474:replace_alu$248.C[6] O=$abc$2659$n460
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$248.C[6] CO=$auto$alumacc.cc:474:replace_alu$248.C[7] I0=$0\X[5][7:0][7] I1=$0\Y[5][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[5][7:0][7] I2=$0\Y[5][7:0][7] I3=$auto$alumacc.cc:474:replace_alu$248.C[7] O=$abc$2659$n463
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$251.C[10] CO=$auto$alumacc.cc:474:replace_alu$251.C[11] I0=$false I1=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$251.C[11] CO=$auto$alumacc.cc:474:replace_alu$251.C[12] I0=$false I1=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$251.C[12] CO=$auto$alumacc.cc:474:replace_alu$251.C[13] I0=$false I1=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$251.C[13] CO=$auto$alumacc.cc:474:replace_alu$251.C[14] I0=$false I1=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$251.C[14] CO=$auto$alumacc.cc:474:replace_alu$251.C[15] I0=$false I1=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[15] I3=$auto$alumacc.cc:474:replace_alu$251.C[15] O=$abc$2659$n467
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[0] CO=$auto$alumacc.cc:474:replace_alu$251.C[2] I0=$false I1=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$251.C[2] CO=$auto$alumacc.cc:474:replace_alu$251.C[3] I0=$true I1=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$251.C[3] CO=$auto$alumacc.cc:474:replace_alu$251.C[4] I0=$false I1=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$251.C[4] CO=$auto$alumacc.cc:474:replace_alu$251.C[5] I0=$false I1=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$251.C[5] CO=$auto$alumacc.cc:474:replace_alu$251.C[6] I0=$false I1=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$251.C[6] CO=$auto$alumacc.cc:474:replace_alu$251.C[7] I0=$true I1=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$251.C[7] CO=$auto$alumacc.cc:474:replace_alu$251.C[8] I0=$false I1=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$251.C[8] CO=$auto$alumacc.cc:474:replace_alu$251.C[9] I0=$true I1=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$251.C[9] CO=$auto$alumacc.cc:474:replace_alu$251.C[10] I0=$false I1=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$254.C[10] CO=$auto$alumacc.cc:474:replace_alu$254.C[11] I0=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$254.C[11] CO=$auto$alumacc.cc:474:replace_alu$254.C[12] I0=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$254.C[12] CO=$auto$alumacc.cc:474:replace_alu$254.C[13] I0=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$254.C[13] CO=$auto$alumacc.cc:474:replace_alu$254.C[14] I0=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$254.C[14] CO=$auto$alumacc.cc:474:replace_alu$254.C[15] I0=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$254.C[15] O=$abc$2659$n466
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[0] CO=$auto$alumacc.cc:474:replace_alu$254.C[2] I0=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$254.C[2] CO=$auto$alumacc.cc:474:replace_alu$254.C[3] I0=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[2] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$254.C[3] CO=$auto$alumacc.cc:474:replace_alu$254.C[4] I0=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$254.C[4] CO=$auto$alumacc.cc:474:replace_alu$254.C[5] I0=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$254.C[5] CO=$auto$alumacc.cc:474:replace_alu$254.C[6] I0=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$254.C[6] CO=$auto$alumacc.cc:474:replace_alu$254.C[7] I0=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$254.C[7] CO=$auto$alumacc.cc:474:replace_alu$254.C[8] I0=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$254.C[8] CO=$auto$alumacc.cc:474:replace_alu$254.C[9] I0=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$254.C[9] CO=$auto$alumacc.cc:474:replace_alu$254.C[10] I0=$0$mem2bits$\Z$FPGA.v:100$18[15:0]$40[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:100|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[6][7:0][0] I2=$abc$2659$n524 I3=$true O=$abc$2659$n470
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$257.C[1] I0=$0\Y[6][7:0][0] I1=$abc$2659$n524
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[6][7:0][1] I2=$abc$2659$n525 I3=$auto$alumacc.cc:474:replace_alu$257.C[1] O=$abc$2659$n473
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$257.C[1] CO=$auto$alumacc.cc:474:replace_alu$257.C[2] I0=$0\Y[6][7:0][1] I1=$abc$2659$n525
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[6][7:0][2] I2=$abc$2659$n525 I3=$auto$alumacc.cc:474:replace_alu$257.C[2] O=$abc$2659$n476
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$257.C[2] CO=$auto$alumacc.cc:474:replace_alu$257.C[3] I0=$0\Y[6][7:0][2] I1=$abc$2659$n525
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[6][7:0][3] I2=$abc$2659$n525 I3=$auto$alumacc.cc:474:replace_alu$257.C[3] O=$abc$2659$n479
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$257.C[3] CO=$auto$alumacc.cc:474:replace_alu$257.C[4] I0=$0\Y[6][7:0][3] I1=$abc$2659$n525
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[6][7:0][4] I2=$abc$2659$n525 I3=$auto$alumacc.cc:474:replace_alu$257.C[4] O=$abc$2659$n482
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$257.C[4] CO=$auto$alumacc.cc:474:replace_alu$257.C[5] I0=$0\Y[6][7:0][4] I1=$abc$2659$n525
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[6][7:0][5] I2=$abc$2659$n525 I3=$auto$alumacc.cc:474:replace_alu$257.C[5] O=$abc$2659$n485
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$257.C[5] CO=$auto$alumacc.cc:474:replace_alu$257.C[6] I0=$0\Y[6][7:0][5] I1=$abc$2659$n525
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[6][7:0][6] I2=$abc$2659$n525 I3=$auto$alumacc.cc:474:replace_alu$257.C[6] O=$abc$2659$n488
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$257.C[6] CO=$auto$alumacc.cc:474:replace_alu$257.C[7] I0=$0\Y[6][7:0][6] I1=$abc$2659$n525
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[6][7:0][7] I2=$abc$2659$n525 I3=$auto$alumacc.cc:474:replace_alu$257.C[7] O=$abc$2659$n491
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:105|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0\X[0][7:0][6] I2=$0\X[0][7:0][6] I3=$true O=$abc$2659$n9
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$260.C[1] I0=$0\X[0][7:0][6] I1=$0\X[0][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[0][7:0][6] I2=$abc$2659$n522 I3=$auto$alumacc.cc:474:replace_alu$260.C[1] O=$abc$2659$n12
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$260.C[1] CO=$auto$alumacc.cc:474:replace_alu$260.C[2] I0=$0\X[0][7:0][6] I1=$abc$2659$n522
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$2659$n523 I3=$auto$alumacc.cc:474:replace_alu$260.C[2] O=$abc$2659$n15
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$260.C[2] CO=$auto$alumacc.cc:474:replace_alu$260.C[3] I0=$false I1=$abc$2659$n523
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[0][7:0][6] I2=$abc$2659$n522 I3=$auto$alumacc.cc:474:replace_alu$260.C[3] O=$abc$2659$n18
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$260.C[3] CO=$auto$alumacc.cc:474:replace_alu$260.C[4] I0=$0\X[0][7:0][6] I1=$abc$2659$n522
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$2659$n523 I3=$auto$alumacc.cc:474:replace_alu$260.C[4] O=$abc$2659$n21
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$260.C[4] CO=$auto$alumacc.cc:474:replace_alu$260.C[5] I0=$false I1=$abc$2659$n523
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$2659$n523 I3=$auto$alumacc.cc:474:replace_alu$260.C[5] O=$abc$2659$n24
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$260.C[5] CO=$auto$alumacc.cc:474:replace_alu$260.C[6] I0=$false I1=$abc$2659$n523
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[0][7:0][6] I2=$abc$2659$n522 I3=$auto$alumacc.cc:474:replace_alu$260.C[6] O=$abc$2659$n27
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$260.C[6] CO=$auto$alumacc.cc:474:replace_alu$260.C[7] I0=$0\X[0][7:0][6] I1=$abc$2659$n522
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$2659$n523 I3=$auto$alumacc.cc:474:replace_alu$260.C[7] O=$abc$2659$n30
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][0] I2=$0\X[0][7:0][6] I3=$false O=$abc$2659$n10
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$263.C[1] I0=$0\Y[0][7:0][0] I1=$0\X[0][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][6] I2=$0\X[0][7:0][6] I3=$auto$alumacc.cc:474:replace_alu$263.C[1] O=$abc$2659$n13
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$263.C[1] CO=$auto$alumacc.cc:474:replace_alu$263.C[2] I0=$0\Y[0][7:0][6] I1=$0\X[0][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$263.C[2] O=$abc$2659$n16
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$263.C[2] CO=$auto$alumacc.cc:474:replace_alu$263.C[3] I0=$0\Y[0][7:0][7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][6] I2=$0\X[0][7:0][6] I3=$auto$alumacc.cc:474:replace_alu$263.C[3] O=$abc$2659$n19
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$263.C[3] CO=$auto$alumacc.cc:474:replace_alu$263.C[4] I0=$0\Y[0][7:0][6] I1=$0\X[0][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$263.C[4] O=$abc$2659$n22
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$263.C[4] CO=$auto$alumacc.cc:474:replace_alu$263.C[5] I0=$0\Y[0][7:0][7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$263.C[5] O=$abc$2659$n25
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$263.C[5] CO=$auto$alumacc.cc:474:replace_alu$263.C[6] I0=$0\Y[0][7:0][7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][6] I2=$0\X[0][7:0][6] I3=$auto$alumacc.cc:474:replace_alu$263.C[6] O=$abc$2659$n28
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$263.C[6] CO=$auto$alumacc.cc:474:replace_alu$263.C[7] I0=$0\Y[0][7:0][6] I1=$0\X[0][7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$263.C[7] O=$abc$2659$n31
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:68|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][0] I2=$0\Y[0][7:0][0] I3=$true O=$abc$2659$n33
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$266.C[1] I0=$0\Y[0][7:0][0] I1=$0\Y[0][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][6] I2=$0\Y[0][7:0][0] I3=$auto$alumacc.cc:474:replace_alu$266.C[1] O=$abc$2659$n35
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$266.C[1] CO=$auto$alumacc.cc:474:replace_alu$266.C[2] I0=$0\Y[0][7:0][6] I1=$0\Y[0][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$266.C[2] O=$abc$2659$n37
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$266.C[2] CO=$auto$alumacc.cc:474:replace_alu$266.C[3] I0=$0\Y[0][7:0][7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][6] I2=$0\Y[0][7:0][0] I3=$auto$alumacc.cc:474:replace_alu$266.C[3] O=$abc$2659$n39
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$266.C[3] CO=$auto$alumacc.cc:474:replace_alu$266.C[4] I0=$0\Y[0][7:0][6] I1=$0\Y[0][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$266.C[4] O=$abc$2659$n41
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$266.C[4] CO=$auto$alumacc.cc:474:replace_alu$266.C[5] I0=$0\Y[0][7:0][7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$266.C[5] O=$abc$2659$n43
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$266.C[5] CO=$auto$alumacc.cc:474:replace_alu$266.C[6] I0=$0\Y[0][7:0][7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][6] I2=$0\Y[0][7:0][0] I3=$auto$alumacc.cc:474:replace_alu$266.C[6] O=$abc$2659$n45
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$266.C[6] CO=$auto$alumacc.cc:474:replace_alu$266.C[7] I0=$0\Y[0][7:0][6] I1=$0\Y[0][7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[0][7:0][7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$266.C[7] O=$abc$2659$n47
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=angle[0] I2=$true I3=$true O=$abc$2659$n49
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=angle[13] CO=$auto$alumacc.cc:474:replace_alu$269.C[15] I0=angle[15] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=angle[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$269.C[15] O=$abc$2659$n55
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][0] I2=$abc$2659$n517 I3=$true O=$abc$2659$n58
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$272.C[1] I0=$0\X[1][7:0][0] I1=$abc$2659$n517
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][1] I2=$abc$2659$n518 I3=$auto$alumacc.cc:474:replace_alu$272.C[1] O=$abc$2659$n61
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$272.C[1] CO=$auto$alumacc.cc:474:replace_alu$272.C[2] I0=$0\X[1][7:0][1] I1=$abc$2659$n518
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][2] I2=$abc$2659$n519 I3=$auto$alumacc.cc:474:replace_alu$272.C[2] O=$abc$2659$n64
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$272.C[2] CO=$auto$alumacc.cc:474:replace_alu$272.C[3] I0=$0\X[1][7:0][2] I1=$abc$2659$n519
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][3] I2=$abc$2659$n520 I3=$auto$alumacc.cc:474:replace_alu$272.C[3] O=$abc$2659$n67
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$272.C[3] CO=$auto$alumacc.cc:474:replace_alu$272.C[4] I0=$0\X[1][7:0][3] I1=$abc$2659$n520
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][4] I2=$abc$2659$n521 I3=$auto$alumacc.cc:474:replace_alu$272.C[4] O=$abc$2659$n70
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$272.C[4] CO=$auto$alumacc.cc:474:replace_alu$272.C[5] I0=$0\X[1][7:0][4] I1=$abc$2659$n521
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][5] I2=$abc$2659$n531 I3=$auto$alumacc.cc:474:replace_alu$272.C[5] O=$abc$2659$n73
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$272.C[5] CO=$auto$alumacc.cc:474:replace_alu$272.C[6] I0=$0\X[1][7:0][5] I1=$abc$2659$n531
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][6] I2=$abc$2659$n532 I3=$auto$alumacc.cc:474:replace_alu$272.C[6] O=$abc$2659$n76
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$272.C[6] CO=$auto$alumacc.cc:474:replace_alu$272.C[7] I0=$0\X[1][7:0][6] I1=$abc$2659$n532
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[1][7:0][7] I2=$abc$2659$n532 I3=$auto$alumacc.cc:474:replace_alu$272.C[7] O=$abc$2659$n79
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][0] I2=$abc$2659$n512 I3=$true O=$abc$2659$n83
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$275.C[1] I0=$0\Y[1][7:0][0] I1=$abc$2659$n512
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][1] I2=$abc$2659$n513 I3=$auto$alumacc.cc:474:replace_alu$275.C[1] O=$abc$2659$n86
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$275.C[1] CO=$auto$alumacc.cc:474:replace_alu$275.C[2] I0=$0\Y[1][7:0][1] I1=$abc$2659$n513
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][2] I2=$abc$2659$n514 I3=$auto$alumacc.cc:474:replace_alu$275.C[2] O=$abc$2659$n89
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$275.C[2] CO=$auto$alumacc.cc:474:replace_alu$275.C[3] I0=$0\Y[1][7:0][2] I1=$abc$2659$n514
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][3] I2=$abc$2659$n515 I3=$auto$alumacc.cc:474:replace_alu$275.C[3] O=$abc$2659$n92
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$275.C[3] CO=$auto$alumacc.cc:474:replace_alu$275.C[4] I0=$0\Y[1][7:0][3] I1=$abc$2659$n515
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][4] I2=$abc$2659$n516 I3=$auto$alumacc.cc:474:replace_alu$275.C[4] O=$abc$2659$n95
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$275.C[4] CO=$auto$alumacc.cc:474:replace_alu$275.C[5] I0=$0\Y[1][7:0][4] I1=$abc$2659$n516
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][5] I2=$abc$2659$n533 I3=$auto$alumacc.cc:474:replace_alu$275.C[5] O=$abc$2659$n98
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$275.C[5] CO=$auto$alumacc.cc:474:replace_alu$275.C[6] I0=$0\Y[1][7:0][5] I1=$abc$2659$n533
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][6] I2=$abc$2659$n534 I3=$auto$alumacc.cc:474:replace_alu$275.C[6] O=$abc$2659$n101
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$275.C[6] CO=$auto$alumacc.cc:474:replace_alu$275.C[7] I0=$0\Y[1][7:0][6] I1=$abc$2659$n534
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[1][7:0][7] I2=$abc$2659$n534 I3=$auto$alumacc.cc:474:replace_alu$275.C[7] O=$abc$2659$n104
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:75|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[0] I2=$true I3=$true O=$abc$2659$n106
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=angle[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$278.C[10] O=$abc$2659$n130
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$278.C[10] CO=$auto$alumacc.cc:474:replace_alu$278.C[11] I0=angle[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=angle[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$278.C[11] O=$abc$2659$n133
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$278.C[11] CO=$auto$alumacc.cc:474:replace_alu$278.C[12] I0=angle[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=angle[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$278.C[12] O=$abc$2659$n136
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$278.C[12] CO=$auto$alumacc.cc:474:replace_alu$278.C[13] I0=angle[12] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$278.C[13] O=$abc$2659$n139
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$278.C[13] CO=$auto$alumacc.cc:474:replace_alu$278.C[14] I0=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$278.C[14] O=$abc$2659$n142
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$278.C[14] CO=$auto$alumacc.cc:474:replace_alu$278.C[15] I0=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:74$4[15:0]$26[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$278.C[15] O=$abc$2659$n145
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=angle[2] CO=$auto$alumacc.cc:474:replace_alu$278.C[4] I0=angle[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=angle[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$278.C[4] O=$abc$2659$n112
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$278.C[4] CO=$auto$alumacc.cc:474:replace_alu$278.C[5] I0=angle[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=angle[5] I2=$false I3=$auto$alumacc.cc:474:replace_alu$278.C[5] O=$abc$2659$n115
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$278.C[5] CO=$auto$alumacc.cc:474:replace_alu$278.C[6] I0=angle[5] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=angle[6] I2=$false I3=$auto$alumacc.cc:474:replace_alu$278.C[6] O=$abc$2659$n118
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$278.C[6] CO=$auto$alumacc.cc:474:replace_alu$278.C[7] I0=angle[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=angle[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$278.C[7] O=$abc$2659$n121
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$278.C[7] CO=$auto$alumacc.cc:474:replace_alu$278.C[8] I0=angle[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=angle[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$278.C[8] O=$abc$2659$n124
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$278.C[8] CO=$auto$alumacc.cc:474:replace_alu$278.C[9] I0=angle[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=angle[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$278.C[9] O=$abc$2659$n127
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$278.C[9] CO=$auto$alumacc.cc:474:replace_alu$278.C[10] I0=angle[9] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:76|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][0] I2=$abc$2659$n507 I3=$true O=$abc$2659$n148
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$281.C[1] I0=$0\X[2][7:0][0] I1=$abc$2659$n507
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][1] I2=$abc$2659$n508 I3=$auto$alumacc.cc:474:replace_alu$281.C[1] O=$abc$2659$n151
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$281.C[1] CO=$auto$alumacc.cc:474:replace_alu$281.C[2] I0=$0\X[2][7:0][1] I1=$abc$2659$n508
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][2] I2=$abc$2659$n509 I3=$auto$alumacc.cc:474:replace_alu$281.C[2] O=$abc$2659$n154
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$281.C[2] CO=$auto$alumacc.cc:474:replace_alu$281.C[3] I0=$0\X[2][7:0][2] I1=$abc$2659$n509
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][3] I2=$abc$2659$n510 I3=$auto$alumacc.cc:474:replace_alu$281.C[3] O=$abc$2659$n157
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$281.C[3] CO=$auto$alumacc.cc:474:replace_alu$281.C[4] I0=$0\X[2][7:0][3] I1=$abc$2659$n510
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][4] I2=$abc$2659$n511 I3=$auto$alumacc.cc:474:replace_alu$281.C[4] O=$abc$2659$n160
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$281.C[4] CO=$auto$alumacc.cc:474:replace_alu$281.C[5] I0=$0\X[2][7:0][4] I1=$abc$2659$n511
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][5] I2=$abc$2659$n529 I3=$auto$alumacc.cc:474:replace_alu$281.C[5] O=$abc$2659$n163
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$281.C[5] CO=$auto$alumacc.cc:474:replace_alu$281.C[6] I0=$0\X[2][7:0][5] I1=$abc$2659$n529
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][6] I2=$abc$2659$n529 I3=$auto$alumacc.cc:474:replace_alu$281.C[6] O=$abc$2659$n166
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$281.C[6] CO=$auto$alumacc.cc:474:replace_alu$281.C[7] I0=$0\X[2][7:0][6] I1=$abc$2659$n529
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[2][7:0][7] I2=$abc$2659$n529 I3=$auto$alumacc.cc:474:replace_alu$281.C[7] O=$abc$2659$n169
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:80|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][0] I2=$abc$2659$n556 I3=$true O=$abc$2659$n173
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$284.C[1] I0=$0\Y[2][7:0][0] I1=$abc$2659$n556
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][1] I2=$abc$2659$n557 I3=$auto$alumacc.cc:474:replace_alu$284.C[1] O=$abc$2659$n176
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$284.C[1] CO=$auto$alumacc.cc:474:replace_alu$284.C[2] I0=$0\Y[2][7:0][1] I1=$abc$2659$n557
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][2] I2=$abc$2659$n558 I3=$auto$alumacc.cc:474:replace_alu$284.C[2] O=$abc$2659$n179
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$284.C[2] CO=$auto$alumacc.cc:474:replace_alu$284.C[3] I0=$0\Y[2][7:0][2] I1=$abc$2659$n558
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][3] I2=$abc$2659$n559 I3=$auto$alumacc.cc:474:replace_alu$284.C[3] O=$abc$2659$n182
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$284.C[3] CO=$auto$alumacc.cc:474:replace_alu$284.C[4] I0=$0\Y[2][7:0][3] I1=$abc$2659$n559
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][4] I2=$abc$2659$n560 I3=$auto$alumacc.cc:474:replace_alu$284.C[4] O=$abc$2659$n185
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$284.C[4] CO=$auto$alumacc.cc:474:replace_alu$284.C[5] I0=$0\Y[2][7:0][4] I1=$abc$2659$n560
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][5] I2=$abc$2659$n530 I3=$auto$alumacc.cc:474:replace_alu$284.C[5] O=$abc$2659$n188
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$284.C[5] CO=$auto$alumacc.cc:474:replace_alu$284.C[6] I0=$0\Y[2][7:0][5] I1=$abc$2659$n530
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][6] I2=$abc$2659$n530 I3=$auto$alumacc.cc:474:replace_alu$284.C[6] O=$abc$2659$n191
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$284.C[6] CO=$auto$alumacc.cc:474:replace_alu$284.C[7] I0=$0\Y[2][7:0][6] I1=$abc$2659$n530
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[2][7:0][7] I2=$abc$2659$n530 I3=$auto$alumacc.cc:474:replace_alu$284.C[7] O=$abc$2659$n194
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[0] I2=$false I3=$true O=$abc$2659$n196
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$287.C[10] O=$abc$2659$n226
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$287.C[10] CO=$auto$alumacc.cc:474:replace_alu$287.C[11] I0=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$287.C[11] O=$abc$2659$n229
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$287.C[11] CO=$auto$alumacc.cc:474:replace_alu$287.C[12] I0=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[11] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$287.C[12] O=$abc$2659$n232
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$287.C[12] CO=$auto$alumacc.cc:474:replace_alu$287.C[13] I0=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$287.C[13] O=$abc$2659$n235
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$287.C[13] CO=$auto$alumacc.cc:474:replace_alu$287.C[14] I0=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$287.C[14] O=$abc$2659$n238
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$287.C[14] CO=$auto$alumacc.cc:474:replace_alu$287.C[15] I0=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$287.C[15] O=$abc$2659$n241
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[0] CO=$auto$alumacc.cc:474:replace_alu$287.C[2] I0=angle[1] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$287.C[2] O=$abc$2659$n202
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$287.C[2] CO=$auto$alumacc.cc:474:replace_alu$287.C[3] I0=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$287.C[3] O=$abc$2659$n205
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$287.C[3] CO=$auto$alumacc.cc:474:replace_alu$287.C[4] I0=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[4] I2=$false I3=$auto$alumacc.cc:474:replace_alu$287.C[4] O=$abc$2659$n208
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$287.C[4] CO=$auto$alumacc.cc:474:replace_alu$287.C[5] I0=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[5] I2=$false I3=$auto$alumacc.cc:474:replace_alu$287.C[5] O=$abc$2659$n211
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$287.C[5] CO=$auto$alumacc.cc:474:replace_alu$287.C[6] I0=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[5] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[6] I2=$false I3=$auto$alumacc.cc:474:replace_alu$287.C[6] O=$abc$2659$n214
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$287.C[6] CO=$auto$alumacc.cc:474:replace_alu$287.C[7] I0=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[6] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$287.C[7] O=$abc$2659$n217
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$287.C[7] CO=$auto$alumacc.cc:474:replace_alu$287.C[8] I0=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$287.C[8] O=$abc$2659$n220
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$287.C[8] CO=$auto$alumacc.cc:474:replace_alu$287.C[9] I0=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$287.C[9] O=$abc$2659$n223
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$287.C[9] CO=$auto$alumacc.cc:474:replace_alu$287.C[10] I0=$0$mem2bits$\Z$FPGA.v:80$7[15:0]$29[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:82|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][0] I2=$abc$2659$n551 I3=$true O=$abc$2659$n244
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$290.C[1] I0=$0\X[3][7:0][0] I1=$abc$2659$n551
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][1] I2=$abc$2659$n552 I3=$auto$alumacc.cc:474:replace_alu$290.C[1] O=$abc$2659$n247
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$290.C[1] CO=$auto$alumacc.cc:474:replace_alu$290.C[2] I0=$0\X[3][7:0][1] I1=$abc$2659$n552
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][2] I2=$abc$2659$n553 I3=$auto$alumacc.cc:474:replace_alu$290.C[2] O=$abc$2659$n250
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$290.C[2] CO=$auto$alumacc.cc:474:replace_alu$290.C[3] I0=$0\X[3][7:0][2] I1=$abc$2659$n553
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][3] I2=$abc$2659$n554 I3=$auto$alumacc.cc:474:replace_alu$290.C[3] O=$abc$2659$n253
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$290.C[3] CO=$auto$alumacc.cc:474:replace_alu$290.C[4] I0=$0\X[3][7:0][3] I1=$abc$2659$n554
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][4] I2=$abc$2659$n555 I3=$auto$alumacc.cc:474:replace_alu$290.C[4] O=$abc$2659$n256
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$290.C[4] CO=$auto$alumacc.cc:474:replace_alu$290.C[5] I0=$0\X[3][7:0][4] I1=$abc$2659$n555
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][5] I2=$abc$2659$n555 I3=$auto$alumacc.cc:474:replace_alu$290.C[5] O=$abc$2659$n259
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$290.C[5] CO=$auto$alumacc.cc:474:replace_alu$290.C[6] I0=$0\X[3][7:0][5] I1=$abc$2659$n555
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][6] I2=$abc$2659$n555 I3=$auto$alumacc.cc:474:replace_alu$290.C[6] O=$abc$2659$n262
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$290.C[6] CO=$auto$alumacc.cc:474:replace_alu$290.C[7] I0=$0\X[3][7:0][6] I1=$abc$2659$n555
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[3][7:0][7] I2=$abc$2659$n555 I3=$auto$alumacc.cc:474:replace_alu$290.C[7] O=$abc$2659$n265
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:86|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][0] I2=$abc$2659$n527 I3=$true O=$abc$2659$n269
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$293.C[1] I0=$0\Y[3][7:0][0] I1=$abc$2659$n527
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][1] I2=$abc$2659$n528 I3=$auto$alumacc.cc:474:replace_alu$293.C[1] O=$abc$2659$n272
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$293.C[1] CO=$auto$alumacc.cc:474:replace_alu$293.C[2] I0=$0\Y[3][7:0][1] I1=$abc$2659$n528
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][2] I2=$abc$2659$n548 I3=$auto$alumacc.cc:474:replace_alu$293.C[2] O=$abc$2659$n275
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$293.C[2] CO=$auto$alumacc.cc:474:replace_alu$293.C[3] I0=$0\Y[3][7:0][2] I1=$abc$2659$n548
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][3] I2=$abc$2659$n549 I3=$auto$alumacc.cc:474:replace_alu$293.C[3] O=$abc$2659$n278
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$293.C[3] CO=$auto$alumacc.cc:474:replace_alu$293.C[4] I0=$0\Y[3][7:0][3] I1=$abc$2659$n549
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][4] I2=$abc$2659$n550 I3=$auto$alumacc.cc:474:replace_alu$293.C[4] O=$abc$2659$n281
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$293.C[4] CO=$auto$alumacc.cc:474:replace_alu$293.C[5] I0=$0\Y[3][7:0][4] I1=$abc$2659$n550
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][5] I2=$abc$2659$n550 I3=$auto$alumacc.cc:474:replace_alu$293.C[5] O=$abc$2659$n284
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$293.C[5] CO=$auto$alumacc.cc:474:replace_alu$293.C[6] I0=$0\Y[3][7:0][5] I1=$abc$2659$n550
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][6] I2=$abc$2659$n550 I3=$auto$alumacc.cc:474:replace_alu$293.C[6] O=$abc$2659$n287
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$293.C[6] CO=$auto$alumacc.cc:474:replace_alu$293.C[7] I0=$0\Y[3][7:0][6] I1=$abc$2659$n550
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[3][7:0][7] I2=$abc$2659$n550 I3=$auto$alumacc.cc:474:replace_alu$293.C[7] O=$abc$2659$n290
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:87|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[0] I2=$false I3=$true O=$abc$2659$n292
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$296.C[10] O=$abc$2659$n322
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$296.C[10] CO=$auto$alumacc.cc:474:replace_alu$296.C[11] I0=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[10] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$296.C[11] O=$abc$2659$n325
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$296.C[11] CO=$auto$alumacc.cc:474:replace_alu$296.C[12] I0=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$296.C[12] O=$abc$2659$n328
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$296.C[12] CO=$auto$alumacc.cc:474:replace_alu$296.C[13] I0=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$296.C[13] O=$abc$2659$n331
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$296.C[13] CO=$auto$alumacc.cc:474:replace_alu$296.C[14] I0=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$296.C[14] O=$abc$2659$n334
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$296.C[14] CO=$auto$alumacc.cc:474:replace_alu$296.C[15] I0=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$296.C[15] O=$abc$2659$n337
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[0] CO=$auto$alumacc.cc:474:replace_alu$296.C[2] I0=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$296.C[2] O=$abc$2659$n298
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$296.C[2] CO=$auto$alumacc.cc:474:replace_alu$296.C[3] I0=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$296.C[3] O=$abc$2659$n301
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$296.C[3] CO=$auto$alumacc.cc:474:replace_alu$296.C[4] I0=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[4] I2=$false I3=$auto$alumacc.cc:474:replace_alu$296.C[4] O=$abc$2659$n304
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$296.C[4] CO=$auto$alumacc.cc:474:replace_alu$296.C[5] I0=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[4] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$296.C[5] O=$abc$2659$n307
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$296.C[5] CO=$auto$alumacc.cc:474:replace_alu$296.C[6] I0=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$296.C[6] O=$abc$2659$n310
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$296.C[6] CO=$auto$alumacc.cc:474:replace_alu$296.C[7] I0=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$296.C[7] O=$abc$2659$n313
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$296.C[7] CO=$auto$alumacc.cc:474:replace_alu$296.C[8] I0=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$296.C[8] O=$abc$2659$n316
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$296.C[8] CO=$auto$alumacc.cc:474:replace_alu$296.C[9] I0=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[8] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$296.C[9] O=$abc$2659$n319
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$296.C[9] CO=$auto$alumacc.cc:474:replace_alu$296.C[10] I0=$0$mem2bits$\Z$FPGA.v:86$10[15:0]$32[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][0] I2=$abc$2659$n544 I3=$true O=$abc$2659$n340
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$299.C[1] I0=$0\X[4][7:0][0] I1=$abc$2659$n544
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][1] I2=$abc$2659$n545 I3=$auto$alumacc.cc:474:replace_alu$299.C[1] O=$abc$2659$n343
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$299.C[1] CO=$auto$alumacc.cc:474:replace_alu$299.C[2] I0=$0\X[4][7:0][1] I1=$abc$2659$n545
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][2] I2=$abc$2659$n546 I3=$auto$alumacc.cc:474:replace_alu$299.C[2] O=$abc$2659$n346
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$299.C[2] CO=$auto$alumacc.cc:474:replace_alu$299.C[3] I0=$0\X[4][7:0][2] I1=$abc$2659$n546
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][3] I2=$abc$2659$n547 I3=$auto$alumacc.cc:474:replace_alu$299.C[3] O=$abc$2659$n349
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$299.C[3] CO=$auto$alumacc.cc:474:replace_alu$299.C[4] I0=$0\X[4][7:0][3] I1=$abc$2659$n547
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][4] I2=$abc$2659$n547 I3=$auto$alumacc.cc:474:replace_alu$299.C[4] O=$abc$2659$n352
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$299.C[4] CO=$auto$alumacc.cc:474:replace_alu$299.C[5] I0=$0\X[4][7:0][4] I1=$abc$2659$n547
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][5] I2=$abc$2659$n547 I3=$auto$alumacc.cc:474:replace_alu$299.C[5] O=$abc$2659$n355
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$299.C[5] CO=$auto$alumacc.cc:474:replace_alu$299.C[6] I0=$0\X[4][7:0][5] I1=$abc$2659$n547
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][6] I2=$abc$2659$n547 I3=$auto$alumacc.cc:474:replace_alu$299.C[6] O=$abc$2659$n358
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$299.C[6] CO=$auto$alumacc.cc:474:replace_alu$299.C[7] I0=$0\X[4][7:0][6] I1=$abc$2659$n547
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[4][7:0][7] I2=$abc$2659$n547 I3=$auto$alumacc.cc:474:replace_alu$299.C[7] O=$abc$2659$n361
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:92|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][0] I2=$abc$2659$n526 I3=$true O=$abc$2659$n365
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$302.C[1] I0=$0\Y[4][7:0][0] I1=$abc$2659$n526
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][1] I2=$abc$2659$n541 I3=$auto$alumacc.cc:474:replace_alu$302.C[1] O=$abc$2659$n368
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$302.C[1] CO=$auto$alumacc.cc:474:replace_alu$302.C[2] I0=$0\Y[4][7:0][1] I1=$abc$2659$n541
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][2] I2=$abc$2659$n542 I3=$auto$alumacc.cc:474:replace_alu$302.C[2] O=$abc$2659$n371
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$302.C[2] CO=$auto$alumacc.cc:474:replace_alu$302.C[3] I0=$0\Y[4][7:0][2] I1=$abc$2659$n542
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][3] I2=$abc$2659$n543 I3=$auto$alumacc.cc:474:replace_alu$302.C[3] O=$abc$2659$n374
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$302.C[3] CO=$auto$alumacc.cc:474:replace_alu$302.C[4] I0=$0\Y[4][7:0][3] I1=$abc$2659$n543
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][4] I2=$abc$2659$n543 I3=$auto$alumacc.cc:474:replace_alu$302.C[4] O=$abc$2659$n377
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$302.C[4] CO=$auto$alumacc.cc:474:replace_alu$302.C[5] I0=$0\Y[4][7:0][4] I1=$abc$2659$n543
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][5] I2=$abc$2659$n543 I3=$auto$alumacc.cc:474:replace_alu$302.C[5] O=$abc$2659$n380
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$302.C[5] CO=$auto$alumacc.cc:474:replace_alu$302.C[6] I0=$0\Y[4][7:0][5] I1=$abc$2659$n543
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][6] I2=$abc$2659$n543 I3=$auto$alumacc.cc:474:replace_alu$302.C[6] O=$abc$2659$n383
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$302.C[6] CO=$auto$alumacc.cc:474:replace_alu$302.C[7] I0=$0\Y[4][7:0][6] I1=$abc$2659$n543
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[4][7:0][7] I2=$abc$2659$n543 I3=$auto$alumacc.cc:474:replace_alu$302.C[7] O=$abc$2659$n386
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[0] I2=$false I3=$true O=$abc$2659$n388
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$305.C[10] O=$abc$2659$n418
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$305.C[10] CO=$auto$alumacc.cc:474:replace_alu$305.C[11] I0=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$305.C[11] O=$abc$2659$n421
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$305.C[11] CO=$auto$alumacc.cc:474:replace_alu$305.C[12] I0=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$305.C[12] O=$abc$2659$n424
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$305.C[12] CO=$auto$alumacc.cc:474:replace_alu$305.C[13] I0=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$305.C[13] O=$abc$2659$n427
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$305.C[13] CO=$auto$alumacc.cc:474:replace_alu$305.C[14] I0=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$305.C[14] O=$abc$2659$n430
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$305.C[14] CO=$auto$alumacc.cc:474:replace_alu$305.C[15] I0=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$305.C[15] O=$abc$2659$n433
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[0] CO=$auto$alumacc.cc:474:replace_alu$305.C[2] I0=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[1] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$305.C[2] O=$abc$2659$n394
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$305.C[2] CO=$auto$alumacc.cc:474:replace_alu$305.C[3] I0=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$305.C[3] O=$abc$2659$n397
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$305.C[3] CO=$auto$alumacc.cc:474:replace_alu$305.C[4] I0=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[3] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$305.C[4] O=$abc$2659$n400
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$305.C[4] CO=$auto$alumacc.cc:474:replace_alu$305.C[5] I0=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$305.C[5] O=$abc$2659$n403
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$305.C[5] CO=$auto$alumacc.cc:474:replace_alu$305.C[6] I0=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$305.C[6] O=$abc$2659$n406
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$305.C[6] CO=$auto$alumacc.cc:474:replace_alu$305.C[7] I0=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$305.C[7] O=$abc$2659$n409
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$305.C[7] CO=$auto$alumacc.cc:474:replace_alu$305.C[8] I0=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[7] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$305.C[8] O=$abc$2659$n412
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$305.C[8] CO=$auto$alumacc.cc:474:replace_alu$305.C[9] I0=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$305.C[9] O=$abc$2659$n415
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$305.C[9] CO=$auto$alumacc.cc:474:replace_alu$305.C[10] I0=$0$mem2bits$\Z$FPGA.v:92$13[15:0]$35[9] I1=$false
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:94|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$308.C[1] I0=$0\X[5][7:0][0] I1=$abc$2659$n538
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$308.C[1] CO=$auto$alumacc.cc:474:replace_alu$308.C[2] I0=$0\X[5][7:0][1] I1=$abc$2659$n539
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$308.C[2] CO=$auto$alumacc.cc:474:replace_alu$308.C[3] I0=$0\X[5][7:0][2] I1=$abc$2659$n540
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$308.C[3] CO=$auto$alumacc.cc:474:replace_alu$308.C[4] I0=$0\X[5][7:0][3] I1=$abc$2659$n540
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$308.C[4] CO=$auto$alumacc.cc:474:replace_alu$308.C[5] I0=$0\X[5][7:0][4] I1=$abc$2659$n540
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$308.C[5] CO=$auto$alumacc.cc:474:replace_alu$308.C[6] I0=$0\X[5][7:0][5] I1=$abc$2659$n540
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[5][7:0][6] I2=$abc$2659$n540 I3=$auto$alumacc.cc:474:replace_alu$308.C[6] O=$abc$2659$n436
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$308.C[6] CO=$auto$alumacc.cc:474:replace_alu$308.C[7] I0=$0\X[5][7:0][6] I1=$abc$2659$n540
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\X[5][7:0][7] I2=$abc$2659$n540 I3=$auto$alumacc.cc:474:replace_alu$308.C[7] O=$abc$2659$n439
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$0\Y[5][7:0][0] I2=$abc$2659$n535 I3=$true O=$abc$2659$n443
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$311.C[1] I0=$0\Y[5][7:0][0] I1=$abc$2659$n535
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[5][7:0][1] I2=$abc$2659$n536 I3=$auto$alumacc.cc:474:replace_alu$311.C[1] O=$abc$2659$n446
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$311.C[1] CO=$auto$alumacc.cc:474:replace_alu$311.C[2] I0=$0\Y[5][7:0][1] I1=$abc$2659$n536
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[5][7:0][2] I2=$abc$2659$n537 I3=$auto$alumacc.cc:474:replace_alu$311.C[2] O=$abc$2659$n449
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$311.C[2] CO=$auto$alumacc.cc:474:replace_alu$311.C[3] I0=$0\Y[5][7:0][2] I1=$abc$2659$n537
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[5][7:0][3] I2=$abc$2659$n537 I3=$auto$alumacc.cc:474:replace_alu$311.C[3] O=$abc$2659$n452
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$311.C[3] CO=$auto$alumacc.cc:474:replace_alu$311.C[4] I0=$0\Y[5][7:0][3] I1=$abc$2659$n537
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[5][7:0][4] I2=$abc$2659$n537 I3=$auto$alumacc.cc:474:replace_alu$311.C[4] O=$abc$2659$n455
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$311.C[4] CO=$auto$alumacc.cc:474:replace_alu$311.C[5] I0=$0\Y[5][7:0][4] I1=$abc$2659$n537
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[5][7:0][5] I2=$abc$2659$n537 I3=$auto$alumacc.cc:474:replace_alu$311.C[5] O=$abc$2659$n458
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$311.C[5] CO=$auto$alumacc.cc:474:replace_alu$311.C[6] I0=$0\Y[5][7:0][5] I1=$abc$2659$n537
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[5][7:0][6] I2=$abc$2659$n537 I3=$auto$alumacc.cc:474:replace_alu$311.C[6] O=$abc$2659$n461
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$311.C[6] CO=$auto$alumacc.cc:474:replace_alu$311.C[7] I0=$0\Y[5][7:0][6] I1=$abc$2659$n537
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$0\Y[5][7:0][7] I2=$abc$2659$n537 I3=$auto$alumacc.cc:474:replace_alu$311.C[7] O=$abc$2659$n464
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=CLK_100MHZ D=$0\Xout[7:0][0] Q=Xout[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:33|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK_100MHZ D=$0\Xout[7:0][1] Q=Xout[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:33|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK_100MHZ D=$0\Xout[7:0][2] Q=Xout[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:33|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK_100MHZ D=$0\Xout[7:0][3] Q=Xout[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:33|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK_100MHZ D=$0\Xout[7:0][4] Q=Xout[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:33|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK_100MHZ D=$0\Xout[7:0][5] Q=Xout[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:33|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK_100MHZ D=$0\Xout[7:0][6] Q=Xout[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:33|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK_100MHZ D=$0\Xout[7:0][7] Q=Xout[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "FPGA.v:33|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.end
