// Seed: 547996832
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input uwire id_3,
    output supply0 id_4
);
endmodule
module module_1 #(
    parameter id_13 = 32'd60
) (
    output tri id_0,
    output wor id_1,
    input wire id_2,
    output tri id_3,
    input tri id_4,
    input supply0 id_5,
    input wor id_6,
    output tri0 id_7,
    input uwire id_8,
    input wand id_9,
    inout wand id_10,
    output uwire id_11,
    input wire id_12,
    input supply0 _id_13,
    input wire id_14
    , id_25,
    input uwire id_15,
    input supply1 id_16,
    output supply1 id_17,
    output tri0 id_18,
    output tri1 id_19,
    output tri1 id_20,
    input uwire id_21,
    input wand id_22,
    output supply1 id_23
);
  assign id_1 = 1;
  wire [id_13  -  -1 : -1] id_26;
  module_0 modCall_1 (
      id_21,
      id_9,
      id_3,
      id_2,
      id_23
  );
  assign modCall_1.id_3 = 0;
  logic id_27;
endmodule
