VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN SYSTEM_TOP ;

SCANCHAINS 4 ;

- 1
+ START PIN SCAN_IN_1
+ FLOATING RST_SYNC_1/sync_rst_reg[0] ( IN SI ) ( OUT Q )
           RST_SYNC_1/sync_rst_reg[1] ( IN SI ) ( OUT Q )
           RST_SYNC_2/sync_rst_reg[0] ( IN SI ) ( OUT Q )
           RST_SYNC_2/sync_rst_reg[1] ( IN SI ) ( OUT Q )
           RX_CLK_DIV/counter_reg[0] ( IN SI ) ( OUT Q )
           RX_CLK_DIV/counter_reg[1] ( IN SI ) ( OUT Q )
           RX_CLK_DIV/counter_reg[2] ( IN SI ) ( OUT Q )
           RX_CLK_DIV/counter_reg[3] ( IN SI ) ( OUT Q )
           RX_CLK_DIV/counter_reg[4] ( IN SI ) ( OUT Q )
           RX_CLK_DIV/counter_reg[5] ( IN SI ) ( OUT Q )
           RX_CLK_DIV/counter_reg[6] ( IN SI ) ( OUT Q )
           RX_CLK_DIV/div_clk_reg ( IN SI ) ( OUT Q )
           RX_CLK_DIV/odd_flag_toggle_reg ( IN SI ) ( OUT Q )
           TX_CLK_DIV/counter_reg[0] ( IN SI ) ( OUT Q )
           TX_CLK_DIV/counter_reg[1] ( IN SI ) ( OUT Q )
           TX_CLK_DIV/counter_reg[2] ( IN SI ) ( OUT Q )
           TX_CLK_DIV/counter_reg[3] ( IN SI ) ( OUT Q )
           TX_CLK_DIV/counter_reg[4] ( IN SI ) ( OUT Q )
           TX_CLK_DIV/counter_reg[5] ( IN SI ) ( OUT Q )
           TX_CLK_DIV/counter_reg[6] ( IN SI ) ( OUT Q )
           TX_CLK_DIV/div_clk_reg ( IN SI ) ( OUT Q )
           TX_CLK_DIV/odd_flag_toggle_reg ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[0] ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[1] ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[2] ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[3] ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[4] ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[5] ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[6] ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[7] ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[8] ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[9] ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[10] ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[11] ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[12] ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[13] ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[14] ( IN SI ) ( OUT Q )
           U0_ALU/ALU_OUT_reg[15] ( IN SI ) ( OUT Q )
           U0_ALU/OUT_VALID_reg ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][0] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][1] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][2] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][3] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][4] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][5] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][6] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[0][7] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][0] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][1] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][2] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][3] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][4] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][5] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][6] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[1][7] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][0] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][1] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][2] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][3] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][4] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][5] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][6] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[2][7] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][0] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][1] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][2] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][3] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][4] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][5] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][6] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[3][7] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][0] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][1] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][2] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][3] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][4] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][5] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][6] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[4][7] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][0] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][1] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][2] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][3] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][4] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][5] ( IN SI ) ( OUT Q )
+ PARTITION SCAN_CLK_45_45
+ STOP PIN SCAN_OUT_1 ;

- 2
+ START PIN SCAN_IN_2
+ FLOATING U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][6] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[5][7] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][0] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][1] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][2] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][3] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][4] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][5] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][6] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[6][7] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][0] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][1] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][2] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][3] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][4] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][5] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][6] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_MEM_CNTRL/fifo_reg[7][7] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[0] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[1] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[2] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_RD/r_ptr_reg[3] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[0] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[1] ( IN SI ) ( OUT QN )
           U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[2] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_FIFO_WR/w_ptr_reg[3] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][0] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][1] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][2] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[0][3] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][0] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][1] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][2] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U0_SYNC_W2R/q_reg[1][3] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][0] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][1] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][2] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[0][3] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][0] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][1] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][2] ( IN SI ) ( OUT Q )
           U0_ASYN_FIFO/U1_SYNC_R2W/q_reg[1][3] ( IN SI ) ( OUT Q )
           U0_DATA_SYNC/U0_BIT_SYNC/q_reg[0][0] ( IN SI ) ( OUT Q )
           U0_DATA_SYNC/U0_BIT_SYNC/q_reg[1][0] ( IN SI ) ( OUT Q )
           U0_DATA_SYNC/U0_PULSE_GEN/SYNC_REG_reg ( IN SI ) ( OUT Q )
           U0_DATA_SYNC/enable_pulse_reg ( IN SI ) ( OUT Q )
           U0_DATA_SYNC/sync_bus_reg[0] ( IN SI ) ( OUT Q )
           U0_DATA_SYNC/sync_bus_reg[1] ( IN SI ) ( OUT Q )
           U0_DATA_SYNC/sync_bus_reg[2] ( IN SI ) ( OUT Q )
           U0_DATA_SYNC/sync_bus_reg[3] ( IN SI ) ( OUT Q )
           U0_DATA_SYNC/sync_bus_reg[4] ( IN SI ) ( OUT Q )
           U0_DATA_SYNC/sync_bus_reg[5] ( IN SI ) ( OUT Q )
           U0_DATA_SYNC/sync_bus_reg[6] ( IN SI ) ( OUT Q )
           U0_DATA_SYNC/sync_bus_reg[7] ( IN SI ) ( OUT Q )
           U0_PULSE_GEN/SYNC_REG_reg ( IN SI ) ( OUT Q )
           U0_REG_FILE/RdData_Valid_reg ( IN SI ) ( OUT Q )
           U0_REG_FILE/RdData_reg[0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/RdData_reg[1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/RdData_reg[2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/RdData_reg[3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/RdData_reg[4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/RdData_reg[5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/RdData_reg[6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/RdData_reg[7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[0][0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[0][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[0][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[0][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[0][4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[0][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[0][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[0][7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[1][0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[1][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[1][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[1][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[1][4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[1][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[1][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[1][7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[2][0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[2][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[2][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[2][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[2][4] ( IN SI ) ( OUT Q )
+ PARTITION SCAN_CLK_45_45
+ STOP PIN SCAN_OUT_2 ;

- 3
+ START PIN SCAN_IN_3
+ FLOATING U0_REG_FILE/regfile_reg[2][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[2][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[2][7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[3][0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[3][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[3][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[3][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[3][4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[3][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[3][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[3][7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[4][0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[4][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[4][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[4][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[4][4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[4][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[4][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[4][7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[5][0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[5][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[5][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[5][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[5][4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[5][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[5][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[5][7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[6][0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[6][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[6][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[6][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[6][4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[6][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[6][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[6][7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[7][0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[7][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[7][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[7][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[7][4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[7][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[7][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[7][7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[8][0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[8][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[8][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[8][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[8][4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[8][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[8][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[8][7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[9][0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[9][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[9][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[9][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[9][4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[9][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[9][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[9][7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[10][0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[10][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[10][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[10][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[10][4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[10][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[10][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[10][7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[11][0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[11][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[11][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[11][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[11][4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[11][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[11][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[11][7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[12][0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[12][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[12][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[12][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[12][4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[12][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[12][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[12][7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[13][0] ( IN SI ) ( OUT Q )
+ PARTITION SCAN_CLK_45_45
+ STOP PIN SCAN_OUT_3 ;

- 4
+ START PIN SCAN_IN_4
+ FLOATING U0_REG_FILE/regfile_reg[13][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[13][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[13][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[13][4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[13][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[13][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[13][7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[14][0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[14][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[14][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[14][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[14][4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[14][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[14][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[14][7] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[15][0] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[15][1] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[15][2] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[15][3] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[15][4] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[15][5] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[15][6] ( IN SI ) ( OUT Q )
           U0_REG_FILE/regfile_reg[15][7] ( IN SI ) ( OUT Q )
           U0_SYS_CTRL/cs_reg[0] ( IN SI ) ( OUT Q )
           U0_SYS_CTRL/cs_reg[1] ( IN SI ) ( OUT Q )
           U0_SYS_CTRL/cs_reg[2] ( IN SI ) ( OUT Q )
           U0_SYS_CTRL/cs_reg[3] ( IN SI ) ( OUT Q )
           U0_SYS_CTRL/stored_addr_reg[0] ( IN SI ) ( OUT Q )
           U0_SYS_CTRL/stored_addr_reg[1] ( IN SI ) ( OUT Q )
           U0_SYS_CTRL/stored_addr_reg[2] ( IN SI ) ( OUT Q )
           U0_SYS_CTRL/stored_addr_reg[3] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/counter_inst/bit_cnt_reg[0] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/counter_inst/bit_cnt_reg[1] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/counter_inst/bit_cnt_reg[2] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/counter_inst/bit_cnt_reg[3] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/counter_inst/edge_cnt_reg[0] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/counter_inst/edge_cnt_reg[1] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/counter_inst/edge_cnt_reg[2] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/counter_inst/edge_cnt_reg[3] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/counter_inst/edge_cnt_reg[4] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/counter_inst/edge_cnt_reg[5] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/deser_inst/P_DATA_reg[0] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/deser_inst/P_DATA_reg[1] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/deser_inst/P_DATA_reg[2] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/deser_inst/P_DATA_reg[3] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/deser_inst/P_DATA_reg[4] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/deser_inst/P_DATA_reg[5] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/deser_inst/P_DATA_reg[6] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/deser_inst/P_DATA_reg[7] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/fsm_inst/cs_reg[0] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/fsm_inst/cs_reg[1] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/fsm_inst/cs_reg[2] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/par_chk_inst/par_err_reg ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/samp_inst/sampled_bit_reg ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/samp_inst/samples_reg[0] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/samp_inst/samples_reg[1] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/samp_inst/samples_reg[2] ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/stp_chk_inst/stp_err_reg ( IN SI ) ( OUT Q )
           U0_UART/U0_RX/strt_chk_inst/strt_glitch_reg ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_FSM/busy_reg ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_FSM/cs_reg[0] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_FSM/cs_reg[1] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_FSM/cs_reg[2] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[0] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[1] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[2] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[3] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[4] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[5] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[6] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_PARITY_CALC/P_DATA_Valid_reg[7] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_PARITY_CALC/par_bit_reg ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[0] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[1] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[2] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[3] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[4] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[5] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[6] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_SER/P_DATA_Valid_reg[7] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_SER/counter_reg[0] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_SER/counter_reg[1] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_SER/counter_reg[2] ( IN SI ) ( OUT Q )
           U0_UART/U0_TX/U0_MUX/TX_OUT_reg ( IN SI ) ( OUT Q )
+ PARTITION SCAN_CLK_45_45
+ STOP PIN SCAN_OUT_4 ;

END SCANCHAINS

END DESIGN
