library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity hw2_2 is
    Port ( s : in STD_LOGIC_VECTOR (1 downto 0);
           z : out STD_LOGIC);
end hw2_2;
architecture Behavioral of hw2_2 is
begin
    process(s)
    begin
        case s is
            when "00" =>
                z <= '0';
            when "01" =>
                z <= '1';
            when "10" =>
                z <= '0';
            when others =>
                z <= '1';
        end case;
    end process;
end Behavioral;
