

================================================================
== Vitis HLS Report for 'udivrem_256u_1'
================================================================
* Date:           Mon Aug 23 09:42:47 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1            |        3|        3|         1|          -|          -|      4|        no|
        |- Loop 2            |        3|        3|         1|          -|          -|      4|        no|
        |- VITIS_LOOP_498_1  |        2|        9|         2|          -|          -|  1 ~ 4|        no|
        |- VITIS_LOOP_502_2  |        ?|        ?|         2|          2|          1|      ?|       yes|
        |- VITIS_LOOP_508_3  |        3|        3|         2|          1|          1|      3|       yes|
        |- VITIS_LOOP_513_4  |        3|        3|         2|          1|          1|      3|       yes|
        |- Loop 7            |        2|        2|         1|          -|          -|      2|        no|
        |- VITIS_LOOP_547_1  |        3|       15|         4|          4|          1|  1 ~ 4|       yes|
        |- Loop 9            |        3|        3|         1|          1|          1|      4|       yes|
        |- Loop 10           |        2|        2|         1|          1|          1|      2|       yes|
        |- Loop 11           |        3|        3|         1|          1|          1|      4|       yes|
        |- Loop 12           |        3|        3|         1|          1|          1|      4|       yes|
        |- VITIS_LOOP_685_1  |        ?|        ?|         2|          1|          1|      ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 4, depth = 4
  * Pipeline-6: initiation interval (II) = 1, depth = 1
  * Pipeline-7: initiation interval (II) = 1, depth = 1
  * Pipeline-8: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 9
  Pipeline-0 : II = 2, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 14 15 }
  Pipeline-2 : II = 1, D = 2, States = { 18 19 }
  Pipeline-3 : II = 1, D = 1, States = { 46 }
  Pipeline-4 : II = 1, D = 1, States = { 48 }
  Pipeline-5 : II = 4, D = 4, States = { 61 62 63 64 }
  Pipeline-6 : II = 1, D = 1, States = { 68 }
  Pipeline-7 : II = 1, D = 1, States = { 71 }
  Pipeline-8 : II = 1, D = 2, States = { 73 74 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 
5 --> 4 6 
6 --> 7 
7 --> 8 6 
8 --> 9 14 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 21 
14 --> 16 15 
15 --> 14 
16 --> 17 
17 --> 18 
18 --> 20 19 
19 --> 18 
20 --> 13 
21 --> 22 
22 --> 23 40 50 68 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 67 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 46 
47 --> 48 
48 --> 49 48 
49 --> 67 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 59 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 61 
65 --> 66 
66 --> 67 
67 --> 
68 --> 69 68 
69 --> 70 
70 --> 71 
71 --> 72 71 
72 --> 73 
73 --> 75 74 
74 --> 73 
75 --> 76 
76 --> 67 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 77 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 78 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%this_assign_47_1_04 = alloca i32 1"   --->   Operation 79 'alloca' 'this_assign_47_1_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 80 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%empty_84 = alloca i32 1"   --->   Operation 81 'alloca' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_1_0 = alloca i32 1"   --->   Operation 82 'alloca' 'na_divisor_word_num_bits_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_2_0 = alloca i32 1"   --->   Operation 83 'alloca' 'na_divisor_word_num_bits_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_3_0 = alloca i32 1"   --->   Operation 84 'alloca' 'na_divisor_word_num_bits_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%v_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %v"   --->   Operation 85 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%u_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %u"   --->   Operation 86 'read' 'u_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read7"   --->   Operation 87 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_read_3 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read6"   --->   Operation 88 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_read53 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read5"   --->   Operation 89 'read' 'p_read53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_read42 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read4"   --->   Operation 90 'read' 'p_read42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 92 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 93 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%na_numerator_word_num_bits = alloca i64 1" [./intx/intx.hpp:493]   --->   Operation 94 'alloca' 'na_numerator_word_num_bits' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 95 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch0" [./intx/intx.hpp:29]   --->   Operation 95 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.62>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i2 0, void, i2 %add_ln29, void %branch0" [./intx/intx.hpp:29]   --->   Operation 96 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.62ns)   --->   "%add_ln29 = add i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 97 'add' 'add_ln29' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%this_assign_47_1_04_load = load i64 %this_assign_47_1_04"   --->   Operation 98 'load' 'this_assign_47_1_04_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_load8 = load i64 %empty"   --->   Operation 99 'load' 'p_load8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_load = load i64 %empty_84"   --->   Operation 100 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_1_0_load = load i64 %na_divisor_word_num_bits_1_0"   --->   Operation 101 'load' 'na_divisor_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_2_0_load = load i64 %na_divisor_word_num_bits_2_0"   --->   Operation 102 'load' 'na_divisor_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_3_0_load = load i64 %na_divisor_word_num_bits_3_0"   --->   Operation 103 'load' 'na_divisor_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.54ns)   --->   "%this_assign_47_1_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %this_assign_47_1_04_load, i64 0, i64 %this_assign_47_1_04_load, i64 %this_assign_47_1_04_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 104 'mux' 'this_assign_47_1_s' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.54ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_load8, i64 %p_load8, i64 0, i64 %p_load8, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 105 'mux' 'tmp_s' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.54ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_load, i64 %p_load, i64 %p_load, i64 0, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 106 'mux' 'tmp_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.54ns)   --->   "%na_divisor_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_1_0_load, i64 0, i64 %na_divisor_word_num_bits_1_0_load, i64 %na_divisor_word_num_bits_1_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 107 'mux' 'na_divisor_word_num_bits_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.54ns)   --->   "%na_divisor_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_2_0_load, i64 %na_divisor_word_num_bits_2_0_load, i64 0, i64 %na_divisor_word_num_bits_2_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 108 'mux' 'na_divisor_word_num_bits_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.54ns)   --->   "%na_divisor_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_3_0_load, i64 %na_divisor_word_num_bits_3_0_load, i64 %na_divisor_word_num_bits_3_0_load, i64 0, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 109 'mux' 'na_divisor_word_num_bits_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.39ns)   --->   "%icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3" [./intx/intx.hpp:29]   --->   Operation 110 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 111 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %na_divisor_word_num_bits_3_1, i64 %na_divisor_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 112 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %na_divisor_word_num_bits_2_1, i64 %na_divisor_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 113 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %na_divisor_word_num_bits_1_1, i64 %na_divisor_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 114 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %tmp_1, i64 %empty_84" [./intx/intx.hpp:29]   --->   Operation 115 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %tmp_s, i64 %empty" [./intx/intx.hpp:29]   --->   Operation 116 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %this_assign_47_1_s, i64 %this_assign_47_1_04" [./intx/intx.hpp:29]   --->   Operation 117 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/intx.hpp:29]   --->   Operation 118 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.46ns)   --->   "%br_ln29 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i" [./intx/intx.hpp:29]   --->   Operation 119 'br' 'br_ln29' <Predicate = (icmp_ln29)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%idx150 = phi i2 %add_ln29_5, void %_ZN4intx4uintILj256EEC2Ev.exit.i, i2 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/intx.hpp:29]   --->   Operation 120 'phi' 'idx150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.62ns)   --->   "%add_ln29_5 = add i2 %idx150, i2 1" [./intx/intx.hpp:29]   --->   Operation 121 'add' 'add_ln29_5' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i2 %idx150" [./intx/intx.hpp:29]   --->   Operation 122 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln29" [./intx/intx.hpp:29]   --->   Operation 123 'getelementptr' 'this_numerator_word_num_bits_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.73ns)   --->   "%store_ln29 = store i64 0, i2 %this_numerator_word_num_bits_addr" [./intx/intx.hpp:29]   --->   Operation 124 'store' 'store_ln29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_3 : Operation 125 [1/1] (0.39ns)   --->   "%icmp_ln29_5 = icmp_eq  i2 %idx150, i2 3" [./intx/intx.hpp:29]   --->   Operation 125 'icmp' 'icmp_ln29_5' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 126 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_5, void %_ZN4intx4uintILj256EEC2Ev.exit.i, void %_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit" [./intx/intx.hpp:29]   --->   Operation 127 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%un = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 0" [./intx/intx.hpp:29]   --->   Operation 128 'getelementptr' 'un' <Predicate = (icmp_ln29_5)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_19 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 4" [./intx/intx.hpp:29]   --->   Operation 129 'getelementptr' 'this_numerator_word_num_bits_addr_19' <Predicate = (icmp_ln29_5)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln498 = trunc i19 %u_read" [./intx/intx.hpp:498]   --->   Operation 130 'trunc' 'trunc_ln498' <Predicate = (icmp_ln29_5)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.46ns)   --->   "%br_ln498 = br void" [./intx/intx.hpp:498]   --->   Operation 131 'br' 'br_ln498' <Predicate = (icmp_ln29_5)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 3.13>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%na_num_numerator_words = phi i3 %add_ln498, void, i3 4, void %_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit" [./intx/intx.hpp:498]   --->   Operation 132 'phi' 'na_num_numerator_words' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.56ns)   --->   "%icmp_ln498 = icmp_eq  i3 %na_num_numerator_words, i3 0" [./intx/intx.hpp:498]   --->   Operation 133 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%empty_87 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 2"   --->   Operation 134 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln498 = br i1 %icmp_ln498, void, void %.critedge" [./intx/intx.hpp:498]   --->   Operation 135 'br' 'br_ln498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.71ns)   --->   "%add_ln498 = add i3 %na_num_numerator_words, i3 7" [./intx/intx.hpp:498]   --->   Operation 136 'add' 'add_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln498_1 = trunc i3 %add_ln498" [./intx/intx.hpp:498]   --->   Operation 137 'trunc' 'trunc_ln498_1' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln498_1, i3 0" [./intx/intx.hpp:498]   --->   Operation 138 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i5 %shl_ln" [./intx/intx.hpp:498]   --->   Operation 139 'zext' 'zext_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (1.12ns)   --->   "%add_ln498_1 = add i19 %zext_ln498, i19 %u_read" [./intx/intx.hpp:498]   --->   Operation 140 'add' 'add_ln498_1' <Predicate = (!icmp_ln498)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%lshr_ln498_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln498_1, i32 5, i32 18" [./intx/intx.hpp:498]   --->   Operation 141 'partselect' 'lshr_ln498_1' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln498_1 = zext i14 %lshr_ln498_1" [./intx/intx.hpp:498]   --->   Operation 142 'zext' 'zext_ln498_1' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 %zext_ln498_1" [./intx/intx.hpp:498]   --->   Operation 143 'getelementptr' 'state_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_4 : Operation 144 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./intx/intx.hpp:498]   --->   Operation 144 'load' 'state_load' <Predicate = (!icmp_ln498)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 5 <SV = 4> <Delay = 2.73>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [./intx/intx.hpp:498]   --->   Operation 145 'specloopname' 'specloopname_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_5 : Operation 146 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./intx/intx.hpp:498]   --->   Operation 146 'load' 'state_load' <Predicate = (!icmp_ln498)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_5 : Operation 147 [1/1] (0.82ns)   --->   "%add_ln498_2 = add i5 %shl_ln, i5 %trunc_ln498" [./intx/intx.hpp:498]   --->   Operation 147 'add' 'add_ln498_2' <Predicate = (!icmp_ln498)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln498_2)   --->   "%shl_ln498_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln498_2, i3 0" [./intx/intx.hpp:498]   --->   Operation 148 'bitconcatenate' 'shl_ln498_1' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln498_2)   --->   "%zext_ln498_2 = zext i8 %shl_ln498_1" [./intx/intx.hpp:498]   --->   Operation 149 'zext' 'zext_ln498_2' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln498_2)   --->   "%lshr_ln498 = lshr i256 %state_load, i256 %zext_ln498_2" [./intx/intx.hpp:498]   --->   Operation 150 'lshr' 'lshr_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln498_2)   --->   "%trunc_ln498_2 = trunc i256 %lshr_ln498" [./intx/intx.hpp:498]   --->   Operation 151 'trunc' 'trunc_ln498_2' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (1.44ns) (out node of the LUT)   --->   "%icmp_ln498_2 = icmp_eq  i64 %trunc_ln498_2, i64 0" [./intx/intx.hpp:498]   --->   Operation 152 'icmp' 'icmp_ln498_2' <Predicate = (!icmp_ln498)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln498 = br i1 %icmp_ln498_2, void %.critedge, void" [./intx/intx.hpp:498]   --->   Operation 153 'br' 'br_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln498 = br void" [./intx/intx.hpp:498]   --->   Operation 154 'br' 'br_ln498' <Predicate = (!icmp_ln498 & icmp_ln498_2)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln505 = trunc i19 %v_read" [./intx/intx.hpp:505]   --->   Operation 155 'trunc' 'trunc_ln505' <Predicate = (!icmp_ln498_2) | (icmp_ln498)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.46ns)   --->   "%br_ln502 = br void" [./intx/intx.hpp:502]   --->   Operation 156 'br' 'br_ln502' <Predicate = (!icmp_ln498_2) | (icmp_ln498)> <Delay = 0.46>

State 6 <SV = 5> <Delay = 3.54>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%na_num_divisor_words = phi i64 %add_ln502, void, i64 4, void %.critedge" [./intx/intx.hpp:502]   --->   Operation 157 'phi' 'na_num_divisor_words' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln502 = trunc i64 %na_num_divisor_words" [./intx/intx.hpp:502]   --->   Operation 158 'trunc' 'trunc_ln502' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (1.12ns)   --->   "%add_ln505_2 = add i16 %trunc_ln502, i16 65535" [./intx/intx.hpp:505]   --->   Operation 159 'add' 'add_ln505_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %add_ln505_2, i3 0" [./intx/intx.hpp:505]   --->   Operation 160 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln505_2 = trunc i16 %add_ln505_2" [./intx/intx.hpp:505]   --->   Operation 161 'trunc' 'trunc_ln505_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (1.12ns)   --->   "%add_ln505 = add i19 %shl_ln7, i19 %v_read" [./intx/intx.hpp:505]   --->   Operation 162 'add' 'add_ln505' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%lshr_ln505_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln505, i32 5, i32 18" [./intx/intx.hpp:505]   --->   Operation 163 'partselect' 'lshr_ln505_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln505 = zext i14 %lshr_ln505_1" [./intx/intx.hpp:505]   --->   Operation 164 'zext' 'zext_ln505' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr i256 %state, i64 0, i64 %zext_ln505" [./intx/intx.hpp:505]   --->   Operation 165 'getelementptr' 'state_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [2/2] (1.29ns)   --->   "%state_load_1 = load i14 %state_addr_1" [./intx/intx.hpp:505]   --->   Operation 166 'load' 'state_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 7 <SV = 6> <Delay = 4.02>
ST_7 : Operation 167 [1/1] (1.36ns)   --->   "%add_ln502 = add i64 %na_num_divisor_words, i64 18446744073709551615" [./intx/intx.hpp:502]   --->   Operation 167 'add' 'add_ln502' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 168 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (1.14ns)   --->   "%icmp_ln502 = icmp_sgt  i64 %na_num_divisor_words, i64 0" [./intx/intx.hpp:502]   --->   Operation 169 'icmp' 'icmp_ln502' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln505_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln505_2, i3 0" [./intx/intx.hpp:505]   --->   Operation 170 'bitconcatenate' 'trunc_ln505_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/2] (1.29ns)   --->   "%state_load_1 = load i14 %state_addr_1" [./intx/intx.hpp:505]   --->   Operation 171 'load' 'state_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_7 : Operation 172 [1/1] (0.82ns)   --->   "%add_ln505_1 = add i5 %trunc_ln505_1, i5 %trunc_ln505" [./intx/intx.hpp:505]   --->   Operation 172 'add' 'add_ln505_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln505_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln505_1, i3 0" [./intx/intx.hpp:505]   --->   Operation 173 'bitconcatenate' 'shl_ln505_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln505_1 = zext i8 %shl_ln505_1" [./intx/intx.hpp:505]   --->   Operation 174 'zext' 'zext_ln505_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (1.44ns)   --->   "%lshr_ln505 = lshr i256 %state_load_1, i256 %zext_ln505_1" [./intx/intx.hpp:505]   --->   Operation 175 'lshr' 'lshr_ln505' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln505_3 = trunc i256 %lshr_ln505" [./intx/intx.hpp:505]   --->   Operation 176 'trunc' 'trunc_ln505_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (1.14ns)   --->   "%icmp_ln502_2 = icmp_eq  i64 %trunc_ln505_3, i64 0" [./intx/intx.hpp:502]   --->   Operation 177 'icmp' 'icmp_ln502_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.14ns)   --->   "%and_ln502 = and i1 %icmp_ln502, i1 %icmp_ln502_2" [./intx/intx.hpp:502]   --->   Operation 178 'and' 'and_ln502' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln502 = br i1 %and_ln502, void %.critedge55, void" [./intx/intx.hpp:502]   --->   Operation 179 'br' 'br_ln502' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln502 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [./intx/intx.hpp:502]   --->   Operation 180 'specloopname' 'specloopname_ln502' <Predicate = (and_ln502)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln502 = br void" [./intx/intx.hpp:502]   --->   Operation 181 'br' 'br_ln502' <Predicate = (and_ln502)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.14>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln502_1 = trunc i64 %na_num_divisor_words" [./intx/intx.hpp:502]   --->   Operation 182 'trunc' 'trunc_ln502_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln493 = trunc i3 %na_num_numerator_words" [./intx/intx.hpp:493]   --->   Operation 183 'trunc' 'trunc_ln493' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln493_1 = trunc i64 %na_num_divisor_words" [./intx/intx.hpp:493]   --->   Operation 184 'trunc' 'trunc_ln493_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln493_2 = trunc i64 %na_num_divisor_words" [./intx/intx.hpp:493]   --->   Operation 185 'trunc' 'trunc_ln493_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (1.14ns)   --->   "%add_ln493 = add i32 %trunc_ln493_1, i32 4294967295" [./intx/intx.hpp:493]   --->   Operation 186 'add' 'add_ln493' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%tmp = ctlz i64 @llvm.ctlz.i64, i64 %trunc_ln505_3, i1 1" [./intx/intx.hpp:468]   --->   Operation 187 'ctlz' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%na_shift = trunc i64 %tmp" [./intx/intx.hpp:468]   --->   Operation 188 'trunc' 'na_shift' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.80ns)   --->   "%icmp_ln506 = icmp_ne  i32 %na_shift, i32 0" [./intx/intx.hpp:506]   --->   Operation 189 'icmp' 'icmp_ln506' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln506 = br i1 %icmp_ln506, void, void" [./intx/intx.hpp:506]   --->   Operation 190 'br' 'br_ln506' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%sh_prom_i = zext i32 %na_shift" [./intx/intx.hpp:468]   --->   Operation 191 'zext' 'sh_prom_i' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (1.14ns)   --->   "%sub25_i = sub i32 64, i32 %na_shift" [./intx/intx.hpp:468]   --->   Operation 192 'sub' 'sub25_i' <Predicate = (icmp_ln506)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%sh_prom26_i = zext i32 %sub25_i" [./intx/intx.hpp:468]   --->   Operation 193 'zext' 'sh_prom26_i' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (0.46ns)   --->   "%br_ln508 = br void" [./intx/intx.hpp:508]   --->   Operation 194 'br' 'br_ln508' <Predicate = (icmp_ln506)> <Delay = 0.46>

State 9 <SV = 9> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%lshr_ln521_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %v_read, i32 5, i32 18" [./intx/intx.hpp:521]   --->   Operation 195 'partselect' 'lshr_ln521_3' <Predicate = true> <Delay = 0.00>

State 10 <SV = 10> <Delay = 0.00>

State 11 <SV = 11> <Delay = 1.29>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%lshr_ln520_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %u_read, i32 5, i32 18" [./intx/intx.hpp:520]   --->   Operation 196 'partselect' 'lshr_ln520_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln520 = zext i14 %lshr_ln520_3" [./intx/intx.hpp:520]   --->   Operation 197 'zext' 'zext_ln520' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr i256 %state, i64 0, i64 %zext_ln520" [./intx/intx.hpp:520]   --->   Operation 198 'getelementptr' 'state_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [2/2] (1.29ns)   --->   "%state_load_2 = load i14 %state_addr_2" [./intx/intx.hpp:520]   --->   Operation 199 'load' 'state_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 12 <SV = 12> <Delay = 2.02>
ST_12 : Operation 200 [1/2] (1.29ns)   --->   "%state_load_2 = load i14 %state_addr_2" [./intx/intx.hpp:520]   --->   Operation 200 'load' 'state_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln520 = trunc i256 %state_load_2" [./intx/intx.hpp:520]   --->   Operation 201 'trunc' 'trunc_ln520' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %trunc_ln520, i2 %un" [./intx/intx.hpp:520]   --->   Operation 202 'store' 'store_ln520' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln520_1 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_2, i32 64, i32 127" [./intx/intx.hpp:520]   --->   Operation 203 'partselect' 'trunc_ln520_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_20 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1" [./intx/intx.hpp:520]   --->   Operation 204 'getelementptr' 'this_numerator_word_num_bits_addr_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %trunc_ln520_1, i2 %this_numerator_word_num_bits_addr_20" [./intx/intx.hpp:520]   --->   Operation 205 'store' 'store_ln520' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln520_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_2, i32 128, i32 191" [./intx/intx.hpp:520]   --->   Operation 206 'partselect' 'trunc_ln520_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln520_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_2, i32 192, i32 255" [./intx/intx.hpp:520]   --->   Operation 207 'partselect' 'trunc_ln520_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln521 = zext i14 %lshr_ln521_3" [./intx/intx.hpp:521]   --->   Operation 208 'zext' 'zext_ln521' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr i256 %state, i64 0, i64 %zext_ln521" [./intx/intx.hpp:521]   --->   Operation 209 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [2/2] (1.29ns)   --->   "%state_load_3 = load i14 %state_addr_3" [./intx/intx.hpp:521]   --->   Operation 210 'load' 'state_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 13 <SV = 13> <Delay = 3.33>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_21 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2" [./intx/intx.hpp:520]   --->   Operation 211 'getelementptr' 'this_numerator_word_num_bits_addr_21' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %trunc_ln520_2, i2 %this_numerator_word_num_bits_addr_21" [./intx/intx.hpp:520]   --->   Operation 212 'store' 'store_ln520' <Predicate = (!icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_22 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3" [./intx/intx.hpp:520]   --->   Operation 213 'getelementptr' 'this_numerator_word_num_bits_addr_22' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_13 : Operation 214 [1/1] (0.73ns)   --->   "%store_ln520 = store i64 %trunc_ln520_3, i2 %this_numerator_word_num_bits_addr_22" [./intx/intx.hpp:520]   --->   Operation 214 'store' 'store_ln520' <Predicate = (!icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 215 [1/2] (1.29ns)   --->   "%state_load_3 = load i14 %state_addr_3" [./intx/intx.hpp:521]   --->   Operation 215 'load' 'state_load_3' <Predicate = (!icmp_ln506)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln521 = trunc i256 %state_load_3" [./intx/intx.hpp:521]   --->   Operation 216 'trunc' 'trunc_ln521' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.00ns)   --->   "%trunc_ln521_1 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_3, i32 64, i32 127" [./intx/intx.hpp:521]   --->   Operation 217 'partselect' 'trunc_ln521_1' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln521_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_3, i32 128, i32 191" [./intx/intx.hpp:521]   --->   Operation 218 'partselect' 'trunc_ln521_2' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln521_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_3, i32 192, i32 255" [./intx/intx.hpp:521]   --->   Operation 219 'partselect' 'trunc_ln521_3' <Predicate = (!icmp_ln506)> <Delay = 0.00>
ST_13 : Operation 220 [1/1] (0.46ns)   --->   "%br_ln0 = br void %_ifconv"   --->   Operation 220 'br' 'br_ln0' <Predicate = (!icmp_ln506)> <Delay = 0.46>
ST_13 : Operation 221 [1/2] (1.29ns)   --->   "%state_load_8 = load i14 %state_addr_8" [./intx/intx.hpp:515]   --->   Operation 221 'load' 'state_load_8' <Predicate = (icmp_ln506)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_13 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln515 = trunc i256 %state_load_8" [./intx/intx.hpp:515]   --->   Operation 222 'trunc' 'trunc_ln515' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_13 : Operation 223 [1/1] (1.30ns)   --->   "%shl_ln515 = shl i64 %trunc_ln515, i64 %sh_prom_i" [./intx/intx.hpp:515]   --->   Operation 223 'shl' 'shl_ln515' <Predicate = (icmp_ln506)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [1/1] (0.73ns)   --->   "%store_ln515 = store i64 %shl_ln515, i2 %un" [./intx/intx.hpp:515]   --->   Operation 224 'store' 'store_ln515' <Predicate = (icmp_ln506)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 225 [1/1] (0.46ns)   --->   "%br_ln516 = br void %_ifconv" [./intx/intx.hpp:516]   --->   Operation 225 'br' 'br_ln516' <Predicate = (icmp_ln506)> <Delay = 0.46>

State 14 <SV = 8> <Delay = 3.04>
ST_14 : Operation 226 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_3_2 = phi i64 %na_divisor_word_num_bits_3_1, void, i64 %na_divisor_word_num_bits_3_3, void %.split7" [./intx/intx.hpp:29]   --->   Operation 226 'phi' 'na_divisor_word_num_bits_3_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_2_2 = phi i64 %na_divisor_word_num_bits_2_1, void, i64 %na_divisor_word_num_bits_2_3, void %.split7" [./intx/intx.hpp:29]   --->   Operation 227 'phi' 'na_divisor_word_num_bits_2_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_1_2 = phi i64 %na_divisor_word_num_bits_1_1, void, i64 %na_divisor_word_num_bits_1_3, void %.split7" [./intx/intx.hpp:29]   --->   Operation 228 'phi' 'na_divisor_word_num_bits_1_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns)   --->   "%empty_88 = phi i64 %tmp_1, void, i64 %tmp_3, void %.split7" [./intx/intx.hpp:29]   --->   Operation 229 'phi' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns)   --->   "%empty_89 = phi i64 %tmp_s, void, i64 %tmp_2, void %.split7" [./intx/intx.hpp:29]   --->   Operation 230 'phi' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 231 [1/1] (0.00ns)   --->   "%this_assign_47_1_02 = phi i64 %this_assign_47_1_s, void, i64 %this_assign_47_1_1, void %.split7" [./intx/intx.hpp:29]   --->   Operation 231 'phi' 'this_assign_47_1_02' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%i = phi i2 3, void, i2 %add_ln508, void %.split7" [./intx/intx.hpp:509]   --->   Operation 232 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 233 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (0.39ns)   --->   "%icmp_ln508 = icmp_eq  i2 %i, i2 0" [./intx/intx.hpp:508]   --->   Operation 234 'icmp' 'icmp_ln508' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 235 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln508 = br i1 %icmp_ln508, void %.split7, void" [./intx/intx.hpp:508]   --->   Operation 236 'br' 'br_ln508' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.62ns)   --->   "%add_ln508 = add i2 %i, i2 3" [./intx/intx.hpp:508]   --->   Operation 237 'add' 'add_ln508' <Predicate = (!icmp_ln508)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %i, i3 0" [./intx/intx.hpp:509]   --->   Operation 238 'bitconcatenate' 'shl_ln9' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln509 = zext i5 %shl_ln9" [./intx/intx.hpp:509]   --->   Operation 239 'zext' 'zext_ln509' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_14 : Operation 240 [1/1] (1.12ns)   --->   "%add_ln509 = add i19 %zext_ln509, i19 %v_read" [./intx/intx.hpp:509]   --->   Operation 240 'add' 'add_ln509' <Predicate = (!icmp_ln508)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%lshr_ln509_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln509, i32 5, i32 18" [./intx/intx.hpp:509]   --->   Operation 241 'partselect' 'lshr_ln509_3' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln509_1 = zext i14 %lshr_ln509_3" [./intx/intx.hpp:509]   --->   Operation 242 'zext' 'zext_ln509_1' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%state_addr_6 = getelementptr i256 %state, i64 0, i64 %zext_ln509_1" [./intx/intx.hpp:509]   --->   Operation 243 'getelementptr' 'state_addr_6' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_14 : Operation 244 [2/2] (1.29ns)   --->   "%state_load_6 = load i14 %state_addr_6" [./intx/intx.hpp:509]   --->   Operation 244 'load' 'state_load_6' <Predicate = (!icmp_ln508)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_14 : Operation 245 [1/1] (0.82ns)   --->   "%add_ln509_2 = add i5 %shl_ln9, i5 %trunc_ln505" [./intx/intx.hpp:509]   --->   Operation 245 'add' 'add_ln509_2' <Predicate = (!icmp_ln508)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln509_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %add_ln508, i3 0" [./intx/intx.hpp:509]   --->   Operation 246 'bitconcatenate' 'shl_ln509_3' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln509_3 = zext i5 %shl_ln509_3" [./intx/intx.hpp:509]   --->   Operation 247 'zext' 'zext_ln509_3' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (1.12ns)   --->   "%add_ln509_1 = add i19 %zext_ln509_3, i19 %v_read" [./intx/intx.hpp:509]   --->   Operation 248 'add' 'add_ln509_1' <Predicate = (!icmp_ln508)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%lshr_ln509_4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln509_1, i32 5, i32 18" [./intx/intx.hpp:509]   --->   Operation 249 'partselect' 'lshr_ln509_4' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln509_4 = zext i14 %lshr_ln509_4" [./intx/intx.hpp:509]   --->   Operation 250 'zext' 'zext_ln509_4' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%state_addr_7 = getelementptr i256 %state, i64 0, i64 %zext_ln509_4" [./intx/intx.hpp:509]   --->   Operation 251 'getelementptr' 'state_addr_7' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_14 : Operation 252 [2/2] (1.29ns)   --->   "%state_load_7 = load i14 %state_addr_7" [./intx/intx.hpp:509]   --->   Operation 252 'load' 'state_load_7' <Predicate = (!icmp_ln508)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_14 : Operation 253 [1/1] (0.82ns)   --->   "%add_ln509_3 = add i5 %shl_ln509_3, i5 %trunc_ln505" [./intx/intx.hpp:509]   --->   Operation 253 'add' 'add_ln509_3' <Predicate = (!icmp_ln508)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 3.28>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%specloopname_ln508 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./intx/intx.hpp:508]   --->   Operation 254 'specloopname' 'specloopname_ln508' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_15 : Operation 255 [1/2] (1.29ns)   --->   "%state_load_6 = load i14 %state_addr_6" [./intx/intx.hpp:509]   --->   Operation 255 'load' 'state_load_6' <Predicate = (!icmp_ln508)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_15 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node or_ln509)   --->   "%shl_ln509_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln509_2, i3 0" [./intx/intx.hpp:509]   --->   Operation 256 'bitconcatenate' 'shl_ln509_1' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln509)   --->   "%zext_ln509_2 = zext i8 %shl_ln509_1" [./intx/intx.hpp:509]   --->   Operation 257 'zext' 'zext_ln509_2' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_15 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln509)   --->   "%lshr_ln509 = lshr i256 %state_load_6, i256 %zext_ln509_2" [./intx/intx.hpp:509]   --->   Operation 258 'lshr' 'lshr_ln509' <Predicate = (!icmp_ln508)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln509)   --->   "%trunc_ln509 = trunc i256 %lshr_ln509" [./intx/intx.hpp:509]   --->   Operation 259 'trunc' 'trunc_ln509' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_15 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln509)   --->   "%shl_ln509 = shl i64 %trunc_ln509, i64 %sh_prom_i" [./intx/intx.hpp:509]   --->   Operation 260 'shl' 'shl_ln509' <Predicate = (!icmp_ln508)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [1/2] (1.29ns)   --->   "%state_load_7 = load i14 %state_addr_7" [./intx/intx.hpp:509]   --->   Operation 261 'load' 'state_load_7' <Predicate = (!icmp_ln508)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_15 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln509)   --->   "%shl_ln509_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln509_3, i3 0" [./intx/intx.hpp:509]   --->   Operation 262 'bitconcatenate' 'shl_ln509_4' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_15 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln509)   --->   "%zext_ln509_5 = zext i8 %shl_ln509_4" [./intx/intx.hpp:509]   --->   Operation 263 'zext' 'zext_ln509_5' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_15 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln509)   --->   "%lshr_ln509_1 = lshr i256 %state_load_7, i256 %zext_ln509_5" [./intx/intx.hpp:509]   --->   Operation 264 'lshr' 'lshr_ln509_1' <Predicate = (!icmp_ln508)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node or_ln509)   --->   "%trunc_ln509_1 = trunc i256 %lshr_ln509_1" [./intx/intx.hpp:509]   --->   Operation 265 'trunc' 'trunc_ln509_1' <Predicate = (!icmp_ln508)> <Delay = 0.00>
ST_15 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node or_ln509)   --->   "%lshr_ln509_2 = lshr i64 %trunc_ln509_1, i64 %sh_prom26_i" [./intx/intx.hpp:509]   --->   Operation 266 'lshr' 'lshr_ln509_2' <Predicate = (!icmp_ln508)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 267 [1/1] (1.44ns) (out node of the LUT)   --->   "%or_ln509 = or i64 %lshr_ln509_2, i64 %shl_ln509" [./intx/intx.hpp:509]   --->   Operation 267 'or' 'or_ln509' <Predicate = (!icmp_ln508)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [1/1] (0.54ns)   --->   "%this_assign_47_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %this_assign_47_1_02, i64 %or_ln509, i64 %this_assign_47_1_02, i64 %this_assign_47_1_02, i2 %i" [./intx/intx.hpp:29]   --->   Operation 268 'mux' 'this_assign_47_1_1' <Predicate = (!icmp_ln508)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 269 [1/1] (0.54ns)   --->   "%tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %empty_89, i64 %empty_89, i64 %or_ln509, i64 %empty_89, i2 %i" [./intx/intx.hpp:29]   --->   Operation 269 'mux' 'tmp_2' <Predicate = (!icmp_ln508)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 270 [1/1] (0.54ns)   --->   "%tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %or_ln509, i64 %empty_88, i64 %empty_88, i64 %or_ln509, i2 %i" [./intx/intx.hpp:509]   --->   Operation 270 'mux' 'tmp_3' <Predicate = (!icmp_ln508)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 271 [1/1] (0.54ns)   --->   "%na_divisor_word_num_bits_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_1_2, i64 %or_ln509, i64 %na_divisor_word_num_bits_1_2, i64 %na_divisor_word_num_bits_1_2, i2 %i" [./intx/intx.hpp:29]   --->   Operation 271 'mux' 'na_divisor_word_num_bits_1_3' <Predicate = (!icmp_ln508)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 272 [1/1] (0.54ns)   --->   "%na_divisor_word_num_bits_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_2_2, i64 %na_divisor_word_num_bits_2_2, i64 %or_ln509, i64 %na_divisor_word_num_bits_2_2, i2 %i" [./intx/intx.hpp:29]   --->   Operation 272 'mux' 'na_divisor_word_num_bits_2_3' <Predicate = (!icmp_ln508)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 273 [1/1] (0.54ns)   --->   "%na_divisor_word_num_bits_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %or_ln509, i64 %na_divisor_word_num_bits_3_2, i64 %na_divisor_word_num_bits_3_2, i64 %or_ln509, i2 %i" [./intx/intx.hpp:509]   --->   Operation 273 'mux' 'na_divisor_word_num_bits_3_3' <Predicate = (!icmp_ln508)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 274 'br' 'br_ln0' <Predicate = (!icmp_ln508)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 2.42>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %v_read, i32 5, i32 18" [./intx/intx.hpp:510]   --->   Operation 275 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i14 %lshr_ln" [./intx/intx.hpp:510]   --->   Operation 276 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "%state_addr_4 = getelementptr i256 %state, i64 0, i64 %zext_ln510" [./intx/intx.hpp:510]   --->   Operation 277 'getelementptr' 'state_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 278 [2/2] (1.29ns)   --->   "%state_load_4 = load i14 %state_addr_4" [./intx/intx.hpp:510]   --->   Operation 278 'load' 'state_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_16 : Operation 279 [1/1] (1.12ns)   --->   "%add_ln512 = add i19 %u_read, i19 24" [./intx/intx.hpp:512]   --->   Operation 279 'add' 'add_ln512' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%lshr_ln512_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln512, i32 5, i32 18" [./intx/intx.hpp:512]   --->   Operation 280 'partselect' 'lshr_ln512_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln512 = zext i14 %lshr_ln512_2" [./intx/intx.hpp:512]   --->   Operation 281 'zext' 'zext_ln512' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.00ns)   --->   "%state_addr_5 = getelementptr i256 %state, i64 0, i64 %zext_ln512" [./intx/intx.hpp:512]   --->   Operation 282 'getelementptr' 'state_addr_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 283 [2/2] (1.29ns)   --->   "%state_load_5 = load i14 %state_addr_5" [./intx/intx.hpp:512]   --->   Operation 283 'load' 'state_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 17 <SV = 10> <Delay = 4.77>
ST_17 : Operation 284 [1/2] (1.29ns)   --->   "%state_load_4 = load i14 %state_addr_4" [./intx/intx.hpp:510]   --->   Operation 284 'load' 'state_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_17 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln510 = trunc i256 %state_load_4" [./intx/intx.hpp:510]   --->   Operation 285 'trunc' 'trunc_ln510' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 286 [1/1] (1.30ns)   --->   "%shl_ln510 = shl i64 %trunc_ln510, i64 %sh_prom_i" [./intx/intx.hpp:510]   --->   Operation 286 'shl' 'shl_ln510' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 287 [1/2] (1.29ns)   --->   "%state_load_5 = load i14 %state_addr_5" [./intx/intx.hpp:512]   --->   Operation 287 'load' 'state_load_5' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_17 : Operation 288 [1/1] (0.82ns)   --->   "%add_ln512_1 = add i5 %trunc_ln498, i5 24" [./intx/intx.hpp:512]   --->   Operation 288 'add' 'add_ln512_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln512_1, i3 0" [./intx/intx.hpp:512]   --->   Operation 289 'bitconcatenate' 'shl_ln8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln512_1 = zext i8 %shl_ln8" [./intx/intx.hpp:512]   --->   Operation 290 'zext' 'zext_ln512_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (1.44ns)   --->   "%lshr_ln512 = lshr i256 %state_load_5, i256 %zext_ln512_1" [./intx/intx.hpp:512]   --->   Operation 291 'lshr' 'lshr_ln512' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln512 = trunc i256 %lshr_ln512" [./intx/intx.hpp:512]   --->   Operation 292 'trunc' 'trunc_ln512' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 293 [1/1] (1.30ns)   --->   "%lshr_ln512_1 = lshr i64 %trunc_ln512, i64 %sh_prom26_i" [./intx/intx.hpp:512]   --->   Operation 293 'lshr' 'lshr_ln512_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 294 [1/1] (0.73ns)   --->   "%store_ln512 = store i64 %lshr_ln512_1, i2 %this_numerator_word_num_bits_addr_19" [./intx/intx.hpp:512]   --->   Operation 294 'store' 'store_ln512' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 295 [1/1] (0.46ns)   --->   "%br_ln513 = br void" [./intx/intx.hpp:513]   --->   Operation 295 'br' 'br_ln513' <Predicate = true> <Delay = 0.46>

State 18 <SV = 11> <Delay = 3.04>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%empty_91 = phi i64 %trunc_ln512, void, i64 %trunc_ln514, void %.split5" [./intx/intx.hpp:512]   --->   Operation 296 'phi' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%i_13 = phi i2 3, void, i2 %add_ln513, void %.split5" [./intx/intx.hpp:513]   --->   Operation 297 'phi' 'i_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 298 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 298 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 299 [1/1] (0.39ns)   --->   "%icmp_ln513 = icmp_eq  i2 %i_13, i2 0" [./intx/intx.hpp:513]   --->   Operation 299 'icmp' 'icmp_ln513' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 300 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 300 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln513 = br i1 %icmp_ln513, void %.split5, void" [./intx/intx.hpp:513]   --->   Operation 301 'br' 'br_ln513' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 302 [1/1] (0.62ns)   --->   "%add_ln513 = add i2 %i_13, i2 3" [./intx/intx.hpp:513]   --->   Operation 302 'add' 'add_ln513' <Predicate = (!icmp_ln513)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 303 [1/1] (0.00ns)   --->   "%shl_ln514_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %add_ln513, i3 0" [./intx/intx.hpp:514]   --->   Operation 303 'bitconcatenate' 'shl_ln514_1' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_18 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln514 = zext i5 %shl_ln514_1" [./intx/intx.hpp:514]   --->   Operation 304 'zext' 'zext_ln514' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_18 : Operation 305 [1/1] (1.12ns)   --->   "%add_ln514 = add i19 %zext_ln514, i19 %u_read" [./intx/intx.hpp:514]   --->   Operation 305 'add' 'add_ln514' <Predicate = (!icmp_ln513)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 306 [1/1] (0.00ns)   --->   "%lshr_ln514_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln514, i32 5, i32 18" [./intx/intx.hpp:514]   --->   Operation 306 'partselect' 'lshr_ln514_2' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln514_1 = zext i14 %lshr_ln514_2" [./intx/intx.hpp:514]   --->   Operation 307 'zext' 'zext_ln514_1' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%state_addr_9 = getelementptr i256 %state, i64 0, i64 %zext_ln514_1" [./intx/intx.hpp:514]   --->   Operation 308 'getelementptr' 'state_addr_9' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_18 : Operation 309 [2/2] (1.29ns)   --->   "%state_load_9 = load i14 %state_addr_9" [./intx/intx.hpp:514]   --->   Operation 309 'load' 'state_load_9' <Predicate = (!icmp_ln513)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_18 : Operation 310 [1/1] (0.82ns)   --->   "%add_ln514_1 = add i5 %shl_ln514_1, i5 %trunc_ln498" [./intx/intx.hpp:514]   --->   Operation 310 'add' 'add_ln514_1' <Predicate = (!icmp_ln513)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 12> <Delay = 4.77>
ST_19 : Operation 311 [1/1] (0.00ns)   --->   "%i_57_cast9 = zext i2 %i_13" [./intx/intx.hpp:513]   --->   Operation 311 'zext' 'i_57_cast9' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%specloopname_ln513 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./intx/intx.hpp:513]   --->   Operation 312 'specloopname' 'specloopname_ln513' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_19 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln514)   --->   "%shl_ln514 = shl i64 %empty_91, i64 %sh_prom_i" [./intx/intx.hpp:514]   --->   Operation 313 'shl' 'shl_ln514' <Predicate = (!icmp_ln513)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 314 [1/2] (1.29ns)   --->   "%state_load_9 = load i14 %state_addr_9" [./intx/intx.hpp:514]   --->   Operation 314 'load' 'state_load_9' <Predicate = (!icmp_ln513)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%shl_ln514_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln514_1, i3 0" [./intx/intx.hpp:514]   --->   Operation 315 'bitconcatenate' 'shl_ln514_2' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_19 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln514_2 = zext i8 %shl_ln514_2" [./intx/intx.hpp:514]   --->   Operation 316 'zext' 'zext_ln514_2' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_19 : Operation 317 [1/1] (1.44ns)   --->   "%lshr_ln514 = lshr i256 %state_load_9, i256 %zext_ln514_2" [./intx/intx.hpp:514]   --->   Operation 317 'lshr' 'lshr_ln514' <Predicate = (!icmp_ln513)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln514 = trunc i256 %lshr_ln514" [./intx/intx.hpp:514]   --->   Operation 318 'trunc' 'trunc_ln514' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_19 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln514)   --->   "%lshr_ln514_1 = lshr i64 %trunc_ln514, i64 %sh_prom26_i" [./intx/intx.hpp:514]   --->   Operation 319 'lshr' 'lshr_ln514_1' <Predicate = (!icmp_ln513)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [1/1] (1.30ns) (out node of the LUT)   --->   "%or_ln514 = or i64 %lshr_ln514_1, i64 %shl_ln514" [./intx/intx.hpp:514]   --->   Operation 320 'or' 'or_ln514' <Predicate = (!icmp_ln513)> <Delay = 1.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 321 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_23 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %i_57_cast9" [./intx/intx.hpp:514]   --->   Operation 321 'getelementptr' 'this_numerator_word_num_bits_addr_23' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_19 : Operation 322 [1/1] (0.73ns)   --->   "%store_ln514 = store i64 %or_ln514, i2 %this_numerator_word_num_bits_addr_23" [./intx/intx.hpp:514]   --->   Operation 322 'store' 'store_ln514' <Predicate = (!icmp_ln513)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_19 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 323 'br' 'br_ln0' <Predicate = (!icmp_ln513)> <Delay = 0.00>

State 20 <SV = 12> <Delay = 1.29>
ST_20 : Operation 324 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %u_read, i32 5, i32 18" [./intx/intx.hpp:515]   --->   Operation 324 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i14 %lshr_ln1" [./intx/intx.hpp:515]   --->   Operation 325 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 326 [1/1] (0.00ns)   --->   "%state_addr_8 = getelementptr i256 %state, i64 0, i64 %zext_ln515" [./intx/intx.hpp:515]   --->   Operation 326 'getelementptr' 'state_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 327 [2/2] (1.29ns)   --->   "%state_load_8 = load i14 %state_addr_8" [./intx/intx.hpp:515]   --->   Operation 327 'load' 'state_load_8' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 21 <SV = 14> <Delay = 1.35>
ST_21 : Operation 328 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_3_4 = phi i64 %na_divisor_word_num_bits_3_2, void, i64 %trunc_ln521_3, void" [./intx/intx.hpp:29]   --->   Operation 328 'phi' 'na_divisor_word_num_bits_3_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 329 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_2_4 = phi i64 %na_divisor_word_num_bits_2_2, void, i64 %trunc_ln521_2, void" [./intx/intx.hpp:29]   --->   Operation 329 'phi' 'na_divisor_word_num_bits_2_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 330 [1/1] (0.00ns)   --->   "%na_divisor_word_num_bits_1_4 = phi i64 %na_divisor_word_num_bits_1_2, void, i64 %trunc_ln521_1, void" [./intx/intx.hpp:29]   --->   Operation 330 'phi' 'na_divisor_word_num_bits_1_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%d = phi i64 %shl_ln510, void, i64 %trunc_ln521, void" [./intx/intx.hpp:510]   --->   Operation 331 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 332 [1/1] (0.00ns)   --->   "%empty_93 = phi i64 %empty_88, void, i64 %trunc_ln521_3, void" [./intx/intx.hpp:29]   --->   Operation 332 'phi' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 333 [1/1] (0.00ns)   --->   "%empty_94 = phi i64 %empty_89, void, i64 %trunc_ln521_2, void" [./intx/intx.hpp:29]   --->   Operation 333 'phi' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 334 [1/1] (0.00ns)   --->   "%high_assign = phi i64 %this_assign_47_1_02, void, i64 %trunc_ln521_1, void" [./intx/intx.hpp:29]   --->   Operation 334 'phi' 'high_assign' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 335 [1/1] (0.00ns)   --->   "%d0 = trunc i64 %d" [./intx/intx.hpp:525]   --->   Operation 335 'trunc' 'd0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i3 %na_num_numerator_words" [./intx/intx.hpp:525]   --->   Operation 336 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 337 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_24 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln525" [./intx/intx.hpp:525]   --->   Operation 337 'getelementptr' 'this_numerator_word_num_bits_addr_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 338 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load = load i2 %this_numerator_word_num_bits_addr_24" [./intx/intx.hpp:525]   --->   Operation 338 'load' 'this_numerator_word_num_bits_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_21 : Operation 339 [1/1] (0.62ns)   --->   "%add_ln525 = add i2 %trunc_ln493, i2 3" [./intx/intx.hpp:525]   --->   Operation 339 'add' 'add_ln525' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln525_2 = zext i2 %add_ln525" [./intx/intx.hpp:525]   --->   Operation 340 'zext' 'zext_ln525_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 341 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_25 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln525_2" [./intx/intx.hpp:525]   --->   Operation 341 'getelementptr' 'this_numerator_word_num_bits_addr_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 342 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_6 = load i2 %this_numerator_word_num_bits_addr_25" [./intx/intx.hpp:525]   --->   Operation 342 'load' 'this_numerator_word_num_bits_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_21 : Operation 343 [1/1] (0.62ns)   --->   "%add_ln525_1 = add i2 %trunc_ln502_1, i2 3" [./intx/intx.hpp:525]   --->   Operation 343 'add' 'add_ln525_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 344 [1/1] (0.54ns)   --->   "%tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %d, i64 %high_assign, i64 %empty_94, i64 %empty_93, i2 %add_ln525_1" [./intx/intx.hpp:525]   --->   Operation 344 'mux' 'tmp_4' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 15> <Delay = 3.02>
ST_22 : Operation 345 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load = load i2 %this_numerator_word_num_bits_addr_24" [./intx/intx.hpp:525]   --->   Operation 345 'load' 'this_numerator_word_num_bits_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_22 : Operation 346 [1/1] (1.14ns)   --->   "%icmp_ln525 = icmp_eq  i64 %this_numerator_word_num_bits_load, i64 0" [./intx/intx.hpp:525]   --->   Operation 346 'icmp' 'icmp_ln525' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 347 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_6 = load i2 %this_numerator_word_num_bits_addr_25" [./intx/intx.hpp:525]   --->   Operation 347 'load' 'this_numerator_word_num_bits_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_22 : Operation 348 [1/1] (1.14ns)   --->   "%icmp_ln525_2 = icmp_ult  i64 %this_numerator_word_num_bits_load_6, i64 %tmp_4" [./intx/intx.hpp:525]   --->   Operation 348 'icmp' 'icmp_ln525_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 349 [1/1] (0.71ns)   --->   "%na_num_numerator_words_2 = add i3 %na_num_numerator_words, i3 1" [./intx/intx.hpp:526]   --->   Operation 349 'add' 'na_num_numerator_words_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln525)   --->   "%and_ln525 = and i1 %icmp_ln525, i1 %icmp_ln525_2" [./intx/intx.hpp:525]   --->   Operation 350 'and' 'and_ln525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 351 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln525 = select i1 %and_ln525, i3 %na_num_numerator_words, i3 %na_num_numerator_words_2" [./intx/intx.hpp:525]   --->   Operation 351 'select' 'select_ln525' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln659 = zext i3 %select_ln525" [./intx/intx.hpp:659]   --->   Operation 352 'zext' 'zext_ln659' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln659 = trunc i3 %select_ln525" [./intx/intx.hpp:659]   --->   Operation 353 'trunc' 'trunc_ln659' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 354 [1/1] (0.80ns)   --->   "%icmp_ln659 = icmp_sgt  i32 %zext_ln659, i32 %trunc_ln493_1" [./intx/intx.hpp:659]   --->   Operation 354 'icmp' 'icmp_ln659' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln659 = br i1 %icmp_ln659, void %memset.loop131, void" [./intx/intx.hpp:659]   --->   Operation 355 'br' 'br_ln659' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 356 [1/1] (0.00ns)   --->   "%lshr_ln660_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %u_read, i32 5, i32 18" [./intx/intx.hpp:660]   --->   Operation 356 'partselect' 'lshr_ln660_3' <Predicate = (!icmp_ln659)> <Delay = 0.00>
ST_22 : Operation 357 [1/1] (0.56ns)   --->   "%switch_ln662 = switch i32 %trunc_ln493_1, void %.preheader.preheader, i32 1, void %._crit_edge8, i32 2, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit" [./intx/intx.hpp:662]   --->   Operation 357 'switch' 'switch_ln662' <Predicate = (icmp_ln659)> <Delay = 0.56>
ST_22 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %d, i32 55, i32 62" [./intx/int128.hpp:608->./intx/intx.hpp:541]   --->   Operation 358 'partselect' 'trunc_ln' <Predicate = (icmp_ln659 & trunc_ln493_1 == 1)> <Delay = 0.00>
ST_22 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln609 = zext i8 %trunc_ln" [./intx/int128.hpp:609->./intx/intx.hpp:541]   --->   Operation 359 'zext' 'zext_ln609' <Predicate = (icmp_ln659 & trunc_ln493_1 == 1)> <Delay = 0.00>
ST_22 : Operation 360 [1/1] (0.00ns)   --->   "%intx_internal_reciprocal_table_addr = getelementptr i11 %intx_internal_reciprocal_table, i64 0, i64 %zext_ln609" [./intx/int128.hpp:609->./intx/intx.hpp:541]   --->   Operation 360 'getelementptr' 'intx_internal_reciprocal_table_addr' <Predicate = (icmp_ln659 & trunc_ln493_1 == 1)> <Delay = 0.00>
ST_22 : Operation 361 [2/2] (1.29ns)   --->   "%v0 = load i8 %intx_internal_reciprocal_table_addr" [./intx/int128.hpp:609->./intx/intx.hpp:541]   --->   Operation 361 'load' 'v0' <Predicate = (icmp_ln659 & trunc_ln493_1 == 1)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 256> <ROM>
ST_22 : Operation 362 [1/1] (0.00ns)   --->   "%q_word_num_bits_3_0 = alloca i32 1"   --->   Operation 362 'alloca' 'q_word_num_bits_3_0' <Predicate = (icmp_ln659 & trunc_ln493_1 != 1 & trunc_ln493_1 != 2)> <Delay = 0.00>
ST_22 : Operation 363 [1/1] (0.00ns)   --->   "%q_word_num_bits_2_0 = alloca i32 1"   --->   Operation 363 'alloca' 'q_word_num_bits_2_0' <Predicate = (icmp_ln659 & trunc_ln493_1 != 1 & trunc_ln493_1 != 2)> <Delay = 0.00>
ST_22 : Operation 364 [1/1] (0.00ns)   --->   "%q_word_num_bits_0_0 = alloca i32 1"   --->   Operation 364 'alloca' 'q_word_num_bits_0_0' <Predicate = (icmp_ln659 & trunc_ln493_1 != 1 & trunc_ln493_1 != 2)> <Delay = 0.00>
ST_22 : Operation 365 [1/1] (0.00ns)   --->   "%q_word_num_bits_1_0 = alloca i32 1"   --->   Operation 365 'alloca' 'q_word_num_bits_1_0' <Predicate = (icmp_ln659 & trunc_ln493_1 != 1 & trunc_ln493_1 != 2)> <Delay = 0.00>
ST_22 : Operation 366 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 366 'br' 'br_ln0' <Predicate = (icmp_ln659 & trunc_ln493_1 != 1 & trunc_ln493_1 != 2)> <Delay = 0.46>

State 23 <SV = 16> <Delay = 0.00>

State 24 <SV = 17> <Delay = 0.00>

State 25 <SV = 18> <Delay = 0.00>

State 26 <SV = 19> <Delay = 0.00>

State 27 <SV = 20> <Delay = 0.00>

State 28 <SV = 21> <Delay = 0.00>

State 29 <SV = 22> <Delay = 0.00>

State 30 <SV = 23> <Delay = 0.00>

State 31 <SV = 24> <Delay = 0.00>

State 32 <SV = 25> <Delay = 0.00>

State 33 <SV = 26> <Delay = 0.00>

State 34 <SV = 27> <Delay = 0.00>

State 35 <SV = 28> <Delay = 0.00>

State 36 <SV = 29> <Delay = 0.00>

State 37 <SV = 30> <Delay = 0.00>

State 38 <SV = 31> <Delay = 1.29>
ST_38 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln660 = zext i14 %lshr_ln660_3" [./intx/intx.hpp:660]   --->   Operation 367 'zext' 'zext_ln660' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 368 [1/1] (0.00ns)   --->   "%state_addr_10 = getelementptr i256 %state, i64 0, i64 %zext_ln660" [./intx/intx.hpp:660]   --->   Operation 368 'getelementptr' 'state_addr_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 369 [2/2] (1.29ns)   --->   "%state_load_10 = load i14 %state_addr_10" [./intx/intx.hpp:660]   --->   Operation 369 'load' 'state_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>

State 39 <SV = 32> <Delay = 1.29>
ST_39 : Operation 370 [1/2] (1.29ns)   --->   "%state_load_10 = load i14 %state_addr_10" [./intx/intx.hpp:660]   --->   Operation 370 'load' 'state_load_10' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_39 : Operation 371 [1/1] (0.00ns)   --->   "%trunc_ln660 = trunc i256 %state_load_10" [./intx/intx.hpp:660]   --->   Operation 371 'trunc' 'trunc_ln660' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln660_1 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_10, i32 64, i32 127" [./intx/intx.hpp:660]   --->   Operation 372 'partselect' 'trunc_ln660_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln660_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_10, i32 128, i32 191" [./intx/intx.hpp:660]   --->   Operation 373 'partselect' 'trunc_ln660_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln660_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_10, i32 192, i32 255" [./intx/intx.hpp:660]   --->   Operation 374 'partselect' 'trunc_ln660_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 375 [1/1] (0.58ns)   --->   "%br_ln660 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit" [./intx/intx.hpp:660]   --->   Operation 375 'br' 'br_ln660' <Predicate = true> <Delay = 0.58>

State 40 <SV = 23> <Delay = 0.00>
ST_40 : Operation 376 [1/1] (0.00ns)   --->   "%agg_result_13_0 = alloca i32 1"   --->   Operation 376 'alloca' 'agg_result_13_0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 377 [1/1] (0.00ns)   --->   "%agg_result_12_0 = alloca i32 1"   --->   Operation 377 'alloca' 'agg_result_12_0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 378 [1/1] (0.00ns)   --->   "%agg_result_116_0 = alloca i32 1"   --->   Operation 378 'alloca' 'agg_result_116_0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 379 [1/1] (0.00ns)   --->   "%agg_result_1_0 = alloca i32 1"   --->   Operation 379 'alloca' 'agg_result_1_0' <Predicate = true> <Delay = 0.00>

State 41 <SV = 24> <Delay = 1.29>
ST_41 : Operation 380 [2/2] (1.29ns)   --->   "%call_ret6 = call i128 @udivrem_by2.1, i64 %na_numerator_word_num_bits, i2 %trunc_ln659, i64 %d, i64 %high_assign, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:673]   --->   Operation 380 'call' 'call_ret6' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 25> <Delay = 1.30>
ST_42 : Operation 381 [1/2] (0.00ns)   --->   "%call_ret6 = call i128 @udivrem_by2.1, i64 %na_numerator_word_num_bits, i2 %trunc_ln659, i64 %d, i64 %high_assign, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:673]   --->   Operation 381 'call' 'call_ret6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%x = extractvalue i128 %call_ret6" [./intx/intx.hpp:673]   --->   Operation 382 'extractvalue' 'x' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 383 [1/1] (0.00ns)   --->   "%x_2 = extractvalue i128 %call_ret6" [./intx/intx.hpp:673]   --->   Operation 383 'extractvalue' 'x_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i32 %na_shift" [./intx/intx.hpp:295]   --->   Operation 384 'zext' 'zext_ln295' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%lshr_ln373 = lshr i64 %x, i64 %zext_ln295" [./intx/int128.hpp:373]   --->   Operation 385 'lshr' 'lshr_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%shl_ln373_2 = shl i64 %x_2, i64 1" [./intx/int128.hpp:373]   --->   Operation 386 'shl' 'shl_ln373_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%xor_ln373 = xor i32 %na_shift, i32 63" [./intx/int128.hpp:373]   --->   Operation 387 'xor' 'xor_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%zext_ln373 = zext i32 %xor_ln373" [./intx/int128.hpp:373]   --->   Operation 388 'zext' 'zext_ln373' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node low)   --->   "%shl_ln373 = shl i64 %shl_ln373_2, i64 %zext_ln373" [./intx/int128.hpp:373]   --->   Operation 389 'shl' 'shl_ln373' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 390 [1/1] (1.30ns) (out node of the LUT)   --->   "%low = or i64 %shl_ln373, i64 %lshr_ln373" [./intx/int128.hpp:373]   --->   Operation 390 'or' 'low' <Predicate = true> <Delay = 1.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 391 [1/1] (1.30ns)   --->   "%high = lshr i64 %x_2, i64 %zext_ln295" [./intx/int128.hpp:373]   --->   Operation 391 'lshr' 'high' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 26> <Delay = 0.73>
ST_43 : Operation 392 [2/2] (0.73ns)   --->   "%un_load = load i2 %un" [./intx/intx.hpp:674]   --->   Operation 392 'load' 'un_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_43 : Operation 393 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_26 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1" [./intx/intx.hpp:674]   --->   Operation 393 'getelementptr' 'this_numerator_word_num_bits_addr_26' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 394 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_7 = load i2 %this_numerator_word_num_bits_addr_26" [./intx/intx.hpp:674]   --->   Operation 394 'load' 'this_numerator_word_num_bits_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 44 <SV = 27> <Delay = 0.73>
ST_44 : Operation 395 [1/2] (0.73ns)   --->   "%un_load = load i2 %un" [./intx/intx.hpp:674]   --->   Operation 395 'load' 'un_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_44 : Operation 396 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_7 = load i2 %this_numerator_word_num_bits_addr_26" [./intx/intx.hpp:674]   --->   Operation 396 'load' 'this_numerator_word_num_bits_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_44 : Operation 397 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_27 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2" [./intx/intx.hpp:674]   --->   Operation 397 'getelementptr' 'this_numerator_word_num_bits_addr_27' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 398 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_8 = load i2 %this_numerator_word_num_bits_addr_27" [./intx/intx.hpp:674]   --->   Operation 398 'load' 'this_numerator_word_num_bits_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_44 : Operation 399 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_28 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3" [./intx/intx.hpp:674]   --->   Operation 399 'getelementptr' 'this_numerator_word_num_bits_addr_28' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 400 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_9 = load i2 %this_numerator_word_num_bits_addr_28" [./intx/intx.hpp:674]   --->   Operation 400 'load' 'this_numerator_word_num_bits_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 45 <SV = 28> <Delay = 0.73>
ST_45 : Operation 401 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_8 = load i2 %this_numerator_word_num_bits_addr_27" [./intx/intx.hpp:674]   --->   Operation 401 'load' 'this_numerator_word_num_bits_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_45 : Operation 402 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_9 = load i2 %this_numerator_word_num_bits_addr_28" [./intx/intx.hpp:674]   --->   Operation 402 'load' 'this_numerator_word_num_bits_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_45 : Operation 403 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch4138" [./intx/intx.hpp:29]   --->   Operation 403 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 46 <SV = 29> <Delay = 0.62>
ST_46 : Operation 404 [1/1] (0.00ns)   --->   "%write_flag_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag_1, void %branch4138" [./intx/intx.hpp:29]   --->   Operation 404 'phi' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 405 [1/1] (0.00ns)   --->   "%write_flag4_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag4_1, void %branch4138" [./intx/intx.hpp:29]   --->   Operation 405 'phi' 'write_flag4_0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 406 [1/1] (0.00ns)   --->   "%write_flag8_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag8_1, void %branch4138" [./intx/intx.hpp:29]   --->   Operation 406 'phi' 'write_flag8_0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 407 [1/1] (0.00ns)   --->   "%write_flag11_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag11_1, void %branch4138" [./intx/intx.hpp:29]   --->   Operation 407 'phi' 'write_flag11_0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 408 [1/1] (0.00ns)   --->   "%phi_ln29_2 = phi i2 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i2 %add_ln29_7, void %branch4138" [./intx/intx.hpp:29]   --->   Operation 408 'phi' 'phi_ln29_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 409 [1/1] (0.62ns)   --->   "%add_ln29_7 = add i2 %phi_ln29_2, i2 1" [./intx/intx.hpp:29]   --->   Operation 409 'add' 'add_ln29_7' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 410 [1/1] (0.00ns)   --->   "%agg_result_13_0_load = load i64 %agg_result_13_0"   --->   Operation 410 'load' 'agg_result_13_0_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 411 [1/1] (0.00ns)   --->   "%agg_result_12_0_load = load i64 %agg_result_12_0"   --->   Operation 411 'load' 'agg_result_12_0_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 412 [1/1] (0.00ns)   --->   "%agg_result_116_0_load = load i64 %agg_result_116_0"   --->   Operation 412 'load' 'agg_result_116_0_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 413 [1/1] (0.00ns)   --->   "%agg_result_1_0_load = load i64 %agg_result_1_0"   --->   Operation 413 'load' 'agg_result_1_0_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 414 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 414 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 415 [1/1] (0.54ns)   --->   "%agg_result_13_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_13_0_load, i64 %agg_result_13_0_load, i64 %agg_result_13_0_load, i64 0, i2 %phi_ln29_2" [./intx/intx.hpp:29]   --->   Operation 415 'mux' 'agg_result_13_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 416 [1/1] (0.54ns)   --->   "%write_flag11_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i1 1, i2 %phi_ln29_2" [./intx/intx.hpp:29]   --->   Operation 416 'mux' 'write_flag11_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 417 [1/1] (0.54ns)   --->   "%agg_result_12_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_12_0_load, i64 %agg_result_12_0_load, i64 0, i64 %agg_result_12_0_load, i2 %phi_ln29_2" [./intx/intx.hpp:29]   --->   Operation 417 'mux' 'agg_result_12_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 418 [1/1] (0.54ns)   --->   "%write_flag8_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag8_0, i1 %write_flag8_0, i1 1, i1 %write_flag8_0, i2 %phi_ln29_2" [./intx/intx.hpp:29]   --->   Operation 418 'mux' 'write_flag8_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 419 [1/1] (0.54ns)   --->   "%agg_result_116_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_116_0_load, i64 0, i64 %agg_result_116_0_load, i64 %agg_result_116_0_load, i2 %phi_ln29_2" [./intx/intx.hpp:29]   --->   Operation 419 'mux' 'agg_result_116_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 420 [1/1] (0.54ns)   --->   "%write_flag4_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag4_0, i1 1, i1 %write_flag4_0, i1 %write_flag4_0, i2 %phi_ln29_2" [./intx/intx.hpp:29]   --->   Operation 420 'mux' 'write_flag4_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 421 [1/1] (0.54ns)   --->   "%agg_result_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %agg_result_1_0_load, i64 %agg_result_1_0_load, i64 %agg_result_1_0_load, i2 %phi_ln29_2" [./intx/intx.hpp:29]   --->   Operation 421 'mux' 'agg_result_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 422 [1/1] (0.54ns)   --->   "%write_flag_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 1, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i2 %phi_ln29_2" [./intx/intx.hpp:29]   --->   Operation 422 'mux' 'write_flag_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 423 [1/1] (0.39ns)   --->   "%icmp_ln29_7 = icmp_eq  i2 %phi_ln29_2, i2 3" [./intx/intx.hpp:29]   --->   Operation 423 'icmp' 'icmp_ln29_7' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 424 [1/1] (0.00ns)   --->   "%empty_97 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 424 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 425 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %agg_result_1_1, i64 %agg_result_1_0" [./intx/intx.hpp:29]   --->   Operation 425 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 426 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %agg_result_116_1, i64 %agg_result_116_0" [./intx/intx.hpp:29]   --->   Operation 426 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 427 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %agg_result_12_1, i64 %agg_result_12_0" [./intx/intx.hpp:29]   --->   Operation 427 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 428 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %agg_result_13_1, i64 %agg_result_13_0" [./intx/intx.hpp:29]   --->   Operation 428 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_7, void %branch4138, void %.preheader2.preheader" [./intx/intx.hpp:29]   --->   Operation 429 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 47 <SV = 30> <Delay = 0.46>
ST_47 : Operation 430 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 430 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 48 <SV = 31> <Delay = 0.62>
ST_48 : Operation 431 [1/1] (0.00ns)   --->   "%write_flag_2 = phi i1 %or_ln39, void %.split3, i1 %write_flag_1, void %.preheader2.preheader" [./intx/intx.hpp:39]   --->   Operation 431 'phi' 'write_flag_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 432 [1/1] (0.00ns)   --->   "%agg_result_1_2 = phi i64 %select_ln39, void %.split3, i64 %agg_result_1_1, void %.preheader2.preheader" [./intx/intx.hpp:39]   --->   Operation 432 'phi' 'agg_result_1_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 433 [1/1] (0.00ns)   --->   "%write_flag4_2 = phi i1 %or_ln39_1, void %.split3, i1 %write_flag4_1, void %.preheader2.preheader" [./intx/intx.hpp:39]   --->   Operation 433 'phi' 'write_flag4_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 434 [1/1] (0.00ns)   --->   "%agg_result_116_2 = phi i64 %select_ln39_1, void %.split3, i64 %agg_result_116_1, void %.preheader2.preheader" [./intx/intx.hpp:39]   --->   Operation 434 'phi' 'agg_result_116_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 435 [1/1] (0.00ns)   --->   "%i_16 = phi i2 %i_17, void %.split3, i2 0, void %.preheader2.preheader"   --->   Operation 435 'phi' 'i_16' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 436 [1/1] (0.62ns)   --->   "%i_17 = add i2 %i_16, i2 1" [./intx/intx.hpp:38]   --->   Operation 436 'add' 'i_17' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 437 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 437 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 438 [1/1] (0.39ns)   --->   "%icmp_ln38 = icmp_eq  i2 %i_16, i2 2" [./intx/intx.hpp:38]   --->   Operation 438 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 439 [1/1] (0.00ns)   --->   "%empty_98 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 439 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split3, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:38]   --->   Operation 440 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln117_2 = trunc i2 %i_16" [./intx/int128.hpp:117]   --->   Operation 441 'trunc' 'trunc_ln117_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_48 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node or_ln39)   --->   "%xor_ln39 = xor i1 %trunc_ln117_2, i1 1" [./intx/intx.hpp:39]   --->   Operation 442 'xor' 'xor_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 443 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln39 = or i1 %write_flag_2, i1 %xor_ln39" [./intx/intx.hpp:39]   --->   Operation 443 'or' 'or_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 444 [1/1] (0.43ns)   --->   "%select_ln39 = select i1 %trunc_ln117_2, i64 %agg_result_1_2, i64 %low" [./intx/intx.hpp:39]   --->   Operation 444 'select' 'select_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 445 [1/1] (0.14ns)   --->   "%or_ln39_1 = or i1 %write_flag4_2, i1 %trunc_ln117_2" [./intx/intx.hpp:39]   --->   Operation 445 'or' 'or_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 446 [1/1] (0.43ns)   --->   "%select_ln39_1 = select i1 %trunc_ln117_2, i64 %high, i64 %agg_result_116_2" [./intx/intx.hpp:39]   --->   Operation 446 'select' 'select_ln39_1' <Predicate = (!icmp_ln38)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 447 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>

State 49 <SV = 32> <Delay = 0.58>
ST_49 : Operation 448 [1/1] (0.43ns)   --->   "%phitmp = select i1 %write_flag8_1, i64 %agg_result_12_1, i64 %p_read_3" [./intx/intx.hpp:29]   --->   Operation 448 'select' 'phitmp' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 449 [1/1] (0.43ns)   --->   "%phitmp10 = select i1 %write_flag11_1, i64 %agg_result_13_1, i64 %p_read" [./intx/intx.hpp:29]   --->   Operation 449 'select' 'phitmp10' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 450 [1/1] (0.58ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit"   --->   Operation 450 'br' 'br_ln0' <Predicate = true> <Delay = 0.58>

State 50 <SV = 16> <Delay = 1.99>
ST_50 : Operation 451 [1/2] (1.29ns)   --->   "%v0 = load i8 %intx_internal_reciprocal_table_addr" [./intx/int128.hpp:609->./intx/intx.hpp:541]   --->   Operation 451 'load' 'v0' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 256> <ROM>
ST_50 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln609_2 = zext i11 %v0" [./intx/int128.hpp:609->./intx/intx.hpp:541]   --->   Operation 452 'zext' 'zext_ln609_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 453 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_2, i22 %zext_ln609_2" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 453 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 17> <Delay = 0.69>
ST_51 : Operation 454 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_2, i22 %zext_ln609_2" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 454 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 18> <Delay = 0.69>
ST_52 : Operation 455 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_2, i22 %zext_ln609_2" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 455 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 19> <Delay = 6.31>
ST_53 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i40 @_ssdm_op_PartSelect.i40.i64.i32.i32, i64 %d, i32 24, i32 63" [./intx/int128.hpp:611->./intx/intx.hpp:541]   --->   Operation 456 'partselect' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln611 = zext i40 %trunc_ln17" [./intx/int128.hpp:611->./intx/intx.hpp:541]   --->   Operation 457 'zext' 'zext_ln611' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 458 [1/1] (1.18ns)   --->   "%d40 = add i41 %zext_ln611, i41 1" [./intx/int128.hpp:611->./intx/intx.hpp:541]   --->   Operation 458 'add' 'd40' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln611_4 = zext i41 %d40" [./intx/int128.hpp:611->./intx/intx.hpp:541]   --->   Operation 459 'zext' 'zext_ln611_4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 460 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %v0, i11 0" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 460 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 461 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln612 = mul i22 %zext_ln609_2, i22 %zext_ln609_2" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 461 'mul' 'mul_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln612 = zext i22 %mul_ln612" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 462 'zext' 'zext_ln612' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 463 [1/1] (4.00ns)   --->   "%mul_ln612_2 = mul i62 %zext_ln611_4, i62 %zext_ln612" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 463 'mul' 'mul_ln612_2' <Predicate = true> <Delay = 4.00> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i22 @_ssdm_op_PartSelect.i22.i62.i32.i32, i62 %mul_ln612_2, i32 40, i32 61" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 464 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln612_14 = zext i22 %tmp_5" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 465 'zext' 'zext_ln612_14' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 466 [1/1] (1.12ns)   --->   "%add_ln612 = add i22 %shl_ln1, i22 4194303" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 466 'add' 'add_ln612' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln612_4 = zext i22 %add_ln612" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 467 'zext' 'zext_ln612_4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 468 [1/1] (1.12ns)   --->   "%v1 = sub i23 %zext_ln612_4, i23 %zext_ln612_14" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 468 'sub' 'v1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 20> <Delay = 5.36>
ST_54 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln611_3 = zext i41 %d40" [./intx/int128.hpp:611->./intx/intx.hpp:541]   --->   Operation 469 'zext' 'zext_ln611_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln612 = sext i23 %v1" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 470 'sext' 'sext_ln612' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln612_15 = zext i32 %sext_ln612" [./intx/int128.hpp:612->./intx/intx.hpp:541]   --->   Operation 471 'zext' 'zext_ln612_15' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 472 [1/1] (4.00ns)   --->   "%mul_ln614 = mul i64 %zext_ln611_3, i64 %zext_ln612_15" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 472 'mul' 'mul_ln614' <Predicate = true> <Delay = 4.00> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 473 [1/1] (1.36ns)   --->   "%sub_ln614 = sub i64 1152921504606846976, i64 %mul_ln614" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 473 'sub' 'sub_ln614' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 21> <Delay = 5.47>
ST_55 : Operation 474 [1/1] (5.47ns)   --->   "%mul_ln614_2 = mul i64 %sub_ln614, i64 %zext_ln612_15" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 474 'mul' 'mul_ln614_2' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln18 = partselect i17 @_ssdm_op_PartSelect.i17.i64.i32.i32, i64 %mul_ln614_2, i32 47, i32 63" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 475 'partselect' 'trunc_ln18' <Predicate = true> <Delay = 0.00>

State 56 <SV = 22> <Delay = 6.82>
ST_56 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i23.i13, i23 %v1, i13 0" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 476 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln614 = sext i36 %tmp_6" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 477 'sext' 'sext_ln614' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln614 = zext i45 %sext_ln614" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 478 'zext' 'zext_ln614' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln614_3 = zext i17 %trunc_ln18" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 479 'zext' 'zext_ln614_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 480 [1/1] (1.24ns)   --->   "%v2 = add i46 %zext_ln614_3, i46 %zext_ln614" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 480 'add' 'v2' <Predicate = true> <Delay = 1.24> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln614_4 = zext i46 %v2" [./intx/int128.hpp:614->./intx/intx.hpp:541]   --->   Operation 481 'zext' 'zext_ln614_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln616 = zext i1 %d0" [./intx/int128.hpp:616->./intx/intx.hpp:541]   --->   Operation 482 'zext' 'zext_ln616' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 483 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %d, i32 1, i32 63" [./intx/int128.hpp:617->./intx/intx.hpp:541]   --->   Operation 483 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln617 = zext i63 %lshr_ln2" [./intx/int128.hpp:617->./intx/intx.hpp:541]   --->   Operation 484 'zext' 'zext_ln617' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 485 [1/1] (1.35ns)   --->   "%d63 = add i64 %zext_ln617, i64 %zext_ln616" [./intx/int128.hpp:617->./intx/intx.hpp:541]   --->   Operation 485 'add' 'd63' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 486 [1/1] (5.47ns)   --->   "%mul_ln618 = mul i64 %zext_ln614_4, i64 %d63" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 486 'mul' 'mul_ln618' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln619 = trunc i46 %v2" [./intx/int128.hpp:619->./intx/intx.hpp:541]   --->   Operation 487 'trunc' 'trunc_ln619' <Predicate = true> <Delay = 0.00>

State 57 <SV = 23> <Delay = 6.83>
ST_57 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%trunc_ln19 = partselect i45 @_ssdm_op_PartSelect.i45.i46.i32.i32, i46 %v2, i32 1, i32 45" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 488 'partselect' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%select_ln618 = select i1 %d0, i45 35184372088831, i45 0" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 489 'select' 'select_ln618' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%and_ln618 = and i45 %trunc_ln19, i45 %select_ln618" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 490 'and' 'and_ln618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node e)   --->   "%zext_ln618 = zext i45 %and_ln618" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 491 'zext' 'zext_ln618' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 492 [1/1] (1.36ns) (out node of the LUT)   --->   "%e = sub i64 %zext_ln618, i64 %mul_ln618" [./intx/int128.hpp:618->./intx/intx.hpp:541]   --->   Operation 492 'sub' 'e' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i46 %v2" [./intx/int128.hpp:397]   --->   Operation 493 'zext' 'zext_ln397' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln397_11 = zext i64 %e" [./intx/int128.hpp:397]   --->   Operation 494 'zext' 'zext_ln397_11' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 495 [1/1] (5.47ns)   --->   "%x_32 = mul i110 %zext_ln397_11, i110 %zext_ln397" [./intx/int128.hpp:397]   --->   Operation 495 'mul' 'x_32' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln20 = partselect i45 @_ssdm_op_PartSelect.i45.i110.i32.i32, i110 %x_32, i32 65, i32 109" [./intx/int128.hpp:619->./intx/intx.hpp:541]   --->   Operation 496 'partselect' 'trunc_ln20' <Predicate = true> <Delay = 0.00>

State 58 <SV = 24> <Delay = 6.83>
ST_58 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln619 = zext i45 %trunc_ln20" [./intx/int128.hpp:619->./intx/intx.hpp:541]   --->   Operation 497 'zext' 'zext_ln619' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 498 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i33.i31, i33 %trunc_ln619, i31 0" [./intx/int128.hpp:619->./intx/intx.hpp:541]   --->   Operation 498 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 499 [1/1] (1.36ns)   --->   "%v3 = add i64 %shl_ln2, i64 %zext_ln619" [./intx/int128.hpp:619->./intx/intx.hpp:541]   --->   Operation 499 'add' 'v3' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln397_7 = zext i64 %v3" [./intx/int128.hpp:397]   --->   Operation 500 'zext' 'zext_ln397_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln397_8 = zext i64 %d" [./intx/int128.hpp:397]   --->   Operation 501 'zext' 'zext_ln397_8' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 502 [1/1] (5.47ns)   --->   "%x_34 = mul i128 %zext_ln397_7, i128 %zext_ln397_8" [./intx/int128.hpp:397]   --->   Operation 502 'mul' 'x_34' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 503 [1/1] (0.46ns)   --->   "%br_ln173 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i" [./intx/int128.hpp:173]   --->   Operation 503 'br' 'br_ln173' <Predicate = true> <Delay = 0.46>

State 59 <SV = 25> <Delay = 4.45>
ST_59 : Operation 504 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_2_i = phi i64 %select_ln177, void %.split.i, i64 0, void %._crit_edge8" [./intx/int128.hpp:177]   --->   Operation 504 'phi' 's_word_num_bits_1_2_i' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 505 [1/1] (0.00ns)   --->   "%i_14 = phi i2 %i_15, void %.split.i, i2 0, void %._crit_edge8"   --->   Operation 505 'phi' 'i_14' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 506 [1/1] (0.00ns)   --->   "%k = phi i1 %k_6, void %.split.i, i1 0, void %._crit_edge8"   --->   Operation 506 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 507 [1/1] (0.62ns)   --->   "%i_15 = add i2 %i_14, i2 1" [./intx/int128.hpp:173]   --->   Operation 507 'add' 'i_15' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 508 [1/1] (0.39ns)   --->   "%icmp_ln173 = icmp_eq  i2 %i_14, i2 2" [./intx/int128.hpp:173]   --->   Operation 508 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 509 [1/1] (0.00ns)   --->   "%empty_95 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 509 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %.split.i, void %reciprocal_2by1.exit" [./intx/int128.hpp:173]   --->   Operation 510 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i2 %i_14" [./intx/int128.hpp:117]   --->   Operation 511 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_59 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_34, i32 64, i32 127" [./intx/int128.hpp:175]   --->   Operation 512 'partselect' 'tmp_7' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_59 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln175 = trunc i128 %x_34" [./intx/int128.hpp:175]   --->   Operation 513 'trunc' 'trunc_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_59 : Operation 514 [1/1] (0.43ns)   --->   "%select_ln175 = select i1 %trunc_ln117, i64 %tmp_7, i64 %trunc_ln175" [./intx/int128.hpp:175]   --->   Operation 514 'select' 'select_ln175' <Predicate = (!icmp_ln173)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln175)   --->   "%select_ln175_2 = select i1 %trunc_ln117, i64 0, i64 %d" [./intx/int128.hpp:175]   --->   Operation 515 'select' 'select_ln175_2' <Predicate = (!icmp_ln173)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 516 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln175 = add i64 %select_ln175_2, i64 %select_ln175" [./intx/int128.hpp:175]   --->   Operation 516 'add' 'add_ln175' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 517 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %add_ln175, i64 %select_ln175" [./intx/int128.hpp:176]   --->   Operation 517 'icmp' 'k1' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i1 %k" [./intx/int128.hpp:177]   --->   Operation 518 'zext' 'zext_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_59 : Operation 519 [1/1] (1.36ns)   --->   "%add_ln177 = add i64 %add_ln175, i64 %zext_ln177" [./intx/int128.hpp:177]   --->   Operation 519 'add' 'add_ln177' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 520 [1/1] (0.43ns)   --->   "%select_ln177 = select i1 %trunc_ln117, i64 %add_ln177, i64 %s_word_num_bits_1_2_i" [./intx/int128.hpp:177]   --->   Operation 520 'select' 'select_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 521 [1/1] (1.14ns)   --->   "%icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177" [./intx/int128.hpp:178]   --->   Operation 521 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 522 [1/1] (0.14ns)   --->   "%k_6 = or i1 %icmp_ln178, i1 %k1" [./intx/int128.hpp:178]   --->   Operation 522 'or' 'k_6' <Predicate = (!icmp_ln173)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i"   --->   Operation 523 'br' 'br_ln0' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_59 : Operation 524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln621 = sub i64 %v3, i64 %d" [./intx/int128.hpp:621->./intx/intx.hpp:541]   --->   Operation 524 'sub' 'sub_ln621' <Predicate = (icmp_ln173)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_59 : Operation 525 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%v4 = sub i64 %sub_ln621, i64 %s_word_num_bits_1_2_i" [./intx/int128.hpp:621->./intx/intx.hpp:541]   --->   Operation 525 'sub' 'v4' <Predicate = (icmp_ln173)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_59 : Operation 526 [1/1] (0.62ns)   --->   "%add_ln543 = add i2 %trunc_ln659, i2 3" [./intx/intx.hpp:543]   --->   Operation 526 'add' 'add_ln543' <Predicate = (icmp_ln173)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln543 = zext i2 %add_ln543" [./intx/intx.hpp:543]   --->   Operation 527 'zext' 'zext_ln543' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_59 : Operation 528 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_29 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln543" [./intx/intx.hpp:543]   --->   Operation 528 'getelementptr' 'this_numerator_word_num_bits_addr_29' <Predicate = (icmp_ln173)> <Delay = 0.00>
ST_59 : Operation 529 [2/2] (0.73ns)   --->   "%rem = load i2 %this_numerator_word_num_bits_addr_29" [./intx/intx.hpp:543]   --->   Operation 529 'load' 'rem' <Predicate = (icmp_ln173)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_59 : Operation 530 [1/1] (0.73ns)   --->   "%store_ln544 = store i64 0, i2 %this_numerator_word_num_bits_addr_29" [./intx/intx.hpp:544]   --->   Operation 530 'store' 'store_ln544' <Predicate = (icmp_ln173)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_59 : Operation 531 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %reuse_reg"   --->   Operation 531 'store' 'store_ln0' <Predicate = (icmp_ln173)> <Delay = 0.46>
ST_59 : Operation 532 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 532 'store' 'store_ln0' <Predicate = (icmp_ln173)> <Delay = 0.46>

State 60 <SV = 26> <Delay = 0.73>
ST_60 : Operation 533 [1/2] (0.73ns)   --->   "%rem = load i2 %this_numerator_word_num_bits_addr_29" [./intx/intx.hpp:543]   --->   Operation 533 'load' 'rem' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_60 : Operation 534 [1/1] (0.71ns)   --->   "%add_ln546 = add i3 %select_ln525, i3 6" [./intx/intx.hpp:546]   --->   Operation 534 'add' 'add_ln546' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln397 = sext i3 %add_ln546" [./intx/int128.hpp:397]   --->   Operation 535 'sext' 'sext_ln397' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln397_34 = zext i32 %sext_ln397" [./intx/int128.hpp:397]   --->   Operation 536 'zext' 'zext_ln397_34' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln397_9 = zext i64 %v4" [./intx/int128.hpp:397]   --->   Operation 537 'zext' 'zext_ln397_9' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 538 [1/1] (0.46ns)   --->   "%br_ln547 = br void" [./intx/intx.hpp:547]   --->   Operation 538 'br' 'br_ln547' <Predicate = true> <Delay = 0.46>

State 61 <SV = 27> <Delay = 5.47>
ST_61 : Operation 539 [1/1] (0.00ns)   --->   "%high_assign_4 = phi i64 %rem, void %reciprocal_2by1.exit, i64 %r_54, void"   --->   Operation 539 'phi' 'high_assign_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 540 [1/1] (0.00ns)   --->   "%idx154 = phi i32 0, void %reciprocal_2by1.exit, i32 %add_ln550, void" [./intx/intx.hpp:550]   --->   Operation 540 'phi' 'idx154' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln546 = sext i32 %idx154" [./intx/intx.hpp:546]   --->   Operation 541 'sext' 'sext_ln546' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 542 [1/1] (1.14ns)   --->   "%add_ln546_2 = add i34 %sext_ln546, i34 %zext_ln397_34" [./intx/intx.hpp:546]   --->   Operation 542 'add' 'add_ln546_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i34 %add_ln546_2" [./intx/intx.hpp:546]   --->   Operation 543 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 544 [1/1] (0.00ns)   --->   "%it = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln546" [./intx/intx.hpp:546]   --->   Operation 544 'getelementptr' 'it' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 545 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 545 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 546 [2/2] (0.73ns)   --->   "%it_load = load i2 %it" [./intx/intx.hpp:549]   --->   Operation 546 'load' 'it_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_61 : Operation 547 [1/1] (1.14ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln546" [./intx/intx.hpp:546]   --->   Operation 547 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln397_10 = zext i64 %high_assign_4" [./intx/int128.hpp:397]   --->   Operation 548 'zext' 'zext_ln397_10' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 549 [1/1] (5.47ns)   --->   "%mul_ln397 = mul i128 %zext_ln397_10, i128 %zext_ln397_9" [./intx/int128.hpp:397]   --->   Operation 549 'mul' 'mul_ln397' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 550 [1/1] (0.00ns)   --->   "%q = trunc i128 %mul_ln397" [./intx/int128.hpp:107]   --->   Operation 550 'trunc' 'q' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 551 [1/1] (0.00ns)   --->   "%q_4 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 551 'partselect' 'q_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 552 [1/1] (0.46ns)   --->   "%store_ln546 = store i64 %zext_ln546, i64 %reuse_addr_reg" [./intx/intx.hpp:546]   --->   Operation 552 'store' 'store_ln546' <Predicate = true> <Delay = 0.46>
ST_61 : Operation 553 [1/1] (0.90ns)   --->   "%icmp_ln550 = icmp_eq  i34 %add_ln546_2, i34 0" [./intx/intx.hpp:550]   --->   Operation 553 'icmp' 'icmp_ln550' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 28> <Delay = 6.09>
ST_62 : Operation 554 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i64 %reuse_reg"   --->   Operation 554 'load' 'reuse_reg_load' <Predicate = (addr_cmp)> <Delay = 0.00>
ST_62 : Operation 555 [1/2] (0.73ns)   --->   "%it_load = load i2 %it" [./intx/intx.hpp:549]   --->   Operation 555 'load' 'it_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_62 : Operation 556 [1/1] (0.43ns)   --->   "%reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %it_load" [./intx/intx.hpp:546]   --->   Operation 556 'select' 'reuse_select' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 557 [1/1] (1.36ns)   --->   "%q_24 = add i64 %reuse_select, i64 %q" [./intx/int128.hpp:175]   --->   Operation 557 'add' 'q_24' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 558 [1/1] (1.14ns)   --->   "%icmp_ln176 = icmp_ult  i64 %q_24, i64 %q" [./intx/int128.hpp:176]   --->   Operation 558 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln177_2 = zext i1 %icmp_ln176" [./intx/int128.hpp:177]   --->   Operation 559 'zext' 'zext_ln177_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln177_3 = add i64 %high_assign_4, i64 %zext_ln177_2" [./intx/int128.hpp:177]   --->   Operation 560 'add' 'add_ln177_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_62 : Operation 561 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln177_2 = add i64 %add_ln177_3, i64 %q_4" [./intx/int128.hpp:177]   --->   Operation 561 'add' 'add_ln177_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_62 : Operation 562 [1/1] (1.36ns)   --->   "%q_25 = add i64 %add_ln177_2, i64 1" [./intx/int128.hpp:661->./intx/intx.hpp:549]   --->   Operation 562 'add' 'q_25' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 29> <Delay = 6.83>
ST_63 : Operation 563 [1/1] (5.47ns)   --->   "%mul_ln663 = mul i64 %q_25, i64 %d" [./intx/int128.hpp:663->./intx/intx.hpp:549]   --->   Operation 563 'mul' 'mul_ln663' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 564 [1/1] (1.36ns)   --->   "%r = sub i64 %reuse_select, i64 %mul_ln663" [./intx/int128.hpp:663->./intx/intx.hpp:549]   --->   Operation 564 'sub' 'r' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 30> <Delay = 4.26>
ST_64 : Operation 565 [1/1] (1.14ns)   --->   "%add_ln550 = add i32 %idx154, i32 4294967295" [./intx/intx.hpp:550]   --->   Operation 565 'add' 'add_ln550' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 566 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 566 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 567 [1/1] (0.00ns)   --->   "%specloopname_ln546 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./intx/intx.hpp:546]   --->   Operation 567 'specloopname' 'specloopname_ln546' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 568 [1/1] (1.14ns)   --->   "%icmp_ln665 = icmp_ugt  i64 %r, i64 %q_24" [./intx/int128.hpp:665->./intx/intx.hpp:549]   --->   Operation 568 'icmp' 'icmp_ln665' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 569 [1/1] (1.36ns)   --->   "%r_50 = add i64 %r, i64 %d" [./intx/int128.hpp:668->./intx/intx.hpp:549]   --->   Operation 569 'add' 'r_50' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 570 [1/1] (0.43ns)   --->   "%select_ln665 = select i1 %icmp_ln665, i64 %add_ln177_2, i64 %q_25" [./intx/int128.hpp:665->./intx/intx.hpp:549]   --->   Operation 570 'select' 'select_ln665' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 571 [1/1] (0.43ns)   --->   "%r_51 = select i1 %icmp_ln665, i64 %r_50, i64 %r" [./intx/int128.hpp:665->./intx/intx.hpp:549]   --->   Operation 571 'select' 'r_51' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 572 [1/1] (1.14ns)   --->   "%icmp_ln671 = icmp_ult  i64 %r_51, i64 %d" [./intx/int128.hpp:671->./intx/intx.hpp:549]   --->   Operation 572 'icmp' 'icmp_ln671' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 573 [1/1] (0.14ns)   --->   "%xor_ln671 = xor i1 %icmp_ln671, i1 1" [./intx/int128.hpp:671->./intx/intx.hpp:549]   --->   Operation 573 'xor' 'xor_ln671' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 574 [1/1] (1.36ns)   --->   "%add_ln673 = add i64 %select_ln665, i64 1" [./intx/int128.hpp:673->./intx/intx.hpp:549]   --->   Operation 574 'add' 'add_ln673' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 575 [1/1] (1.36ns)   --->   "%r_52 = sub i64 %r_51, i64 %d" [./intx/int128.hpp:674->./intx/intx.hpp:549]   --->   Operation 575 'sub' 'r_52' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 576 [1/1] (0.43ns)   --->   "%select_ln671 = select i1 %xor_ln671, i64 %add_ln673, i64 %select_ln665" [./intx/int128.hpp:671->./intx/intx.hpp:549]   --->   Operation 576 'select' 'select_ln671' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 577 [1/1] (0.43ns)   --->   "%r_54 = select i1 %xor_ln671, i64 %r_52, i64 %r_51" [./intx/int128.hpp:671->./intx/intx.hpp:549]   --->   Operation 577 'select' 'r_54' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 578 [1/1] (0.73ns)   --->   "%store_ln299 = store i64 %select_ln671, i2 %it" [D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299]   --->   Operation 578 'store' 'store_ln299' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_64 : Operation 579 [1/1] (0.46ns)   --->   "%store_ln671 = store i64 %select_ln671, i64 %reuse_reg" [./intx/int128.hpp:671->./intx/intx.hpp:549]   --->   Operation 579 'store' 'store_ln671' <Predicate = true> <Delay = 0.46>
ST_64 : Operation 580 [1/1] (0.00ns)   --->   "%empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 0"   --->   Operation 580 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln550 = br i1 %icmp_ln550, void, void %_ZN4intx8internal11udivrem_by1EPyiy.exit" [./intx/intx.hpp:550]   --->   Operation 581 'br' 'br_ln550' <Predicate = true> <Delay = 0.00>

State 65 <SV = 31> <Delay = 0.73>
ST_65 : Operation 582 [2/2] (0.73ns)   --->   "%un_load_1 = load i2 %un" [./intx/intx.hpp:666]   --->   Operation 582 'load' 'un_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_65 : Operation 583 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_31 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1" [./intx/intx.hpp:666]   --->   Operation 583 'getelementptr' 'this_numerator_word_num_bits_addr_31' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 584 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_11 = load i2 %this_numerator_word_num_bits_addr_31" [./intx/intx.hpp:666]   --->   Operation 584 'load' 'this_numerator_word_num_bits_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 66 <SV = 32> <Delay = 1.30>
ST_66 : Operation 585 [1/2] (0.73ns)   --->   "%un_load_1 = load i2 %un" [./intx/intx.hpp:666]   --->   Operation 585 'load' 'un_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_66 : Operation 586 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_11 = load i2 %this_numerator_word_num_bits_addr_31" [./intx/intx.hpp:666]   --->   Operation 586 'load' 'this_numerator_word_num_bits_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_66 : Operation 587 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_32 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2" [./intx/intx.hpp:666]   --->   Operation 587 'getelementptr' 'this_numerator_word_num_bits_addr_32' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 588 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_12 = load i2 %this_numerator_word_num_bits_addr_32" [./intx/intx.hpp:666]   --->   Operation 588 'load' 'this_numerator_word_num_bits_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_66 : Operation 589 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_33 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3" [./intx/intx.hpp:666]   --->   Operation 589 'getelementptr' 'this_numerator_word_num_bits_addr_33' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 590 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_13 = load i2 %this_numerator_word_num_bits_addr_33" [./intx/intx.hpp:666]   --->   Operation 590 'load' 'this_numerator_word_num_bits_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_66 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln666 = zext i32 %na_shift" [./intx/intx.hpp:666]   --->   Operation 591 'zext' 'zext_ln666' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 592 [1/1] (1.30ns)   --->   "%lshr_ln666 = lshr i64 %r_54, i64 %zext_ln666" [./intx/intx.hpp:666]   --->   Operation 592 'lshr' 'lshr_ln666' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 33> <Delay = 1.31>
ST_67 : Operation 593 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_12 = load i2 %this_numerator_word_num_bits_addr_32" [./intx/intx.hpp:666]   --->   Operation 593 'load' 'this_numerator_word_num_bits_load_12' <Predicate = (icmp_ln659 & trunc_ln493_1 == 1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_67 : Operation 594 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_13 = load i2 %this_numerator_word_num_bits_addr_33" [./intx/intx.hpp:666]   --->   Operation 594 'load' 'this_numerator_word_num_bits_load_13' <Predicate = (icmp_ln659 & trunc_ln493_1 == 1)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_67 : Operation 595 [1/1] (0.58ns)   --->   "%br_ln666 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit" [./intx/intx.hpp:666]   --->   Operation 595 'br' 'br_ln666' <Predicate = (icmp_ln659 & trunc_ln493_1 == 1)> <Delay = 0.58>
ST_67 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln690)   --->   "%write_flag_4 = phi i1 1, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i1 1, void %memset.loop131, i1 1, void %branch25, i1 1, void %branch24, i1 1, void %branch23, i1 1, void %._crit_edge.loopexit, i1 %write_flag_2, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:39]   --->   Operation 596 'phi' 'write_flag_4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 597 [1/1] (0.00ns)   --->   "%agg_result_1_4 = phi i64 %lshr_ln666, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %trunc_ln660, void %memset.loop131, i64 %r_word_num_bits_6_0_2, void %branch25, i64 %r_word_num_bits_6_0_2, void %branch24, i64 %r_word_num_bits_6_0_2, void %branch23, i64 %lshr_ln687, void %._crit_edge.loopexit, i64 %agg_result_1_2, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:666]   --->   Operation 597 'phi' 'agg_result_1_4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node select_ln690_1)   --->   "%write_flag4_4 = phi i1 1, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i1 1, void %memset.loop131, i1 1, void %branch25, i1 1, void %branch24, i1 1, void %branch23, i1 1, void %._crit_edge.loopexit, i1 %write_flag4_2, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:39]   --->   Operation 598 'phi' 'write_flag4_4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 599 [1/1] (0.00ns)   --->   "%agg_result_116_4 = phi i64 0, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %trunc_ln660_1, void %memset.loop131, i64 %r_word_num_bits_6_1_2, void %branch25, i64 %r_word_num_bits_6_1_2, void %branch24, i64 %lshr_ln687, void %branch23, i64 %r_word_num_bits_6_1_2, void %._crit_edge.loopexit, i64 %agg_result_116_2, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:660]   --->   Operation 599 'phi' 'agg_result_116_4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 600 [1/1] (0.00ns)   --->   "%phi_ln690 = phi i64 0, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %trunc_ln660_2, void %memset.loop131, i64 %r_word_num_bits_6_2_2, void %branch25, i64 %lshr_ln687, void %branch24, i64 %r_word_num_bits_6_2_2, void %branch23, i64 %r_word_num_bits_6_2_2, void %._crit_edge.loopexit, i64 %phitmp, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:690]   --->   Operation 600 'phi' 'phi_ln690' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 601 [1/1] (0.00ns)   --->   "%phi_ln690_1 = phi i64 0, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %trunc_ln660_3, void %memset.loop131, i64 %lshr_ln687, void %branch25, i64 %r_word_num_bits_6_3_2, void %branch24, i64 %r_word_num_bits_6_3_2, void %branch23, i64 %r_word_num_bits_6_3_2, void %._crit_edge.loopexit, i64 %phitmp10, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:690]   --->   Operation 601 'phi' 'phi_ln690_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 602 [1/1] (0.00ns)   --->   "%agg_result_0_0_0 = phi i64 %un_load_1, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 0, void %memset.loop131, i64 %q_word_num_bits_0_ret, void %branch25, i64 %q_word_num_bits_0_ret, void %branch24, i64 %q_word_num_bits_0_ret, void %branch23, i64 %q_word_num_bits_0_ret, void %._crit_edge.loopexit, i64 %un_load, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:666]   --->   Operation 602 'phi' 'agg_result_0_0_0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 603 [1/1] (0.00ns)   --->   "%agg_result_0_1_0 = phi i64 %this_numerator_word_num_bits_load_11, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 0, void %memset.loop131, i64 %q_word_num_bits_1_ret, void %branch25, i64 %q_word_num_bits_1_ret, void %branch24, i64 %q_word_num_bits_1_ret, void %branch23, i64 %q_word_num_bits_1_ret, void %._crit_edge.loopexit, i64 %this_numerator_word_num_bits_load_7, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:666]   --->   Operation 603 'phi' 'agg_result_0_1_0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 604 [1/1] (0.00ns)   --->   "%agg_result_0_2_0 = phi i64 %this_numerator_word_num_bits_load_12, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 0, void %memset.loop131, i64 %q_word_num_bits_2_ret, void %branch25, i64 %q_word_num_bits_2_ret, void %branch24, i64 %q_word_num_bits_2_ret, void %branch23, i64 %q_word_num_bits_2_ret, void %._crit_edge.loopexit, i64 %this_numerator_word_num_bits_load_8, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:666]   --->   Operation 604 'phi' 'agg_result_0_2_0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 605 [1/1] (0.00ns)   --->   "%agg_result_0_3_0 = phi i64 %this_numerator_word_num_bits_load_13, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 0, void %memset.loop131, i64 %q_word_num_bits_3_ret, void %branch25, i64 %q_word_num_bits_3_ret, void %branch24, i64 %q_word_num_bits_3_ret, void %branch23, i64 %q_word_num_bits_3_ret, void %._crit_edge.loopexit, i64 %this_numerator_word_num_bits_load_9, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit" [./intx/intx.hpp:666]   --->   Operation 605 'phi' 'agg_result_0_3_0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 606 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln690 = select i1 %write_flag_4, i64 %agg_result_1_4, i64 %p_read42" [./intx/intx.hpp:690]   --->   Operation 606 'select' 'select_ln690' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 607 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln690_1 = select i1 %write_flag4_4, i64 %agg_result_116_4, i64 %p_read53" [./intx/intx.hpp:690]   --->   Operation 607 'select' 'select_ln690_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 608 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i512 <undef>, i64 %agg_result_0_0_0" [./intx/intx.hpp:690]   --->   Operation 608 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 609 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i512 %mrv_s, i64 %agg_result_0_1_0" [./intx/intx.hpp:690]   --->   Operation 609 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 610 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i512 %mrv_1, i64 %agg_result_0_2_0" [./intx/intx.hpp:690]   --->   Operation 610 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 611 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i512 %mrv_2, i64 %agg_result_0_3_0" [./intx/intx.hpp:690]   --->   Operation 611 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 612 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i512 %mrv_3, i64 %select_ln690" [./intx/intx.hpp:690]   --->   Operation 612 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 613 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i512 %mrv_4, i64 %select_ln690_1" [./intx/intx.hpp:690]   --->   Operation 613 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 614 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i512 %mrv_5, i64 %phi_ln690" [./intx/intx.hpp:690]   --->   Operation 614 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 615 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i512 %mrv_6, i64 %phi_ln690_1" [./intx/intx.hpp:690]   --->   Operation 615 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 616 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i512 %mrv_7" [./intx/intx.hpp:690]   --->   Operation 616 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>

State 68 <SV = 25> <Delay = 0.62>
ST_68 : Operation 617 [1/1] (0.00ns)   --->   "%phi_ln29_1 = phi i2 %add_ln29_6, void %.preheader, i2 0, void %.preheader.preheader" [./intx/intx.hpp:29]   --->   Operation 617 'phi' 'phi_ln29_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 618 [1/1] (0.62ns)   --->   "%add_ln29_6 = add i2 %phi_ln29_1, i2 1" [./intx/intx.hpp:29]   --->   Operation 618 'add' 'add_ln29_6' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 619 [1/1] (0.00ns)   --->   "%q_word_num_bits_3_0_load = load i64 %q_word_num_bits_3_0"   --->   Operation 619 'load' 'q_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 620 [1/1] (0.00ns)   --->   "%q_word_num_bits_2_0_load = load i64 %q_word_num_bits_2_0"   --->   Operation 620 'load' 'q_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 621 [1/1] (0.00ns)   --->   "%q_word_num_bits_0_0_load = load i64 %q_word_num_bits_0_0"   --->   Operation 621 'load' 'q_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 622 [1/1] (0.00ns)   --->   "%q_word_num_bits_1_0_load = load i64 %q_word_num_bits_1_0"   --->   Operation 622 'load' 'q_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 623 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 623 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 624 [1/1] (0.54ns)   --->   "%q_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q_word_num_bits_3_0_load, i64 %q_word_num_bits_3_0_load, i64 %q_word_num_bits_3_0_load, i64 0, i2 %phi_ln29_1" [./intx/intx.hpp:29]   --->   Operation 624 'mux' 'q_word_num_bits_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 625 [1/1] (0.54ns)   --->   "%q_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q_word_num_bits_2_0_load, i64 %q_word_num_bits_2_0_load, i64 0, i64 %q_word_num_bits_2_0_load, i2 %phi_ln29_1" [./intx/intx.hpp:29]   --->   Operation 625 'mux' 'q_word_num_bits_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 626 [1/1] (0.54ns)   --->   "%q_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %q_word_num_bits_0_0_load, i64 %q_word_num_bits_0_0_load, i64 %q_word_num_bits_0_0_load, i2 %phi_ln29_1" [./intx/intx.hpp:29]   --->   Operation 626 'mux' 'q_word_num_bits_0_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 627 [1/1] (0.54ns)   --->   "%q_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q_word_num_bits_1_0_load, i64 0, i64 %q_word_num_bits_1_0_load, i64 %q_word_num_bits_1_0_load, i2 %phi_ln29_1" [./intx/intx.hpp:29]   --->   Operation 627 'mux' 'q_word_num_bits_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 628 [1/1] (0.39ns)   --->   "%icmp_ln29_6 = icmp_eq  i2 %phi_ln29_1, i2 3" [./intx/intx.hpp:29]   --->   Operation 628 'icmp' 'icmp_ln29_6' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 629 [1/1] (0.00ns)   --->   "%empty_99 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 629 'speclooptripcount' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 630 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %q_word_num_bits_1_1, i64 %q_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 630 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 631 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %q_word_num_bits_0_1, i64 %q_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 631 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 632 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %q_word_num_bits_2_1, i64 %q_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 632 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 633 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %q_word_num_bits_3_1, i64 %q_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 633 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_6, void %.preheader, void %_ZN4intx4uintILj256EEC2Ev.exit" [./intx/intx.hpp:29]   --->   Operation 634 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 69 <SV = 26> <Delay = 2.13>
ST_69 : Operation 635 [1/1] (0.00ns)   --->   "%r_word_num_bits_6_3_0 = alloca i32 1"   --->   Operation 635 'alloca' 'r_word_num_bits_6_3_0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 636 [1/1] (0.00ns)   --->   "%r_word_num_bits_6_2_0 = alloca i32 1"   --->   Operation 636 'alloca' 'r_word_num_bits_6_2_0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 637 [1/1] (0.00ns)   --->   "%r_word_num_bits_6_1_0 = alloca i32 1"   --->   Operation 637 'alloca' 'r_word_num_bits_6_1_0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 638 [1/1] (0.00ns)   --->   "%r_word_num_bits_6_0_0 = alloca i32 1"   --->   Operation 638 'alloca' 'r_word_num_bits_6_0_0' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 639 [2/2] (2.13ns)   --->   "%call_ret = call i256 @udivrem_knuth, i64 %q_word_num_bits_0_1, i64 %q_word_num_bits_1_1, i64 %q_word_num_bits_2_1, i64 %q_word_num_bits_3_1, i64 %na_numerator_word_num_bits, i3 %select_ln525, i64 %d, i64 %na_divisor_word_num_bits_1_4, i64 %na_divisor_word_num_bits_2_4, i64 %na_divisor_word_num_bits_3_4, i3 %trunc_ln493_2, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:680]   --->   Operation 639 'call' 'call_ret' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 70 <SV = 27> <Delay = 0.46>
ST_70 : Operation 640 [1/2] (0.43ns)   --->   "%call_ret = call i256 @udivrem_knuth, i64 %q_word_num_bits_0_1, i64 %q_word_num_bits_1_1, i64 %q_word_num_bits_2_1, i64 %q_word_num_bits_3_1, i64 %na_numerator_word_num_bits, i3 %select_ln525, i64 %d, i64 %na_divisor_word_num_bits_1_4, i64 %na_divisor_word_num_bits_2_4, i64 %na_divisor_word_num_bits_3_4, i3 %trunc_ln493_2, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:680]   --->   Operation 640 'call' 'call_ret' <Predicate = true> <Delay = 0.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_70 : Operation 641 [1/1] (0.00ns)   --->   "%q_word_num_bits_0_ret = extractvalue i256 %call_ret" [./intx/intx.hpp:680]   --->   Operation 641 'extractvalue' 'q_word_num_bits_0_ret' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 642 [1/1] (0.00ns)   --->   "%q_word_num_bits_1_ret = extractvalue i256 %call_ret" [./intx/intx.hpp:680]   --->   Operation 642 'extractvalue' 'q_word_num_bits_1_ret' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 643 [1/1] (0.00ns)   --->   "%q_word_num_bits_2_ret = extractvalue i256 %call_ret" [./intx/intx.hpp:680]   --->   Operation 643 'extractvalue' 'q_word_num_bits_2_ret' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 644 [1/1] (0.00ns)   --->   "%q_word_num_bits_3_ret = extractvalue i256 %call_ret" [./intx/intx.hpp:680]   --->   Operation 644 'extractvalue' 'q_word_num_bits_3_ret' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 645 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch14" [./intx/intx.hpp:29]   --->   Operation 645 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 71 <SV = 28> <Delay = 0.62>
ST_71 : Operation 646 [1/1] (0.00ns)   --->   "%phi_ln29_3 = phi i2 0, void %_ZN4intx4uintILj256EEC2Ev.exit, i2 %add_ln29_8, void %branch14" [./intx/intx.hpp:29]   --->   Operation 646 'phi' 'phi_ln29_3' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 647 [1/1] (0.62ns)   --->   "%add_ln29_8 = add i2 %phi_ln29_3, i2 1" [./intx/intx.hpp:29]   --->   Operation 647 'add' 'add_ln29_8' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 648 [1/1] (0.00ns)   --->   "%r_word_num_bits_6_3_0_load = load i64 %r_word_num_bits_6_3_0"   --->   Operation 648 'load' 'r_word_num_bits_6_3_0_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 649 [1/1] (0.00ns)   --->   "%r_word_num_bits_6_2_0_load = load i64 %r_word_num_bits_6_2_0"   --->   Operation 649 'load' 'r_word_num_bits_6_2_0_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 650 [1/1] (0.00ns)   --->   "%r_word_num_bits_6_1_0_load = load i64 %r_word_num_bits_6_1_0"   --->   Operation 650 'load' 'r_word_num_bits_6_1_0_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 651 [1/1] (0.00ns)   --->   "%r_word_num_bits_6_0_0_load = load i64 %r_word_num_bits_6_0_0"   --->   Operation 651 'load' 'r_word_num_bits_6_0_0_load' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 652 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 652 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 653 [1/1] (0.54ns)   --->   "%r_word_num_bits_6_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_6_3_0_load, i64 %r_word_num_bits_6_3_0_load, i64 %r_word_num_bits_6_3_0_load, i64 0, i2 %phi_ln29_3" [./intx/intx.hpp:29]   --->   Operation 653 'mux' 'r_word_num_bits_6_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 654 [1/1] (0.54ns)   --->   "%r_word_num_bits_6_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_6_2_0_load, i64 %r_word_num_bits_6_2_0_load, i64 0, i64 %r_word_num_bits_6_2_0_load, i2 %phi_ln29_3" [./intx/intx.hpp:29]   --->   Operation 654 'mux' 'r_word_num_bits_6_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 655 [1/1] (0.54ns)   --->   "%r_word_num_bits_6_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_6_1_0_load, i64 0, i64 %r_word_num_bits_6_1_0_load, i64 %r_word_num_bits_6_1_0_load, i2 %phi_ln29_3" [./intx/intx.hpp:29]   --->   Operation 655 'mux' 'r_word_num_bits_6_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 656 [1/1] (0.54ns)   --->   "%r_word_num_bits_6_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %r_word_num_bits_6_0_0_load, i64 %r_word_num_bits_6_0_0_load, i64 %r_word_num_bits_6_0_0_load, i2 %phi_ln29_3" [./intx/intx.hpp:29]   --->   Operation 656 'mux' 'r_word_num_bits_6_0_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 657 [1/1] (0.39ns)   --->   "%icmp_ln29_8 = icmp_eq  i2 %phi_ln29_3, i2 3" [./intx/intx.hpp:29]   --->   Operation 657 'icmp' 'icmp_ln29_8' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 658 [1/1] (0.00ns)   --->   "%empty_100 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 658 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 659 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_6_0_1, i64 %r_word_num_bits_6_0_0" [./intx/intx.hpp:29]   --->   Operation 659 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 660 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_6_1_1, i64 %r_word_num_bits_6_1_0" [./intx/intx.hpp:29]   --->   Operation 660 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 661 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_6_2_1, i64 %r_word_num_bits_6_2_0" [./intx/intx.hpp:29]   --->   Operation 661 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 662 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %r_word_num_bits_6_3_1, i64 %r_word_num_bits_6_3_0" [./intx/intx.hpp:29]   --->   Operation 662 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_8, void %branch14, void %_ZN4intx4uintILj256EEC2Ev.exit87" [./intx/intx.hpp:29]   --->   Operation 663 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 72 <SV = 29> <Delay = 1.14>
ST_72 : Operation 664 [1/1] (0.00ns)   --->   "%sh_prom38 = zext i32 %na_shift" [./intx/intx.hpp:468]   --->   Operation 664 'zext' 'sh_prom38' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 665 [1/1] (1.14ns)   --->   "%sub43 = sub i32 64, i32 %na_shift" [./intx/intx.hpp:468]   --->   Operation 665 'sub' 'sub43' <Predicate = (icmp_ln506)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 666 [1/1] (0.00ns)   --->   "%sh_prom44 = zext i32 %sub43" [./intx/intx.hpp:468]   --->   Operation 666 'zext' 'sh_prom44' <Predicate = (icmp_ln506)> <Delay = 0.00>
ST_72 : Operation 667 [1/1] (0.46ns)   --->   "%br_ln685 = br void" [./intx/intx.hpp:685]   --->   Operation 667 'br' 'br_ln685' <Predicate = true> <Delay = 0.46>

State 73 <SV = 30> <Delay = 1.87>
ST_73 : Operation 668 [1/1] (0.00ns)   --->   "%r_word_num_bits_6_0_2 = phi i64 %r_word_num_bits_6_0_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_6_0_3, void %.split_ifconv" [./intx/intx.hpp:29]   --->   Operation 668 'phi' 'r_word_num_bits_6_0_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 669 [1/1] (0.00ns)   --->   "%r_word_num_bits_6_1_2 = phi i64 %r_word_num_bits_6_1_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_6_1_3, void %.split_ifconv" [./intx/intx.hpp:29]   --->   Operation 669 'phi' 'r_word_num_bits_6_1_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 670 [1/1] (0.00ns)   --->   "%r_word_num_bits_6_2_2 = phi i64 %r_word_num_bits_6_2_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_6_2_3, void %.split_ifconv" [./intx/intx.hpp:29]   --->   Operation 670 'phi' 'r_word_num_bits_6_2_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 671 [1/1] (0.00ns)   --->   "%r_word_num_bits_6_3_2 = phi i64 %r_word_num_bits_6_3_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_6_3_3, void %.split_ifconv" [./intx/intx.hpp:29]   --->   Operation 671 'phi' 'r_word_num_bits_6_3_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 672 [1/1] (0.00ns)   --->   "%i_18 = phi i32 0, void %_ZN4intx4uintILj256EEC2Ev.exit87, i32 %add_ln685, void %.split_ifconv" [./intx/intx.hpp:685]   --->   Operation 672 'phi' 'i_18' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 673 [1/1] (1.14ns)   --->   "%add_ln685 = add i32 %i_18, i32 1" [./intx/intx.hpp:685]   --->   Operation 673 'add' 'add_ln685' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 674 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 674 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 675 [1/1] (0.80ns)   --->   "%icmp_ln685 = icmp_eq  i32 %i_18, i32 %add_ln493" [./intx/intx.hpp:685]   --->   Operation 675 'icmp' 'icmp_ln685' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 676 [1/1] (0.00ns)   --->   "%br_ln685 = br i1 %icmp_ln685, void %.split_ifconv, void %._crit_edge.loopexit" [./intx/intx.hpp:685]   --->   Operation 676 'br' 'br_ln685' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 677 [1/1] (0.00ns)   --->   "%i_60_cast = zext i32 %i_18" [./intx/intx.hpp:685]   --->   Operation 677 'zext' 'i_60_cast' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_73 : Operation 678 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_35 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %i_60_cast" [./intx/intx.hpp:685]   --->   Operation 678 'getelementptr' 'this_numerator_word_num_bits_addr_35' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_73 : Operation 679 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_15 = load i2 %this_numerator_word_num_bits_addr_35" [./intx/intx.hpp:685]   --->   Operation 679 'load' 'this_numerator_word_num_bits_load_15' <Predicate = (!icmp_ln685)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_73 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln686 = zext i32 %add_ln685" [./intx/intx.hpp:686]   --->   Operation 680 'zext' 'zext_ln686' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.00>
ST_73 : Operation 681 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_36 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln686" [./intx/intx.hpp:686]   --->   Operation 681 'getelementptr' 'this_numerator_word_num_bits_addr_36' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.00>
ST_73 : Operation 682 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_16 = load i2 %this_numerator_word_num_bits_addr_36" [./intx/intx.hpp:686]   --->   Operation 682 'load' 'this_numerator_word_num_bits_load_16' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_73 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln686 = trunc i32 %i_18" [./intx/intx.hpp:686]   --->   Operation 683 'trunc' 'trunc_ln686' <Predicate = (!icmp_ln685)> <Delay = 0.00>

State 74 <SV = 31> <Delay = 2.58>
ST_74 : Operation 684 [1/1] (0.00ns)   --->   "%specloopname_ln685 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [./intx/intx.hpp:685]   --->   Operation 684 'specloopname' 'specloopname_ln685' <Predicate = (!icmp_ln685)> <Delay = 0.00>
ST_74 : Operation 685 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_15 = load i2 %this_numerator_word_num_bits_addr_35" [./intx/intx.hpp:685]   --->   Operation 685 'load' 'this_numerator_word_num_bits_load_15' <Predicate = (!icmp_ln685)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_74 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln506)   --->   "%lshr_ln686 = lshr i64 %this_numerator_word_num_bits_load_15, i64 %sh_prom38" [./intx/intx.hpp:686]   --->   Operation 686 'lshr' 'lshr_ln686' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 687 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_16 = load i2 %this_numerator_word_num_bits_addr_36" [./intx/intx.hpp:686]   --->   Operation 687 'load' 'this_numerator_word_num_bits_load_16' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_74 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln506)   --->   "%shl_ln686 = shl i64 %this_numerator_word_num_bits_load_16, i64 %sh_prom44" [./intx/intx.hpp:686]   --->   Operation 688 'shl' 'shl_ln686' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node select_ln506)   --->   "%or_ln686 = or i64 %shl_ln686, i64 %lshr_ln686" [./intx/intx.hpp:686]   --->   Operation 689 'or' 'or_ln686' <Predicate = (icmp_ln506 & !icmp_ln685)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 690 [1/1] (1.30ns) (out node of the LUT)   --->   "%select_ln506 = select i1 %icmp_ln506, i64 %or_ln686, i64 %this_numerator_word_num_bits_load_15" [./intx/intx.hpp:506]   --->   Operation 690 'select' 'select_ln506' <Predicate = (!icmp_ln685)> <Delay = 1.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 691 [1/1] (0.54ns)   --->   "%r_word_num_bits_6_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_6_3_2, i64 %r_word_num_bits_6_3_2, i64 %r_word_num_bits_6_3_2, i64 %select_ln506, i2 %trunc_ln686" [./intx/intx.hpp:29]   --->   Operation 691 'mux' 'r_word_num_bits_6_3_3' <Predicate = (!icmp_ln685)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 692 [1/1] (0.54ns)   --->   "%r_word_num_bits_6_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_6_2_2, i64 %r_word_num_bits_6_2_2, i64 %select_ln506, i64 %r_word_num_bits_6_2_2, i2 %trunc_ln686" [./intx/intx.hpp:29]   --->   Operation 692 'mux' 'r_word_num_bits_6_2_3' <Predicate = (!icmp_ln685)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 693 [1/1] (0.54ns)   --->   "%r_word_num_bits_6_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_6_1_2, i64 %select_ln506, i64 %r_word_num_bits_6_1_2, i64 %r_word_num_bits_6_1_2, i2 %trunc_ln686" [./intx/intx.hpp:29]   --->   Operation 693 'mux' 'r_word_num_bits_6_1_3' <Predicate = (!icmp_ln685)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 694 [1/1] (0.54ns)   --->   "%r_word_num_bits_6_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %select_ln506, i64 %r_word_num_bits_6_0_2, i64 %r_word_num_bits_6_0_2, i64 %r_word_num_bits_6_0_2, i2 %trunc_ln686" [./intx/intx.hpp:506]   --->   Operation 694 'mux' 'r_word_num_bits_6_0_3' <Predicate = (!icmp_ln685)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 695 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 695 'br' 'br_ln0' <Predicate = (!icmp_ln685)> <Delay = 0.00>

State 75 <SV = 31> <Delay = 0.73>
ST_75 : Operation 696 [1/1] (0.00ns)   --->   "%this_numerator_word_num_bits_addr_34 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %add_ln502" [./intx/intx.hpp:687]   --->   Operation 696 'getelementptr' 'this_numerator_word_num_bits_addr_34' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 697 [2/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_14 = load i2 %this_numerator_word_num_bits_addr_34" [./intx/intx.hpp:687]   --->   Operation 697 'load' 'this_numerator_word_num_bits_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 76 <SV = 32> <Delay = 2.03>
ST_76 : Operation 698 [1/2] (0.73ns)   --->   "%this_numerator_word_num_bits_load_14 = load i2 %this_numerator_word_num_bits_addr_34" [./intx/intx.hpp:687]   --->   Operation 698 'load' 'this_numerator_word_num_bits_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_76 : Operation 699 [1/1] (1.30ns)   --->   "%lshr_ln687 = lshr i64 %this_numerator_word_num_bits_load_14, i64 %sh_prom38" [./intx/intx.hpp:687]   --->   Operation 699 'lshr' 'lshr_ln687' <Predicate = true> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 700 [1/1] (0.72ns)   --->   "%switch_ln687 = switch i2 %trunc_ln502_1, void %branch25, i2 1, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit, i2 2, void %branch23, i2 3, void %branch24" [./intx/intx.hpp:687]   --->   Operation 700 'switch' 'switch_ln687' <Predicate = true> <Delay = 0.72>
ST_76 : Operation 701 [1/1] (0.58ns)   --->   "%br_ln687 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit" [./intx/intx.hpp:687]   --->   Operation 701 'br' 'br_ln687' <Predicate = (trunc_ln502_1 == 3)> <Delay = 0.58>
ST_76 : Operation 702 [1/1] (0.58ns)   --->   "%br_ln687 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit" [./intx/intx.hpp:687]   --->   Operation 702 'br' 'br_ln687' <Predicate = (trunc_ln502_1 == 2)> <Delay = 0.58>
ST_76 : Operation 703 [1/1] (0.58ns)   --->   "%br_ln687 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit" [./intx/intx.hpp:687]   --->   Operation 703 'br' 'br_ln687' <Predicate = (trunc_ln502_1 == 0)> <Delay = 0.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln29', ./intx/intx.hpp:29) with incoming values : ('add_ln29', ./intx/intx.hpp:29) [30]  (0.46 ns)

 <State 2>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29', ./intx/intx.hpp:29) with incoming values : ('add_ln29', ./intx/intx.hpp:29) [30]  (0 ns)
	'add' operation ('add_ln29', ./intx/intx.hpp:29) [31]  (0.621 ns)

 <State 3>: 0.73ns
The critical path consists of the following:
	'phi' operation ('idx150', ./intx/intx.hpp:29) with incoming values : ('add_ln29_5', ./intx/intx.hpp:29) [56]  (0 ns)
	'getelementptr' operation ('this_numerator_word_num_bits_addr', ./intx/intx.hpp:29) [59]  (0 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of constant 0 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [60]  (0.73 ns)

 <State 4>: 3.14ns
The critical path consists of the following:
	'phi' operation ('na.num_numerator_words', ./intx/intx.hpp:498) with incoming values : ('add_ln498', ./intx/intx.hpp:498) [70]  (0 ns)
	'add' operation ('add_ln498', ./intx/intx.hpp:498) [76]  (0.715 ns)
	'add' operation ('add_ln498_1', ./intx/intx.hpp:498) [80]  (1.12 ns)
	'getelementptr' operation ('state_addr', ./intx/intx.hpp:498) [83]  (0 ns)
	'load' operation ('state_load', ./intx/intx.hpp:498) on array 'state' [84]  (1.3 ns)

 <State 5>: 2.74ns
The critical path consists of the following:
	'load' operation ('state_load', ./intx/intx.hpp:498) on array 'state' [84]  (1.3 ns)
	'lshr' operation ('lshr_ln498', ./intx/intx.hpp:498) [88]  (0 ns)
	'icmp' operation ('icmp_ln498_2', ./intx/intx.hpp:498) [90]  (1.44 ns)

 <State 6>: 3.54ns
The critical path consists of the following:
	'phi' operation ('na.num_divisor_words', ./intx/intx.hpp:502) with incoming values : ('add_ln502', ./intx/intx.hpp:502) [98]  (0 ns)
	'add' operation ('add_ln505_2', ./intx/intx.hpp:505) [103]  (1.12 ns)
	'add' operation ('add_ln505', ./intx/intx.hpp:505) [107]  (1.12 ns)
	'getelementptr' operation ('state_addr_1', ./intx/intx.hpp:505) [110]  (0 ns)
	'load' operation ('state_load_1', ./intx/intx.hpp:505) on array 'state' [111]  (1.3 ns)

 <State 7>: 4.03ns
The critical path consists of the following:
	'load' operation ('state_load_1', ./intx/intx.hpp:505) on array 'state' [111]  (1.3 ns)
	'lshr' operation ('lshr_ln505', ./intx/intx.hpp:505) [115]  (1.44 ns)
	'icmp' operation ('icmp_ln502_2', ./intx/intx.hpp:502) [117]  (1.14 ns)
	'and' operation ('and_ln502', ./intx/intx.hpp:502) [118]  (0.148 ns)

 <State 8>: 1.14ns
The critical path consists of the following:
	'ctlz' operation ('tmp', ./intx/intx.hpp:468) [129]  (0 ns)
	'sub' operation ('sub25_i', ./intx/intx.hpp:468) [160]  (1.14 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_2', ./intx/intx.hpp:520) [136]  (0 ns)
	'load' operation ('state_load_2', ./intx/intx.hpp:520) on array 'state' [137]  (1.3 ns)

 <State 12>: 2.03ns
The critical path consists of the following:
	'load' operation ('state_load_2', ./intx/intx.hpp:520) on array 'state' [137]  (1.3 ns)
	'store' operation ('store_ln520', ./intx/intx.hpp:520) of variable 'trunc_ln520', ./intx/intx.hpp:520 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [139]  (0.73 ns)

 <State 13>: 3.33ns
The critical path consists of the following:
	'load' operation ('state_load_8', ./intx/intx.hpp:515) on array 'state' [265]  (1.3 ns)
	'shl' operation ('shl_ln515', ./intx/intx.hpp:515) [267]  (1.31 ns)
	'store' operation ('store_ln515', ./intx/intx.hpp:515) of variable 'shl_ln515', ./intx/intx.hpp:515 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [268]  (0.73 ns)

 <State 14>: 3.04ns
The critical path consists of the following:
	'phi' operation ('i', ./intx/intx.hpp:509) with incoming values : ('add_ln508', ./intx/intx.hpp:508) [170]  (0 ns)
	'add' operation ('add_ln508', ./intx/intx.hpp:508) [176]  (0.621 ns)
	'add' operation ('add_ln509_1', ./intx/intx.hpp:509) [193]  (1.12 ns)
	'getelementptr' operation ('state_addr_7', ./intx/intx.hpp:509) [196]  (0 ns)
	'load' operation ('state_load_7', ./intx/intx.hpp:509) on array 'state' [197]  (1.3 ns)

 <State 15>: 3.28ns
The critical path consists of the following:
	'load' operation ('state_load_6', ./intx/intx.hpp:509) on array 'state' [184]  (1.3 ns)
	'lshr' operation ('lshr_ln509', ./intx/intx.hpp:509) [188]  (0 ns)
	'shl' operation ('shl_ln509', ./intx/intx.hpp:509) [190]  (0 ns)
	'or' operation ('or_ln509', ./intx/intx.hpp:509) [204]  (1.44 ns)
	'mux' operation ('this_assign_47_1_1', ./intx/intx.hpp:29) [205]  (0.544 ns)

 <State 16>: 2.42ns
The critical path consists of the following:
	'add' operation ('add_ln512', ./intx/intx.hpp:512) [219]  (1.12 ns)
	'getelementptr' operation ('state_addr_5', ./intx/intx.hpp:512) [222]  (0 ns)
	'load' operation ('state_load_5', ./intx/intx.hpp:512) on array 'state' [223]  (1.3 ns)

 <State 17>: 4.78ns
The critical path consists of the following:
	'load' operation ('state_load_5', ./intx/intx.hpp:512) on array 'state' [223]  (1.3 ns)
	'lshr' operation ('lshr_ln512', ./intx/intx.hpp:512) [227]  (1.44 ns)
	'lshr' operation ('lshr_ln512_1', ./intx/intx.hpp:512) [229]  (1.31 ns)
	'store' operation ('store_ln512', ./intx/intx.hpp:512) of variable 'lshr_ln512_1', ./intx/intx.hpp:512 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [230]  (0.73 ns)

 <State 18>: 3.04ns
The critical path consists of the following:
	'phi' operation ('i', ./intx/intx.hpp:513) with incoming values : ('add_ln513', ./intx/intx.hpp:513) [234]  (0 ns)
	'add' operation ('add_ln513', ./intx/intx.hpp:513) [240]  (0.621 ns)
	'add' operation ('add_ln514', ./intx/intx.hpp:514) [246]  (1.12 ns)
	'getelementptr' operation ('state_addr_9', ./intx/intx.hpp:514) [249]  (0 ns)
	'load' operation ('state_load_9', ./intx/intx.hpp:514) on array 'state' [250]  (1.3 ns)

 <State 19>: 4.78ns
The critical path consists of the following:
	'load' operation ('state_load_9', ./intx/intx.hpp:514) on array 'state' [250]  (1.3 ns)
	'lshr' operation ('lshr_ln514', ./intx/intx.hpp:514) [254]  (1.44 ns)
	'lshr' operation ('lshr_ln514_1', ./intx/intx.hpp:514) [256]  (0 ns)
	'or' operation ('or_ln514', ./intx/intx.hpp:514) [257]  (1.31 ns)
	'store' operation ('store_ln514', ./intx/intx.hpp:514) of variable 'or_ln514', ./intx/intx.hpp:514 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [259]  (0.73 ns)

 <State 20>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_8', ./intx/intx.hpp:515) [264]  (0 ns)
	'load' operation ('state_load_8', ./intx/intx.hpp:515) on array 'state' [265]  (1.3 ns)

 <State 21>: 1.35ns
The critical path consists of the following:
	'add' operation ('add_ln525', ./intx/intx.hpp:525) [283]  (0.621 ns)
	'getelementptr' operation ('this_numerator_word_num_bits_addr_25', ./intx/intx.hpp:525) [285]  (0 ns)
	'load' operation ('this_numerator_word_num_bits_load_6', ./intx/intx.hpp:525) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [286]  (0.73 ns)

 <State 22>: 3.02ns
The critical path consists of the following:
	'load' operation ('this_numerator_word_num_bits_load', ./intx/intx.hpp:525) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [281]  (0.73 ns)
	'icmp' operation ('icmp_ln525', ./intx/intx.hpp:525) [282]  (1.14 ns)
	'and' operation ('and_ln525', ./intx/intx.hpp:525) [291]  (0 ns)
	'select' operation ('len', ./intx/intx.hpp:525) [292]  (0.345 ns)
	'icmp' operation ('icmp_ln659', ./intx/intx.hpp:659) [295]  (0.802 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('state_addr_10', ./intx/intx.hpp:660) [300]  (0 ns)
	'load' operation ('state_load_10', ./intx/intx.hpp:660) on array 'state' [301]  (1.3 ns)

 <State 39>: 1.3ns
The critical path consists of the following:
	'load' operation ('state_load_10', ./intx/intx.hpp:660) on array 'state' [301]  (1.3 ns)

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 1.3ns
The critical path consists of the following:
	'call' operation ('call_ret6', ./intx/intx.hpp:673) to 'udivrem_by2.1' [314]  (1.3 ns)

 <State 42>: 1.31ns
The critical path consists of the following:
	'call' operation ('call_ret6', ./intx/intx.hpp:673) to 'udivrem_by2.1' [314]  (0 ns)
	'lshr' operation ('lshr_ln373', ./intx/int128.hpp:373) [325]  (0 ns)
	'or' operation ('low', ./intx/int128.hpp:373) [330]  (1.31 ns)

 <State 43>: 0.73ns
The critical path consists of the following:
	'load' operation ('un_load', ./intx/intx.hpp:674) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [317]  (0.73 ns)

 <State 44>: 0.73ns
The critical path consists of the following:
	'load' operation ('un_load', ./intx/intx.hpp:674) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [317]  (0.73 ns)

 <State 45>: 0.73ns
The critical path consists of the following:
	'load' operation ('this_numerator_word_num_bits_load_8', ./intx/intx.hpp:674) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [321]  (0.73 ns)

 <State 46>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_2', ./intx/intx.hpp:29) with incoming values : ('add_ln29_7', ./intx/intx.hpp:29) [338]  (0 ns)
	'add' operation ('add_ln29_7', ./intx/intx.hpp:29) [339]  (0.621 ns)

 <State 47>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('write_flag_2', ./intx/intx.hpp:39) with incoming values : ('write_flag_1', ./intx/intx.hpp:29) ('or_ln39', ./intx/intx.hpp:39) [363]  (0.46 ns)

 <State 48>: 0.621ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:38) [367]  (0 ns)
	'add' operation ('i', ./intx/intx.hpp:38) [368]  (0.621 ns)

 <State 49>: 0.586ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('write_flag_4', ./intx/intx.hpp:39) with incoming values : ('write_flag_1', ./intx/intx.hpp:29) ('or_ln39', ./intx/intx.hpp:39) [630]  (0.586 ns)

 <State 50>: 1.99ns
The critical path consists of the following:
	'load' operation ('v0', ./intx/int128.hpp:609->./intx/intx.hpp:541) on array 'intx_internal_reciprocal_table' [389]  (1.3 ns)
	'mul' operation of DSP[397] ('mul_ln612', ./intx/int128.hpp:612->./intx/intx.hpp:541) [397]  (0.698 ns)

 <State 51>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[397] ('mul_ln612', ./intx/int128.hpp:612->./intx/intx.hpp:541) [397]  (0.698 ns)

 <State 52>: 0.698ns
The critical path consists of the following:
	'mul' operation of DSP[397] ('mul_ln612', ./intx/int128.hpp:612->./intx/intx.hpp:541) [397]  (0.698 ns)

 <State 53>: 6.31ns
The critical path consists of the following:
	'add' operation ('d40', ./intx/int128.hpp:611->./intx/intx.hpp:541) [393]  (1.18 ns)
	'mul' operation ('mul_ln612_2', ./intx/int128.hpp:612->./intx/intx.hpp:541) [399]  (4 ns)
	'sub' operation ('v1', ./intx/int128.hpp:612->./intx/intx.hpp:541) [404]  (1.13 ns)

 <State 54>: 5.36ns
The critical path consists of the following:
	'mul' operation ('mul_ln614', ./intx/int128.hpp:614->./intx/intx.hpp:541) [410]  (4 ns)
	'sub' operation ('sub_ln614', ./intx/int128.hpp:614->./intx/intx.hpp:541) [411]  (1.36 ns)

 <State 55>: 5.47ns
The critical path consists of the following:
	'mul' operation ('mul_ln614_2', ./intx/int128.hpp:614->./intx/intx.hpp:541) [412]  (5.47 ns)

 <State 56>: 6.83ns
The critical path consists of the following:
	'add' operation ('d63', ./intx/int128.hpp:617->./intx/intx.hpp:541) [420]  (1.36 ns)
	'mul' operation ('mul_ln618', ./intx/int128.hpp:618->./intx/intx.hpp:541) [425]  (5.47 ns)

 <State 57>: 6.83ns
The critical path consists of the following:
	'and' operation ('and_ln618', ./intx/int128.hpp:618->./intx/intx.hpp:541) [423]  (0 ns)
	'sub' operation ('e', ./intx/int128.hpp:618->./intx/intx.hpp:541) [426]  (1.36 ns)
	'mul' operation ('x', ./intx/int128.hpp:397) [429]  (5.47 ns)

 <State 58>: 6.83ns
The critical path consists of the following:
	'add' operation ('v3', ./intx/int128.hpp:619->./intx/intx.hpp:541) [434]  (1.36 ns)
	'mul' operation ('x', ./intx/int128.hpp:397) [437]  (5.47 ns)

 <State 59>: 4.45ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/int128.hpp:173) [441]  (0 ns)
	'select' operation ('select_ln175', ./intx/int128.hpp:175) [451]  (0.438 ns)
	'add' operation ('add_ln175', ./intx/int128.hpp:175) [453]  (1.36 ns)
	'add' operation ('add_ln177', ./intx/int128.hpp:177) [456]  (1.36 ns)
	'icmp' operation ('icmp_ln178', ./intx/int128.hpp:178) [458]  (1.14 ns)
	'or' operation ('k', ./intx/int128.hpp:178) [459]  (0.148 ns)

 <State 60>: 0.73ns
The critical path consists of the following:
	'load' operation ('rem', ./intx/intx.hpp:543) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [467]  (0.73 ns)

 <State 61>: 5.47ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('rem', ./intx/intx.hpp:543) ('r', ./intx/int128.hpp:671->./intx/intx.hpp:549) [477]  (0 ns)
	'mul' operation ('x', ./intx/int128.hpp:397) [492]  (5.47 ns)

 <State 62>: 6.09ns
The critical path consists of the following:
	'load' operation ('it_load', ./intx/intx.hpp:549) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [488]  (0.73 ns)
	'select' operation ('low', ./intx/intx.hpp:546) [490]  (0.438 ns)
	'add' operation ('q', ./intx/int128.hpp:175) [495]  (1.36 ns)
	'icmp' operation ('icmp_ln176', ./intx/int128.hpp:176) [496]  (1.14 ns)
	'add' operation ('add_ln177_3', ./intx/int128.hpp:177) [498]  (0 ns)
	'add' operation ('add_ln177_2', ./intx/int128.hpp:177) [499]  (1.05 ns)
	'add' operation ('q', ./intx/int128.hpp:661->./intx/intx.hpp:549) [500]  (1.36 ns)

 <State 63>: 6.83ns
The critical path consists of the following:
	'mul' operation ('mul_ln663', ./intx/int128.hpp:663->./intx/intx.hpp:549) [501]  (5.47 ns)
	'sub' operation ('r', ./intx/int128.hpp:663->./intx/intx.hpp:549) [502]  (1.36 ns)

 <State 64>: 4.26ns
The critical path consists of the following:
	'add' operation ('r', ./intx/int128.hpp:668->./intx/intx.hpp:549) [504]  (1.36 ns)
	'select' operation ('r', ./intx/int128.hpp:665->./intx/intx.hpp:549) [506]  (0.438 ns)
	'icmp' operation ('icmp_ln671', ./intx/int128.hpp:671->./intx/intx.hpp:549) [507]  (1.14 ns)
	'xor' operation ('xor_ln671', ./intx/int128.hpp:671->./intx/intx.hpp:549) [508]  (0.148 ns)
	'select' operation ('select_ln671', ./intx/int128.hpp:671->./intx/intx.hpp:549) [511]  (0.438 ns)
	'store' operation ('store_ln299', D:/Xillin/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\tuple:299) of variable 'select_ln671', ./intx/int128.hpp:671->./intx/intx.hpp:549 on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [513]  (0.73 ns)

 <State 65>: 0.73ns
The critical path consists of the following:
	'load' operation ('un_load_1', ./intx/intx.hpp:666) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [520]  (0.73 ns)

 <State 66>: 1.31ns
The critical path consists of the following:
	'lshr' operation ('v', ./intx/intx.hpp:666) [528]  (1.31 ns)

 <State 67>: 1.32ns
The critical path consists of the following:
	'load' operation ('this_numerator_word_num_bits_load_12', ./intx/intx.hpp:666) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [524]  (0.73 ns)
	multiplexor before 'phi' operation ('agg_result_0_2_0', ./intx/intx.hpp:666) with incoming values : ('this_numerator_word_num_bits_load_8', ./intx/intx.hpp:674) ('this_numerator_word_num_bits_load_12', ./intx/intx.hpp:666) ('q_word_num_bits_2_ret', ./intx/intx.hpp:680) [638]  (0.586 ns)
	'phi' operation ('agg_result_0_2_0', ./intx/intx.hpp:666) with incoming values : ('this_numerator_word_num_bits_load_8', ./intx/intx.hpp:674) ('this_numerator_word_num_bits_load_12', ./intx/intx.hpp:666) ('q_word_num_bits_2_ret', ./intx/intx.hpp:680) [638]  (0 ns)

 <State 68>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_1', ./intx/intx.hpp:29) with incoming values : ('add_ln29_6', ./intx/intx.hpp:29) [537]  (0 ns)
	'add' operation ('add_ln29_6', ./intx/intx.hpp:29) [538]  (0.621 ns)

 <State 69>: 2.13ns
The critical path consists of the following:
	'call' operation ('call_ret', ./intx/intx.hpp:680) to 'udivrem_knuth' [560]  (2.13 ns)

 <State 70>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln29_3', ./intx/intx.hpp:29) with incoming values : ('add_ln29_8', ./intx/intx.hpp:29) [567]  (0.46 ns)

 <State 71>: 0.621ns
The critical path consists of the following:
	'phi' operation ('phi_ln29_3', ./intx/intx.hpp:29) with incoming values : ('add_ln29_8', ./intx/intx.hpp:29) [567]  (0 ns)
	'add' operation ('add_ln29_8', ./intx/intx.hpp:29) [568]  (0.621 ns)

 <State 72>: 1.14ns
The critical path consists of the following:
	'sub' operation ('sub43', ./intx/intx.hpp:468) [587]  (1.14 ns)

 <State 73>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i', ./intx/intx.hpp:685) with incoming values : ('add_ln685', ./intx/intx.hpp:685) [595]  (0 ns)
	'add' operation ('add_ln685', ./intx/intx.hpp:685) [596]  (1.14 ns)
	'getelementptr' operation ('this_numerator_word_num_bits_addr_36', ./intx/intx.hpp:686) [607]  (0 ns)
	'load' operation ('this_numerator_word_num_bits_load_16', ./intx/intx.hpp:686) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [608]  (0.73 ns)

 <State 74>: 2.58ns
The critical path consists of the following:
	'load' operation ('this_numerator_word_num_bits_load_15', ./intx/intx.hpp:685) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [604]  (0.73 ns)
	'select' operation ('select_ln506', ./intx/intx.hpp:506) [611]  (1.31 ns)
	'mux' operation ('r_word_num_bits_6_3_3', ./intx/intx.hpp:29) [613]  (0.544 ns)

 <State 75>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('this_numerator_word_num_bits_addr_34', ./intx/intx.hpp:687) [619]  (0 ns)
	'load' operation ('this_numerator_word_num_bits_load_14', ./intx/intx.hpp:687) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [620]  (0.73 ns)

 <State 76>: 2.04ns
The critical path consists of the following:
	'load' operation ('this_numerator_word_num_bits_load_14', ./intx/intx.hpp:687) on array 'na.numerator.word_num_bits', ./intx/intx.hpp:493 [620]  (0.73 ns)
	'lshr' operation ('lshr_ln687', ./intx/intx.hpp:687) [621]  (1.31 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
