--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr Nexys3v6.pcf -ucf
Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 475 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.643ns.
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_1 (SLICE_X36Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.471 - 0.440)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.CQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X14Y40.A1      net (fanout=2)        0.481   My_E190/XLXN_74
    SLICE_X14Y40.A       Tilo                  0.203   my_Master/Stack_Master/XLXN_26<27>
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.129   E190
    SLICE_X36Y14.CLK     Tceck                 0.335   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (0.929ns logic, 3.610ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.364ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.471 - 0.440)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.DQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X14Y40.A3      net (fanout=1)        0.306   My_E190/XLXN_76
    SLICE_X14Y40.A       Tilo                  0.203   my_Master/Stack_Master/XLXN_26<27>
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.129   E190
    SLICE_X36Y14.CLK     Tceck                 0.335   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (0.929ns logic, 3.435ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_2 (SLICE_X36Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.471 - 0.440)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.CQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X14Y40.A1      net (fanout=2)        0.481   My_E190/XLXN_74
    SLICE_X14Y40.A       Tilo                  0.203   my_Master/Stack_Master/XLXN_26<27>
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.129   E190
    SLICE_X36Y14.CLK     Tceck                 0.318   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (0.912ns logic, 3.610ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.347ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.471 - 0.440)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.DQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X14Y40.A3      net (fanout=1)        0.306   My_E190/XLXN_76
    SLICE_X14Y40.A       Tilo                  0.203   my_Master/Stack_Master/XLXN_26<27>
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.129   E190
    SLICE_X36Y14.CLK     Tceck                 0.318   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_2
    -------------------------------------------------  ---------------------------
    Total                                      4.347ns (0.912ns logic, 3.435ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y14.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.471 - 0.440)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.CQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X14Y40.A1      net (fanout=2)        0.481   My_E190/XLXN_74
    SLICE_X14Y40.A       Tilo                  0.203   my_Master/Stack_Master/XLXN_26<27>
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.129   E190
    SLICE_X36Y14.CLK     Tceck                 0.315   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (0.909ns logic, 3.610ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.344ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.471 - 0.440)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.DQ      Tcko                  0.391   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X14Y40.A3      net (fanout=1)        0.306   My_E190/XLXN_76
    SLICE_X14Y40.A       Tilo                  0.203   my_Master/Stack_Master/XLXN_26<27>
                                                       My_E190/XLXI_28
    SLICE_X36Y14.CE      net (fanout=7)        3.129   E190
    SLICE_X36Y14.CLK     Tceck                 0.315   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (0.909ns logic, 3.435ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point D7seg_display/XLXI_34/XLXI_4 (SLICE_X36Y14.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               D7seg_display/XLXI_34/XLXI_3 (FF)
  Destination:          D7seg_display/XLXI_34/XLXI_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: D7seg_display/XLXI_34/XLXI_3 to D7seg_display/XLXI_34/XLXI_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y14.BQ      Tcko                  0.200   an_2_OBUF
                                                       D7seg_display/XLXI_34/XLXI_3
    SLICE_X36Y14.B5      net (fanout=2)        0.076   an_2_OBUF
    SLICE_X36Y14.CLK     Tah         (-Th)    -0.121   an_2_OBUF
                                                       an_2_OBUF_rt
                                                       D7seg_display/XLXI_34/XLXI_4
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.321ns logic, 0.076ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_22 (SLICE_X15Y40.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          My_E190/XLXI_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_21 to My_E190/XLXI_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.CQ      Tcko                  0.198   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X15Y40.DX      net (fanout=2)        0.142   My_E190/XLXN_74
    SLICE_X15Y40.CLK     Tckdi       (-Th)    -0.059   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_2 (SLICE_X11Y36.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          Inst_debounce4/delay3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to Inst_debounce4/delay3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.CQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X11Y36.C5      net (fanout=2)        0.060   Inst_debounce4/delay2<2>
    SLICE_X11Y36.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<2>_rt
                                                       Inst_debounce4/delay3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.353ns logic, 0.060ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: My_E190/XLXI_1/COUNT<3>/CLK
  Logical resource: My_E190/XLXI_1/COUNT_0/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: My_E190/XLXI_1/COUNT<3>/CLK
  Logical resource: My_E190/XLXI_1/COUNT_1/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 758441946 paths analyzed, 5585 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.644ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_26 (SLICE_X23Y39.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_7 (FF)
  Destination:          my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.437ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.243 - 0.264)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_7 to my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.DQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_7
    SLICE_X23Y22.A3      net (fanout=9)        1.602   my_Master/HCU_Master/Ipcode<7>
    SLICE_X23Y22.A       Tilo                  0.259   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/Mstack.Inst_IPStack/actif<10>11
    SLICE_X23Y27.A6      net (fanout=4)        0.537   my_Master/N12
    SLICE_X23Y27.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_52
                                                       my_Master/Mregister.Inst_IP_regfile/store_enable1
    SLICE_X19Y19.A5      net (fanout=8)        0.899   my_Master/Mregister.Inst_IP_regfile/store_enable
    SLICE_X19Y19.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/XLXI_27/Mmux_d_tmp81
    SLICE_X23Y39.CE      net (fanout=8)        2.891   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
    SLICE_X23Y39.CLK     Tceck                 0.340   my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q<27>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_26
    -------------------------------------------------  ---------------------------
    Total                                      7.437ns (1.508ns logic, 5.929ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_8 (FF)
  Destination:          my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.367ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.420 - 0.462)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_8 to my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.AQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_8
    SLICE_X23Y22.A2      net (fanout=10)       1.515   my_Master/HCU_Master/Ipcode<8>
    SLICE_X23Y22.A       Tilo                  0.259   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/Mstack.Inst_IPStack/actif<10>11
    SLICE_X23Y27.A6      net (fanout=4)        0.537   my_Master/N12
    SLICE_X23Y27.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_52
                                                       my_Master/Mregister.Inst_IP_regfile/store_enable1
    SLICE_X19Y19.A5      net (fanout=8)        0.899   my_Master/Mregister.Inst_IP_regfile/store_enable
    SLICE_X19Y19.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/XLXI_27/Mmux_d_tmp81
    SLICE_X23Y39.CE      net (fanout=8)        2.891   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
    SLICE_X23Y39.CLK     Tceck                 0.340   my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q<27>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_26
    -------------------------------------------------  ---------------------------
    Total                                      7.367ns (1.525ns logic, 5.842ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_10 (FF)
  Destination:          my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.420 - 0.460)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_10 to my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y29.CMUX    Tshcko                0.461   my_Master/HCU_Master/Ipcode_1_1
                                                       my_Master/HCU_Master/Ipcode_10
    SLICE_X23Y22.A6      net (fanout=25)       1.298   my_Master/HCU_Master/Ipcode<10>
    SLICE_X23Y22.A       Tilo                  0.259   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/Mstack.Inst_IPStack/actif<10>11
    SLICE_X23Y27.A6      net (fanout=4)        0.537   my_Master/N12
    SLICE_X23Y27.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_52
                                                       my_Master/Mregister.Inst_IP_regfile/store_enable1
    SLICE_X19Y19.A5      net (fanout=8)        0.899   my_Master/Mregister.Inst_IP_regfile/store_enable
    SLICE_X19Y19.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/XLXI_27/Mmux_d_tmp81
    SLICE_X23Y39.CE      net (fanout=8)        2.891   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
    SLICE_X23Y39.CLK     Tceck                 0.340   my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q<27>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_26
    -------------------------------------------------  ---------------------------
    Total                                      7.203ns (1.578ns logic, 5.625ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_25 (SLICE_X23Y39.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_7 (FF)
  Destination:          my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.421ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.243 - 0.264)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_7 to my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.DQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_7
    SLICE_X23Y22.A3      net (fanout=9)        1.602   my_Master/HCU_Master/Ipcode<7>
    SLICE_X23Y22.A       Tilo                  0.259   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/Mstack.Inst_IPStack/actif<10>11
    SLICE_X23Y27.A6      net (fanout=4)        0.537   my_Master/N12
    SLICE_X23Y27.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_52
                                                       my_Master/Mregister.Inst_IP_regfile/store_enable1
    SLICE_X19Y19.A5      net (fanout=8)        0.899   my_Master/Mregister.Inst_IP_regfile/store_enable
    SLICE_X19Y19.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/XLXI_27/Mmux_d_tmp81
    SLICE_X23Y39.CE      net (fanout=8)        2.891   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
    SLICE_X23Y39.CLK     Tceck                 0.324   my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q<27>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_25
    -------------------------------------------------  ---------------------------
    Total                                      7.421ns (1.492ns logic, 5.929ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_8 (FF)
  Destination:          my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.351ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.420 - 0.462)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_8 to my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.AQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_8
    SLICE_X23Y22.A2      net (fanout=10)       1.515   my_Master/HCU_Master/Ipcode<8>
    SLICE_X23Y22.A       Tilo                  0.259   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/Mstack.Inst_IPStack/actif<10>11
    SLICE_X23Y27.A6      net (fanout=4)        0.537   my_Master/N12
    SLICE_X23Y27.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_52
                                                       my_Master/Mregister.Inst_IP_regfile/store_enable1
    SLICE_X19Y19.A5      net (fanout=8)        0.899   my_Master/Mregister.Inst_IP_regfile/store_enable
    SLICE_X19Y19.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/XLXI_27/Mmux_d_tmp81
    SLICE_X23Y39.CE      net (fanout=8)        2.891   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
    SLICE_X23Y39.CLK     Tceck                 0.324   my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q<27>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_25
    -------------------------------------------------  ---------------------------
    Total                                      7.351ns (1.509ns logic, 5.842ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_10 (FF)
  Destination:          my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.187ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.420 - 0.460)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_10 to my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y29.CMUX    Tshcko                0.461   my_Master/HCU_Master/Ipcode_1_1
                                                       my_Master/HCU_Master/Ipcode_10
    SLICE_X23Y22.A6      net (fanout=25)       1.298   my_Master/HCU_Master/Ipcode<10>
    SLICE_X23Y22.A       Tilo                  0.259   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/Mstack.Inst_IPStack/actif<10>11
    SLICE_X23Y27.A6      net (fanout=4)        0.537   my_Master/N12
    SLICE_X23Y27.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_52
                                                       my_Master/Mregister.Inst_IP_regfile/store_enable1
    SLICE_X19Y19.A5      net (fanout=8)        0.899   my_Master/Mregister.Inst_IP_regfile/store_enable
    SLICE_X19Y19.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/XLXI_27/Mmux_d_tmp81
    SLICE_X23Y39.CE      net (fanout=8)        2.891   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
    SLICE_X23Y39.CLK     Tceck                 0.324   my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q<27>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_25
    -------------------------------------------------  ---------------------------
    Total                                      7.187ns (1.562ns logic, 5.625ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_27 (SLICE_X23Y39.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_7 (FF)
  Destination:          my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.413ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.243 - 0.264)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_7 to my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y32.DQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_7
    SLICE_X23Y22.A3      net (fanout=9)        1.602   my_Master/HCU_Master/Ipcode<7>
    SLICE_X23Y22.A       Tilo                  0.259   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/Mstack.Inst_IPStack/actif<10>11
    SLICE_X23Y27.A6      net (fanout=4)        0.537   my_Master/N12
    SLICE_X23Y27.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_52
                                                       my_Master/Mregister.Inst_IP_regfile/store_enable1
    SLICE_X19Y19.A5      net (fanout=8)        0.899   my_Master/Mregister.Inst_IP_regfile/store_enable
    SLICE_X19Y19.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/XLXI_27/Mmux_d_tmp81
    SLICE_X23Y39.CE      net (fanout=8)        2.891   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
    SLICE_X23Y39.CLK     Tceck                 0.316   my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q<27>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.413ns (1.484ns logic, 5.929ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_8 (FF)
  Destination:          my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.343ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.420 - 0.462)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_8 to my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.AQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_8
    SLICE_X23Y22.A2      net (fanout=10)       1.515   my_Master/HCU_Master/Ipcode<8>
    SLICE_X23Y22.A       Tilo                  0.259   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/Mstack.Inst_IPStack/actif<10>11
    SLICE_X23Y27.A6      net (fanout=4)        0.537   my_Master/N12
    SLICE_X23Y27.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_52
                                                       my_Master/Mregister.Inst_IP_regfile/store_enable1
    SLICE_X19Y19.A5      net (fanout=8)        0.899   my_Master/Mregister.Inst_IP_regfile/store_enable
    SLICE_X19Y19.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/XLXI_27/Mmux_d_tmp81
    SLICE_X23Y39.CE      net (fanout=8)        2.891   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
    SLICE_X23Y39.CLK     Tceck                 0.316   my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q<27>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.343ns (1.501ns logic, 5.842ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_10 (FF)
  Destination:          my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.179ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.420 - 0.460)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_10 to my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y29.CMUX    Tshcko                0.461   my_Master/HCU_Master/Ipcode_1_1
                                                       my_Master/HCU_Master/Ipcode_10
    SLICE_X23Y22.A6      net (fanout=25)       1.298   my_Master/HCU_Master/Ipcode<10>
    SLICE_X23Y22.A       Tilo                  0.259   my_Master/Mstack.Inst_IPStack/actif
                                                       my_Master/Mstack.Inst_IPStack/actif<10>11
    SLICE_X23Y27.A6      net (fanout=4)        0.537   my_Master/N12
    SLICE_X23Y27.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_52
                                                       my_Master/Mregister.Inst_IP_regfile/store_enable1
    SLICE_X19Y19.A5      net (fanout=8)        0.899   my_Master/Mregister.Inst_IP_regfile/store_enable
    SLICE_X19Y19.A       Tilo                  0.259   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/XLXI_27/Mmux_d_tmp81
    SLICE_X23Y39.CE      net (fanout=8)        2.891   my_Master/Mregister.Inst_IP_regfile/my_registers/XLXN_49
    SLICE_X23Y39.CLK     Tceck                 0.316   my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q<27>
                                                       my_Master/Mregister.Inst_IP_regfile/my_registers/R0/q_27
    -------------------------------------------------  ---------------------------
    Total                                      7.179ns (1.554ns logic, 5.625ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (SLICE_X8Y36.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_1 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.234ns (0.973 - 0.739)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_1 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BMUX    Tshcko                0.244   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_1
    SLICE_X8Y36.A4       net (fanout=1)        0.200   Inst_debounce4/delay3<1>
    SLICE_X8Y36.CLK      Tah         (-Th)    -0.190   my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXN_6
                                                       Inst_debounce4/outp<1>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.434ns logic, 0.200ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (SLICE_X10Y35.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_3 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.229ns (0.968 - 0.739)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_3 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.DMUX    Tshcko                0.244   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_3
    SLICE_X10Y35.A4      net (fanout=1)        0.197   Inst_debounce4/delay3<3>
    SLICE_X10Y35.CLK     Tah         (-Th)    -0.197   my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXN_6
                                                       Inst_debounce4/outp<3>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.441ns logic, 0.197ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1 (SLICE_X11Y35.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_0 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.656ns (Levels of Logic = 1)
  Clock Path Skew:      0.229ns (0.968 - 0.739)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_0 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.AMUX    Tshcko                0.244   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_0
    SLICE_X11Y35.A4      net (fanout=1)        0.197   Inst_debounce4/delay3<0>
    SLICE_X11Y35.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXN_6
                                                       Inst_debounce4/outp<0>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls0/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.459ns logic, 0.197ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout2_buf/I0
  Logical resource: clk_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Stack_Master/XLXN_34<7>/CLK
  Logical resource: my_Master/Stack_Master/ram1/Mram_ram1/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Stack_Master/XLXN_34<7>/CLK
  Logical resource: my_Master/Stack_Master/ram1/Mram_ram2/CLK
  Location pin: SLICE_X2Y24.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      7.822ns|            0|            0|            0|    758442421|
| TS_clk_gen_clk0               |     10.000ns|      4.643ns|          N/A|            0|            0|          475|            0|
| TS_clk_gen_clkdv              |     20.000ns|     15.644ns|          N/A|            0|            0|    758441946|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   15.644|    6.788|    7.643|    7.465|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 758442421 paths, 0 nets, and 14076 connections

Design statistics:
   Minimum period:  15.644ns{1}   (Maximum frequency:  63.922MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 15 17:40:34 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 337 MB



