Analysis & Synthesis report for SRAM_TEST
Wed Oct 03 08:58:18 2012
Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ss14:auto_generated
 12. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ss14:auto_generated|altsyncram_4hq1:altsyncram1
 13. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 14. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 15. SignalTap II Logic Analyzer Settings
 16. Elapsed Time Per Partition
 17. Connections to In-System Debugging Instance "auto_signaltap_0"
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 03 08:58:18 2012     ;
; Quartus II Version                 ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; SRAM_TEST                                 ;
; Top-level Entity Name              ; SRAM_TEST                                 ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 1,662                                     ;
;     Total combinational functions  ; 683                                       ;
;     Dedicated logic registers      ; 1,407                                     ;
; Total registers                    ; 1407                                      ;
; Total pins                         ; 49                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 87,040                                    ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                                      ; SRAM_TEST          ; SRAM_TEST          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ;
+------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+
; RTL/SRAM_TEST.v                    ; yes             ; User Verilog HDL File        ; D:/2.8/SRAM/RTL/SRAM_TEST.v                                                 ;
; sld_signaltap.vhd                  ; yes             ; Encrypted Megafunction       ; c:/altera/11.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;
; sld_ela_control.vhd                ; yes             ; Encrypted Megafunction       ; c:/altera/11.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;
; lpm_shiftreg.tdf                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;
; lpm_constant.inc                   ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_constant.inc             ;
; dffeea.inc                         ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/dffeea.inc                   ;
; aglobal110.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc               ;
; sld_mbpmg.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/11.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;
; sld_ela_trigger_flow_mgr.vhd       ; yes             ; Encrypted Megafunction       ; c:/altera/11.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;
; sld_buffer_manager.vhd             ; yes             ; Encrypted Megafunction       ; c:/altera/11.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;
; altsyncram.tdf                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf               ;
; stratix_ram_block.inc              ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;
; lpm_mux.inc                        ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;
; lpm_decode.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc               ;
; a_rdenreg.inc                      ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;
; altrom.inc                         ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altrom.inc                   ;
; altram.inc                         ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altram.inc                   ;
; altdpram.inc                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc                 ;
; db/altsyncram_ss14.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/altsyncram_ss14.tdf                                          ;
; db/altsyncram_4hq1.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/altsyncram_4hq1.tdf                                          ;
; altdpram.tdf                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.tdf                 ;
; memmodes.inc                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/others/maxplus2/memmodes.inc               ;
; a_hdffe.inc                        ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;
; alt_le_rden_reg.inc                ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;
; altsyncram.inc                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.inc               ;
; lpm_mux.tdf                        ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; muxlut.inc                         ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/muxlut.inc                   ;
; bypassff.inc                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/bypassff.inc                 ;
; altshift.inc                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/altshift.inc                 ;
; db/mux_7oc.tdf                     ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/mux_7oc.tdf                                                  ;
; lpm_decode.tdf                     ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;
; declut.inc                         ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/declut.inc                   ;
; lpm_compare.inc                    ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_compare.inc              ;
; db/decode_rqf.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/decode_rqf.tdf                                               ;
; lpm_counter.tdf                    ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;
; lpm_add_sub.inc                    ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;
; cmpconst.inc                       ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/cmpconst.inc                 ;
; lpm_counter.inc                    ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.inc              ;
; alt_counter_stratix.inc            ; yes             ; Megafunction                 ; c:/altera/11.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;
; db/cntr_6ci.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/cntr_6ci.tdf                                                 ;
; db/cmpr_bcc.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/cmpr_bcc.tdf                                                 ;
; db/cntr_m4j.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/cntr_m4j.tdf                                                 ;
; db/cntr_qbi.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/cntr_qbi.tdf                                                 ;
; db/cmpr_9cc.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/cmpr_9cc.tdf                                                 ;
; db/cntr_gui.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/cntr_gui.tdf                                                 ;
; db/cmpr_5cc.tdf                    ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/cmpr_5cc.tdf                                                 ;
; sld_rom_sr.vhd                     ; yes             ; Encrypted Megafunction       ; c:/altera/11.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; sld_hub.vhd                        ; yes             ; Encrypted Megafunction       ; c:/altera/11.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; D:/2.8/SRAM/db/altsyncram_is14.tdf ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/altsyncram_is14.tdf                                          ;
; D:/2.8/SRAM/db/altsyncram_qgq1.tdf ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/altsyncram_qgq1.tdf                                          ;
; D:/2.8/SRAM/db/mux_9oc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/mux_9oc.tdf                                                  ;
; D:/2.8/SRAM/db/cntr_vbi.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/cntr_vbi.tdf                                                 ;
; D:/2.8/SRAM/db/cmpr_acc.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/cmpr_acc.tdf                                                 ;
; D:/2.8/SRAM/db/cntr_u4j.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/cntr_u4j.tdf                                                 ;
; D:/2.8/SRAM/db/cntr_sbi.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/2.8/SRAM/db/cntr_sbi.tdf                                                 ;
+------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,662    ;
;                                             ;          ;
; Total combinational functions               ; 683      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 322      ;
;     -- 3 input functions                    ; 225      ;
;     -- <=2 input functions                  ; 136      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 609      ;
;     -- arithmetic mode                      ; 74       ;
;                                             ;          ;
; Total registers                             ; 1407     ;
;     -- Dedicated logic registers            ; 1407     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 49       ;
; Total memory bits                           ; 87040    ;
; Maximum fan-out node                        ; sram_clk ;
; Maximum fan-out                             ; 936      ;
; Total fan-out                               ; 8308     ;
; Average fan-out                             ; 3.73     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                      ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SRAM_TEST                                                                                           ; 683 (48)          ; 1407 (43)    ; 87040       ; 0            ; 0       ; 0         ; 49   ; 0            ; |SRAM_TEST                                                                                                                                                                                                                                                                                               ;              ;
;    |sld_hub:auto_hub|                                                                                ; 105 (66)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 530 (1)           ; 1291 (0)     ; 87040       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 529 (20)          ; 1291 (542)   ; 87040       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ;              ;
;             |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                |mux_7oc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated                                                                                                                        ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 87040       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;             |altsyncram_ss14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 87040       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ss14:auto_generated                                                                                                                                           ;              ;
;                |altsyncram_4hq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 87040       ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ss14:auto_generated|altsyncram_4hq1:altsyncram1                                                                                                               ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 81 (81)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;          |sld_ela_control:ela_control|                                                               ; 200 (1)           ; 441 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 170 (0)           ; 425 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 255 (255)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 170 (0)           ; 170 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 29 (29)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 168 (12)          ; 150 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                |cntr_6ci:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6ci:auto_generated                                                       ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                |cntr_m4j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated                                                                                ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                |cntr_qbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated                                                                      ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 85 (85)           ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SRAM_TEST|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ss14:auto_generated|altsyncram_4hq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 85           ; 1024         ; 85           ; 87040 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; sram_din[1,3,5,7,9,11,13,15]           ; Stuck at GND due to stuck port data_in ;
; sram_din[0,2,4,6,8,10,12]              ; Merged with sram_din[14]               ;
; Total Number of Removed Registers = 15 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1407  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 553   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 507   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; SRAM_CE~reg0                                                                                                                            ; 2       ;
; SRAM_OE~reg0                                                                                                                            ; 2       ;
; SRAM_WE~reg0                                                                                                                            ; 2       ;
; SRAM_UB~reg0                                                                                                                            ; 2       ;
; SRAM_LB~reg0                                                                                                                            ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 17                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ss14:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ss14:auto_generated|altsyncram_4hq1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 85                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 85                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 65113                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 22936                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                    ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 279                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 85                  ; 85               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                              ;
+-------------------+---------------+-----------+----------------+-------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection     ; Details                                                                                                                                                        ;
+-------------------+---------------+-----------+----------------+-------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LED[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[8]      ; N/A                                                                                                                                                            ;
; LED[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[8]      ; N/A                                                                                                                                                            ;
; LED[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[9]      ; N/A                                                                                                                                                            ;
; LED[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[9]      ; N/A                                                                                                                                                            ;
; LED[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[10]     ; N/A                                                                                                                                                            ;
; LED[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[10]     ; N/A                                                                                                                                                            ;
; LED[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[11]     ; N/A                                                                                                                                                            ;
; LED[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[11]     ; N/A                                                                                                                                                            ;
; LED[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[12]     ; N/A                                                                                                                                                            ;
; LED[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[12]     ; N/A                                                                                                                                                            ;
; LED[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[13]     ; N/A                                                                                                                                                            ;
; LED[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[13]     ; N/A                                                                                                                                                            ;
; LED[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[14]     ; N/A                                                                                                                                                            ;
; LED[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[14]     ; N/A                                                                                                                                                            ;
; LED[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[15]     ; N/A                                                                                                                                                            ;
; LED[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[15]     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[0]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[0]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[10]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[10]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[11]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[11]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[12]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[12]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[13]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[13]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[14]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[14]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[15]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[15]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[16]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[16]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[16]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[17]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[17]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[17]~reg0    ; N/A                                                                                                                                                            ;
; SRAM_ADDR[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[1]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[1]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[2]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[2]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[3]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[3]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[4]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[4]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[5]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[5]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[6]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[6]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[7]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[7]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[8]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[8]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[9]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_ADDR[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_ADDR[9]~reg0     ; N/A                                                                                                                                                            ;
; SRAM_CE           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_CE~reg0_wirecell ; N/A                                                                                                                                                            ;
; SRAM_CE           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_CE~reg0_wirecell ; N/A                                                                                                                                                            ;
; SRAM_DQ[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[0]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]~10        ; N/A                                                                                                                                                            ;
; SRAM_DQ[10]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]~10        ; N/A                                                                                                                                                            ;
; SRAM_DQ[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]~11        ; N/A                                                                                                                                                            ;
; SRAM_DQ[11]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]~11        ; N/A                                                                                                                                                            ;
; SRAM_DQ[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]~12        ; N/A                                                                                                                                                            ;
; SRAM_DQ[12]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]~12        ; N/A                                                                                                                                                            ;
; SRAM_DQ[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]~13        ; N/A                                                                                                                                                            ;
; SRAM_DQ[13]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]~13        ; N/A                                                                                                                                                            ;
; SRAM_DQ[14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]~14        ; N/A                                                                                                                                                            ;
; SRAM_DQ[14]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]~14        ; N/A                                                                                                                                                            ;
; SRAM_DQ[15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]~15        ; N/A                                                                                                                                                            ;
; SRAM_DQ[15]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]~15        ; N/A                                                                                                                                                            ;
; SRAM_DQ[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[1]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[2]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[3]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[4]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[5]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[6]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[7]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]            ; N/A                                                                                                                                                            ;
; SRAM_DQ[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]~8          ; N/A                                                                                                                                                            ;
; SRAM_DQ[8]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]~8          ; N/A                                                                                                                                                            ;
; SRAM_DQ[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]~9          ; N/A                                                                                                                                                            ;
; SRAM_DQ[9]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]~9          ; N/A                                                                                                                                                            ;
; SRAM_LB           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_LB~reg0_wirecell ; N/A                                                                                                                                                            ;
; SRAM_LB           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_LB~reg0_wirecell ; N/A                                                                                                                                                            ;
; SRAM_OE           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_OE~reg0_wirecell ; N/A                                                                                                                                                            ;
; SRAM_OE           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_OE~reg0_wirecell ; N/A                                                                                                                                                            ;
; SRAM_UB           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_UB~reg0_wirecell ; N/A                                                                                                                                                            ;
; SRAM_UB           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_UB~reg0_wirecell ; N/A                                                                                                                                                            ;
; SRAM_WE           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_WE~reg0_wirecell ; N/A                                                                                                                                                            ;
; SRAM_WE           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_WE~reg0_wirecell ; N/A                                                                                                                                                            ;
; ctrl_cnt[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_cnt[0]           ; N/A                                                                                                                                                            ;
; ctrl_cnt[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_cnt[0]           ; N/A                                                                                                                                                            ;
; ctrl_cnt[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_cnt[1]           ; N/A                                                                                                                                                            ;
; ctrl_cnt[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_cnt[1]           ; N/A                                                                                                                                                            ;
; ctrl_cnt[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_cnt[2]           ; N/A                                                                                                                                                            ;
; ctrl_cnt[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_cnt[2]           ; N/A                                                                                                                                                            ;
; ctrl_cnt[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_cnt[3]           ; N/A                                                                                                                                                            ;
; ctrl_cnt[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_cnt[3]           ; N/A                                                                                                                                                            ;
; ctrl_cnt[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_cnt[4]           ; N/A                                                                                                                                                            ;
; ctrl_cnt[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_cnt[4]           ; N/A                                                                                                                                                            ;
; ctrl_cnt[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_cnt[5]           ; N/A                                                                                                                                                            ;
; ctrl_cnt[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ctrl_cnt[5]           ; N/A                                                                                                                                                            ;
; sram_clk          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_clk              ; N/A                                                                                                                                                            ;
; sram_data_lck[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[0]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[10]     ; N/A                                                                                                                                                            ;
; sram_data_lck[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[10]     ; N/A                                                                                                                                                            ;
; sram_data_lck[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[11]     ; N/A                                                                                                                                                            ;
; sram_data_lck[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[11]     ; N/A                                                                                                                                                            ;
; sram_data_lck[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[12]     ; N/A                                                                                                                                                            ;
; sram_data_lck[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[12]     ; N/A                                                                                                                                                            ;
; sram_data_lck[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[13]     ; N/A                                                                                                                                                            ;
; sram_data_lck[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[13]     ; N/A                                                                                                                                                            ;
; sram_data_lck[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[14]     ; N/A                                                                                                                                                            ;
; sram_data_lck[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[14]     ; N/A                                                                                                                                                            ;
; sram_data_lck[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[15]     ; N/A                                                                                                                                                            ;
; sram_data_lck[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[15]     ; N/A                                                                                                                                                            ;
; sram_data_lck[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[1]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[2]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[3]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[4]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[5]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[6]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[7]  ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                   ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; sram_data_lck[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[8]      ; N/A                                                                                                                                                            ;
; sram_data_lck[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[8]      ; N/A                                                                                                                                                            ;
; sram_data_lck[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[9]      ; N/A                                                                                                                                                            ;
; sram_data_lck[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_data_lck[9]      ; N/A                                                                                                                                                            ;
; sram_din[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
; sram_din[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
; sram_din[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
; sram_din[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
; sram_din[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
; sram_din[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
; sram_din[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
; sram_din[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
; sram_din[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
; sram_din[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
; sram_din[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
; sram_din[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
; sram_din[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
; sram_din[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
; sram_din[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sram_din[14]          ; N/A                                                                                                                                                            ;
; sram_din[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
; sram_din[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                   ; N/A                                                                                                                                                            ;
+-------------------+---------------+-----------+----------------+-------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Wed Oct 03 08:57:50 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM_TEST -c SRAM_TEST
Info: Only one processor detected - disabling parallel compilation
Info: Found 1 design units, including 1 entities, in source file rtl/sram_test.v
    Info: Found entity 1: SRAM_TEST
Info: Elaborating entity "SRAM_TEST" for the top level hierarchy
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ss14.tdf
    Info: Found entity 1: altsyncram_ss14
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4hq1.tdf
    Info: Found entity 1: altsyncram_4hq1
Info: Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf
    Info: Found entity 1: mux_7oc
Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info: Found entity 1: decode_rqf
Info: Found 1 design units, including 1 entities, in source file db/cntr_6ci.tdf
    Info: Found entity 1: cntr_6ci
Info: Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf
    Info: Found entity 1: cmpr_bcc
Info: Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf
    Info: Found entity 1: cntr_m4j
Info: Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf
    Info: Found entity 1: cntr_qbi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info: Found entity 1: cmpr_9cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info: Found entity 1: cntr_gui
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info: Found entity 1: cmpr_5cc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning: Partially connected in-system debug instance "auto_signaltap_0" to 155 of its 171 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 16 missing sources or connections.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 1825 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 32 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 1686 logic cells
    Info: Implemented 85 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 276 megabytes
    Info: Processing ended: Wed Oct 03 08:58:18 2012
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:23


