# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_06.srcs/sources_1/new/FULL_ADDER.vhd" \
"../../../../project_06.srcs/sim_1/new/FULL_ADDER_TB.vhd" \

# Do not sort compile order
nosort
