
weatherstation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d344  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001698  0800d4d8  0800d4d8  0000e4d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eb70  0800eb70  000101e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800eb70  0800eb70  0000fb70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eb78  0800eb78  000101e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eb78  0800eb78  0000fb78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800eb7c  0800eb7c  0000fb7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800eb80  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000101e0  2**0
                  CONTENTS
 10 .bss          0000505c  200001e0  200001e0  000101e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000523c  2000523c  000101e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000101e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001babf  00000000  00000000  00010210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a6e  00000000  00000000  0002bccf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001900  00000000  00000000  0002f740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000137e  00000000  00000000  00031040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023f72  00000000  00000000  000323be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c4ad  00000000  00000000  00056330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db56d  00000000  00000000  000727dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014dd4a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007ce8  00000000  00000000  0014dd90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000083  00000000  00000000  00155a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d4bc 	.word	0x0800d4bc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800d4bc 	.word	0x0800d4bc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_ldivmod>:
 8000c48:	b97b      	cbnz	r3, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4a:	b972      	cbnz	r2, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bfbe      	ittt	lt
 8000c50:	2000      	movlt	r0, #0
 8000c52:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c56:	e006      	blt.n	8000c66 <__aeabi_ldivmod+0x1e>
 8000c58:	bf08      	it	eq
 8000c5a:	2800      	cmpeq	r0, #0
 8000c5c:	bf1c      	itt	ne
 8000c5e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c62:	f04f 30ff 	movne.w	r0, #4294967295
 8000c66:	f000 b9b5 	b.w	8000fd4 <__aeabi_idiv0>
 8000c6a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c72:	2900      	cmp	r1, #0
 8000c74:	db09      	blt.n	8000c8a <__aeabi_ldivmod+0x42>
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	db1a      	blt.n	8000cb0 <__aeabi_ldivmod+0x68>
 8000c7a:	f000 f84d 	bl	8000d18 <__udivmoddi4>
 8000c7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c86:	b004      	add	sp, #16
 8000c88:	4770      	bx	lr
 8000c8a:	4240      	negs	r0, r0
 8000c8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	db1b      	blt.n	8000ccc <__aeabi_ldivmod+0x84>
 8000c94:	f000 f840 	bl	8000d18 <__udivmoddi4>
 8000c98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca0:	b004      	add	sp, #16
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca8:	4252      	negs	r2, r2
 8000caa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cae:	4770      	bx	lr
 8000cb0:	4252      	negs	r2, r2
 8000cb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cb6:	f000 f82f 	bl	8000d18 <__udivmoddi4>
 8000cba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc2:	b004      	add	sp, #16
 8000cc4:	4240      	negs	r0, r0
 8000cc6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cca:	4770      	bx	lr
 8000ccc:	4252      	negs	r2, r2
 8000cce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cd2:	f000 f821 	bl	8000d18 <__udivmoddi4>
 8000cd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cde:	b004      	add	sp, #16
 8000ce0:	4252      	negs	r2, r2
 8000ce2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b96a 	b.w	8000fd4 <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f806 	bl	8000d18 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__udivmoddi4>:
 8000d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d1c:	9d08      	ldr	r5, [sp, #32]
 8000d1e:	460c      	mov	r4, r1
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d14e      	bne.n	8000dc2 <__udivmoddi4+0xaa>
 8000d24:	4694      	mov	ip, r2
 8000d26:	458c      	cmp	ip, r1
 8000d28:	4686      	mov	lr, r0
 8000d2a:	fab2 f282 	clz	r2, r2
 8000d2e:	d962      	bls.n	8000df6 <__udivmoddi4+0xde>
 8000d30:	b14a      	cbz	r2, 8000d46 <__udivmoddi4+0x2e>
 8000d32:	f1c2 0320 	rsb	r3, r2, #32
 8000d36:	4091      	lsls	r1, r2
 8000d38:	fa20 f303 	lsr.w	r3, r0, r3
 8000d3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d40:	4319      	orrs	r1, r3
 8000d42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d4a:	fa1f f68c 	uxth.w	r6, ip
 8000d4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d56:	fb07 1114 	mls	r1, r7, r4, r1
 8000d5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d5e:	fb04 f106 	mul.w	r1, r4, r6
 8000d62:	4299      	cmp	r1, r3
 8000d64:	d90a      	bls.n	8000d7c <__udivmoddi4+0x64>
 8000d66:	eb1c 0303 	adds.w	r3, ip, r3
 8000d6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d6e:	f080 8112 	bcs.w	8000f96 <__udivmoddi4+0x27e>
 8000d72:	4299      	cmp	r1, r3
 8000d74:	f240 810f 	bls.w	8000f96 <__udivmoddi4+0x27e>
 8000d78:	3c02      	subs	r4, #2
 8000d7a:	4463      	add	r3, ip
 8000d7c:	1a59      	subs	r1, r3, r1
 8000d7e:	fa1f f38e 	uxth.w	r3, lr
 8000d82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d86:	fb07 1110 	mls	r1, r7, r0, r1
 8000d8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d8e:	fb00 f606 	mul.w	r6, r0, r6
 8000d92:	429e      	cmp	r6, r3
 8000d94:	d90a      	bls.n	8000dac <__udivmoddi4+0x94>
 8000d96:	eb1c 0303 	adds.w	r3, ip, r3
 8000d9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d9e:	f080 80fc 	bcs.w	8000f9a <__udivmoddi4+0x282>
 8000da2:	429e      	cmp	r6, r3
 8000da4:	f240 80f9 	bls.w	8000f9a <__udivmoddi4+0x282>
 8000da8:	4463      	add	r3, ip
 8000daa:	3802      	subs	r0, #2
 8000dac:	1b9b      	subs	r3, r3, r6
 8000dae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000db2:	2100      	movs	r1, #0
 8000db4:	b11d      	cbz	r5, 8000dbe <__udivmoddi4+0xa6>
 8000db6:	40d3      	lsrs	r3, r2
 8000db8:	2200      	movs	r2, #0
 8000dba:	e9c5 3200 	strd	r3, r2, [r5]
 8000dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d905      	bls.n	8000dd2 <__udivmoddi4+0xba>
 8000dc6:	b10d      	cbz	r5, 8000dcc <__udivmoddi4+0xb4>
 8000dc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000dcc:	2100      	movs	r1, #0
 8000dce:	4608      	mov	r0, r1
 8000dd0:	e7f5      	b.n	8000dbe <__udivmoddi4+0xa6>
 8000dd2:	fab3 f183 	clz	r1, r3
 8000dd6:	2900      	cmp	r1, #0
 8000dd8:	d146      	bne.n	8000e68 <__udivmoddi4+0x150>
 8000dda:	42a3      	cmp	r3, r4
 8000ddc:	d302      	bcc.n	8000de4 <__udivmoddi4+0xcc>
 8000dde:	4290      	cmp	r0, r2
 8000de0:	f0c0 80f0 	bcc.w	8000fc4 <__udivmoddi4+0x2ac>
 8000de4:	1a86      	subs	r6, r0, r2
 8000de6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dea:	2001      	movs	r0, #1
 8000dec:	2d00      	cmp	r5, #0
 8000dee:	d0e6      	beq.n	8000dbe <__udivmoddi4+0xa6>
 8000df0:	e9c5 6300 	strd	r6, r3, [r5]
 8000df4:	e7e3      	b.n	8000dbe <__udivmoddi4+0xa6>
 8000df6:	2a00      	cmp	r2, #0
 8000df8:	f040 8090 	bne.w	8000f1c <__udivmoddi4+0x204>
 8000dfc:	eba1 040c 	sub.w	r4, r1, ip
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa1f f78c 	uxth.w	r7, ip
 8000e08:	2101      	movs	r1, #1
 8000e0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e12:	fb08 4416 	mls	r4, r8, r6, r4
 8000e16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e1a:	fb07 f006 	mul.w	r0, r7, r6
 8000e1e:	4298      	cmp	r0, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x11c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x11a>
 8000e2c:	4298      	cmp	r0, r3
 8000e2e:	f200 80cd 	bhi.w	8000fcc <__udivmoddi4+0x2b4>
 8000e32:	4626      	mov	r6, r4
 8000e34:	1a1c      	subs	r4, r3, r0
 8000e36:	fa1f f38e 	uxth.w	r3, lr
 8000e3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e46:	fb00 f707 	mul.w	r7, r0, r7
 8000e4a:	429f      	cmp	r7, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x148>
 8000e4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x146>
 8000e58:	429f      	cmp	r7, r3
 8000e5a:	f200 80b0 	bhi.w	8000fbe <__udivmoddi4+0x2a6>
 8000e5e:	4620      	mov	r0, r4
 8000e60:	1bdb      	subs	r3, r3, r7
 8000e62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e66:	e7a5      	b.n	8000db4 <__udivmoddi4+0x9c>
 8000e68:	f1c1 0620 	rsb	r6, r1, #32
 8000e6c:	408b      	lsls	r3, r1
 8000e6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e72:	431f      	orrs	r7, r3
 8000e74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e78:	fa04 f301 	lsl.w	r3, r4, r1
 8000e7c:	ea43 030c 	orr.w	r3, r3, ip
 8000e80:	40f4      	lsrs	r4, r6
 8000e82:	fa00 f801 	lsl.w	r8, r0, r1
 8000e86:	0c38      	lsrs	r0, r7, #16
 8000e88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e90:	fa1f fc87 	uxth.w	ip, r7
 8000e94:	fb00 441e 	mls	r4, r0, lr, r4
 8000e98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000ea0:	45a1      	cmp	r9, r4
 8000ea2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ea6:	d90a      	bls.n	8000ebe <__udivmoddi4+0x1a6>
 8000ea8:	193c      	adds	r4, r7, r4
 8000eaa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eae:	f080 8084 	bcs.w	8000fba <__udivmoddi4+0x2a2>
 8000eb2:	45a1      	cmp	r9, r4
 8000eb4:	f240 8081 	bls.w	8000fba <__udivmoddi4+0x2a2>
 8000eb8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ebc:	443c      	add	r4, r7
 8000ebe:	eba4 0409 	sub.w	r4, r4, r9
 8000ec2:	fa1f f983 	uxth.w	r9, r3
 8000ec6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eca:	fb00 4413 	mls	r4, r0, r3, r4
 8000ece:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ed2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ed6:	45a4      	cmp	ip, r4
 8000ed8:	d907      	bls.n	8000eea <__udivmoddi4+0x1d2>
 8000eda:	193c      	adds	r4, r7, r4
 8000edc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ee0:	d267      	bcs.n	8000fb2 <__udivmoddi4+0x29a>
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d965      	bls.n	8000fb2 <__udivmoddi4+0x29a>
 8000ee6:	3b02      	subs	r3, #2
 8000ee8:	443c      	add	r4, r7
 8000eea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000eee:	fba0 9302 	umull	r9, r3, r0, r2
 8000ef2:	eba4 040c 	sub.w	r4, r4, ip
 8000ef6:	429c      	cmp	r4, r3
 8000ef8:	46ce      	mov	lr, r9
 8000efa:	469c      	mov	ip, r3
 8000efc:	d351      	bcc.n	8000fa2 <__udivmoddi4+0x28a>
 8000efe:	d04e      	beq.n	8000f9e <__udivmoddi4+0x286>
 8000f00:	b155      	cbz	r5, 8000f18 <__udivmoddi4+0x200>
 8000f02:	ebb8 030e 	subs.w	r3, r8, lr
 8000f06:	eb64 040c 	sbc.w	r4, r4, ip
 8000f0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f0e:	40cb      	lsrs	r3, r1
 8000f10:	431e      	orrs	r6, r3
 8000f12:	40cc      	lsrs	r4, r1
 8000f14:	e9c5 6400 	strd	r6, r4, [r5]
 8000f18:	2100      	movs	r1, #0
 8000f1a:	e750      	b.n	8000dbe <__udivmoddi4+0xa6>
 8000f1c:	f1c2 0320 	rsb	r3, r2, #32
 8000f20:	fa20 f103 	lsr.w	r1, r0, r3
 8000f24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f28:	fa24 f303 	lsr.w	r3, r4, r3
 8000f2c:	4094      	lsls	r4, r2
 8000f2e:	430c      	orrs	r4, r1
 8000f30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f38:	fa1f f78c 	uxth.w	r7, ip
 8000f3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f40:	fb08 3110 	mls	r1, r8, r0, r3
 8000f44:	0c23      	lsrs	r3, r4, #16
 8000f46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f4a:	fb00 f107 	mul.w	r1, r0, r7
 8000f4e:	4299      	cmp	r1, r3
 8000f50:	d908      	bls.n	8000f64 <__udivmoddi4+0x24c>
 8000f52:	eb1c 0303 	adds.w	r3, ip, r3
 8000f56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f5a:	d22c      	bcs.n	8000fb6 <__udivmoddi4+0x29e>
 8000f5c:	4299      	cmp	r1, r3
 8000f5e:	d92a      	bls.n	8000fb6 <__udivmoddi4+0x29e>
 8000f60:	3802      	subs	r0, #2
 8000f62:	4463      	add	r3, ip
 8000f64:	1a5b      	subs	r3, r3, r1
 8000f66:	b2a4      	uxth	r4, r4
 8000f68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f74:	fb01 f307 	mul.w	r3, r1, r7
 8000f78:	42a3      	cmp	r3, r4
 8000f7a:	d908      	bls.n	8000f8e <__udivmoddi4+0x276>
 8000f7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f84:	d213      	bcs.n	8000fae <__udivmoddi4+0x296>
 8000f86:	42a3      	cmp	r3, r4
 8000f88:	d911      	bls.n	8000fae <__udivmoddi4+0x296>
 8000f8a:	3902      	subs	r1, #2
 8000f8c:	4464      	add	r4, ip
 8000f8e:	1ae4      	subs	r4, r4, r3
 8000f90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f94:	e739      	b.n	8000e0a <__udivmoddi4+0xf2>
 8000f96:	4604      	mov	r4, r0
 8000f98:	e6f0      	b.n	8000d7c <__udivmoddi4+0x64>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e706      	b.n	8000dac <__udivmoddi4+0x94>
 8000f9e:	45c8      	cmp	r8, r9
 8000fa0:	d2ae      	bcs.n	8000f00 <__udivmoddi4+0x1e8>
 8000fa2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fa6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000faa:	3801      	subs	r0, #1
 8000fac:	e7a8      	b.n	8000f00 <__udivmoddi4+0x1e8>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	e7ed      	b.n	8000f8e <__udivmoddi4+0x276>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	e799      	b.n	8000eea <__udivmoddi4+0x1d2>
 8000fb6:	4630      	mov	r0, r6
 8000fb8:	e7d4      	b.n	8000f64 <__udivmoddi4+0x24c>
 8000fba:	46d6      	mov	lr, sl
 8000fbc:	e77f      	b.n	8000ebe <__udivmoddi4+0x1a6>
 8000fbe:	4463      	add	r3, ip
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	e74d      	b.n	8000e60 <__udivmoddi4+0x148>
 8000fc4:	4606      	mov	r6, r0
 8000fc6:	4623      	mov	r3, r4
 8000fc8:	4608      	mov	r0, r1
 8000fca:	e70f      	b.n	8000dec <__udivmoddi4+0xd4>
 8000fcc:	3e02      	subs	r6, #2
 8000fce:	4463      	add	r3, ip
 8000fd0:	e730      	b.n	8000e34 <__udivmoddi4+0x11c>
 8000fd2:	bf00      	nop

08000fd4 <__aeabi_idiv0>:
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop

08000fd8 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 8000fe0:	2305      	movs	r3, #5
 8000fe2:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f001 facb 	bl	8002584 <null_ptr_check>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 8000ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d133      	bne.n	8001062 <bme280_init+0x8a>
		while (try_count) {
 8000ffa:	e028      	b.n	800104e <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8000ffc:	f107 010d 	add.w	r1, r7, #13
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2201      	movs	r2, #1
 8001004:	20d0      	movs	r0, #208	@ 0xd0
 8001006:	f000 f832 	bl	800106e <bme280_get_regs>
 800100a:	4603      	mov	r3, r0
 800100c:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 800100e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d114      	bne.n	8001040 <bme280_init+0x68>
 8001016:	7b7b      	ldrb	r3, [r7, #13]
 8001018:	2b60      	cmp	r3, #96	@ 0x60
 800101a:	d111      	bne.n	8001040 <bme280_init+0x68>
				dev->chip_id = chip_id;
 800101c:	7b7a      	ldrb	r2, [r7, #13]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f000 f978 	bl	8001318 <bme280_soft_reset>
 8001028:	4603      	mov	r3, r0
 800102a:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 800102c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d110      	bne.n	8001056 <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f001 f919 	bl	800226c <get_calib_data>
 800103a:	4603      	mov	r3, r0
 800103c:	73fb      	strb	r3, [r7, #15]
				}
				break;
 800103e:	e00a      	b.n	8001056 <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	2001      	movs	r0, #1
 8001046:	4798      	blx	r3
			--try_count;
 8001048:	7bbb      	ldrb	r3, [r7, #14]
 800104a:	3b01      	subs	r3, #1
 800104c:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 800104e:	7bbb      	ldrb	r3, [r7, #14]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d1d3      	bne.n	8000ffc <bme280_init+0x24>
 8001054:	e000      	b.n	8001058 <bme280_init+0x80>
				break;
 8001056:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8001058:	7bbb      	ldrb	r3, [r7, #14]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d101      	bne.n	8001062 <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 800105e:	23fe      	movs	r3, #254	@ 0xfe
 8001060:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001062:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001066:	4618      	mov	r0, r3
 8001068:	3710      	adds	r7, #16
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 800106e:	b590      	push	{r4, r7, lr}
 8001070:	b087      	sub	sp, #28
 8001072:	af00      	add	r7, sp, #0
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607b      	str	r3, [r7, #4]
 8001078:	4603      	mov	r3, r0
 800107a:	73fb      	strb	r3, [r7, #15]
 800107c:	4613      	mov	r3, r2
 800107e:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f001 fa7f 	bl	8002584 <null_ptr_check>
 8001086:	4603      	mov	r3, r0
 8001088:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 800108a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d117      	bne.n	80010c2 <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	789b      	ldrb	r3, [r3, #2]
 8001096:	2b01      	cmp	r3, #1
 8001098:	d003      	beq.n	80010a2 <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 800109a:	7bfb      	ldrb	r3, [r7, #15]
 800109c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010a0:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	685c      	ldr	r4, [r3, #4]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	7858      	ldrb	r0, [r3, #1]
 80010aa:	89bb      	ldrh	r3, [r7, #12]
 80010ac:	7bf9      	ldrb	r1, [r7, #15]
 80010ae:	68ba      	ldr	r2, [r7, #8]
 80010b0:	47a0      	blx	r4
 80010b2:	4603      	mov	r3, r0
 80010b4:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 80010b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 80010be:	23fc      	movs	r3, #252	@ 0xfc
 80010c0:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80010c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	371c      	adds	r7, #28
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd90      	pop	{r4, r7, pc}

080010ce <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 80010ce:	b590      	push	{r4, r7, lr}
 80010d0:	b08d      	sub	sp, #52	@ 0x34
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	60f8      	str	r0, [r7, #12]
 80010d6:	60b9      	str	r1, [r7, #8]
 80010d8:	603b      	str	r3, [r7, #0]
 80010da:	4613      	mov	r3, r2
 80010dc:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	2b0a      	cmp	r3, #10
 80010e2:	d901      	bls.n	80010e8 <bme280_set_regs+0x1a>
		len = 10;
 80010e4:	230a      	movs	r3, #10
 80010e6:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80010e8:	6838      	ldr	r0, [r7, #0]
 80010ea:	f001 fa4b 	bl	8002584 <null_ptr_check>
 80010ee:	4603      	mov	r3, r0
 80010f0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 80010f4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d156      	bne.n	80011aa <bme280_set_regs+0xdc>
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d053      	beq.n	80011aa <bme280_set_regs+0xdc>
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d050      	beq.n	80011aa <bme280_set_regs+0xdc>
		if (len != 0) {
 8001108:	79fb      	ldrb	r3, [r7, #7]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d049      	beq.n	80011a2 <bme280_set_regs+0xd4>
			temp_buff[0] = reg_data[0];
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	789b      	ldrb	r3, [r3, #2]
 8001118:	2b01      	cmp	r3, #1
 800111a:	d01a      	beq.n	8001152 <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800111c:	2300      	movs	r3, #0
 800111e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001122:	e011      	b.n	8001148 <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8001124:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001128:	68fa      	ldr	r2, [r7, #12]
 800112a:	4413      	add	r3, r2
 800112c:	781a      	ldrb	r2, [r3, #0]
 800112e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001132:	68f9      	ldr	r1, [r7, #12]
 8001134:	440b      	add	r3, r1
 8001136:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800113a:	b2d2      	uxtb	r2, r2
 800113c:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 800113e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001142:	3301      	adds	r3, #1
 8001144:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001148:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	429a      	cmp	r2, r3
 8001150:	d3e8      	bcc.n	8001124 <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 8001152:	79fb      	ldrb	r3, [r7, #7]
 8001154:	2b01      	cmp	r3, #1
 8001156:	d90d      	bls.n	8001174 <bme280_set_regs+0xa6>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	f107 0114 	add.w	r1, r7, #20
 800115e:	68ba      	ldr	r2, [r7, #8]
 8001160:	68f8      	ldr	r0, [r7, #12]
 8001162:	f001 f8c8 	bl	80022f6 <interleave_reg_addr>
				temp_len = ((len * 2) - 1);
 8001166:	79fb      	ldrb	r3, [r7, #7]
 8001168:	b29b      	uxth	r3, r3
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	b29b      	uxth	r3, r3
 800116e:	3b01      	subs	r3, #1
 8001170:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8001172:	e001      	b.n	8001178 <bme280_set_regs+0xaa>
			} else {
				temp_len = len;
 8001174:	79fb      	ldrb	r3, [r7, #7]
 8001176:	85bb      	strh	r3, [r7, #44]	@ 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	689c      	ldr	r4, [r3, #8]
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	7858      	ldrb	r0, [r3, #1]
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	7819      	ldrb	r1, [r3, #0]
 8001184:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001186:	f107 0214 	add.w	r2, r7, #20
 800118a:	47a0      	blx	r4
 800118c:	4603      	mov	r3, r0
 800118e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 8001192:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001196:	2b00      	cmp	r3, #0
 8001198:	d00b      	beq.n	80011b2 <bme280_set_regs+0xe4>
				rslt = BME280_E_COMM_FAIL;
 800119a:	23fc      	movs	r3, #252	@ 0xfc
 800119c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 80011a0:	e007      	b.n	80011b2 <bme280_set_regs+0xe4>
		} else {
			rslt = BME280_E_INVALID_LEN;
 80011a2:	23fd      	movs	r3, #253	@ 0xfd
 80011a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (len != 0) {
 80011a8:	e003      	b.n	80011b2 <bme280_set_regs+0xe4>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80011aa:	23ff      	movs	r3, #255	@ 0xff
 80011ac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80011b0:	e000      	b.n	80011b4 <bme280_set_regs+0xe6>
		if (len != 0) {
 80011b2:	bf00      	nop
	}


	return rslt;
 80011b4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3734      	adds	r7, #52	@ 0x34
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd90      	pop	{r4, r7, pc}

080011c0 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	6039      	str	r1, [r7, #0]
 80011ca:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80011cc:	6838      	ldr	r0, [r7, #0]
 80011ce:	f001 f9d9 	bl	8002584 <null_ptr_check>
 80011d2:	4603      	mov	r3, r0
 80011d4:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 80011d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d13f      	bne.n	800125e <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 80011de:	f107 030e 	add.w	r3, r7, #14
 80011e2:	6839      	ldr	r1, [r7, #0]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f000 f874 	bl	80012d2 <bme280_get_sensor_mode>
 80011ea:	4603      	mov	r3, r0
 80011ec:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 80011ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d107      	bne.n	8001206 <bme280_set_sensor_settings+0x46>
 80011f6:	7bbb      	ldrb	r3, [r7, #14]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d004      	beq.n	8001206 <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 80011fc:	6838      	ldr	r0, [r7, #0]
 80011fe:	f000 fb36 	bl	800186e <put_device_to_sleep>
 8001202:	4603      	mov	r3, r0
 8001204:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 8001206:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d127      	bne.n	800125e <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	4619      	mov	r1, r3
 8001212:	2007      	movs	r0, #7
 8001214:	f001 f99a 	bl	800254c <are_settings_changed>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d009      	beq.n	8001232 <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8001224:	79fb      	ldrb	r3, [r7, #7]
 8001226:	683a      	ldr	r2, [r7, #0]
 8001228:	4618      	mov	r0, r3
 800122a:	f000 f972 	bl	8001512 <set_osr_settings>
 800122e:	4603      	mov	r3, r0
 8001230:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 8001232:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d111      	bne.n	800125e <bme280_set_sensor_settings+0x9e>
 800123a:	79fb      	ldrb	r3, [r7, #7]
 800123c:	4619      	mov	r1, r3
 800123e:	2018      	movs	r0, #24
 8001240:	f001 f984 	bl	800254c <are_settings_changed>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d009      	beq.n	800125e <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	683a      	ldr	r2, [r7, #0]
 8001254:	4618      	mov	r0, r3
 8001256:	f000 f9f9 	bl	800164c <set_filter_standby_settings>
 800125a:	4603      	mov	r3, r0
 800125c:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 800125e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001262:	4618      	mov	r0, r3
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}

0800126a <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 800126a:	b580      	push	{r7, lr}
 800126c:	b084      	sub	sp, #16
 800126e:	af00      	add	r7, sp, #0
 8001270:	4603      	mov	r3, r0
 8001272:	6039      	str	r1, [r7, #0]
 8001274:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001276:	6838      	ldr	r0, [r7, #0]
 8001278:	f001 f984 	bl	8002584 <null_ptr_check>
 800127c:	4603      	mov	r3, r0
 800127e:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 8001280:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d11e      	bne.n	80012c6 <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8001288:	f107 030e 	add.w	r3, r7, #14
 800128c:	6839      	ldr	r1, [r7, #0]
 800128e:	4618      	mov	r0, r3
 8001290:	f000 f81f 	bl	80012d2 <bme280_get_sensor_mode>
 8001294:	4603      	mov	r3, r0
 8001296:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 8001298:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d107      	bne.n	80012b0 <bme280_set_sensor_mode+0x46>
 80012a0:	7bbb      	ldrb	r3, [r7, #14]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d004      	beq.n	80012b0 <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 80012a6:	6838      	ldr	r0, [r7, #0]
 80012a8:	f000 fae1 	bl	800186e <put_device_to_sleep>
 80012ac:	4603      	mov	r3, r0
 80012ae:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 80012b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d106      	bne.n	80012c6 <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	6839      	ldr	r1, [r7, #0]
 80012bc:	4618      	mov	r0, r3
 80012be:	f000 faa3 	bl	8001808 <write_power_mode>
 80012c2:	4603      	mov	r3, r0
 80012c4:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80012c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 80012d2:	b580      	push	{r7, lr}
 80012d4:	b084      	sub	sp, #16
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
 80012da:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80012dc:	6838      	ldr	r0, [r7, #0]
 80012de:	f001 f951 	bl	8002584 <null_ptr_check>
 80012e2:	4603      	mov	r3, r0
 80012e4:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 80012e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d10e      	bne.n	800130c <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	2201      	movs	r2, #1
 80012f2:	6879      	ldr	r1, [r7, #4]
 80012f4:	20f4      	movs	r0, #244	@ 0xf4
 80012f6:	f7ff feba 	bl	800106e <bme280_get_regs>
 80012fa:	4603      	mov	r3, r0
 80012fc:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	f003 0303 	and.w	r3, r3, #3
 8001306:	b2da      	uxtb	r2, r3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 800130c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b084      	sub	sp, #16
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 8001320:	23e0      	movs	r3, #224	@ 0xe0
 8001322:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 8001324:	23b6      	movs	r3, #182	@ 0xb6
 8001326:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f001 f92b 	bl	8002584 <null_ptr_check>
 800132e:	4603      	mov	r3, r0
 8001330:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8001332:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d10d      	bne.n	8001356 <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 800133a:	f107 010d 	add.w	r1, r7, #13
 800133e:	f107 000e 	add.w	r0, r7, #14
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2201      	movs	r2, #1
 8001346:	f7ff fec2 	bl	80010ce <bme280_set_regs>
 800134a:	4603      	mov	r3, r0
 800134c:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	68db      	ldr	r3, [r3, #12]
 8001352:	2002      	movs	r0, #2
 8001354:	4798      	blx	r3
	}

	return rslt;
 8001356:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800135a:	4618      	mov	r0, r3
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 8001362:	b580      	push	{r7, lr}
 8001364:	b08a      	sub	sp, #40	@ 0x28
 8001366:	af00      	add	r7, sp, #0
 8001368:	4603      	mov	r3, r0
 800136a:	60b9      	str	r1, [r7, #8]
 800136c:	607a      	str	r2, [r7, #4]
 800136e:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 8001370:	2300      	movs	r3, #0
 8001372:	61fb      	str	r3, [r7, #28]
 8001374:	2300      	movs	r3, #0
 8001376:	623b      	str	r3, [r7, #32]
	struct bme280_uncomp_data uncomp_data = {0};
 8001378:	f107 0310 	add.w	r3, r7, #16
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8001384:	6878      	ldr	r0, [r7, #4]
 8001386:	f001 f8fd 	bl	8002584 <null_ptr_check>
 800138a:	4603      	mov	r3, r0
 800138c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 8001390:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001394:	2b00      	cmp	r3, #0
 8001396:	d124      	bne.n	80013e2 <bme280_get_sensor_data+0x80>
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d021      	beq.n	80013e2 <bme280_get_sensor_data+0x80>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 800139e:	f107 011c 	add.w	r1, r7, #28
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2208      	movs	r2, #8
 80013a6:	20f7      	movs	r0, #247	@ 0xf7
 80013a8:	f7ff fe61 	bl	800106e <bme280_get_regs>
 80013ac:	4603      	mov	r3, r0
 80013ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		if (rslt == BME280_OK) {
 80013b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d116      	bne.n	80013e8 <bme280_get_sensor_data+0x86>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 80013ba:	f107 0210 	add.w	r2, r7, #16
 80013be:	f107 031c 	add.w	r3, r7, #28
 80013c2:	4611      	mov	r1, r2
 80013c4:	4618      	mov	r0, r3
 80013c6:	f000 f815 	bl	80013f4 <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	3310      	adds	r3, #16
 80013ce:	f107 0110 	add.w	r1, r7, #16
 80013d2:	7bf8      	ldrb	r0, [r7, #15]
 80013d4:	68ba      	ldr	r2, [r7, #8]
 80013d6:	f000 f853 	bl	8001480 <bme280_compensate_data>
 80013da:	4603      	mov	r3, r0
 80013dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 80013e0:	e002      	b.n	80013e8 <bme280_get_sensor_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 80013e2:	23ff      	movs	r3, #255	@ 0xff
 80013e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	return rslt;
 80013e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3728      	adds	r7, #40	@ 0x28
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b087      	sub	sp, #28
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	031b      	lsls	r3, r3, #12
 8001404:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	3301      	adds	r3, #1
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	011b      	lsls	r3, r3, #4
 800140e:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	3302      	adds	r3, #2
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	091b      	lsrs	r3, r3, #4
 8001418:	b2db      	uxtb	r3, r3
 800141a:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 800141c:	697a      	ldr	r2, [r7, #20]
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	431a      	orrs	r2, r3
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	431a      	orrs	r2, r3
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	3303      	adds	r3, #3
 800142e:	781b      	ldrb	r3, [r3, #0]
 8001430:	031b      	lsls	r3, r3, #12
 8001432:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	3304      	adds	r3, #4
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	011b      	lsls	r3, r3, #4
 800143c:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	3305      	adds	r3, #5
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	091b      	lsrs	r3, r3, #4
 8001446:	b2db      	uxtb	r3, r3
 8001448:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 800144a:	697a      	ldr	r2, [r7, #20]
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	431a      	orrs	r2, r3
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	431a      	orrs	r2, r3
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	3306      	adds	r3, #6
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	021b      	lsls	r3, r3, #8
 8001460:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	3307      	adds	r3, #7
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 800146a:	697a      	ldr	r2, [r7, #20]
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	431a      	orrs	r2, r3
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	609a      	str	r2, [r3, #8]
}
 8001474:	bf00      	nop
 8001476:	371c      	adds	r7, #28
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b086      	sub	sp, #24
 8001484:	af00      	add	r7, sp, #0
 8001486:	60b9      	str	r1, [r7, #8]
 8001488:	607a      	str	r2, [r7, #4]
 800148a:	603b      	str	r3, [r7, #0]
 800148c:	4603      	mov	r3, r0
 800148e:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 8001490:	2300      	movs	r3, #0
 8001492:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d033      	beq.n	8001502 <bme280_compensate_data+0x82>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d030      	beq.n	8001502 <bme280_compensate_data+0x82>
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d02d      	beq.n	8001502 <bme280_compensate_data+0x82>
		/* Initialize to zero */
		comp_data->temperature = 0;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2200      	movs	r2, #0
 80014aa:	605a      	str	r2, [r3, #4]
		comp_data->pressure = 0;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
		comp_data->humidity = 0;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 80014b8:	7bfb      	ldrb	r3, [r7, #15]
 80014ba:	f003 0307 	and.w	r3, r3, #7
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d006      	beq.n	80014d0 <bme280_compensate_data+0x50>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 80014c2:	6839      	ldr	r1, [r7, #0]
 80014c4:	68b8      	ldr	r0, [r7, #8]
 80014c6:	f000 fa1f 	bl	8001908 <compensate_temperature>
 80014ca:	4602      	mov	r2, r0
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	605a      	str	r2, [r3, #4]
		}
		if (sensor_comp & BME280_PRESS) {
 80014d0:	7bfb      	ldrb	r3, [r7, #15]
 80014d2:	f003 0301 	and.w	r3, r3, #1
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d006      	beq.n	80014e8 <bme280_compensate_data+0x68>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 80014da:	6839      	ldr	r1, [r7, #0]
 80014dc:	68b8      	ldr	r0, [r7, #8]
 80014de:	f000 fa75 	bl	80019cc <compensate_pressure>
 80014e2:	4602      	mov	r2, r0
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	601a      	str	r2, [r3, #0]
		}
		if (sensor_comp & BME280_HUM) {
 80014e8:	7bfb      	ldrb	r3, [r7, #15]
 80014ea:	f003 0304 	and.w	r3, r3, #4
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d009      	beq.n	8001506 <bme280_compensate_data+0x86>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 80014f2:	6839      	ldr	r1, [r7, #0]
 80014f4:	68b8      	ldr	r0, [r7, #8]
 80014f6:	f000 fe0d 	bl	8002114 <compensate_humidity>
 80014fa:	4602      	mov	r2, r0
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	609a      	str	r2, [r3, #8]
		if (sensor_comp & BME280_HUM) {
 8001500:	e001      	b.n	8001506 <bme280_compensate_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8001502:	23ff      	movs	r3, #255	@ 0xff
 8001504:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001506:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800150a:	4618      	mov	r0, r3
 800150c:	3718      	adds	r7, #24
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b086      	sub	sp, #24
 8001516:	af00      	add	r7, sp, #0
 8001518:	4603      	mov	r3, r0
 800151a:	60b9      	str	r1, [r7, #8]
 800151c:	607a      	str	r2, [r7, #4]
 800151e:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 8001520:	2301      	movs	r3, #1
 8001522:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 8001524:	7bfb      	ldrb	r3, [r7, #15]
 8001526:	f003 0304 	and.w	r3, r3, #4
 800152a:	2b00      	cmp	r3, #0
 800152c:	d005      	beq.n	800153a <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 800152e:	6879      	ldr	r1, [r7, #4]
 8001530:	68b8      	ldr	r0, [r7, #8]
 8001532:	f000 f815 	bl	8001560 <set_osr_humidity_settings>
 8001536:	4603      	mov	r3, r0
 8001538:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 800153a:	7bfb      	ldrb	r3, [r7, #15]
 800153c:	f003 0303 	and.w	r3, r3, #3
 8001540:	2b00      	cmp	r3, #0
 8001542:	d007      	beq.n	8001554 <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 8001544:	7bfb      	ldrb	r3, [r7, #15]
 8001546:	687a      	ldr	r2, [r7, #4]
 8001548:	68b9      	ldr	r1, [r7, #8]
 800154a:	4618      	mov	r0, r3
 800154c:	f000 f842 	bl	80015d4 <set_osr_press_temp_settings>
 8001550:	4603      	mov	r3, r0
 8001552:	75fb      	strb	r3, [r7, #23]

	return rslt;
 8001554:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3718      	adds	r7, #24
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 800156a:	23f2      	movs	r3, #242	@ 0xf2
 800156c:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	789b      	ldrb	r3, [r3, #2]
 8001572:	f003 0307 	and.w	r3, r3, #7
 8001576:	b2db      	uxtb	r3, r3
 8001578:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 800157a:	f107 010e 	add.w	r1, r7, #14
 800157e:	f107 000c 	add.w	r0, r7, #12
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	2201      	movs	r2, #1
 8001586:	f7ff fda2 	bl	80010ce <bme280_set_regs>
 800158a:	4603      	mov	r3, r0
 800158c:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 800158e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d118      	bne.n	80015c8 <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 8001596:	23f4      	movs	r3, #244	@ 0xf4
 8001598:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 800159a:	7b38      	ldrb	r0, [r7, #12]
 800159c:	f107 010d 	add.w	r1, r7, #13
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	2201      	movs	r2, #1
 80015a4:	f7ff fd63 	bl	800106e <bme280_get_regs>
 80015a8:	4603      	mov	r3, r0
 80015aa:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 80015ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d109      	bne.n	80015c8 <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 80015b4:	f107 010d 	add.w	r1, r7, #13
 80015b8:	f107 000c 	add.w	r0, r7, #12
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	2201      	movs	r2, #1
 80015c0:	f7ff fd85 	bl	80010ce <bme280_set_regs>
 80015c4:	4603      	mov	r3, r0
 80015c6:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80015c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3710      	adds	r7, #16
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
 80015e0:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 80015e2:	23f4      	movs	r3, #244	@ 0xf4
 80015e4:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 80015e6:	7db8      	ldrb	r0, [r7, #22]
 80015e8:	f107 0115 	add.w	r1, r7, #21
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2201      	movs	r2, #1
 80015f0:	f7ff fd3d 	bl	800106e <bme280_get_regs>
 80015f4:	4603      	mov	r3, r0
 80015f6:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 80015f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d11f      	bne.n	8001640 <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 8001600:	7bfb      	ldrb	r3, [r7, #15]
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	2b00      	cmp	r3, #0
 8001608:	d005      	beq.n	8001616 <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 800160a:	f107 0315 	add.w	r3, r7, #21
 800160e:	68b9      	ldr	r1, [r7, #8]
 8001610:	4618      	mov	r0, r3
 8001612:	f000 f88e 	bl	8001732 <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 8001616:	7bfb      	ldrb	r3, [r7, #15]
 8001618:	f003 0302 	and.w	r3, r3, #2
 800161c:	2b00      	cmp	r3, #0
 800161e:	d005      	beq.n	800162c <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 8001620:	f107 0315 	add.w	r3, r7, #21
 8001624:	68b9      	ldr	r1, [r7, #8]
 8001626:	4618      	mov	r0, r3
 8001628:	f000 f8a0 	bl	800176c <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 800162c:	f107 0115 	add.w	r1, r7, #21
 8001630:	f107 0016 	add.w	r0, r7, #22
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2201      	movs	r2, #1
 8001638:	f7ff fd49 	bl	80010ce <bme280_set_regs>
 800163c:	4603      	mov	r3, r0
 800163e:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8001640:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001644:	4618      	mov	r0, r3
 8001646:	3718      	adds	r7, #24
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}

0800164c <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b086      	sub	sp, #24
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	60b9      	str	r1, [r7, #8]
 8001656:	607a      	str	r2, [r7, #4]
 8001658:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 800165a:	23f5      	movs	r3, #245	@ 0xf5
 800165c:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 800165e:	7db8      	ldrb	r0, [r7, #22]
 8001660:	f107 0115 	add.w	r1, r7, #21
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2201      	movs	r2, #1
 8001668:	f7ff fd01 	bl	800106e <bme280_get_regs>
 800166c:	4603      	mov	r3, r0
 800166e:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8001670:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d11f      	bne.n	80016b8 <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 8001678:	7bfb      	ldrb	r3, [r7, #15]
 800167a:	f003 0308 	and.w	r3, r3, #8
 800167e:	2b00      	cmp	r3, #0
 8001680:	d005      	beq.n	800168e <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 8001682:	f107 0315 	add.w	r3, r7, #21
 8001686:	68b9      	ldr	r1, [r7, #8]
 8001688:	4618      	mov	r0, r3
 800168a:	f000 f81b 	bl	80016c4 <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 800168e:	7bfb      	ldrb	r3, [r7, #15]
 8001690:	f003 0310 	and.w	r3, r3, #16
 8001694:	2b00      	cmp	r3, #0
 8001696:	d005      	beq.n	80016a4 <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 8001698:	f107 0315 	add.w	r3, r7, #21
 800169c:	68b9      	ldr	r1, [r7, #8]
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 f82d 	bl	80016fe <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 80016a4:	f107 0115 	add.w	r1, r7, #21
 80016a8:	f107 0016 	add.w	r0, r7, #22
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2201      	movs	r2, #1
 80016b0:	f7ff fd0d 	bl	80010ce <bme280_set_regs>
 80016b4:	4603      	mov	r3, r0
 80016b6:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80016b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80016bc:	4618      	mov	r0, r3
 80016be:	3718      	adds	r7, #24
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	b25b      	sxtb	r3, r3
 80016d4:	f023 031c 	bic.w	r3, r3, #28
 80016d8:	b25a      	sxtb	r2, r3
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	78db      	ldrb	r3, [r3, #3]
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	b25b      	sxtb	r3, r3
 80016e2:	f003 031c 	and.w	r3, r3, #28
 80016e6:	b25b      	sxtb	r3, r3
 80016e8:	4313      	orrs	r3, r2
 80016ea:	b25b      	sxtb	r3, r3
 80016ec:	b2da      	uxtb	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	701a      	strb	r2, [r3, #0]
}
 80016f2:	bf00      	nop
 80016f4:	370c      	adds	r7, #12
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr

080016fe <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80016fe:	b480      	push	{r7}
 8001700:	b083      	sub	sp, #12
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
 8001706:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	b25b      	sxtb	r3, r3
 800170e:	f003 031f 	and.w	r3, r3, #31
 8001712:	b25a      	sxtb	r2, r3
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	791b      	ldrb	r3, [r3, #4]
 8001718:	015b      	lsls	r3, r3, #5
 800171a:	b25b      	sxtb	r3, r3
 800171c:	4313      	orrs	r3, r2
 800171e:	b25b      	sxtb	r3, r3
 8001720:	b2da      	uxtb	r2, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	701a      	strb	r2, [r3, #0]
}
 8001726:	bf00      	nop
 8001728:	370c      	adds	r7, #12
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr

08001732 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001732:	b480      	push	{r7}
 8001734:	b083      	sub	sp, #12
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
 800173a:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	b25b      	sxtb	r3, r3
 8001742:	f023 031c 	bic.w	r3, r3, #28
 8001746:	b25a      	sxtb	r2, r3
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	b25b      	sxtb	r3, r3
 8001750:	f003 031c 	and.w	r3, r3, #28
 8001754:	b25b      	sxtb	r3, r3
 8001756:	4313      	orrs	r3, r2
 8001758:	b25b      	sxtb	r3, r3
 800175a:	b2da      	uxtb	r2, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	701a      	strb	r2, [r3, #0]
}
 8001760:	bf00      	nop
 8001762:	370c      	adds	r7, #12
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr

0800176c <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800176c:	b480      	push	{r7}
 800176e:	b083      	sub	sp, #12
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	b25b      	sxtb	r3, r3
 800177c:	f003 031f 	and.w	r3, r3, #31
 8001780:	b25a      	sxtb	r2, r3
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	785b      	ldrb	r3, [r3, #1]
 8001786:	015b      	lsls	r3, r3, #5
 8001788:	b25b      	sxtb	r3, r3
 800178a:	4313      	orrs	r3, r2
 800178c:	b25b      	sxtb	r3, r3
 800178e:	b2da      	uxtb	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	701a      	strb	r2, [r3, #0]
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	f003 0307 	and.w	r3, r3, #7
 80017b2:	b2da      	uxtb	r2, r3
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3302      	adds	r3, #2
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	109b      	asrs	r3, r3, #2
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	f003 0307 	and.w	r3, r3, #7
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	3302      	adds	r3, #2
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	095b      	lsrs	r3, r3, #5
 80017d4:	b2da      	uxtb	r2, r3
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	3303      	adds	r3, #3
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	109b      	asrs	r3, r3, #2
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	f003 0307 	and.w	r3, r3, #7
 80017e8:	b2da      	uxtb	r2, r3
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	3303      	adds	r3, #3
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	095b      	lsrs	r3, r3, #5
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	711a      	strb	r2, [r3, #4]
}
 80017fc:	bf00      	nop
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	4603      	mov	r3, r0
 8001810:	6039      	str	r1, [r7, #0]
 8001812:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 8001814:	23f4      	movs	r3, #244	@ 0xf4
 8001816:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 8001818:	7bb8      	ldrb	r0, [r7, #14]
 800181a:	f107 010d 	add.w	r1, r7, #13
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	2201      	movs	r2, #1
 8001822:	f7ff fc24 	bl	800106e <bme280_get_regs>
 8001826:	4603      	mov	r3, r0
 8001828:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 800182a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d117      	bne.n	8001862 <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 8001832:	7b7b      	ldrb	r3, [r7, #13]
 8001834:	b25b      	sxtb	r3, r3
 8001836:	f023 0303 	bic.w	r3, r3, #3
 800183a:	b25a      	sxtb	r2, r3
 800183c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001840:	f003 0303 	and.w	r3, r3, #3
 8001844:	b25b      	sxtb	r3, r3
 8001846:	4313      	orrs	r3, r2
 8001848:	b25b      	sxtb	r3, r3
 800184a:	b2db      	uxtb	r3, r3
 800184c:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 800184e:	f107 010d 	add.w	r1, r7, #13
 8001852:	f107 000e 	add.w	r0, r7, #14
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	2201      	movs	r2, #1
 800185a:	f7ff fc38 	bl	80010ce <bme280_set_regs>
 800185e:	4603      	mov	r3, r0
 8001860:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8001862:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001866:	4618      	mov	r0, r3
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b086      	sub	sp, #24
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 8001876:	f107 0110 	add.w	r1, r7, #16
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2204      	movs	r2, #4
 800187e:	20f2      	movs	r0, #242	@ 0xf2
 8001880:	f7ff fbf5 	bl	800106e <bme280_get_regs>
 8001884:	4603      	mov	r3, r0
 8001886:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 8001888:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d118      	bne.n	80018c2 <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 8001890:	f107 0208 	add.w	r2, r7, #8
 8001894:	f107 0310 	add.w	r3, r7, #16
 8001898:	4611      	mov	r1, r2
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff ff80 	bl	80017a0 <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	f7ff fd39 	bl	8001318 <bme280_soft_reset>
 80018a6:	4603      	mov	r3, r0
 80018a8:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 80018aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d107      	bne.n	80018c2 <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 80018b2:	f107 0308 	add.w	r3, r7, #8
 80018b6:	6879      	ldr	r1, [r7, #4]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f000 f808 	bl	80018ce <reload_device_settings>
 80018be:	4603      	mov	r3, r0
 80018c0:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80018c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3718      	adds	r7, #24
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b084      	sub	sp, #16
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
 80018d6:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 80018d8:	683a      	ldr	r2, [r7, #0]
 80018da:	6879      	ldr	r1, [r7, #4]
 80018dc:	201f      	movs	r0, #31
 80018de:	f7ff fe18 	bl	8001512 <set_osr_settings>
 80018e2:	4603      	mov	r3, r0
 80018e4:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 80018e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d106      	bne.n	80018fc <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 80018ee:	683a      	ldr	r2, [r7, #0]
 80018f0:	6879      	ldr	r1, [r7, #4]
 80018f2:	201f      	movs	r0, #31
 80018f4:	f7ff feaa 	bl	800164c <set_filter_standby_settings>
 80018f8:	4603      	mov	r3, r0
 80018fa:	73fb      	strb	r3, [r7, #15]

	return rslt;
 80018fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001900:	4618      	mov	r0, r3
 8001902:	3710      	adds	r7, #16
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in integer data type.
 */
static int32_t compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 8001908:	b480      	push	{r7}
 800190a:	b089      	sub	sp, #36	@ 0x24
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
	int32_t var1;
	int32_t var2;
	int32_t temperature;
	int32_t temperature_min = -4000;
 8001912:	4b2d      	ldr	r3, [pc, #180]	@ (80019c8 <compensate_temperature+0xc0>)
 8001914:	61bb      	str	r3, [r7, #24]
	int32_t temperature_max = 8500;
 8001916:	f242 1334 	movw	r3, #8500	@ 0x2134
 800191a:	617b      	str	r3, [r7, #20]

	var1 = (int32_t)((uncomp_data->temperature / 8) - ((int32_t)calib_data->dig_T1 * 2));
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	08db      	lsrs	r3, r3, #3
 8001922:	683a      	ldr	r2, [r7, #0]
 8001924:	8812      	ldrh	r2, [r2, #0]
 8001926:	0052      	lsls	r2, r2, #1
 8001928:	1a9b      	subs	r3, r3, r2
 800192a:	613b      	str	r3, [r7, #16]
	var1 = (var1 * ((int32_t)calib_data->dig_T2)) / 2048;
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001932:	461a      	mov	r2, r3
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	fb02 f303 	mul.w	r3, r2, r3
 800193a:	2b00      	cmp	r3, #0
 800193c:	da01      	bge.n	8001942 <compensate_temperature+0x3a>
 800193e:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 8001942:	12db      	asrs	r3, r3, #11
 8001944:	613b      	str	r3, [r7, #16]
	var2 = (int32_t)((uncomp_data->temperature / 16) - ((int32_t)calib_data->dig_T1));
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	091b      	lsrs	r3, r3, #4
 800194c:	683a      	ldr	r2, [r7, #0]
 800194e:	8812      	ldrh	r2, [r2, #0]
 8001950:	1a9b      	subs	r3, r3, r2
 8001952:	60fb      	str	r3, [r7, #12]
	var2 = (((var2 * var2) / 4096) * ((int32_t)calib_data->dig_T3)) / 16384;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	fb03 f303 	mul.w	r3, r3, r3
 800195a:	2b00      	cmp	r3, #0
 800195c:	da01      	bge.n	8001962 <compensate_temperature+0x5a>
 800195e:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8001962:	131b      	asrs	r3, r3, #12
 8001964:	461a      	mov	r2, r3
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800196c:	fb02 f303 	mul.w	r3, r2, r3
 8001970:	2b00      	cmp	r3, #0
 8001972:	da02      	bge.n	800197a <compensate_temperature+0x72>
 8001974:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 8001978:	333f      	adds	r3, #63	@ 0x3f
 800197a:	139b      	asrs	r3, r3, #14
 800197c:	60fb      	str	r3, [r7, #12]
	calib_data->t_fine = var1 + var2;
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	441a      	add	r2, r3
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	625a      	str	r2, [r3, #36]	@ 0x24
	temperature = (calib_data->t_fine * 5 + 128) / 256;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800198c:	4613      	mov	r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	4413      	add	r3, r2
 8001992:	3380      	adds	r3, #128	@ 0x80
 8001994:	2b00      	cmp	r3, #0
 8001996:	da00      	bge.n	800199a <compensate_temperature+0x92>
 8001998:	33ff      	adds	r3, #255	@ 0xff
 800199a:	121b      	asrs	r3, r3, #8
 800199c:	61fb      	str	r3, [r7, #28]

	if (temperature < temperature_min)
 800199e:	69fa      	ldr	r2, [r7, #28]
 80019a0:	69bb      	ldr	r3, [r7, #24]
 80019a2:	429a      	cmp	r2, r3
 80019a4:	da02      	bge.n	80019ac <compensate_temperature+0xa4>
		temperature = temperature_min;
 80019a6:	69bb      	ldr	r3, [r7, #24]
 80019a8:	61fb      	str	r3, [r7, #28]
 80019aa:	e005      	b.n	80019b8 <compensate_temperature+0xb0>
	else if (temperature > temperature_max)
 80019ac:	69fa      	ldr	r2, [r7, #28]
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	dd01      	ble.n	80019b8 <compensate_temperature+0xb0>
		temperature = temperature_max;
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	61fb      	str	r3, [r7, #28]

	return temperature;
 80019b8:	69fb      	ldr	r3, [r7, #28]
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3724      	adds	r7, #36	@ 0x24
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	fffff060 	.word	0xfffff060

080019cc <compensate_pressure>:
 * return the compensated pressure data in integer data type with higher
 * accuracy.
 */
static uint32_t compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 80019cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019d0:	b0ea      	sub	sp, #424	@ 0x1a8
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
 80019d8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
	int64_t var1;
	int64_t var2;
	int64_t var3;
	int64_t var4;
	uint32_t pressure;
	uint32_t pressure_min = 3000000;
 80019dc:	4bbf      	ldr	r3, [pc, #764]	@ (8001cdc <compensate_pressure+0x310>)
 80019de:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
	uint32_t pressure_max = 11000000;
 80019e2:	4bbf      	ldr	r3, [pc, #764]	@ (8001ce0 <compensate_pressure+0x314>)
 80019e4:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c

	var1 = ((int64_t)calib_data->t_fine) - 128000;
 80019e8:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80019ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ee:	17da      	asrs	r2, r3, #31
 80019f0:	4698      	mov	r8, r3
 80019f2:	4691      	mov	r9, r2
 80019f4:	f5b8 3afa 	subs.w	sl, r8, #128000	@ 0x1f400
 80019f8:	f149 3bff 	adc.w	fp, r9, #4294967295
 80019fc:	e9c7 ab64 	strd	sl, fp, [r7, #400]	@ 0x190
	var2 = var1 * var1 * (int64_t)calib_data->dig_P6;
 8001a00:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001a04:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a08:	fb03 f102 	mul.w	r1, r3, r2
 8001a0c:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001a10:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a14:	fb02 f303 	mul.w	r3, r2, r3
 8001a18:	18ca      	adds	r2, r1, r3
 8001a1a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a1e:	fba3 4503 	umull	r4, r5, r3, r3
 8001a22:	1953      	adds	r3, r2, r5
 8001a24:	461d      	mov	r5, r3
 8001a26:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001a2a:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001a2e:	b21b      	sxth	r3, r3
 8001a30:	17da      	asrs	r2, r3, #31
 8001a32:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001a36:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 8001a3a:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8001a3e:	4603      	mov	r3, r0
 8001a40:	fb03 f205 	mul.w	r2, r3, r5
 8001a44:	460b      	mov	r3, r1
 8001a46:	fb04 f303 	mul.w	r3, r4, r3
 8001a4a:	4413      	add	r3, r2
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	fba4 1202 	umull	r1, r2, r4, r2
 8001a52:	f8c7 212c 	str.w	r2, [r7, #300]	@ 0x12c
 8001a56:	460a      	mov	r2, r1
 8001a58:	f8c7 2128 	str.w	r2, [r7, #296]	@ 0x128
 8001a5c:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 8001a60:	4413      	add	r3, r2
 8001a62:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8001a66:	e9d7 344a 	ldrd	r3, r4, [r7, #296]	@ 0x128
 8001a6a:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
 8001a6e:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var2 = var2 + ((var1 * (int64_t)calib_data->dig_P5) * 131072);
 8001a72:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001a76:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001a7a:	b21b      	sxth	r3, r3
 8001a7c:	17da      	asrs	r2, r3, #31
 8001a7e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8001a82:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8001a86:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001a8a:	e9d7 4546 	ldrd	r4, r5, [r7, #280]	@ 0x118
 8001a8e:	462a      	mov	r2, r5
 8001a90:	fb02 f203 	mul.w	r2, r2, r3
 8001a94:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001a98:	4621      	mov	r1, r4
 8001a9a:	fb01 f303 	mul.w	r3, r1, r3
 8001a9e:	441a      	add	r2, r3
 8001aa0:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001aa4:	4621      	mov	r1, r4
 8001aa6:	fba3 1301 	umull	r1, r3, r3, r1
 8001aaa:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001aae:	460b      	mov	r3, r1
 8001ab0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8001ab4:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001ab8:	18d3      	adds	r3, r2, r3
 8001aba:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
 8001abe:	f04f 0000 	mov.w	r0, #0
 8001ac2:	f04f 0100 	mov.w	r1, #0
 8001ac6:	e9d7 455a 	ldrd	r4, r5, [r7, #360]	@ 0x168
 8001aca:	462b      	mov	r3, r5
 8001acc:	0459      	lsls	r1, r3, #17
 8001ace:	4623      	mov	r3, r4
 8001ad0:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001ad4:	4623      	mov	r3, r4
 8001ad6:	0458      	lsls	r0, r3, #17
 8001ad8:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001adc:	1814      	adds	r4, r2, r0
 8001ade:	f8c7 40a8 	str.w	r4, [r7, #168]	@ 0xa8
 8001ae2:	414b      	adcs	r3, r1
 8001ae4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8001ae8:	e9d7 342a 	ldrd	r3, r4, [r7, #168]	@ 0xa8
 8001aec:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var2 = var2 + (((int64_t)calib_data->dig_P4) * 34359738368);
 8001af0:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001af4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001af8:	b21b      	sxth	r3, r3
 8001afa:	17da      	asrs	r2, r3, #31
 8001afc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8001b00:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8001b04:	f04f 0000 	mov.w	r0, #0
 8001b08:	f04f 0100 	mov.w	r1, #0
 8001b0c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001b10:	00d9      	lsls	r1, r3, #3
 8001b12:	2000      	movs	r0, #0
 8001b14:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001b18:	1814      	adds	r4, r2, r0
 8001b1a:	f8c7 40a0 	str.w	r4, [r7, #160]	@ 0xa0
 8001b1e:	414b      	adcs	r3, r1
 8001b20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001b24:	e9d7 3428 	ldrd	r3, r4, [r7, #160]	@ 0xa0
 8001b28:	e9c7 3462 	strd	r3, r4, [r7, #392]	@ 0x188
	var1 = ((var1 * var1 * (int64_t)calib_data->dig_P3) / 256) + ((var1 * ((int64_t)calib_data->dig_P2) * 4096));
 8001b2c:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001b30:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b34:	fb03 f102 	mul.w	r1, r3, r2
 8001b38:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001b3c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b40:	fb02 f303 	mul.w	r3, r2, r3
 8001b44:	18ca      	adds	r2, r1, r3
 8001b46:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001b4a:	fba3 1303 	umull	r1, r3, r3, r3
 8001b4e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001b52:	460b      	mov	r3, r1
 8001b54:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8001b58:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8001b5c:	18d3      	adds	r3, r2, r3
 8001b5e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8001b62:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001b66:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001b6a:	b21b      	sxth	r3, r3
 8001b6c:	17da      	asrs	r2, r3, #31
 8001b6e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8001b72:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8001b76:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 8001b7a:	462b      	mov	r3, r5
 8001b7c:	e9d7 8942 	ldrd	r8, r9, [r7, #264]	@ 0x108
 8001b80:	4642      	mov	r2, r8
 8001b82:	fb02 f203 	mul.w	r2, r2, r3
 8001b86:	464b      	mov	r3, r9
 8001b88:	4621      	mov	r1, r4
 8001b8a:	fb01 f303 	mul.w	r3, r1, r3
 8001b8e:	4413      	add	r3, r2
 8001b90:	4622      	mov	r2, r4
 8001b92:	4641      	mov	r1, r8
 8001b94:	fba2 1201 	umull	r1, r2, r2, r1
 8001b98:	f8c7 215c 	str.w	r2, [r7, #348]	@ 0x15c
 8001b9c:	460a      	mov	r2, r1
 8001b9e:	f8c7 2158 	str.w	r2, [r7, #344]	@ 0x158
 8001ba2:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 8001ba6:	4413      	add	r3, r2
 8001ba8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8001bac:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	@ 0x158
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	da09      	bge.n	8001bc8 <compensate_pressure+0x1fc>
 8001bb4:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001bb8:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8001bbc:	f143 0300 	adc.w	r3, r3, #0
 8001bc0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001bc4:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001bc8:	f04f 0000 	mov.w	r0, #0
 8001bcc:	f04f 0100 	mov.w	r1, #0
 8001bd0:	0a10      	lsrs	r0, r2, #8
 8001bd2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001bd6:	1219      	asrs	r1, r3, #8
 8001bd8:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001bdc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001be0:	b21b      	sxth	r3, r3
 8001be2:	17da      	asrs	r2, r3, #31
 8001be4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001be8:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8001bec:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001bf0:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 8001bf4:	464a      	mov	r2, r9
 8001bf6:	fb02 f203 	mul.w	r2, r2, r3
 8001bfa:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8001bfe:	4644      	mov	r4, r8
 8001c00:	fb04 f303 	mul.w	r3, r4, r3
 8001c04:	441a      	add	r2, r3
 8001c06:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001c0a:	4644      	mov	r4, r8
 8001c0c:	fba3 4304 	umull	r4, r3, r3, r4
 8001c10:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001c14:	4623      	mov	r3, r4
 8001c16:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001c1a:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001c1e:	18d3      	adds	r3, r2, r3
 8001c20:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8001c24:	f04f 0200 	mov.w	r2, #0
 8001c28:	f04f 0300 	mov.w	r3, #0
 8001c2c:	e9d7 8954 	ldrd	r8, r9, [r7, #336]	@ 0x150
 8001c30:	464c      	mov	r4, r9
 8001c32:	0323      	lsls	r3, r4, #12
 8001c34:	4644      	mov	r4, r8
 8001c36:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001c3a:	4644      	mov	r4, r8
 8001c3c:	0322      	lsls	r2, r4, #12
 8001c3e:	1884      	adds	r4, r0, r2
 8001c40:	f8c7 4090 	str.w	r4, [r7, #144]	@ 0x90
 8001c44:	eb41 0303 	adc.w	r3, r1, r3
 8001c48:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001c4c:	e9d7 3424 	ldrd	r3, r4, [r7, #144]	@ 0x90
 8001c50:	e9c7 3464 	strd	r3, r4, [r7, #400]	@ 0x190
	var3 = ((int64_t)1) * 140737488355328;
 8001c54:	f04f 0200 	mov.w	r2, #0
 8001c58:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c5c:	e9c7 2360 	strd	r2, r3, [r7, #384]	@ 0x180
	var1 = (var3 + var1) * ((int64_t)calib_data->dig_P1) / 8589934592;
 8001c60:	e9d7 0160 	ldrd	r0, r1, [r7, #384]	@ 0x180
 8001c64:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001c68:	1884      	adds	r4, r0, r2
 8001c6a:	f8c7 40f8 	str.w	r4, [r7, #248]	@ 0xf8
 8001c6e:	eb41 0303 	adc.w	r3, r1, r3
 8001c72:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001c76:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001c7a:	88db      	ldrh	r3, [r3, #6]
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8001c84:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001c88:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8001c8c:	462b      	mov	r3, r5
 8001c8e:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 8001c92:	4642      	mov	r2, r8
 8001c94:	fb02 f203 	mul.w	r2, r2, r3
 8001c98:	464b      	mov	r3, r9
 8001c9a:	4621      	mov	r1, r4
 8001c9c:	fb01 f303 	mul.w	r3, r1, r3
 8001ca0:	4413      	add	r3, r2
 8001ca2:	4622      	mov	r2, r4
 8001ca4:	4641      	mov	r1, r8
 8001ca6:	fba2 1201 	umull	r1, r2, r2, r1
 8001caa:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8001cae:	460a      	mov	r2, r1
 8001cb0:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001cb4:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001cb8:	4413      	add	r3, r2
 8001cba:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8001cbe:	e9d7 2352 	ldrd	r2, r3, [r7, #328]	@ 0x148
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	da0e      	bge.n	8001ce4 <compensate_pressure+0x318>
 8001cc6:	1e51      	subs	r1, r2, #1
 8001cc8:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8001ccc:	f143 0301 	adc.w	r3, r3, #1
 8001cd0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001cd4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001cd8:	e004      	b.n	8001ce4 <compensate_pressure+0x318>
 8001cda:	bf00      	nop
 8001cdc:	002dc6c0 	.word	0x002dc6c0
 8001ce0:	00a7d8c0 	.word	0x00a7d8c0
 8001ce4:	f04f 0000 	mov.w	r0, #0
 8001ce8:	f04f 0100 	mov.w	r1, #0
 8001cec:	1058      	asrs	r0, r3, #1
 8001cee:	17d9      	asrs	r1, r3, #31
 8001cf0:	e9c7 0164 	strd	r0, r1, [r7, #400]	@ 0x190

	/* To avoid divide by zero exception */
	if (var1 != 0) {
 8001cf4:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	f000 81fc 	beq.w	80020f6 <compensate_pressure+0x72a>
		var4 = 1048576 - uncomp_data->pressure;
 8001cfe:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001d0e:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001d12:	e9d7 3420 	ldrd	r3, r4, [r7, #128]	@ 0x80
 8001d16:	e9c7 345e 	strd	r3, r4, [r7, #376]	@ 0x178
		var4 = (((var4 * 2147483648) - var2) * 3125) / var1;
 8001d1a:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001d1e:	f04f 0000 	mov.w	r0, #0
 8001d22:	f04f 0100 	mov.w	r1, #0
 8001d26:	07d9      	lsls	r1, r3, #31
 8001d28:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8001d2c:	07d0      	lsls	r0, r2, #31
 8001d2e:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001d32:	1a84      	subs	r4, r0, r2
 8001d34:	f8c7 40e8 	str.w	r4, [r7, #232]	@ 0xe8
 8001d38:	eb61 0303 	sbc.w	r3, r1, r3
 8001d3c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001d40:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001d44:	4622      	mov	r2, r4
 8001d46:	462b      	mov	r3, r5
 8001d48:	1891      	adds	r1, r2, r2
 8001d4a:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001d4c:	415b      	adcs	r3, r3
 8001d4e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001d50:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8001d54:	4621      	mov	r1, r4
 8001d56:	1851      	adds	r1, r2, r1
 8001d58:	6739      	str	r1, [r7, #112]	@ 0x70
 8001d5a:	4629      	mov	r1, r5
 8001d5c:	414b      	adcs	r3, r1
 8001d5e:	677b      	str	r3, [r7, #116]	@ 0x74
 8001d60:	f04f 0200 	mov.w	r2, #0
 8001d64:	f04f 0300 	mov.w	r3, #0
 8001d68:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8001d6c:	4649      	mov	r1, r9
 8001d6e:	018b      	lsls	r3, r1, #6
 8001d70:	4641      	mov	r1, r8
 8001d72:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d76:	4641      	mov	r1, r8
 8001d78:	018a      	lsls	r2, r1, #6
 8001d7a:	4641      	mov	r1, r8
 8001d7c:	1889      	adds	r1, r1, r2
 8001d7e:	66b9      	str	r1, [r7, #104]	@ 0x68
 8001d80:	4649      	mov	r1, r9
 8001d82:	eb43 0101 	adc.w	r1, r3, r1
 8001d86:	66f9      	str	r1, [r7, #108]	@ 0x6c
 8001d88:	f04f 0200 	mov.w	r2, #0
 8001d8c:	f04f 0300 	mov.w	r3, #0
 8001d90:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8001d94:	4649      	mov	r1, r9
 8001d96:	008b      	lsls	r3, r1, #2
 8001d98:	4641      	mov	r1, r8
 8001d9a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d9e:	4641      	mov	r1, r8
 8001da0:	008a      	lsls	r2, r1, #2
 8001da2:	4610      	mov	r0, r2
 8001da4:	4619      	mov	r1, r3
 8001da6:	4603      	mov	r3, r0
 8001da8:	4622      	mov	r2, r4
 8001daa:	189b      	adds	r3, r3, r2
 8001dac:	663b      	str	r3, [r7, #96]	@ 0x60
 8001dae:	460b      	mov	r3, r1
 8001db0:	462a      	mov	r2, r5
 8001db2:	eb42 0303 	adc.w	r3, r2, r3
 8001db6:	667b      	str	r3, [r7, #100]	@ 0x64
 8001db8:	f04f 0200 	mov.w	r2, #0
 8001dbc:	f04f 0300 	mov.w	r3, #0
 8001dc0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8001dc4:	4649      	mov	r1, r9
 8001dc6:	008b      	lsls	r3, r1, #2
 8001dc8:	4641      	mov	r1, r8
 8001dca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001dce:	4641      	mov	r1, r8
 8001dd0:	008a      	lsls	r2, r1, #2
 8001dd2:	4610      	mov	r0, r2
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	4622      	mov	r2, r4
 8001dda:	189b      	adds	r3, r3, r2
 8001ddc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001de0:	462b      	mov	r3, r5
 8001de2:	460a      	mov	r2, r1
 8001de4:	eb42 0303 	adc.w	r3, r2, r3
 8001de8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001dec:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001df0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001df4:	f7fe ff28 	bl	8000c48 <__aeabi_ldivmod>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	e9c7 235e 	strd	r2, r3, [r7, #376]	@ 0x178
		var1 = (((int64_t)calib_data->dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 8001e00:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001e04:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001e08:	b21b      	sxth	r3, r3
 8001e0a:	17da      	asrs	r2, r3, #31
 8001e0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001e10:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001e14:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	da08      	bge.n	8001e2e <compensate_pressure+0x462>
 8001e1c:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001e20:	1851      	adds	r1, r2, r1
 8001e22:	65b9      	str	r1, [r7, #88]	@ 0x58
 8001e24:	f143 0300 	adc.w	r3, r3, #0
 8001e28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001e2a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001e2e:	f04f 0000 	mov.w	r0, #0
 8001e32:	f04f 0100 	mov.w	r1, #0
 8001e36:	0b50      	lsrs	r0, r2, #13
 8001e38:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001e3c:	1359      	asrs	r1, r3, #13
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001e46:	4629      	mov	r1, r5
 8001e48:	fb02 f001 	mul.w	r0, r2, r1
 8001e4c:	4621      	mov	r1, r4
 8001e4e:	fb01 f103 	mul.w	r1, r1, r3
 8001e52:	4401      	add	r1, r0
 8001e54:	4620      	mov	r0, r4
 8001e56:	fba0 2302 	umull	r2, r3, r0, r2
 8001e5a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001e5e:	4613      	mov	r3, r2
 8001e60:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8001e64:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001e68:	18cb      	adds	r3, r1, r3
 8001e6a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8001e6e:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	da08      	bge.n	8001e88 <compensate_pressure+0x4bc>
 8001e76:	f641 71ff 	movw	r1, #8191	@ 0x1fff
 8001e7a:	1851      	adds	r1, r2, r1
 8001e7c:	6539      	str	r1, [r7, #80]	@ 0x50
 8001e7e:	f143 0300 	adc.w	r3, r3, #0
 8001e82:	657b      	str	r3, [r7, #84]	@ 0x54
 8001e84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001e88:	f04f 0000 	mov.w	r0, #0
 8001e8c:	f04f 0100 	mov.w	r1, #0
 8001e90:	0b50      	lsrs	r0, r2, #13
 8001e92:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001e96:	1359      	asrs	r1, r3, #13
 8001e98:	4602      	mov	r2, r0
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	@ 0x140
 8001ea0:	4629      	mov	r1, r5
 8001ea2:	fb02 f001 	mul.w	r0, r2, r1
 8001ea6:	4621      	mov	r1, r4
 8001ea8:	fb01 f103 	mul.w	r1, r1, r3
 8001eac:	4401      	add	r1, r0
 8001eae:	4620      	mov	r0, r4
 8001eb0:	fba0 2302 	umull	r2, r3, r0, r2
 8001eb4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001eb8:	4613      	mov	r3, r2
 8001eba:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8001ebe:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001ec2:	18cb      	adds	r3, r1, r3
 8001ec4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001ec8:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	da08      	bge.n	8001ee2 <compensate_pressure+0x516>
 8001ed0:	f06f 417e 	mvn.w	r1, #4261412864	@ 0xfe000000
 8001ed4:	1851      	adds	r1, r2, r1
 8001ed6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001ed8:	f143 0300 	adc.w	r3, r3, #0
 8001edc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ede:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001ee2:	f04f 0000 	mov.w	r0, #0
 8001ee6:	f04f 0100 	mov.w	r1, #0
 8001eea:	0e50      	lsrs	r0, r2, #25
 8001eec:	ea40 10c3 	orr.w	r0, r0, r3, lsl #7
 8001ef0:	1659      	asrs	r1, r3, #25
 8001ef2:	e9c7 0164 	strd	r0, r1, [r7, #400]	@ 0x190
		var2 = (((int64_t)calib_data->dig_P8) * var4) / 524288;
 8001ef6:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001efa:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001efe:	b21b      	sxth	r3, r3
 8001f00:	17da      	asrs	r2, r3, #31
 8001f02:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001f06:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001f0a:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001f0e:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001f12:	462a      	mov	r2, r5
 8001f14:	fb02 f203 	mul.w	r2, r2, r3
 8001f18:	f8d7 317c 	ldr.w	r3, [r7, #380]	@ 0x17c
 8001f1c:	4621      	mov	r1, r4
 8001f1e:	fb01 f303 	mul.w	r3, r1, r3
 8001f22:	441a      	add	r2, r3
 8001f24:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8001f28:	4621      	mov	r1, r4
 8001f2a:	fba3 1301 	umull	r1, r3, r3, r1
 8001f2e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001f32:	460b      	mov	r3, r1
 8001f34:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8001f38:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001f3c:	18d3      	adds	r3, r2, r3
 8001f3e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001f42:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	@ 0x130
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	da07      	bge.n	8001f5a <compensate_pressure+0x58e>
 8001f4a:	4971      	ldr	r1, [pc, #452]	@ (8002110 <compensate_pressure+0x744>)
 8001f4c:	1851      	adds	r1, r2, r1
 8001f4e:	6439      	str	r1, [r7, #64]	@ 0x40
 8001f50:	f143 0300 	adc.w	r3, r3, #0
 8001f54:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f56:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001f5a:	f04f 0000 	mov.w	r0, #0
 8001f5e:	f04f 0100 	mov.w	r1, #0
 8001f62:	0cd0      	lsrs	r0, r2, #19
 8001f64:	ea40 3043 	orr.w	r0, r0, r3, lsl #13
 8001f68:	14d9      	asrs	r1, r3, #19
 8001f6a:	e9c7 0162 	strd	r0, r1, [r7, #392]	@ 0x188
		var4 = ((var4 + var1 + var2) / 256) + (((int64_t)calib_data->dig_P7) * 16);
 8001f6e:	e9d7 015e 	ldrd	r0, r1, [r7, #376]	@ 0x178
 8001f72:	e9d7 2364 	ldrd	r2, r3, [r7, #400]	@ 0x190
 8001f76:	1884      	adds	r4, r0, r2
 8001f78:	f8c7 40c8 	str.w	r4, [r7, #200]	@ 0xc8
 8001f7c:	eb41 0303 	adc.w	r3, r1, r3
 8001f80:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001f84:	e9d7 2362 	ldrd	r2, r3, [r7, #392]	@ 0x188
 8001f88:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001f8c:	4621      	mov	r1, r4
 8001f8e:	1889      	adds	r1, r1, r2
 8001f90:	f8c7 10c0 	str.w	r1, [r7, #192]	@ 0xc0
 8001f94:	4629      	mov	r1, r5
 8001f96:	eb43 0101 	adc.w	r1, r3, r1
 8001f9a:	f8c7 10c4 	str.w	r1, [r7, #196]	@ 0xc4
 8001f9e:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	da07      	bge.n	8001fb6 <compensate_pressure+0x5ea>
 8001fa6:	f112 01ff 	adds.w	r1, r2, #255	@ 0xff
 8001faa:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001fac:	f143 0300 	adc.w	r3, r3, #0
 8001fb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001fb2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001fb6:	f04f 0000 	mov.w	r0, #0
 8001fba:	f04f 0100 	mov.w	r1, #0
 8001fbe:	0a10      	lsrs	r0, r2, #8
 8001fc0:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001fc4:	1219      	asrs	r1, r3, #8
 8001fc6:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8001fca:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001fce:	b21b      	sxth	r3, r3
 8001fd0:	17da      	asrs	r2, r3, #31
 8001fd2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001fd6:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8001fda:	f04f 0200 	mov.w	r2, #0
 8001fde:	f04f 0300 	mov.w	r3, #0
 8001fe2:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8001fe6:	464c      	mov	r4, r9
 8001fe8:	0123      	lsls	r3, r4, #4
 8001fea:	4644      	mov	r4, r8
 8001fec:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001ff0:	4644      	mov	r4, r8
 8001ff2:	0122      	lsls	r2, r4, #4
 8001ff4:	1884      	adds	r4, r0, r2
 8001ff6:	633c      	str	r4, [r7, #48]	@ 0x30
 8001ff8:	eb41 0303 	adc.w	r3, r1, r3
 8001ffc:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ffe:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8002002:	e9c7 345e 	strd	r3, r4, [r7, #376]	@ 0x178
		pressure = (uint32_t)(((var4 / 2) * 100) / 128);
 8002006:	e9d7 235e 	ldrd	r2, r3, [r7, #376]	@ 0x178
 800200a:	0fd9      	lsrs	r1, r3, #31
 800200c:	2000      	movs	r0, #0
 800200e:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002010:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8002012:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8002016:	4621      	mov	r1, r4
 8002018:	1889      	adds	r1, r1, r2
 800201a:	6239      	str	r1, [r7, #32]
 800201c:	4629      	mov	r1, r5
 800201e:	eb43 0101 	adc.w	r1, r3, r1
 8002022:	6279      	str	r1, [r7, #36]	@ 0x24
 8002024:	f04f 0200 	mov.w	r2, #0
 8002028:	f04f 0300 	mov.w	r3, #0
 800202c:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002030:	4621      	mov	r1, r4
 8002032:	084a      	lsrs	r2, r1, #1
 8002034:	4629      	mov	r1, r5
 8002036:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800203a:	4629      	mov	r1, r5
 800203c:	104b      	asrs	r3, r1, #1
 800203e:	4610      	mov	r0, r2
 8002040:	4619      	mov	r1, r3
 8002042:	4602      	mov	r2, r0
 8002044:	460b      	mov	r3, r1
 8002046:	1894      	adds	r4, r2, r2
 8002048:	61bc      	str	r4, [r7, #24]
 800204a:	415b      	adcs	r3, r3
 800204c:	61fb      	str	r3, [r7, #28]
 800204e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002052:	1814      	adds	r4, r2, r0
 8002054:	613c      	str	r4, [r7, #16]
 8002056:	414b      	adcs	r3, r1
 8002058:	617b      	str	r3, [r7, #20]
 800205a:	f04f 0200 	mov.w	r2, #0
 800205e:	f04f 0300 	mov.w	r3, #0
 8002062:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002066:	464c      	mov	r4, r9
 8002068:	0163      	lsls	r3, r4, #5
 800206a:	4644      	mov	r4, r8
 800206c:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8002070:	4644      	mov	r4, r8
 8002072:	0162      	lsls	r2, r4, #5
 8002074:	4644      	mov	r4, r8
 8002076:	18a4      	adds	r4, r4, r2
 8002078:	60bc      	str	r4, [r7, #8]
 800207a:	464c      	mov	r4, r9
 800207c:	eb43 0404 	adc.w	r4, r3, r4
 8002080:	60fc      	str	r4, [r7, #12]
 8002082:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002086:	4623      	mov	r3, r4
 8002088:	181b      	adds	r3, r3, r0
 800208a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800208e:	462b      	mov	r3, r5
 8002090:	eb41 0303 	adc.w	r3, r1, r3
 8002094:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002098:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 800209c:	2b00      	cmp	r3, #0
 800209e:	da07      	bge.n	80020b0 <compensate_pressure+0x6e4>
 80020a0:	f112 017f 	adds.w	r1, r2, #127	@ 0x7f
 80020a4:	6039      	str	r1, [r7, #0]
 80020a6:	f143 0300 	adc.w	r3, r3, #0
 80020aa:	607b      	str	r3, [r7, #4]
 80020ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80020b0:	f04f 0000 	mov.w	r0, #0
 80020b4:	f04f 0100 	mov.w	r1, #0
 80020b8:	09d0      	lsrs	r0, r2, #7
 80020ba:	ea40 6043 	orr.w	r0, r0, r3, lsl #25
 80020be:	11d9      	asrs	r1, r3, #7
 80020c0:	4602      	mov	r2, r0
 80020c2:	460b      	mov	r3, r1
 80020c4:	4613      	mov	r3, r2
 80020c6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4

		if (pressure < pressure_min)
 80020ca:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 80020ce:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d204      	bcs.n	80020e0 <compensate_pressure+0x714>
			pressure = pressure_min;
 80020d6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80020da:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80020de:	e00e      	b.n	80020fe <compensate_pressure+0x732>
		else if (pressure > pressure_max)
 80020e0:	f8d7 21a4 	ldr.w	r2, [r7, #420]	@ 0x1a4
 80020e4:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80020e8:	429a      	cmp	r2, r3
 80020ea:	d908      	bls.n	80020fe <compensate_pressure+0x732>
			pressure = pressure_max;
 80020ec:	f8d7 319c 	ldr.w	r3, [r7, #412]	@ 0x19c
 80020f0:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80020f4:	e003      	b.n	80020fe <compensate_pressure+0x732>
	} else {
		pressure = pressure_min;
 80020f6:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80020fa:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
	}

	return pressure;
 80020fe:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
}
 8002102:	4618      	mov	r0, r3
 8002104:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 8002108:	46bd      	mov	sp, r7
 800210a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800210e:	bf00      	nop
 8002110:	0007ffff 	.word	0x0007ffff

08002114 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in integer data type.
 */
static uint32_t compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8002114:	b480      	push	{r7}
 8002116:	b08b      	sub	sp, #44	@ 0x2c
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
	int32_t var2;
	int32_t var3;
	int32_t var4;
	int32_t var5;
	uint32_t humidity;
	uint32_t humidity_max = 102400;
 800211e:	f44f 33c8 	mov.w	r3, #102400	@ 0x19000
 8002122:	623b      	str	r3, [r7, #32]

	var1 = calib_data->t_fine - ((int32_t)76800);
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002128:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 800212c:	61fb      	str	r3, [r7, #28]
	var2 = (int32_t)(uncomp_data->humidity * 16384);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	039b      	lsls	r3, r3, #14
 8002134:	61bb      	str	r3, [r7, #24]
	var3 = (int32_t)(((int32_t)calib_data->dig_H4) * 1048576);
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800213c:	051b      	lsls	r3, r3, #20
 800213e:	617b      	str	r3, [r7, #20]
	var4 = ((int32_t)calib_data->dig_H5) * var1;
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002146:	461a      	mov	r2, r3
 8002148:	69fb      	ldr	r3, [r7, #28]
 800214a:	fb02 f303 	mul.w	r3, r2, r3
 800214e:	613b      	str	r3, [r7, #16]
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 8002150:	69ba      	ldr	r2, [r7, #24]
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	1ad2      	subs	r2, r2, r3
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800215e:	2b00      	cmp	r3, #0
 8002160:	da02      	bge.n	8002168 <compensate_humidity+0x54>
 8002162:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8002166:	337f      	adds	r3, #127	@ 0x7f
 8002168:	13db      	asrs	r3, r3, #15
 800216a:	60fb      	str	r3, [r7, #12]
	var2 = (var1 * ((int32_t)calib_data->dig_H6)) / 1024;
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 8002172:	461a      	mov	r2, r3
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	fb02 f303 	mul.w	r3, r2, r3
 800217a:	2b00      	cmp	r3, #0
 800217c:	da01      	bge.n	8002182 <compensate_humidity+0x6e>
 800217e:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 8002182:	129b      	asrs	r3, r3, #10
 8002184:	61bb      	str	r3, [r7, #24]
	var3 = (var1 * ((int32_t)calib_data->dig_H3)) / 2048;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	7f1b      	ldrb	r3, [r3, #28]
 800218a:	461a      	mov	r2, r3
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	fb02 f303 	mul.w	r3, r2, r3
 8002192:	2b00      	cmp	r3, #0
 8002194:	da01      	bge.n	800219a <compensate_humidity+0x86>
 8002196:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 800219a:	12db      	asrs	r3, r3, #11
 800219c:	617b      	str	r3, [r7, #20]
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	fb02 f303 	mul.w	r3, r2, r3
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	da01      	bge.n	80021b2 <compensate_humidity+0x9e>
 80021ae:	f203 33ff 	addw	r3, r3, #1023	@ 0x3ff
 80021b2:	129b      	asrs	r3, r3, #10
 80021b4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80021b8:	613b      	str	r3, [r7, #16]
	var2 = ((var4 * ((int32_t)calib_data->dig_H2)) + 8192) / 16384;
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 80021c0:	461a      	mov	r2, r3
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	fb02 f303 	mul.w	r3, r2, r3
 80021c8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	da02      	bge.n	80021d6 <compensate_humidity+0xc2>
 80021d0:	f503 537f 	add.w	r3, r3, #16320	@ 0x3fc0
 80021d4:	333f      	adds	r3, #63	@ 0x3f
 80021d6:	139b      	asrs	r3, r3, #14
 80021d8:	61bb      	str	r3, [r7, #24]
	var3 = var5 * var2;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	fb02 f303 	mul.w	r3, r2, r3
 80021e2:	617b      	str	r3, [r7, #20]
	var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	da02      	bge.n	80021f0 <compensate_humidity+0xdc>
 80021ea:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80021ee:	337f      	adds	r3, #127	@ 0x7f
 80021f0:	13db      	asrs	r3, r3, #15
 80021f2:	461a      	mov	r2, r3
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	da02      	bge.n	8002200 <compensate_humidity+0xec>
 80021fa:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80021fe:	337f      	adds	r3, #127	@ 0x7f
 8002200:	13db      	asrs	r3, r3, #15
 8002202:	fb02 f303 	mul.w	r3, r2, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	da00      	bge.n	800220c <compensate_humidity+0xf8>
 800220a:	337f      	adds	r3, #127	@ 0x7f
 800220c:	11db      	asrs	r3, r3, #7
 800220e:	613b      	str	r3, [r7, #16]
	var5 = var3 - ((var4 * ((int32_t)calib_data->dig_H1)) / 16);
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	7e1b      	ldrb	r3, [r3, #24]
 8002214:	461a      	mov	r2, r3
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	fb02 f303 	mul.w	r3, r2, r3
 800221c:	2b00      	cmp	r3, #0
 800221e:	da00      	bge.n	8002222 <compensate_humidity+0x10e>
 8002220:	330f      	adds	r3, #15
 8002222:	111b      	asrs	r3, r3, #4
 8002224:	425b      	negs	r3, r3
 8002226:	461a      	mov	r2, r3
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	4413      	add	r3, r2
 800222c:	60fb      	str	r3, [r7, #12]
	var5 = (var5 < 0 ? 0 : var5);
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8002234:	60fb      	str	r3, [r7, #12]
	var5 = (var5 > 419430400 ? 419430400 : var5);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 800223c:	bfa8      	it	ge
 800223e:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 8002242:	60fb      	str	r3, [r7, #12]
	humidity = (uint32_t)(var5 / 4096);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2b00      	cmp	r3, #0
 8002248:	da01      	bge.n	800224e <compensate_humidity+0x13a>
 800224a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800224e:	131b      	asrs	r3, r3, #12
 8002250:	627b      	str	r3, [r7, #36]	@ 0x24

	if (humidity > humidity_max)
 8002252:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002254:	6a3b      	ldr	r3, [r7, #32]
 8002256:	429a      	cmp	r2, r3
 8002258:	d901      	bls.n	800225e <compensate_humidity+0x14a>
		humidity = humidity_max;
 800225a:	6a3b      	ldr	r3, [r7, #32]
 800225c:	627b      	str	r3, [r7, #36]	@ 0x24

	return humidity;
 800225e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8002260:	4618      	mov	r0, r3
 8002262:	372c      	adds	r7, #44	@ 0x2c
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr

0800226c <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b08a      	sub	sp, #40	@ 0x28
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8002274:	2388      	movs	r3, #136	@ 0x88
 8002276:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 800227a:	2300      	movs	r3, #0
 800227c:	60fb      	str	r3, [r7, #12]
 800227e:	f107 0310 	add.w	r3, r7, #16
 8002282:	2200      	movs	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
 8002286:	605a      	str	r2, [r3, #4]
 8002288:	609a      	str	r2, [r3, #8]
 800228a:	60da      	str	r2, [r3, #12]
 800228c:	611a      	str	r2, [r3, #16]
 800228e:	829a      	strh	r2, [r3, #20]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 8002290:	f107 010c 	add.w	r1, r7, #12
 8002294:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	221a      	movs	r2, #26
 800229c:	f7fe fee7 	bl	800106e <bme280_get_regs>
 80022a0:	4603      	mov	r3, r0
 80022a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (rslt == BME280_OK) {
 80022a6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d11d      	bne.n	80022ea <get_calib_data+0x7e>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 80022ae:	f107 030c 	add.w	r3, r7, #12
 80022b2:	6879      	ldr	r1, [r7, #4]
 80022b4:	4618      	mov	r0, r3
 80022b6:	f000 f84a 	bl	800234e <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 80022ba:	23e1      	movs	r3, #225	@ 0xe1
 80022bc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 80022c0:	f107 010c 	add.w	r1, r7, #12
 80022c4:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2207      	movs	r2, #7
 80022cc:	f7fe fecf 	bl	800106e <bme280_get_regs>
 80022d0:	4603      	mov	r3, r0
 80022d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (rslt == BME280_OK) {
 80022d6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d105      	bne.n	80022ea <get_calib_data+0x7e>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 80022de:	f107 030c 	add.w	r3, r7, #12
 80022e2:	6879      	ldr	r1, [r7, #4]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f000 f8e2 	bl	80024ae <parse_humidity_calib_data>
		}
	}

	return rslt;
 80022ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3728      	adds	r7, #40	@ 0x28
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 80022f6:	b480      	push	{r7}
 80022f8:	b087      	sub	sp, #28
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	60f8      	str	r0, [r7, #12]
 80022fe:	60b9      	str	r1, [r7, #8]
 8002300:	607a      	str	r2, [r7, #4]
 8002302:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 8002304:	2301      	movs	r3, #1
 8002306:	75fb      	strb	r3, [r7, #23]
 8002308:	e016      	b.n	8002338 <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 800230a:	7dfb      	ldrb	r3, [r7, #23]
 800230c:	68fa      	ldr	r2, [r7, #12]
 800230e:	441a      	add	r2, r3
 8002310:	7dfb      	ldrb	r3, [r7, #23]
 8002312:	005b      	lsls	r3, r3, #1
 8002314:	3b01      	subs	r3, #1
 8002316:	68b9      	ldr	r1, [r7, #8]
 8002318:	440b      	add	r3, r1
 800231a:	7812      	ldrb	r2, [r2, #0]
 800231c:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 800231e:	7dfb      	ldrb	r3, [r7, #23]
 8002320:	687a      	ldr	r2, [r7, #4]
 8002322:	441a      	add	r2, r3
 8002324:	7dfb      	ldrb	r3, [r7, #23]
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	4619      	mov	r1, r3
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	440b      	add	r3, r1
 800232e:	7812      	ldrb	r2, [r2, #0]
 8002330:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 8002332:	7dfb      	ldrb	r3, [r7, #23]
 8002334:	3301      	adds	r3, #1
 8002336:	75fb      	strb	r3, [r7, #23]
 8002338:	7dfa      	ldrb	r2, [r7, #23]
 800233a:	78fb      	ldrb	r3, [r7, #3]
 800233c:	429a      	cmp	r2, r3
 800233e:	d3e4      	bcc.n	800230a <interleave_reg_addr+0x14>
	}
}
 8002340:	bf00      	nop
 8002342:	bf00      	nop
 8002344:	371c      	adds	r7, #28
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800234e:	b480      	push	{r7}
 8002350:	b085      	sub	sp, #20
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
 8002356:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	3310      	adds	r3, #16
 800235c:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	3301      	adds	r3, #1
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	021b      	lsls	r3, r3, #8
 8002366:	b21a      	sxth	r2, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	b21b      	sxth	r3, r3
 800236e:	4313      	orrs	r3, r2
 8002370:	b21b      	sxth	r3, r3
 8002372:	b29a      	uxth	r2, r3
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	3303      	adds	r3, #3
 800237c:	781b      	ldrb	r3, [r3, #0]
 800237e:	021b      	lsls	r3, r3, #8
 8002380:	b21a      	sxth	r2, r3
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	3302      	adds	r3, #2
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	b21b      	sxth	r3, r3
 800238a:	4313      	orrs	r3, r2
 800238c:	b21a      	sxth	r2, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	3305      	adds	r3, #5
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	021b      	lsls	r3, r3, #8
 800239a:	b21a      	sxth	r2, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3304      	adds	r3, #4
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	b21b      	sxth	r3, r3
 80023a4:	4313      	orrs	r3, r2
 80023a6:	b21a      	sxth	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	3307      	adds	r3, #7
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	021b      	lsls	r3, r3, #8
 80023b4:	b21a      	sxth	r2, r3
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	3306      	adds	r3, #6
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	b21b      	sxth	r3, r3
 80023be:	4313      	orrs	r3, r2
 80023c0:	b21b      	sxth	r3, r3
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	3309      	adds	r3, #9
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	021b      	lsls	r3, r3, #8
 80023d0:	b21a      	sxth	r2, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	3308      	adds	r3, #8
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	b21b      	sxth	r3, r3
 80023da:	4313      	orrs	r3, r2
 80023dc:	b21a      	sxth	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	330b      	adds	r3, #11
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	021b      	lsls	r3, r3, #8
 80023ea:	b21a      	sxth	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	330a      	adds	r3, #10
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	b21b      	sxth	r3, r3
 80023f4:	4313      	orrs	r3, r2
 80023f6:	b21a      	sxth	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	330d      	adds	r3, #13
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	021b      	lsls	r3, r3, #8
 8002404:	b21a      	sxth	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	330c      	adds	r3, #12
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	b21b      	sxth	r3, r3
 800240e:	4313      	orrs	r3, r2
 8002410:	b21a      	sxth	r2, r3
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	330f      	adds	r3, #15
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	021b      	lsls	r3, r3, #8
 800241e:	b21a      	sxth	r2, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	330e      	adds	r3, #14
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	b21b      	sxth	r3, r3
 8002428:	4313      	orrs	r3, r2
 800242a:	b21a      	sxth	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	3311      	adds	r3, #17
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	021b      	lsls	r3, r3, #8
 8002438:	b21a      	sxth	r2, r3
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	3310      	adds	r3, #16
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	b21b      	sxth	r3, r3
 8002442:	4313      	orrs	r3, r2
 8002444:	b21a      	sxth	r2, r3
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	3313      	adds	r3, #19
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	021b      	lsls	r3, r3, #8
 8002452:	b21a      	sxth	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3312      	adds	r3, #18
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	b21b      	sxth	r3, r3
 800245c:	4313      	orrs	r3, r2
 800245e:	b21a      	sxth	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3315      	adds	r3, #21
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	021b      	lsls	r3, r3, #8
 800246c:	b21a      	sxth	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	3314      	adds	r3, #20
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	b21b      	sxth	r3, r3
 8002476:	4313      	orrs	r3, r2
 8002478:	b21a      	sxth	r2, r3
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	3317      	adds	r3, #23
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	021b      	lsls	r3, r3, #8
 8002486:	b21a      	sxth	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	3316      	adds	r3, #22
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	b21b      	sxth	r3, r3
 8002490:	4313      	orrs	r3, r2
 8002492:	b21a      	sxth	r2, r3
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	3319      	adds	r3, #25
 800249c:	781a      	ldrb	r2, [r3, #0]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	761a      	strb	r2, [r3, #24]

}
 80024a2:	bf00      	nop
 80024a4:	3714      	adds	r7, #20
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr

080024ae <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 80024ae:	b480      	push	{r7}
 80024b0:	b087      	sub	sp, #28
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	6078      	str	r0, [r7, #4]
 80024b6:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	3310      	adds	r3, #16
 80024bc:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	3301      	adds	r3, #1
 80024c2:	781b      	ldrb	r3, [r3, #0]
 80024c4:	021b      	lsls	r3, r3, #8
 80024c6:	b21a      	sxth	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	b21b      	sxth	r3, r3
 80024ce:	4313      	orrs	r3, r2
 80024d0:	b21a      	sxth	r2, r3
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	3302      	adds	r3, #2
 80024da:	781a      	ldrb	r2, [r3, #0]
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	3303      	adds	r3, #3
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	b25b      	sxtb	r3, r3
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	011b      	lsls	r3, r3, #4
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	3304      	adds	r3, #4
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	b21b      	sxth	r3, r3
 80024f8:	f003 030f 	and.w	r3, r3, #15
 80024fc:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 80024fe:	8a7a      	ldrh	r2, [r7, #18]
 8002500:	8a3b      	ldrh	r3, [r7, #16]
 8002502:	4313      	orrs	r3, r2
 8002504:	b21a      	sxth	r2, r3
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	3305      	adds	r3, #5
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	b25b      	sxtb	r3, r3
 8002512:	b29b      	uxth	r3, r3
 8002514:	011b      	lsls	r3, r3, #4
 8002516:	b29b      	uxth	r3, r3
 8002518:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	3304      	adds	r3, #4
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	091b      	lsrs	r3, r3, #4
 8002522:	b2db      	uxtb	r3, r3
 8002524:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 8002526:	89fa      	ldrh	r2, [r7, #14]
 8002528:	89bb      	ldrh	r3, [r7, #12]
 800252a:	4313      	orrs	r3, r2
 800252c:	b21a      	sxth	r2, r3
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	3306      	adds	r3, #6
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	b25a      	sxtb	r2, r3
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8002540:	bf00      	nop
 8002542:	371c      	adds	r7, #28
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	460a      	mov	r2, r1
 8002556:	71fb      	strb	r3, [r7, #7]
 8002558:	4613      	mov	r3, r2
 800255a:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 800255c:	2300      	movs	r3, #0
 800255e:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 8002560:	79fa      	ldrb	r2, [r7, #7]
 8002562:	79bb      	ldrb	r3, [r7, #6]
 8002564:	4013      	ands	r3, r2
 8002566:	b2db      	uxtb	r3, r3
 8002568:	2b00      	cmp	r3, #0
 800256a:	d002      	beq.n	8002572 <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 800256c:	2301      	movs	r3, #1
 800256e:	73fb      	strb	r3, [r7, #15]
 8002570:	e001      	b.n	8002576 <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 8002572:	2300      	movs	r3, #0
 8002574:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 8002576:	7bfb      	ldrb	r3, [r7, #15]
}
 8002578:	4618      	mov	r0, r3
 800257a:	3714      	adds	r7, #20
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr

08002584 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d00b      	beq.n	80025aa <null_ptr_check+0x26>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d007      	beq.n	80025aa <null_ptr_check+0x26>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d003      	beq.n	80025aa <null_ptr_check+0x26>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d102      	bne.n	80025b0 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 80025aa:	23ff      	movs	r3, #255	@ 0xff
 80025ac:	73fb      	strb	r3, [r7, #15]
 80025ae:	e001      	b.n	80025b4 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 80025b0:	2300      	movs	r3, #0
 80025b2:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80025b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3714      	adds	r7, #20
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static uint8_t ssd1306_WriteCommand(I2C_HandleTypeDef *hi2c, uint8_t command)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b086      	sub	sp, #24
 80025c8:	af04      	add	r7, sp, #16
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	460b      	mov	r3, r1
 80025ce:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
 80025d0:	230a      	movs	r3, #10
 80025d2:	9302      	str	r3, [sp, #8]
 80025d4:	2301      	movs	r3, #1
 80025d6:	9301      	str	r3, [sp, #4]
 80025d8:	1cfb      	adds	r3, r7, #3
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	2301      	movs	r3, #1
 80025de:	2200      	movs	r2, #0
 80025e0:	2178      	movs	r1, #120	@ 0x78
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f002 fbae 	bl	8004d44 <HAL_I2C_Mem_Write>
 80025e8:	4603      	mov	r3, r0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
	...

080025f4 <ssd1306_Init>:

//
//  Initialize the oled screen
//
uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
    // Wait for the screen to boot
    HAL_Delay(100);
 80025fc:	2064      	movs	r0, #100	@ 0x64
 80025fe:	f001 fc57 	bl	8003eb0 <HAL_Delay>
    int status = 0;
 8002602:	2300      	movs	r3, #0
 8002604:	60fb      	str	r3, [r7, #12]

    // Init LCD
    status += ssd1306_WriteCommand(hi2c, 0xAE);   // Display off
 8002606:	21ae      	movs	r1, #174	@ 0xae
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f7ff ffdb 	bl	80025c4 <ssd1306_WriteCommand>
 800260e:	4603      	mov	r3, r0
 8002610:	461a      	mov	r2, r3
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	4413      	add	r3, r2
 8002616:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // Set Memory Addressing Mode
 8002618:	2120      	movs	r1, #32
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff ffd2 	bl	80025c4 <ssd1306_WriteCommand>
 8002620:	4603      	mov	r3, r0
 8002622:	461a      	mov	r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	4413      	add	r3, r2
 8002628:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // 00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800262a:	2110      	movs	r1, #16
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f7ff ffc9 	bl	80025c4 <ssd1306_WriteCommand>
 8002632:	4603      	mov	r3, r0
 8002634:	461a      	mov	r2, r3
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	4413      	add	r3, r2
 800263a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mode,0-7
 800263c:	21b0      	movs	r1, #176	@ 0xb0
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f7ff ffc0 	bl	80025c4 <ssd1306_WriteCommand>
 8002644:	4603      	mov	r3, r0
 8002646:	461a      	mov	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	4413      	add	r3, r2
 800264c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
 800264e:	21c8      	movs	r1, #200	@ 0xc8
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f7ff ffb7 	bl	80025c4 <ssd1306_WriteCommand>
 8002656:	4603      	mov	r3, r0
 8002658:	461a      	mov	r2, r3
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	4413      	add	r3, r2
 800265e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
 8002660:	2100      	movs	r1, #0
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f7ff ffae 	bl	80025c4 <ssd1306_WriteCommand>
 8002668:	4603      	mov	r3, r0
 800266a:	461a      	mov	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	4413      	add	r3, r2
 8002670:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
 8002672:	2110      	movs	r1, #16
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	f7ff ffa5 	bl	80025c4 <ssd1306_WriteCommand>
 800267a:	4603      	mov	r3, r0
 800267c:	461a      	mov	r2, r3
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	4413      	add	r3, r2
 8002682:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
 8002684:	2140      	movs	r1, #64	@ 0x40
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f7ff ff9c 	bl	80025c4 <ssd1306_WriteCommand>
 800268c:	4603      	mov	r3, r0
 800268e:	461a      	mov	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	4413      	add	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
 8002696:	2181      	movs	r1, #129	@ 0x81
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f7ff ff93 	bl	80025c4 <ssd1306_WriteCommand>
 800269e:	4603      	mov	r3, r0
 80026a0:	461a      	mov	r2, r3
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	4413      	add	r3, r2
 80026a6:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xFF);
 80026a8:	21ff      	movs	r1, #255	@ 0xff
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f7ff ff8a 	bl	80025c4 <ssd1306_WriteCommand>
 80026b0:	4603      	mov	r3, r0
 80026b2:	461a      	mov	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	4413      	add	r3, r2
 80026b8:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
 80026ba:	21a1      	movs	r1, #161	@ 0xa1
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f7ff ff81 	bl	80025c4 <ssd1306_WriteCommand>
 80026c2:	4603      	mov	r3, r0
 80026c4:	461a      	mov	r2, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	4413      	add	r3, r2
 80026ca:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
 80026cc:	21a6      	movs	r1, #166	@ 0xa6
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f7ff ff78 	bl	80025c4 <ssd1306_WriteCommand>
 80026d4:	4603      	mov	r3, r0
 80026d6:	461a      	mov	r2, r3
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	4413      	add	r3, r2
 80026dc:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA8);   // Set multiplex ratio(1 to 64)
 80026de:	21a8      	movs	r1, #168	@ 0xa8
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f7ff ff6f 	bl	80025c4 <ssd1306_WriteCommand>
 80026e6:	4603      	mov	r3, r0
 80026e8:	461a      	mov	r2, r3
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	4413      	add	r3, r2
 80026ee:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_HEIGHT - 1);
 80026f0:	213f      	movs	r1, #63	@ 0x3f
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f7ff ff66 	bl	80025c4 <ssd1306_WriteCommand>
 80026f8:	4603      	mov	r3, r0
 80026fa:	461a      	mov	r2, r3
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	4413      	add	r3, r2
 8002700:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA4);   // 0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002702:	21a4      	movs	r1, #164	@ 0xa4
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f7ff ff5d 	bl	80025c4 <ssd1306_WriteCommand>
 800270a:	4603      	mov	r3, r0
 800270c:	461a      	mov	r2, r3
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	4413      	add	r3, r2
 8002712:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
 8002714:	21d3      	movs	r1, #211	@ 0xd3
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f7ff ff54 	bl	80025c4 <ssd1306_WriteCommand>
 800271c:	4603      	mov	r3, r0
 800271e:	461a      	mov	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4413      	add	r3, r2
 8002724:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
 8002726:	2100      	movs	r1, #0
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f7ff ff4b 	bl	80025c4 <ssd1306_WriteCommand>
 800272e:	4603      	mov	r3, r0
 8002730:	461a      	mov	r2, r3
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	4413      	add	r3, r2
 8002736:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator frequency
 8002738:	21d5      	movs	r1, #213	@ 0xd5
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	f7ff ff42 	bl	80025c4 <ssd1306_WriteCommand>
 8002740:	4603      	mov	r3, r0
 8002742:	461a      	mov	r2, r3
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	4413      	add	r3, r2
 8002748:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
 800274a:	21f0      	movs	r1, #240	@ 0xf0
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f7ff ff39 	bl	80025c4 <ssd1306_WriteCommand>
 8002752:	4603      	mov	r3, r0
 8002754:	461a      	mov	r2, r3
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	4413      	add	r3, r2
 800275a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
 800275c:	21d9      	movs	r1, #217	@ 0xd9
 800275e:	6878      	ldr	r0, [r7, #4]
 8002760:	f7ff ff30 	bl	80025c4 <ssd1306_WriteCommand>
 8002764:	4603      	mov	r3, r0
 8002766:	461a      	mov	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	4413      	add	r3, r2
 800276c:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x22);
 800276e:	2122      	movs	r1, #34	@ 0x22
 8002770:	6878      	ldr	r0, [r7, #4]
 8002772:	f7ff ff27 	bl	80025c4 <ssd1306_WriteCommand>
 8002776:	4603      	mov	r3, r0
 8002778:	461a      	mov	r2, r3
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	4413      	add	r3, r2
 800277e:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDA);   // Set com pins hardware configuration
 8002780:	21da      	movs	r1, #218	@ 0xda
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f7ff ff1e 	bl	80025c4 <ssd1306_WriteCommand>
 8002788:	4603      	mov	r3, r0
 800278a:	461a      	mov	r2, r3
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	4413      	add	r3, r2
 8002790:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_COM_LR_REMAP << 5 | SSD1306_COM_ALTERNATIVE_PIN_CONFIG << 4 | 0x02);   
 8002792:	2112      	movs	r1, #18
 8002794:	6878      	ldr	r0, [r7, #4]
 8002796:	f7ff ff15 	bl	80025c4 <ssd1306_WriteCommand>
 800279a:	4603      	mov	r3, r0
 800279c:	461a      	mov	r2, r3
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	4413      	add	r3, r2
 80027a2:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDB);   // Set vcomh
 80027a4:	21db      	movs	r1, #219	@ 0xdb
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7ff ff0c 	bl	80025c4 <ssd1306_WriteCommand>
 80027ac:	4603      	mov	r3, r0
 80027ae:	461a      	mov	r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	4413      	add	r3, r2
 80027b4:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
 80027b6:	2120      	movs	r1, #32
 80027b8:	6878      	ldr	r0, [r7, #4]
 80027ba:	f7ff ff03 	bl	80025c4 <ssd1306_WriteCommand>
 80027be:	4603      	mov	r3, r0
 80027c0:	461a      	mov	r2, r3
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	4413      	add	r3, r2
 80027c6:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
 80027c8:	218d      	movs	r1, #141	@ 0x8d
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f7ff fefa 	bl	80025c4 <ssd1306_WriteCommand>
 80027d0:	4603      	mov	r3, r0
 80027d2:	461a      	mov	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	4413      	add	r3, r2
 80027d8:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x14);   //
 80027da:	2114      	movs	r1, #20
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f7ff fef1 	bl	80025c4 <ssd1306_WriteCommand>
 80027e2:	4603      	mov	r3, r0
 80027e4:	461a      	mov	r2, r3
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	4413      	add	r3, r2
 80027ea:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
 80027ec:	21af      	movs	r1, #175	@ 0xaf
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f7ff fee8 	bl	80025c4 <ssd1306_WriteCommand>
 80027f4:	4603      	mov	r3, r0
 80027f6:	461a      	mov	r2, r3
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	4413      	add	r3, r2
 80027fc:	60fb      	str	r3, [r7, #12]

    if (status != 0) {
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <ssd1306_Init+0x214>
        return 1;
 8002804:	2301      	movs	r3, #1
 8002806:	e00f      	b.n	8002828 <ssd1306_Init+0x234>
    }

    // Clear screen
    ssd1306_Fill(Black);
 8002808:	2000      	movs	r0, #0
 800280a:	f000 f813 	bl	8002834 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen(hi2c);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 f834 	bl	800287c <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002814:	4b06      	ldr	r3, [pc, #24]	@ (8002830 <ssd1306_Init+0x23c>)
 8002816:	2200      	movs	r2, #0
 8002818:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800281a:	4b05      	ldr	r3, [pc, #20]	@ (8002830 <ssd1306_Init+0x23c>)
 800281c:	2200      	movs	r2, #0
 800281e:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8002820:	4b03      	ldr	r3, [pc, #12]	@ (8002830 <ssd1306_Init+0x23c>)
 8002822:	2201      	movs	r2, #1
 8002824:	715a      	strb	r2, [r3, #5]

    return 0;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	3710      	adds	r7, #16
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}
 8002830:	200005fc 	.word	0x200005fc

08002834 <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	4603      	mov	r3, r0
 800283c:	71fb      	strb	r3, [r7, #7]
    // Fill screenbuffer with a constant value (color)
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 800283e:	2300      	movs	r3, #0
 8002840:	60fb      	str	r3, [r7, #12]
 8002842:	e00d      	b.n	8002860 <ssd1306_Fill+0x2c>
    {
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002844:	79fb      	ldrb	r3, [r7, #7]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d101      	bne.n	800284e <ssd1306_Fill+0x1a>
 800284a:	2100      	movs	r1, #0
 800284c:	e000      	b.n	8002850 <ssd1306_Fill+0x1c>
 800284e:	21ff      	movs	r1, #255	@ 0xff
 8002850:	4a09      	ldr	r2, [pc, #36]	@ (8002878 <ssd1306_Fill+0x44>)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	4413      	add	r3, r2
 8002856:	460a      	mov	r2, r1
 8002858:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	3301      	adds	r3, #1
 800285e:	60fb      	str	r3, [r7, #12]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002866:	d3ed      	bcc.n	8002844 <ssd1306_Fill+0x10>
    }
}
 8002868:	bf00      	nop
 800286a:	bf00      	nop
 800286c:	3714      	adds	r7, #20
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr
 8002876:	bf00      	nop
 8002878:	200001fc 	.word	0x200001fc

0800287c <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(I2C_HandleTypeDef *hi2c)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b088      	sub	sp, #32
 8002880:	af04      	add	r7, sp, #16
 8002882:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for (i = 0; i < 8; i++) {
 8002884:	2300      	movs	r3, #0
 8002886:	73fb      	strb	r3, [r7, #15]
 8002888:	e020      	b.n	80028cc <ssd1306_UpdateScreen+0x50>
        ssd1306_WriteCommand(hi2c, 0xB0 + i);
 800288a:	7bfb      	ldrb	r3, [r7, #15]
 800288c:	3b50      	subs	r3, #80	@ 0x50
 800288e:	b2db      	uxtb	r3, r3
 8002890:	4619      	mov	r1, r3
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f7ff fe96 	bl	80025c4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x00);
 8002898:	2100      	movs	r1, #0
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f7ff fe92 	bl	80025c4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x10);
 80028a0:	2110      	movs	r1, #16
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7ff fe8e 	bl	80025c4 <ssd1306_WriteCommand>

        HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 80028a8:	7bfb      	ldrb	r3, [r7, #15]
 80028aa:	01db      	lsls	r3, r3, #7
 80028ac:	4a0b      	ldr	r2, [pc, #44]	@ (80028dc <ssd1306_UpdateScreen+0x60>)
 80028ae:	4413      	add	r3, r2
 80028b0:	2264      	movs	r2, #100	@ 0x64
 80028b2:	9202      	str	r2, [sp, #8]
 80028b4:	2280      	movs	r2, #128	@ 0x80
 80028b6:	9201      	str	r2, [sp, #4]
 80028b8:	9300      	str	r3, [sp, #0]
 80028ba:	2301      	movs	r3, #1
 80028bc:	2240      	movs	r2, #64	@ 0x40
 80028be:	2178      	movs	r1, #120	@ 0x78
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f002 fa3f 	bl	8004d44 <HAL_I2C_Mem_Write>
    for (i = 0; i < 8; i++) {
 80028c6:	7bfb      	ldrb	r3, [r7, #15]
 80028c8:	3301      	adds	r3, #1
 80028ca:	73fb      	strb	r3, [r7, #15]
 80028cc:	7bfb      	ldrb	r3, [r7, #15]
 80028ce:	2b07      	cmp	r3, #7
 80028d0:	d9db      	bls.n	800288a <ssd1306_UpdateScreen+0xe>
    }
}
 80028d2:	bf00      	nop
 80028d4:	bf00      	nop
 80028d6:	3710      	adds	r7, #16
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	200001fc 	.word	0x200001fc

080028e0 <ssd1306_DrawPixel>:
//  X => X Coordinate
//  Y => Y Coordinate
//  color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	4603      	mov	r3, r0
 80028e8:	71fb      	strb	r3, [r7, #7]
 80028ea:	460b      	mov	r3, r1
 80028ec:	71bb      	strb	r3, [r7, #6]
 80028ee:	4613      	mov	r3, r2
 80028f0:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 80028f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	db48      	blt.n	800298c <ssd1306_DrawPixel+0xac>
 80028fa:	79bb      	ldrb	r3, [r7, #6]
 80028fc:	2b3f      	cmp	r3, #63	@ 0x3f
 80028fe:	d845      	bhi.n	800298c <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if (SSD1306.Inverted)
 8002900:	4b25      	ldr	r3, [pc, #148]	@ (8002998 <ssd1306_DrawPixel+0xb8>)
 8002902:	791b      	ldrb	r3, [r3, #4]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d006      	beq.n	8002916 <ssd1306_DrawPixel+0x36>
    {
        color = (SSD1306_COLOR)!color;
 8002908:	797b      	ldrb	r3, [r7, #5]
 800290a:	2b00      	cmp	r3, #0
 800290c:	bf0c      	ite	eq
 800290e:	2301      	moveq	r3, #1
 8002910:	2300      	movne	r3, #0
 8002912:	b2db      	uxtb	r3, r3
 8002914:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the correct color
    if (color == White)
 8002916:	797b      	ldrb	r3, [r7, #5]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d11a      	bne.n	8002952 <ssd1306_DrawPixel+0x72>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800291c:	79fa      	ldrb	r2, [r7, #7]
 800291e:	79bb      	ldrb	r3, [r7, #6]
 8002920:	08db      	lsrs	r3, r3, #3
 8002922:	b2d8      	uxtb	r0, r3
 8002924:	4603      	mov	r3, r0
 8002926:	01db      	lsls	r3, r3, #7
 8002928:	4413      	add	r3, r2
 800292a:	4a1c      	ldr	r2, [pc, #112]	@ (800299c <ssd1306_DrawPixel+0xbc>)
 800292c:	5cd3      	ldrb	r3, [r2, r3]
 800292e:	b25a      	sxtb	r2, r3
 8002930:	79bb      	ldrb	r3, [r7, #6]
 8002932:	f003 0307 	and.w	r3, r3, #7
 8002936:	2101      	movs	r1, #1
 8002938:	fa01 f303 	lsl.w	r3, r1, r3
 800293c:	b25b      	sxtb	r3, r3
 800293e:	4313      	orrs	r3, r2
 8002940:	b259      	sxtb	r1, r3
 8002942:	79fa      	ldrb	r2, [r7, #7]
 8002944:	4603      	mov	r3, r0
 8002946:	01db      	lsls	r3, r3, #7
 8002948:	4413      	add	r3, r2
 800294a:	b2c9      	uxtb	r1, r1
 800294c:	4a13      	ldr	r2, [pc, #76]	@ (800299c <ssd1306_DrawPixel+0xbc>)
 800294e:	54d1      	strb	r1, [r2, r3]
 8002950:	e01d      	b.n	800298e <ssd1306_DrawPixel+0xae>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002952:	79fa      	ldrb	r2, [r7, #7]
 8002954:	79bb      	ldrb	r3, [r7, #6]
 8002956:	08db      	lsrs	r3, r3, #3
 8002958:	b2d8      	uxtb	r0, r3
 800295a:	4603      	mov	r3, r0
 800295c:	01db      	lsls	r3, r3, #7
 800295e:	4413      	add	r3, r2
 8002960:	4a0e      	ldr	r2, [pc, #56]	@ (800299c <ssd1306_DrawPixel+0xbc>)
 8002962:	5cd3      	ldrb	r3, [r2, r3]
 8002964:	b25a      	sxtb	r2, r3
 8002966:	79bb      	ldrb	r3, [r7, #6]
 8002968:	f003 0307 	and.w	r3, r3, #7
 800296c:	2101      	movs	r1, #1
 800296e:	fa01 f303 	lsl.w	r3, r1, r3
 8002972:	b25b      	sxtb	r3, r3
 8002974:	43db      	mvns	r3, r3
 8002976:	b25b      	sxtb	r3, r3
 8002978:	4013      	ands	r3, r2
 800297a:	b259      	sxtb	r1, r3
 800297c:	79fa      	ldrb	r2, [r7, #7]
 800297e:	4603      	mov	r3, r0
 8002980:	01db      	lsls	r3, r3, #7
 8002982:	4413      	add	r3, r2
 8002984:	b2c9      	uxtb	r1, r1
 8002986:	4a05      	ldr	r2, [pc, #20]	@ (800299c <ssd1306_DrawPixel+0xbc>)
 8002988:	54d1      	strb	r1, [r2, r3]
 800298a:	e000      	b.n	800298e <ssd1306_DrawPixel+0xae>
        return;
 800298c:	bf00      	nop
    }
}
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr
 8002998:	200005fc 	.word	0x200005fc
 800299c:	200001fc 	.word	0x200001fc

080029a0 <ssd1306_WriteChar>:
//  ch      => Character to write
//  Font    => Font to use
//  color   => Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 80029a0:	b590      	push	{r4, r7, lr}
 80029a2:	b089      	sub	sp, #36	@ 0x24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	4604      	mov	r4, r0
 80029a8:	1d38      	adds	r0, r7, #4
 80029aa:	e880 0006 	stmia.w	r0, {r1, r2}
 80029ae:	461a      	mov	r2, r3
 80029b0:	4623      	mov	r3, r4
 80029b2:	73fb      	strb	r3, [r7, #15]
 80029b4:	4613      	mov	r3, r2
 80029b6:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80029b8:	4b38      	ldr	r3, [pc, #224]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 80029ba:	881b      	ldrh	r3, [r3, #0]
 80029bc:	461a      	mov	r2, r3
 80029be:	793b      	ldrb	r3, [r7, #4]
 80029c0:	4413      	add	r3, r2
 80029c2:	2b7f      	cmp	r3, #127	@ 0x7f
 80029c4:	dc06      	bgt.n	80029d4 <ssd1306_WriteChar+0x34>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 80029c6:	4b35      	ldr	r3, [pc, #212]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 80029c8:	885b      	ldrh	r3, [r3, #2]
 80029ca:	461a      	mov	r2, r3
 80029cc:	797b      	ldrb	r3, [r7, #5]
 80029ce:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80029d0:	2b3f      	cmp	r3, #63	@ 0x3f
 80029d2:	dd01      	ble.n	80029d8 <ssd1306_WriteChar+0x38>
    {
        // Not enough space on current line
        return 0;
 80029d4:	2300      	movs	r3, #0
 80029d6:	e05c      	b.n	8002a92 <ssd1306_WriteChar+0xf2>
    }

    // Translate font to screenbuffer
    for (i = 0; i < Font.FontHeight; i++)
 80029d8:	2300      	movs	r3, #0
 80029da:	61fb      	str	r3, [r7, #28]
 80029dc:	e04c      	b.n	8002a78 <ssd1306_WriteChar+0xd8>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	7bfb      	ldrb	r3, [r7, #15]
 80029e2:	3b20      	subs	r3, #32
 80029e4:	7979      	ldrb	r1, [r7, #5]
 80029e6:	fb01 f303 	mul.w	r3, r1, r3
 80029ea:	4619      	mov	r1, r3
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	440b      	add	r3, r1
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	4413      	add	r3, r2
 80029f4:	881b      	ldrh	r3, [r3, #0]
 80029f6:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++)
 80029f8:	2300      	movs	r3, #0
 80029fa:	61bb      	str	r3, [r7, #24]
 80029fc:	e034      	b.n	8002a68 <ssd1306_WriteChar+0xc8>
        {
            if ((b << j) & 0x8000)
 80029fe:	697a      	ldr	r2, [r7, #20]
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	fa02 f303 	lsl.w	r3, r2, r3
 8002a06:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d012      	beq.n	8002a34 <ssd1306_WriteChar+0x94>
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002a0e:	4b23      	ldr	r3, [pc, #140]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 8002a10:	881b      	ldrh	r3, [r3, #0]
 8002a12:	b2da      	uxtb	r2, r3
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	4413      	add	r3, r2
 8002a1a:	b2d8      	uxtb	r0, r3
 8002a1c:	4b1f      	ldr	r3, [pc, #124]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 8002a1e:	885b      	ldrh	r3, [r3, #2]
 8002a20:	b2da      	uxtb	r2, r3
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	4413      	add	r3, r2
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	7bba      	ldrb	r2, [r7, #14]
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	f7ff ff57 	bl	80028e0 <ssd1306_DrawPixel>
 8002a32:	e016      	b.n	8002a62 <ssd1306_WriteChar+0xc2>
            }
            else
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002a34:	4b19      	ldr	r3, [pc, #100]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 8002a36:	881b      	ldrh	r3, [r3, #0]
 8002a38:	b2da      	uxtb	r2, r3
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	4413      	add	r3, r2
 8002a40:	b2d8      	uxtb	r0, r3
 8002a42:	4b16      	ldr	r3, [pc, #88]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 8002a44:	885b      	ldrh	r3, [r3, #2]
 8002a46:	b2da      	uxtb	r2, r3
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	4413      	add	r3, r2
 8002a4e:	b2d9      	uxtb	r1, r3
 8002a50:	7bbb      	ldrb	r3, [r7, #14]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	bf0c      	ite	eq
 8002a56:	2301      	moveq	r3, #1
 8002a58:	2300      	movne	r3, #0
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	f7ff ff3f 	bl	80028e0 <ssd1306_DrawPixel>
        for (j = 0; j < Font.FontWidth; j++)
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	3301      	adds	r3, #1
 8002a66:	61bb      	str	r3, [r7, #24]
 8002a68:	793b      	ldrb	r3, [r7, #4]
 8002a6a:	461a      	mov	r2, r3
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d3c5      	bcc.n	80029fe <ssd1306_WriteChar+0x5e>
    for (i = 0; i < Font.FontHeight; i++)
 8002a72:	69fb      	ldr	r3, [r7, #28]
 8002a74:	3301      	adds	r3, #1
 8002a76:	61fb      	str	r3, [r7, #28]
 8002a78:	797b      	ldrb	r3, [r7, #5]
 8002a7a:	461a      	mov	r2, r3
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d3ad      	bcc.n	80029de <ssd1306_WriteChar+0x3e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002a82:	4b06      	ldr	r3, [pc, #24]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 8002a84:	881b      	ldrh	r3, [r3, #0]
 8002a86:	793a      	ldrb	r2, [r7, #4]
 8002a88:	4413      	add	r3, r2
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	4b03      	ldr	r3, [pc, #12]	@ (8002a9c <ssd1306_WriteChar+0xfc>)
 8002a8e:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8002a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3724      	adds	r7, #36	@ 0x24
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd90      	pop	{r4, r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	200005fc 	.word	0x200005fc

08002aa0 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(const char* str, FontDef Font, SSD1306_COLOR color)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b084      	sub	sp, #16
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	1d38      	adds	r0, r7, #4
 8002aaa:	e880 0006 	stmia.w	r0, {r1, r2}
 8002aae:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str)
 8002ab0:	e012      	b.n	8002ad8 <ssd1306_WriteString+0x38>
    {
        if (ssd1306_WriteChar(*str, Font, color) != *str)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	7818      	ldrb	r0, [r3, #0]
 8002ab6:	78fb      	ldrb	r3, [r7, #3]
 8002ab8:	1d3a      	adds	r2, r7, #4
 8002aba:	ca06      	ldmia	r2, {r1, r2}
 8002abc:	f7ff ff70 	bl	80029a0 <ssd1306_WriteChar>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d002      	beq.n	8002ad2 <ssd1306_WriteString+0x32>
        {
            // Char could not be written
            return *str;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	781b      	ldrb	r3, [r3, #0]
 8002ad0:	e008      	b.n	8002ae4 <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	60fb      	str	r3, [r7, #12]
    while (*str)
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1e8      	bne.n	8002ab2 <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	781b      	ldrb	r3, [r3, #0]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3710      	adds	r7, #16
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <ssd1306_SetCursor>:

//
//  Set cursor position
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	4603      	mov	r3, r0
 8002af4:	460a      	mov	r2, r1
 8002af6:	71fb      	strb	r3, [r7, #7]
 8002af8:	4613      	mov	r3, r2
 8002afa:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002afc:	79fb      	ldrb	r3, [r7, #7]
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	4b05      	ldr	r3, [pc, #20]	@ (8002b18 <ssd1306_SetCursor+0x2c>)
 8002b02:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002b04:	79bb      	ldrb	r3, [r7, #6]
 8002b06:	b29a      	uxth	r2, r3
 8002b08:	4b03      	ldr	r3, [pc, #12]	@ (8002b18 <ssd1306_SetCursor+0x2c>)
 8002b0a:	805a      	strh	r2, [r3, #2]
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	200005fc 	.word	0x200005fc

08002b1c <user_i2c_read>:

struct bme280_dev dev;
struct bme280_data comp_data;
int8_t rslt;

int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len) {
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af02      	add	r7, sp, #8
 8002b22:	603a      	str	r2, [r7, #0]
 8002b24:	461a      	mov	r2, r3
 8002b26:	4603      	mov	r3, r0
 8002b28:	71fb      	strb	r3, [r7, #7]
 8002b2a:	460b      	mov	r3, r1
 8002b2c:	71bb      	strb	r3, [r7, #6]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	80bb      	strh	r3, [r7, #4]
	if (HAL_I2C_Master_Transmit(&hi2c1, (id << 1), &reg_addr, 1, 10) != HAL_OK)
 8002b32:	79fb      	ldrb	r3, [r7, #7]
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	b299      	uxth	r1, r3
 8002b3a:	1dba      	adds	r2, r7, #6
 8002b3c:	230a      	movs	r3, #10
 8002b3e:	9300      	str	r3, [sp, #0]
 8002b40:	2301      	movs	r3, #1
 8002b42:	4811      	ldr	r0, [pc, #68]	@ (8002b88 <user_i2c_read+0x6c>)
 8002b44:	f001 fdce 	bl	80046e4 <HAL_I2C_Master_Transmit>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d002      	beq.n	8002b54 <user_i2c_read+0x38>
		return -1;
 8002b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b52:	e014      	b.n	8002b7e <user_i2c_read+0x62>
	if (HAL_I2C_Master_Receive(&hi2c1, (id << 1) | 0x01, data, len, 10)
 8002b54:	79fb      	ldrb	r3, [r7, #7]
 8002b56:	005b      	lsls	r3, r3, #1
 8002b58:	b21b      	sxth	r3, r3
 8002b5a:	f043 0301 	orr.w	r3, r3, #1
 8002b5e:	b21b      	sxth	r3, r3
 8002b60:	b299      	uxth	r1, r3
 8002b62:	88bb      	ldrh	r3, [r7, #4]
 8002b64:	220a      	movs	r2, #10
 8002b66:	9200      	str	r2, [sp, #0]
 8002b68:	683a      	ldr	r2, [r7, #0]
 8002b6a:	4807      	ldr	r0, [pc, #28]	@ (8002b88 <user_i2c_read+0x6c>)
 8002b6c:	f001 feb8 	bl	80048e0 <HAL_I2C_Master_Receive>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d002      	beq.n	8002b7c <user_i2c_read+0x60>
			!= HAL_OK)
		return -1;
 8002b76:	f04f 33ff 	mov.w	r3, #4294967295
 8002b7a:	e000      	b.n	8002b7e <user_i2c_read+0x62>

	return 0;
 8002b7c:	2300      	movs	r3, #0
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	3708      	adds	r7, #8
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	20000604 	.word	0x20000604

08002b8c <user_delay_ms>:

void user_delay_ms(uint32_t period) {
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]

	HAL_Delay(period);
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	f001 f98b 	bl	8003eb0 <HAL_Delay>
}
 8002b9a:	bf00      	nop
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
	...

08002ba4 <user_i2c_write>:

int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len) {
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af02      	add	r7, sp, #8
 8002baa:	603a      	str	r2, [r7, #0]
 8002bac:	461a      	mov	r2, r3
 8002bae:	4603      	mov	r3, r0
 8002bb0:	71fb      	strb	r3, [r7, #7]
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	71bb      	strb	r3, [r7, #6]
 8002bb6:	4613      	mov	r3, r2
 8002bb8:	80bb      	strh	r3, [r7, #4]
	int8_t *buf;
	buf = malloc(len + 1);
 8002bba:	88bb      	ldrh	r3, [r7, #4]
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f007 fd92 	bl	800a6e8 <malloc>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	60fb      	str	r3, [r7, #12]
	buf[0] = reg_addr;
 8002bc8:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	701a      	strb	r2, [r3, #0]
	memcpy(buf + 1, data, len);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	88ba      	ldrh	r2, [r7, #4]
 8002bd6:	6839      	ldr	r1, [r7, #0]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f008 fd7e 	bl	800b6da <memcpy>

	if (HAL_I2C_Master_Transmit(&hi2c1, (id << 1), (uint8_t*) buf, len + 1,
 8002bde:	79fb      	ldrb	r3, [r7, #7]
 8002be0:	b29b      	uxth	r3, r3
 8002be2:	005b      	lsls	r3, r3, #1
 8002be4:	b299      	uxth	r1, r3
 8002be6:	88bb      	ldrh	r3, [r7, #4]
 8002be8:	3301      	adds	r3, #1
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	f04f 32ff 	mov.w	r2, #4294967295
 8002bf0:	9200      	str	r2, [sp, #0]
 8002bf2:	68fa      	ldr	r2, [r7, #12]
 8002bf4:	4808      	ldr	r0, [pc, #32]	@ (8002c18 <user_i2c_write+0x74>)
 8002bf6:	f001 fd75 	bl	80046e4 <HAL_I2C_Master_Transmit>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d002      	beq.n	8002c06 <user_i2c_write+0x62>
	HAL_MAX_DELAY) != HAL_OK)
		return -1;
 8002c00:	f04f 33ff 	mov.w	r3, #4294967295
 8002c04:	e003      	b.n	8002c0e <user_i2c_write+0x6a>

	free(buf);
 8002c06:	68f8      	ldr	r0, [r7, #12]
 8002c08:	f007 fd76 	bl	800a6f8 <free>
	return 0;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	20000604 	.word	0x20000604

08002c1c <_write>:

// for printf() redirection to USART2
int _write(int file, char *data, int len) {
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b086      	sub	sp, #24
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, (uint8_t*) data, len,
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	b29a      	uxth	r2, r3
 8002c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8002c30:	68b9      	ldr	r1, [r7, #8]
 8002c32:	4807      	ldr	r0, [pc, #28]	@ (8002c50 <_write+0x34>)
 8002c34:	f003 fd58 	bl	80066e8 <HAL_UART_Transmit>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	75fb      	strb	r3, [r7, #23]
	HAL_MAX_DELAY);
	return (status == HAL_OK ? len : 0);
 8002c3c:	7dfb      	ldrb	r3, [r7, #23]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d101      	bne.n	8002c46 <_write+0x2a>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	e000      	b.n	8002c48 <_write+0x2c>
 8002c46:	2300      	movs	r3, #0
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3718      	adds	r7, #24
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	20000658 	.word	0x20000658

08002c54 <sendATCommand>:
//void publishMQTTMessage(const char *topic, const char *payload) {


//}

void sendATCommand(const char *command) {
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
	// Implement the function to send AT command via UART to ESP32-C3
	HAL_UART_Transmit(&huart2, (uint8_t*) command, strlen(command),
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	f7fd fb07 	bl	8000270 <strlen>
 8002c62:	4603      	mov	r3, r0
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	f04f 33ff 	mov.w	r3, #4294967295
 8002c6a:	6879      	ldr	r1, [r7, #4]
 8002c6c:	4803      	ldr	r0, [pc, #12]	@ (8002c7c <sendATCommand+0x28>)
 8002c6e:	f003 fd3b 	bl	80066e8 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	//HAL_Delay(100); // Delay to allow response from ESP32-C3
}
 8002c72:	bf00      	nop
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	20000658 	.word	0x20000658

08002c80 <waitForResponse>:

bool waitForResponse(const char *expectedResponse, uint32_t timeout) {
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b0c4      	sub	sp, #272	@ 0x110
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002c8a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002c8e:	6018      	str	r0, [r3, #0]
 8002c90:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002c94:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002c98:	6019      	str	r1, [r3, #0]
	uint32_t start = HAL_GetTick();
 8002c9a:	f001 f8fd 	bl	8003e98 <HAL_GetTick>
 8002c9e:	f8c7 0108 	str.w	r0, [r7, #264]	@ 0x108
	char response[256];
	uint32_t index = 0;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

	while ((HAL_GetTick() - start) < timeout) {
 8002ca8:	e037      	b.n	8002d1a <waitForResponse+0x9a>
		if (HAL_UART_Receive(&huart2, (uint8_t*) &response[index], 1, 100)
 8002caa:	f107 0208 	add.w	r2, r7, #8
 8002cae:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002cb2:	18d1      	adds	r1, r2, r3
 8002cb4:	2364      	movs	r3, #100	@ 0x64
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	4821      	ldr	r0, [pc, #132]	@ (8002d40 <waitForResponse+0xc0>)
 8002cba:	f003 fda0 	bl	80067fe <HAL_UART_Receive>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d12a      	bne.n	8002d1a <waitForResponse+0x9a>
				== HAL_OK) {
			if (response[index] == '\n') {
 8002cc4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002cc8:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 8002ccc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002cd0:	4413      	add	r3, r2
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	2b0a      	cmp	r3, #10
 8002cd6:	d11b      	bne.n	8002d10 <waitForResponse+0x90>
				response[index + 1] = '\0';
 8002cd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002cdc:	3301      	adds	r3, #1
 8002cde:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002ce2:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8002ce6:	2100      	movs	r1, #0
 8002ce8:	54d1      	strb	r1, [r2, r3]
				if (strstr(response, expectedResponse) != NULL) {
 8002cea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002cee:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002cf2:	f107 0208 	add.w	r2, r7, #8
 8002cf6:	6819      	ldr	r1, [r3, #0]
 8002cf8:	4610      	mov	r0, r2
 8002cfa:	f008 fc51 	bl	800b5a0 <strstr>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <waitForResponse+0x88>
					return true;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e016      	b.n	8002d36 <waitForResponse+0xb6>
				}
				index = 0;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002d0e:	e004      	b.n	8002d1a <waitForResponse+0x9a>
			} else {
				index++;
 8002d10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002d14:	3301      	adds	r3, #1
 8002d16:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
	while ((HAL_GetTick() - start) < timeout) {
 8002d1a:	f001 f8bd 	bl	8003e98 <HAL_GetTick>
 8002d1e:	4602      	mov	r2, r0
 8002d20:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002d2a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8002d2e:	6812      	ldr	r2, [r2, #0]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d8ba      	bhi.n	8002caa <waitForResponse+0x2a>
			}
		}
	}
	return false;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	20000658 	.word	0x20000658

08002d44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b0c2      	sub	sp, #264	@ 0x108
 8002d48:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d4a:	f001 f86f 	bl	8003e2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d4e:	f000 fa29 	bl	80031a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d52:	f000 fb13 	bl	800337c <MX_GPIO_Init>
  MX_I2C1_Init();
 8002d56:	f000 fa8f 	bl	8003278 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8002d5a:	f000 fabb 	bl	80032d4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002d5e:	f000 fae3 	bl	8003328 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

	/*----------------------------------------BME280 Setup-------------------------------------------------*/
	/* BME280 Initialization */
	dev.dev_id = BME280_I2C_ADDR_PRIM;
 8002d62:	4b31      	ldr	r3, [pc, #196]	@ (8002e28 <main+0xe4>)
 8002d64:	2276      	movs	r2, #118	@ 0x76
 8002d66:	705a      	strb	r2, [r3, #1]
	dev.intf = BME280_I2C_INTF;
 8002d68:	4b2f      	ldr	r3, [pc, #188]	@ (8002e28 <main+0xe4>)
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	709a      	strb	r2, [r3, #2]
	dev.read = user_i2c_read;
 8002d6e:	4b2e      	ldr	r3, [pc, #184]	@ (8002e28 <main+0xe4>)
 8002d70:	4a2e      	ldr	r2, [pc, #184]	@ (8002e2c <main+0xe8>)
 8002d72:	605a      	str	r2, [r3, #4]
	dev.write = user_i2c_write;
 8002d74:	4b2c      	ldr	r3, [pc, #176]	@ (8002e28 <main+0xe4>)
 8002d76:	4a2e      	ldr	r2, [pc, #184]	@ (8002e30 <main+0xec>)
 8002d78:	609a      	str	r2, [r3, #8]
	dev.delay_ms = user_delay_ms;
 8002d7a:	4b2b      	ldr	r3, [pc, #172]	@ (8002e28 <main+0xe4>)
 8002d7c:	4a2d      	ldr	r2, [pc, #180]	@ (8002e34 <main+0xf0>)
 8002d7e:	60da      	str	r2, [r3, #12]

	rslt = bme280_init(&dev); // Initialize the sensor.
 8002d80:	4829      	ldr	r0, [pc, #164]	@ (8002e28 <main+0xe4>)
 8002d82:	f7fe f929 	bl	8000fd8 <bme280_init>
 8002d86:	4603      	mov	r3, r0
 8002d88:	461a      	mov	r2, r3
 8002d8a:	4b2b      	ldr	r3, [pc, #172]	@ (8002e38 <main+0xf4>)
 8002d8c:	701a      	strb	r2, [r3, #0]
	if (rslt == BME280_OK) {
 8002d8e:	4b2a      	ldr	r3, [pc, #168]	@ (8002e38 <main+0xf4>)
 8002d90:	f993 3000 	ldrsb.w	r3, [r3]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d103      	bne.n	8002da0 <main+0x5c>
		printf("BME280 Successfully Initialized\r\n");
 8002d98:	4828      	ldr	r0, [pc, #160]	@ (8002e3c <main+0xf8>)
 8002d9a:	f008 fae5 	bl	800b368 <puts>
 8002d9e:	e006      	b.n	8002dae <main+0x6a>
	} else {
		printf("Failed to Initialize BME280. Error code: %d\r\n", rslt);
 8002da0:	4b25      	ldr	r3, [pc, #148]	@ (8002e38 <main+0xf4>)
 8002da2:	f993 3000 	ldrsb.w	r3, [r3]
 8002da6:	4619      	mov	r1, r3
 8002da8:	4825      	ldr	r0, [pc, #148]	@ (8002e40 <main+0xfc>)
 8002daa:	f008 fa75 	bl	800b298 <iprintf>
	}

	/* BME280 Configuration */
	dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 8002dae:	4b1e      	ldr	r3, [pc, #120]	@ (8002e28 <main+0xe4>)
 8002db0:	2201      	movs	r2, #1
 8002db2:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
	dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 8002db6:	4b1c      	ldr	r3, [pc, #112]	@ (8002e28 <main+0xe4>)
 8002db8:	2205      	movs	r2, #5
 8002dba:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 8002dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8002e28 <main+0xe4>)
 8002dc0:	2202      	movs	r2, #2
 8002dc2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
	dev.settings.filter = BME280_FILTER_COEFF_16;
 8002dc6:	4b18      	ldr	r3, [pc, #96]	@ (8002e28 <main+0xe4>)
 8002dc8:	2204      	movs	r2, #4
 8002dca:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
	rslt = bme280_set_sensor_settings(
 8002dce:	4916      	ldr	r1, [pc, #88]	@ (8002e28 <main+0xe4>)
 8002dd0:	200f      	movs	r0, #15
 8002dd2:	f7fe f9f5 	bl	80011c0 <bme280_set_sensor_settings>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	461a      	mov	r2, r3
 8002dda:	4b17      	ldr	r3, [pc, #92]	@ (8002e38 <main+0xf4>)
 8002ddc:	701a      	strb	r2, [r3, #0]
			BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL
					| BME280_FILTER_SEL, &dev);
	//rslt = bme280_set_sensor_settings(BME280_ALL_SETTINGS_SEL, &dev); this can also be used in place of above
	if (rslt == BME280_OK) {
 8002dde:	4b16      	ldr	r3, [pc, #88]	@ (8002e38 <main+0xf4>)
 8002de0:	f993 3000 	ldrsb.w	r3, [r3]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d103      	bne.n	8002df0 <main+0xac>
		printf("BME280 Successfully Configured\r\n");
 8002de8:	4816      	ldr	r0, [pc, #88]	@ (8002e44 <main+0x100>)
 8002dea:	f008 fabd 	bl	800b368 <puts>
 8002dee:	e006      	b.n	8002dfe <main+0xba>
	} else {
		printf("Failed to Configure BME280. Error code: %d\r\n", rslt);
 8002df0:	4b11      	ldr	r3, [pc, #68]	@ (8002e38 <main+0xf4>)
 8002df2:	f993 3000 	ldrsb.w	r3, [r3]
 8002df6:	4619      	mov	r1, r3
 8002df8:	4813      	ldr	r0, [pc, #76]	@ (8002e48 <main+0x104>)
 8002dfa:	f008 fa4d 	bl	800b298 <iprintf>
	}
	/* BME280 Mode Setting */
	rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, &dev);
 8002dfe:	490a      	ldr	r1, [pc, #40]	@ (8002e28 <main+0xe4>)
 8002e00:	2003      	movs	r0, #3
 8002e02:	f7fe fa32 	bl	800126a <bme280_set_sensor_mode>
 8002e06:	4603      	mov	r3, r0
 8002e08:	461a      	mov	r2, r3
 8002e0a:	4b0b      	ldr	r3, [pc, #44]	@ (8002e38 <main+0xf4>)
 8002e0c:	701a      	strb	r2, [r3, #0]
	dev.delay_ms(40);
 8002e0e:	4b06      	ldr	r3, [pc, #24]	@ (8002e28 <main+0xe4>)
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	2028      	movs	r0, #40	@ 0x28
 8002e14:	4798      	blx	r3
	if (rslt == BME280_OK) {
 8002e16:	4b08      	ldr	r3, [pc, #32]	@ (8002e38 <main+0xf4>)
 8002e18:	f993 3000 	ldrsb.w	r3, [r3]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d117      	bne.n	8002e50 <main+0x10c>
		printf("BME280 Mode Successfully set.\r\n");
 8002e20:	480a      	ldr	r0, [pc, #40]	@ (8002e4c <main+0x108>)
 8002e22:	f008 faa1 	bl	800b368 <puts>
 8002e26:	e01a      	b.n	8002e5e <main+0x11a>
 8002e28:	20000700 	.word	0x20000700
 8002e2c:	08002b1d 	.word	0x08002b1d
 8002e30:	08002ba5 	.word	0x08002ba5
 8002e34:	08002b8d 	.word	0x08002b8d
 8002e38:	2000074c 	.word	0x2000074c
 8002e3c:	0800d51c 	.word	0x0800d51c
 8002e40:	0800d540 	.word	0x0800d540
 8002e44:	0800d570 	.word	0x0800d570
 8002e48:	0800d590 	.word	0x0800d590
 8002e4c:	0800d5c0 	.word	0x0800d5c0
	} else {
		printf("Failed to set BME280 Mode. Error code: %d\r\n", rslt);
 8002e50:	4ba1      	ldr	r3, [pc, #644]	@ (80030d8 <main+0x394>)
 8002e52:	f993 3000 	ldrsb.w	r3, [r3]
 8002e56:	4619      	mov	r1, r3
 8002e58:	48a0      	ldr	r0, [pc, #640]	@ (80030dc <main+0x398>)
 8002e5a:	f008 fa1d 	bl	800b298 <iprintf>
	}

	/*-------------------------------------SSD1306 Setup-----------------------------------------------------*/
	ssd1306_Init(&hi2c1);
 8002e5e:	48a0      	ldr	r0, [pc, #640]	@ (80030e0 <main+0x39c>)
 8002e60:	f7ff fbc8 	bl	80025f4 <ssd1306_Init>
	/*----------------------------------ESP32C3 Wifi Setup---------------------------------------------------*/

	char atCommand[256];

	// Restore ESP32 to factory settings (optional)
	HAL_UART_Transmit(&huart3, (uint8_t*) "Restoring ESP32\r\n",
 8002e64:	f04f 33ff 	mov.w	r3, #4294967295
 8002e68:	2211      	movs	r2, #17
 8002e6a:	499e      	ldr	r1, [pc, #632]	@ (80030e4 <main+0x3a0>)
 8002e6c:	489e      	ldr	r0, [pc, #632]	@ (80030e8 <main+0x3a4>)
 8002e6e:	f003 fc3b 	bl	80066e8 <HAL_UART_Transmit>
			strlen("Restoring ESP32\r\n"), HAL_MAX_DELAY);
	sendATCommand("AT+RESTORE\r\n");
 8002e72:	489e      	ldr	r0, [pc, #632]	@ (80030ec <main+0x3a8>)
 8002e74:	f7ff feee 	bl	8002c54 <sendATCommand>
	if (!waitForResponse("OK\r\n", 10000)) {
 8002e78:	f242 7110 	movw	r1, #10000	@ 0x2710
 8002e7c:	489c      	ldr	r0, [pc, #624]	@ (80030f0 <main+0x3ac>)
 8002e7e:	f7ff feff 	bl	8002c80 <waitForResponse>
 8002e82:	4603      	mov	r3, r0
 8002e84:	f083 0301 	eor.w	r3, r3, #1
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d006      	beq.n	8002e9c <main+0x158>
		HAL_UART_Transmit(&huart3, (uint8_t*) "Failed to Restore ESP32\r\n",
 8002e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e92:	2219      	movs	r2, #25
 8002e94:	4997      	ldr	r1, [pc, #604]	@ (80030f4 <main+0x3b0>)
 8002e96:	4894      	ldr	r0, [pc, #592]	@ (80030e8 <main+0x3a4>)
 8002e98:	f003 fc26 	bl	80066e8 <HAL_UART_Transmit>
				strlen("Failed to Restore ESP32\r\n"), HAL_MAX_DELAY);
	}

	HAL_Delay(4000);
 8002e9c:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8002ea0:	f001 f806 	bl	8003eb0 <HAL_Delay>

	//-------------------------------------------------Wifi Con Setup---------------------------------------------//

	// Test AT communication
	HAL_UART_Transmit(&huart3, (uint8_t*) "Testing AT command\r\n",
 8002ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ea8:	2214      	movs	r2, #20
 8002eaa:	4993      	ldr	r1, [pc, #588]	@ (80030f8 <main+0x3b4>)
 8002eac:	488e      	ldr	r0, [pc, #568]	@ (80030e8 <main+0x3a4>)
 8002eae:	f003 fc1b 	bl	80066e8 <HAL_UART_Transmit>
			strlen("Testing AT command\r\n"), HAL_MAX_DELAY);
	sendATCommand("AT\r\n");
 8002eb2:	4892      	ldr	r0, [pc, #584]	@ (80030fc <main+0x3b8>)
 8002eb4:	f7ff fece 	bl	8002c54 <sendATCommand>
	if (!waitForResponse("OK\r\n", 2000)) {
 8002eb8:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002ebc:	488c      	ldr	r0, [pc, #560]	@ (80030f0 <main+0x3ac>)
 8002ebe:	f7ff fedf 	bl	8002c80 <waitForResponse>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	f083 0301 	eor.w	r3, r3, #1
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d006      	beq.n	8002edc <main+0x198>
		HAL_UART_Transmit(&huart3, (uint8_t*) "AT command failed\r\n",
 8002ece:	f04f 33ff 	mov.w	r3, #4294967295
 8002ed2:	2213      	movs	r2, #19
 8002ed4:	498a      	ldr	r1, [pc, #552]	@ (8003100 <main+0x3bc>)
 8002ed6:	4884      	ldr	r0, [pc, #528]	@ (80030e8 <main+0x3a4>)
 8002ed8:	f003 fc06 	bl	80066e8 <HAL_UART_Transmit>
				strlen("AT command failed\r\n"), HAL_MAX_DELAY);
	}

	// Set WiFi mode to station mode
	HAL_UART_Transmit(&huart3,
 8002edc:	f04f 33ff 	mov.w	r3, #4294967295
 8002ee0:	2223      	movs	r2, #35	@ 0x23
 8002ee2:	4988      	ldr	r1, [pc, #544]	@ (8003104 <main+0x3c0>)
 8002ee4:	4880      	ldr	r0, [pc, #512]	@ (80030e8 <main+0x3a4>)
 8002ee6:	f003 fbff 	bl	80066e8 <HAL_UART_Transmit>
			(uint8_t*) "Setting WiFi mode to station mode\r\n",
			strlen("Setting WiFi mode to station mode\r\n"), HAL_MAX_DELAY);
	sendATCommand("AT+CWMODE=1\r\n");
 8002eea:	4887      	ldr	r0, [pc, #540]	@ (8003108 <main+0x3c4>)
 8002eec:	f7ff feb2 	bl	8002c54 <sendATCommand>
	if (!waitForResponse("OK\r\n", 7000)) {
 8002ef0:	f641 3158 	movw	r1, #7000	@ 0x1b58
 8002ef4:	487e      	ldr	r0, [pc, #504]	@ (80030f0 <main+0x3ac>)
 8002ef6:	f7ff fec3 	bl	8002c80 <waitForResponse>
 8002efa:	4603      	mov	r3, r0
 8002efc:	f083 0301 	eor.w	r3, r3, #1
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d006      	beq.n	8002f14 <main+0x1d0>
		HAL_UART_Transmit(&huart3, (uint8_t*) "Failed to Set Mode ESP32\r\n",
 8002f06:	f04f 33ff 	mov.w	r3, #4294967295
 8002f0a:	221a      	movs	r2, #26
 8002f0c:	497f      	ldr	r1, [pc, #508]	@ (800310c <main+0x3c8>)
 8002f0e:	4876      	ldr	r0, [pc, #472]	@ (80030e8 <main+0x3a4>)
 8002f10:	f003 fbea 	bl	80066e8 <HAL_UART_Transmit>
				strlen("Failed to Set Mode ESP32\r\n"), HAL_MAX_DELAY);
	}

	// Connect to WiFi
	HAL_UART_Transmit(&huart3, (uint8_t*) "Connecting to Wifi\r\n",
 8002f14:	f04f 33ff 	mov.w	r3, #4294967295
 8002f18:	2214      	movs	r2, #20
 8002f1a:	497d      	ldr	r1, [pc, #500]	@ (8003110 <main+0x3cc>)
 8002f1c:	4872      	ldr	r0, [pc, #456]	@ (80030e8 <main+0x3a4>)
 8002f1e:	f003 fbe3 	bl	80066e8 <HAL_UART_Transmit>
			strlen("Connecting to Wifi\r\n"), HAL_MAX_DELAY);
	snprintf(atCommand, sizeof(atCommand), "AT+CWJAP=\"%s\",\"%s\"\r\n",
 8002f22:	4638      	mov	r0, r7
 8002f24:	4b7b      	ldr	r3, [pc, #492]	@ (8003114 <main+0x3d0>)
 8002f26:	9300      	str	r3, [sp, #0]
 8002f28:	4b7b      	ldr	r3, [pc, #492]	@ (8003118 <main+0x3d4>)
 8002f2a:	4a7c      	ldr	r2, [pc, #496]	@ (800311c <main+0x3d8>)
 8002f2c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002f30:	f008 fa22 	bl	800b378 <sniprintf>
	WIFI_SSID, WIFI_PASS);
	sendATCommand(atCommand);
 8002f34:	463b      	mov	r3, r7
 8002f36:	4618      	mov	r0, r3
 8002f38:	f7ff fe8c 	bl	8002c54 <sendATCommand>
	if (!waitForResponse("WIFI GOT IP\r\n", 10000)) {
 8002f3c:	f242 7110 	movw	r1, #10000	@ 0x2710
 8002f40:	4877      	ldr	r0, [pc, #476]	@ (8003120 <main+0x3dc>)
 8002f42:	f7ff fe9d 	bl	8002c80 <waitForResponse>
 8002f46:	4603      	mov	r3, r0
 8002f48:	f083 0301 	eor.w	r3, r3, #1
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d006      	beq.n	8002f60 <main+0x21c>
		HAL_UART_Transmit(&huart3, (uint8_t*) "WiFi Connection Failed\r\n",
 8002f52:	f04f 33ff 	mov.w	r3, #4294967295
 8002f56:	2218      	movs	r2, #24
 8002f58:	4972      	ldr	r1, [pc, #456]	@ (8003124 <main+0x3e0>)
 8002f5a:	4863      	ldr	r0, [pc, #396]	@ (80030e8 <main+0x3a4>)
 8002f5c:	f003 fbc4 	bl	80066e8 <HAL_UART_Transmit>
	}

	//-------------------------------------------------MQTT Con Setup---------------------------------------------//

	// Set MQTT Username and Password
	HAL_UART_Transmit(&huart3, (uint8_t*) "Configuring MQTT Credentials\r\n",
 8002f60:	f04f 33ff 	mov.w	r3, #4294967295
 8002f64:	221e      	movs	r2, #30
 8002f66:	4970      	ldr	r1, [pc, #448]	@ (8003128 <main+0x3e4>)
 8002f68:	485f      	ldr	r0, [pc, #380]	@ (80030e8 <main+0x3a4>)
 8002f6a:	f003 fbbd 	bl	80066e8 <HAL_UART_Transmit>
			strlen("Configuring MQTT Credentials\r\n"), HAL_MAX_DELAY);
	snprintf(atCommand, sizeof(atCommand),
 8002f6e:	4638      	mov	r0, r7
 8002f70:	4b6e      	ldr	r3, [pc, #440]	@ (800312c <main+0x3e8>)
 8002f72:	9301      	str	r3, [sp, #4]
 8002f74:	4b6e      	ldr	r3, [pc, #440]	@ (8003130 <main+0x3ec>)
 8002f76:	9300      	str	r3, [sp, #0]
 8002f78:	4b6d      	ldr	r3, [pc, #436]	@ (8003130 <main+0x3ec>)
 8002f7a:	4a6e      	ldr	r2, [pc, #440]	@ (8003134 <main+0x3f0>)
 8002f7c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002f80:	f008 f9fa 	bl	800b378 <sniprintf>
			"AT+MQTTUSERCFG=0,2,\"%s\",\"%s\",\"%s\",0,0,\"\"\r\n",
			MQTT_CLIENT_ID, MQTT_USERNAME, THINGSPEAK_API_KEY);
	sendATCommand(atCommand);
 8002f84:	463b      	mov	r3, r7
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7ff fe64 	bl	8002c54 <sendATCommand>
	if (!waitForResponse("OK\r\n", 1000)) {
 8002f8c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002f90:	4857      	ldr	r0, [pc, #348]	@ (80030f0 <main+0x3ac>)
 8002f92:	f7ff fe75 	bl	8002c80 <waitForResponse>
 8002f96:	4603      	mov	r3, r0
 8002f98:	f083 0301 	eor.w	r3, r3, #1
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d006      	beq.n	8002fb0 <main+0x26c>
		HAL_UART_Transmit(&huart3,
 8002fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8002fa6:	2226      	movs	r2, #38	@ 0x26
 8002fa8:	4963      	ldr	r1, [pc, #396]	@ (8003138 <main+0x3f4>)
 8002faa:	484f      	ldr	r0, [pc, #316]	@ (80030e8 <main+0x3a4>)
 8002fac:	f003 fb9c 	bl	80066e8 <HAL_UART_Transmit>
				HAL_MAX_DELAY);
		//return;
	}

	// Connect to MQTT Broker
	HAL_UART_Transmit(&huart3, (uint8_t*) "Connecting to MQTT Broker\r\n",
 8002fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8002fb4:	221b      	movs	r2, #27
 8002fb6:	4961      	ldr	r1, [pc, #388]	@ (800313c <main+0x3f8>)
 8002fb8:	484b      	ldr	r0, [pc, #300]	@ (80030e8 <main+0x3a4>)
 8002fba:	f003 fb95 	bl	80066e8 <HAL_UART_Transmit>
			strlen("Connecting to MQTT Broker\r\n"), HAL_MAX_DELAY);
	snprintf(atCommand, sizeof(atCommand), "AT+MQTTCONN=0,\"%s\",%d,1\r\n",
 8002fbe:	4638      	mov	r0, r7
 8002fc0:	f242 23b3 	movw	r3, #8883	@ 0x22b3
 8002fc4:	9300      	str	r3, [sp, #0]
 8002fc6:	4b5e      	ldr	r3, [pc, #376]	@ (8003140 <main+0x3fc>)
 8002fc8:	4a5e      	ldr	r2, [pc, #376]	@ (8003144 <main+0x400>)
 8002fca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002fce:	f008 f9d3 	bl	800b378 <sniprintf>
			MQTT_BROKER_URL, MQTT_PORT);
	sendATCommand(atCommand);
 8002fd2:	463b      	mov	r3, r7
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7ff fe3d 	bl	8002c54 <sendATCommand>
	if (!waitForResponse("OK\r\n", 5000)) {
 8002fda:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002fde:	4844      	ldr	r0, [pc, #272]	@ (80030f0 <main+0x3ac>)
 8002fe0:	f7ff fe4e 	bl	8002c80 <waitForResponse>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	f083 0301 	eor.w	r3, r3, #1
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d006      	beq.n	8002ffe <main+0x2ba>
		HAL_UART_Transmit(&huart3,
 8002ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ff4:	2222      	movs	r2, #34	@ 0x22
 8002ff6:	4954      	ldr	r1, [pc, #336]	@ (8003148 <main+0x404>)
 8002ff8:	483b      	ldr	r0, [pc, #236]	@ (80030e8 <main+0x3a4>)
 8002ffa:	f003 fb75 	bl	80066e8 <HAL_UART_Transmit>
				(uint8_t*) "Failed to Connect to MQTT Broker\r\n",
				strlen("Failed to Connect to MQTT Broker\r\n"), HAL_MAX_DELAY);
	}

	// Subscribe to a Topic
	HAL_UART_Transmit(&huart3, (uint8_t*) "Subscribing to Topic\r\n",
 8002ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8003002:	2216      	movs	r2, #22
 8003004:	4951      	ldr	r1, [pc, #324]	@ (800314c <main+0x408>)
 8003006:	4838      	ldr	r0, [pc, #224]	@ (80030e8 <main+0x3a4>)
 8003008:	f003 fb6e 	bl	80066e8 <HAL_UART_Transmit>
			strlen("Subscribing to Topic\r\n"), HAL_MAX_DELAY);
	sendATCommand("AT+MQTTSUB=0,\"sensor/bme280\",1\r\n");
 800300c:	4850      	ldr	r0, [pc, #320]	@ (8003150 <main+0x40c>)
 800300e:	f7ff fe21 	bl	8002c54 <sendATCommand>
	if (!waitForResponse("OK\r\n", 1000)) {
 8003012:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003016:	4836      	ldr	r0, [pc, #216]	@ (80030f0 <main+0x3ac>)
 8003018:	f7ff fe32 	bl	8002c80 <waitForResponse>
 800301c:	4603      	mov	r3, r0
 800301e:	f083 0301 	eor.w	r3, r3, #1
 8003022:	b2db      	uxtb	r3, r3
 8003024:	2b00      	cmp	r3, #0
 8003026:	d006      	beq.n	8003036 <main+0x2f2>
		HAL_UART_Transmit(&huart3,
 8003028:	f04f 33ff 	mov.w	r3, #4294967295
 800302c:	221e      	movs	r2, #30
 800302e:	4949      	ldr	r1, [pc, #292]	@ (8003154 <main+0x410>)
 8003030:	482d      	ldr	r0, [pc, #180]	@ (80030e8 <main+0x3a4>)
 8003032:	f003 fb59 	bl	80066e8 <HAL_UART_Transmit>
				strlen("Failed to Subscribe to Topic\r\n"), HAL_MAX_DELAY);
		//return;
	}

	// Publish to a Topic
	HAL_UART_Transmit(&huart3, (uint8_t*) "Publishing to Topic\r\n",
 8003036:	f04f 33ff 	mov.w	r3, #4294967295
 800303a:	2215      	movs	r2, #21
 800303c:	4946      	ldr	r1, [pc, #280]	@ (8003158 <main+0x414>)
 800303e:	482a      	ldr	r0, [pc, #168]	@ (80030e8 <main+0x3a4>)
 8003040:	f003 fb52 	bl	80066e8 <HAL_UART_Transmit>
			strlen("Publishing to Topic\r\n"), HAL_MAX_DELAY);
	sendATCommand("AT+MQTTPUB=0,\"sensor/bme280\",\"value1\\, value2\",1,0\r\n");
 8003044:	4845      	ldr	r0, [pc, #276]	@ (800315c <main+0x418>)
 8003046:	f7ff fe05 	bl	8002c54 <sendATCommand>
	if (!waitForResponse("OK\r\n", 1000)) {
 800304a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800304e:	4828      	ldr	r0, [pc, #160]	@ (80030f0 <main+0x3ac>)
 8003050:	f7ff fe16 	bl	8002c80 <waitForResponse>
 8003054:	4603      	mov	r3, r0
 8003056:	f083 0301 	eor.w	r3, r3, #1
 800305a:	b2db      	uxtb	r3, r3
 800305c:	2b00      	cmp	r3, #0
 800305e:	d006      	beq.n	800306e <main+0x32a>
		HAL_UART_Transmit(&huart3, (uint8_t*) "Failed to Publish to Topic\r\n",
 8003060:	f04f 33ff 	mov.w	r3, #4294967295
 8003064:	221c      	movs	r2, #28
 8003066:	493e      	ldr	r1, [pc, #248]	@ (8003160 <main+0x41c>)
 8003068:	481f      	ldr	r0, [pc, #124]	@ (80030e8 <main+0x3a4>)
 800306a:	f003 fb3d 	bl	80066e8 <HAL_UART_Transmit>
	}

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800306e:	f003 ffd1 	bl	8007014 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of i2c1Mutex */
  i2c1MutexHandle = osMutexNew(&i2c1Mutex_attributes);
 8003072:	483c      	ldr	r0, [pc, #240]	@ (8003164 <main+0x420>)
 8003074:	f004 f8c5 	bl	8007202 <osMutexNew>
 8003078:	4603      	mov	r3, r0
 800307a:	4a3b      	ldr	r2, [pc, #236]	@ (8003168 <main+0x424>)
 800307c:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of bme280Data */
	bme280DataHandle = osMessageQueueNew(16, sizeof(bme280Data_t),
 800307e:	4a3b      	ldr	r2, [pc, #236]	@ (800316c <main+0x428>)
 8003080:	210c      	movs	r1, #12
 8003082:	2010      	movs	r0, #16
 8003084:	f004 f9cb 	bl	800741e <osMessageQueueNew>
 8003088:	4603      	mov	r3, r0
 800308a:	4a39      	ldr	r2, [pc, #228]	@ (8003170 <main+0x42c>)
 800308c:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800308e:	4a39      	ldr	r2, [pc, #228]	@ (8003174 <main+0x430>)
 8003090:	2100      	movs	r1, #0
 8003092:	4839      	ldr	r0, [pc, #228]	@ (8003178 <main+0x434>)
 8003094:	f004 f808 	bl	80070a8 <osThreadNew>
 8003098:	4603      	mov	r3, r0
 800309a:	4a38      	ldr	r2, [pc, #224]	@ (800317c <main+0x438>)
 800309c:	6013      	str	r3, [r2, #0]

  /* creation of bme280Task */
  bme280TaskHandle = osThreadNew(Startbme280Task, NULL, &bme280Task_attributes);
 800309e:	4a38      	ldr	r2, [pc, #224]	@ (8003180 <main+0x43c>)
 80030a0:	2100      	movs	r1, #0
 80030a2:	4838      	ldr	r0, [pc, #224]	@ (8003184 <main+0x440>)
 80030a4:	f004 f800 	bl	80070a8 <osThreadNew>
 80030a8:	4603      	mov	r3, r0
 80030aa:	4a37      	ldr	r2, [pc, #220]	@ (8003188 <main+0x444>)
 80030ac:	6013      	str	r3, [r2, #0]

  /* creation of lcdTask */
  lcdTaskHandle = osThreadNew(StartlcdTask, NULL, &lcdTask_attributes);
 80030ae:	4a37      	ldr	r2, [pc, #220]	@ (800318c <main+0x448>)
 80030b0:	2100      	movs	r1, #0
 80030b2:	4837      	ldr	r0, [pc, #220]	@ (8003190 <main+0x44c>)
 80030b4:	f003 fff8 	bl	80070a8 <osThreadNew>
 80030b8:	4603      	mov	r3, r0
 80030ba:	4a36      	ldr	r2, [pc, #216]	@ (8003194 <main+0x450>)
 80030bc:	6013      	str	r3, [r2, #0]

  /* creation of mqttTask */
  mqttTaskHandle = osThreadNew(StartmqttTask, NULL, &mqttTask_attributes);
 80030be:	4a36      	ldr	r2, [pc, #216]	@ (8003198 <main+0x454>)
 80030c0:	2100      	movs	r1, #0
 80030c2:	4836      	ldr	r0, [pc, #216]	@ (800319c <main+0x458>)
 80030c4:	f003 fff0 	bl	80070a8 <osThreadNew>
 80030c8:	4603      	mov	r3, r0
 80030ca:	4a35      	ldr	r2, [pc, #212]	@ (80031a0 <main+0x45c>)
 80030cc:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80030ce:	f003 ffc5 	bl	800705c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80030d2:	bf00      	nop
 80030d4:	e7fd      	b.n	80030d2 <main+0x38e>
 80030d6:	bf00      	nop
 80030d8:	2000074c 	.word	0x2000074c
 80030dc:	0800d5e0 	.word	0x0800d5e0
 80030e0:	20000604 	.word	0x20000604
 80030e4:	0800d60c 	.word	0x0800d60c
 80030e8:	200006a0 	.word	0x200006a0
 80030ec:	0800d620 	.word	0x0800d620
 80030f0:	0800d630 	.word	0x0800d630
 80030f4:	0800d638 	.word	0x0800d638
 80030f8:	0800d654 	.word	0x0800d654
 80030fc:	0800d66c 	.word	0x0800d66c
 8003100:	0800d674 	.word	0x0800d674
 8003104:	0800d688 	.word	0x0800d688
 8003108:	0800d6ac 	.word	0x0800d6ac
 800310c:	0800d6bc 	.word	0x0800d6bc
 8003110:	0800d6d8 	.word	0x0800d6d8
 8003114:	0800d710 	.word	0x0800d710
 8003118:	0800d6f0 	.word	0x0800d6f0
 800311c:	0800d6f8 	.word	0x0800d6f8
 8003120:	0800d720 	.word	0x0800d720
 8003124:	0800d730 	.word	0x0800d730
 8003128:	0800d74c 	.word	0x0800d74c
 800312c:	0800d7b0 	.word	0x0800d7b0
 8003130:	0800d76c 	.word	0x0800d76c
 8003134:	0800d784 	.word	0x0800d784
 8003138:	0800d7c4 	.word	0x0800d7c4
 800313c:	0800d7ec 	.word	0x0800d7ec
 8003140:	0800d808 	.word	0x0800d808
 8003144:	0800d820 	.word	0x0800d820
 8003148:	0800d83c 	.word	0x0800d83c
 800314c:	0800d860 	.word	0x0800d860
 8003150:	0800d878 	.word	0x0800d878
 8003154:	0800d89c 	.word	0x0800d89c
 8003158:	0800d8bc 	.word	0x0800d8bc
 800315c:	0800d8d4 	.word	0x0800d8d4
 8003160:	0800d90c 	.word	0x0800d90c
 8003164:	0800e7d4 	.word	0x0800e7d4
 8003168:	200006fc 	.word	0x200006fc
 800316c:	0800e7bc 	.word	0x0800e7bc
 8003170:	200006f8 	.word	0x200006f8
 8003174:	0800e72c 	.word	0x0800e72c
 8003178:	08003615 	.word	0x08003615
 800317c:	200006e8 	.word	0x200006e8
 8003180:	0800e750 	.word	0x0800e750
 8003184:	08003639 	.word	0x08003639
 8003188:	200006ec 	.word	0x200006ec
 800318c:	0800e774 	.word	0x0800e774
 8003190:	0800370d 	.word	0x0800370d
 8003194:	200006f0 	.word	0x200006f0
 8003198:	0800e798 	.word	0x0800e798
 800319c:	08003815 	.word	0x08003815
 80031a0:	200006f4 	.word	0x200006f4

080031a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b094      	sub	sp, #80	@ 0x50
 80031a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80031aa:	f107 0320 	add.w	r3, r7, #32
 80031ae:	2230      	movs	r2, #48	@ 0x30
 80031b0:	2100      	movs	r1, #0
 80031b2:	4618      	mov	r0, r3
 80031b4:	f008 f9ec 	bl	800b590 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80031b8:	f107 030c 	add.w	r3, r7, #12
 80031bc:	2200      	movs	r2, #0
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	605a      	str	r2, [r3, #4]
 80031c2:	609a      	str	r2, [r3, #8]
 80031c4:	60da      	str	r2, [r3, #12]
 80031c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80031c8:	2300      	movs	r3, #0
 80031ca:	60bb      	str	r3, [r7, #8]
 80031cc:	4b28      	ldr	r3, [pc, #160]	@ (8003270 <SystemClock_Config+0xcc>)
 80031ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d0:	4a27      	ldr	r2, [pc, #156]	@ (8003270 <SystemClock_Config+0xcc>)
 80031d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80031d8:	4b25      	ldr	r3, [pc, #148]	@ (8003270 <SystemClock_Config+0xcc>)
 80031da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031e0:	60bb      	str	r3, [r7, #8]
 80031e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80031e4:	2300      	movs	r3, #0
 80031e6:	607b      	str	r3, [r7, #4]
 80031e8:	4b22      	ldr	r3, [pc, #136]	@ (8003274 <SystemClock_Config+0xd0>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a21      	ldr	r2, [pc, #132]	@ (8003274 <SystemClock_Config+0xd0>)
 80031ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031f2:	6013      	str	r3, [r2, #0]
 80031f4:	4b1f      	ldr	r3, [pc, #124]	@ (8003274 <SystemClock_Config+0xd0>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031fc:	607b      	str	r3, [r7, #4]
 80031fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003200:	2301      	movs	r3, #1
 8003202:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003204:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003208:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800320a:	2302      	movs	r3, #2
 800320c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800320e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003212:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003214:	2304      	movs	r3, #4
 8003216:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 175;
 8003218:	23af      	movs	r3, #175	@ 0xaf
 800321a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800321c:	2304      	movs	r3, #4
 800321e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003220:	2307      	movs	r3, #7
 8003222:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003224:	f107 0320 	add.w	r3, r7, #32
 8003228:	4618      	mov	r0, r3
 800322a:	f002 faa1 	bl	8005770 <HAL_RCC_OscConfig>
 800322e:	4603      	mov	r3, r0
 8003230:	2b00      	cmp	r3, #0
 8003232:	d001      	beq.n	8003238 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003234:	f000 fb58 	bl	80038e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003238:	230f      	movs	r3, #15
 800323a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800323c:	2302      	movs	r3, #2
 800323e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003240:	2300      	movs	r3, #0
 8003242:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003244:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003248:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800324a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800324e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003250:	f107 030c 	add.w	r3, r7, #12
 8003254:	2102      	movs	r1, #2
 8003256:	4618      	mov	r0, r3
 8003258:	f002 fd02 	bl	8005c60 <HAL_RCC_ClockConfig>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003262:	f000 fb41 	bl	80038e8 <Error_Handler>
  }
}
 8003266:	bf00      	nop
 8003268:	3750      	adds	r7, #80	@ 0x50
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	40023800 	.word	0x40023800
 8003274:	40007000 	.word	0x40007000

08003278 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800327c:	4b12      	ldr	r3, [pc, #72]	@ (80032c8 <MX_I2C1_Init+0x50>)
 800327e:	4a13      	ldr	r2, [pc, #76]	@ (80032cc <MX_I2C1_Init+0x54>)
 8003280:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003282:	4b11      	ldr	r3, [pc, #68]	@ (80032c8 <MX_I2C1_Init+0x50>)
 8003284:	4a12      	ldr	r2, [pc, #72]	@ (80032d0 <MX_I2C1_Init+0x58>)
 8003286:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003288:	4b0f      	ldr	r3, [pc, #60]	@ (80032c8 <MX_I2C1_Init+0x50>)
 800328a:	2200      	movs	r2, #0
 800328c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800328e:	4b0e      	ldr	r3, [pc, #56]	@ (80032c8 <MX_I2C1_Init+0x50>)
 8003290:	2200      	movs	r2, #0
 8003292:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003294:	4b0c      	ldr	r3, [pc, #48]	@ (80032c8 <MX_I2C1_Init+0x50>)
 8003296:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800329a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800329c:	4b0a      	ldr	r3, [pc, #40]	@ (80032c8 <MX_I2C1_Init+0x50>)
 800329e:	2200      	movs	r2, #0
 80032a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80032a2:	4b09      	ldr	r3, [pc, #36]	@ (80032c8 <MX_I2C1_Init+0x50>)
 80032a4:	2200      	movs	r2, #0
 80032a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80032a8:	4b07      	ldr	r3, [pc, #28]	@ (80032c8 <MX_I2C1_Init+0x50>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80032ae:	4b06      	ldr	r3, [pc, #24]	@ (80032c8 <MX_I2C1_Init+0x50>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80032b4:	4804      	ldr	r0, [pc, #16]	@ (80032c8 <MX_I2C1_Init+0x50>)
 80032b6:	f001 f8d1 	bl	800445c <HAL_I2C_Init>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80032c0:	f000 fb12 	bl	80038e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80032c4:	bf00      	nop
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	20000604 	.word	0x20000604
 80032cc:	40005400 	.word	0x40005400
 80032d0:	000186a0 	.word	0x000186a0

080032d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80032d8:	4b11      	ldr	r3, [pc, #68]	@ (8003320 <MX_USART2_UART_Init+0x4c>)
 80032da:	4a12      	ldr	r2, [pc, #72]	@ (8003324 <MX_USART2_UART_Init+0x50>)
 80032dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80032de:	4b10      	ldr	r3, [pc, #64]	@ (8003320 <MX_USART2_UART_Init+0x4c>)
 80032e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80032e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80032e6:	4b0e      	ldr	r3, [pc, #56]	@ (8003320 <MX_USART2_UART_Init+0x4c>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80032ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003320 <MX_USART2_UART_Init+0x4c>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80032f2:	4b0b      	ldr	r3, [pc, #44]	@ (8003320 <MX_USART2_UART_Init+0x4c>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80032f8:	4b09      	ldr	r3, [pc, #36]	@ (8003320 <MX_USART2_UART_Init+0x4c>)
 80032fa:	220c      	movs	r2, #12
 80032fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032fe:	4b08      	ldr	r3, [pc, #32]	@ (8003320 <MX_USART2_UART_Init+0x4c>)
 8003300:	2200      	movs	r2, #0
 8003302:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003304:	4b06      	ldr	r3, [pc, #24]	@ (8003320 <MX_USART2_UART_Init+0x4c>)
 8003306:	2200      	movs	r2, #0
 8003308:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800330a:	4805      	ldr	r0, [pc, #20]	@ (8003320 <MX_USART2_UART_Init+0x4c>)
 800330c:	f003 f99c 	bl	8006648 <HAL_UART_Init>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003316:	f000 fae7 	bl	80038e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800331a:	bf00      	nop
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	20000658 	.word	0x20000658
 8003324:	40004400 	.word	0x40004400

08003328 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800332c:	4b11      	ldr	r3, [pc, #68]	@ (8003374 <MX_USART3_UART_Init+0x4c>)
 800332e:	4a12      	ldr	r2, [pc, #72]	@ (8003378 <MX_USART3_UART_Init+0x50>)
 8003330:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003332:	4b10      	ldr	r3, [pc, #64]	@ (8003374 <MX_USART3_UART_Init+0x4c>)
 8003334:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003338:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800333a:	4b0e      	ldr	r3, [pc, #56]	@ (8003374 <MX_USART3_UART_Init+0x4c>)
 800333c:	2200      	movs	r2, #0
 800333e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003340:	4b0c      	ldr	r3, [pc, #48]	@ (8003374 <MX_USART3_UART_Init+0x4c>)
 8003342:	2200      	movs	r2, #0
 8003344:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003346:	4b0b      	ldr	r3, [pc, #44]	@ (8003374 <MX_USART3_UART_Init+0x4c>)
 8003348:	2200      	movs	r2, #0
 800334a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800334c:	4b09      	ldr	r3, [pc, #36]	@ (8003374 <MX_USART3_UART_Init+0x4c>)
 800334e:	220c      	movs	r2, #12
 8003350:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003352:	4b08      	ldr	r3, [pc, #32]	@ (8003374 <MX_USART3_UART_Init+0x4c>)
 8003354:	2200      	movs	r2, #0
 8003356:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003358:	4b06      	ldr	r3, [pc, #24]	@ (8003374 <MX_USART3_UART_Init+0x4c>)
 800335a:	2200      	movs	r2, #0
 800335c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800335e:	4805      	ldr	r0, [pc, #20]	@ (8003374 <MX_USART3_UART_Init+0x4c>)
 8003360:	f003 f972 	bl	8006648 <HAL_UART_Init>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800336a:	f000 fabd 	bl	80038e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800336e:	bf00      	nop
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	200006a0 	.word	0x200006a0
 8003378:	40004800 	.word	0x40004800

0800337c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b08c      	sub	sp, #48	@ 0x30
 8003380:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003382:	f107 031c 	add.w	r3, r7, #28
 8003386:	2200      	movs	r2, #0
 8003388:	601a      	str	r2, [r3, #0]
 800338a:	605a      	str	r2, [r3, #4]
 800338c:	609a      	str	r2, [r3, #8]
 800338e:	60da      	str	r2, [r3, #12]
 8003390:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003392:	2300      	movs	r3, #0
 8003394:	61bb      	str	r3, [r7, #24]
 8003396:	4b99      	ldr	r3, [pc, #612]	@ (80035fc <MX_GPIO_Init+0x280>)
 8003398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339a:	4a98      	ldr	r2, [pc, #608]	@ (80035fc <MX_GPIO_Init+0x280>)
 800339c:	f043 0310 	orr.w	r3, r3, #16
 80033a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80033a2:	4b96      	ldr	r3, [pc, #600]	@ (80035fc <MX_GPIO_Init+0x280>)
 80033a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a6:	f003 0310 	and.w	r3, r3, #16
 80033aa:	61bb      	str	r3, [r7, #24]
 80033ac:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033ae:	2300      	movs	r3, #0
 80033b0:	617b      	str	r3, [r7, #20]
 80033b2:	4b92      	ldr	r3, [pc, #584]	@ (80035fc <MX_GPIO_Init+0x280>)
 80033b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b6:	4a91      	ldr	r2, [pc, #580]	@ (80035fc <MX_GPIO_Init+0x280>)
 80033b8:	f043 0304 	orr.w	r3, r3, #4
 80033bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80033be:	4b8f      	ldr	r3, [pc, #572]	@ (80035fc <MX_GPIO_Init+0x280>)
 80033c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c2:	f003 0304 	and.w	r3, r3, #4
 80033c6:	617b      	str	r3, [r7, #20]
 80033c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80033ca:	2300      	movs	r3, #0
 80033cc:	613b      	str	r3, [r7, #16]
 80033ce:	4b8b      	ldr	r3, [pc, #556]	@ (80035fc <MX_GPIO_Init+0x280>)
 80033d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d2:	4a8a      	ldr	r2, [pc, #552]	@ (80035fc <MX_GPIO_Init+0x280>)
 80033d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80033da:	4b88      	ldr	r3, [pc, #544]	@ (80035fc <MX_GPIO_Init+0x280>)
 80033dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033e2:	613b      	str	r3, [r7, #16]
 80033e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80033e6:	2300      	movs	r3, #0
 80033e8:	60fb      	str	r3, [r7, #12]
 80033ea:	4b84      	ldr	r3, [pc, #528]	@ (80035fc <MX_GPIO_Init+0x280>)
 80033ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ee:	4a83      	ldr	r2, [pc, #524]	@ (80035fc <MX_GPIO_Init+0x280>)
 80033f0:	f043 0301 	orr.w	r3, r3, #1
 80033f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80033f6:	4b81      	ldr	r3, [pc, #516]	@ (80035fc <MX_GPIO_Init+0x280>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	60fb      	str	r3, [r7, #12]
 8003400:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003402:	2300      	movs	r3, #0
 8003404:	60bb      	str	r3, [r7, #8]
 8003406:	4b7d      	ldr	r3, [pc, #500]	@ (80035fc <MX_GPIO_Init+0x280>)
 8003408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340a:	4a7c      	ldr	r2, [pc, #496]	@ (80035fc <MX_GPIO_Init+0x280>)
 800340c:	f043 0302 	orr.w	r3, r3, #2
 8003410:	6313      	str	r3, [r2, #48]	@ 0x30
 8003412:	4b7a      	ldr	r3, [pc, #488]	@ (80035fc <MX_GPIO_Init+0x280>)
 8003414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003416:	f003 0302 	and.w	r3, r3, #2
 800341a:	60bb      	str	r3, [r7, #8]
 800341c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800341e:	2300      	movs	r3, #0
 8003420:	607b      	str	r3, [r7, #4]
 8003422:	4b76      	ldr	r3, [pc, #472]	@ (80035fc <MX_GPIO_Init+0x280>)
 8003424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003426:	4a75      	ldr	r2, [pc, #468]	@ (80035fc <MX_GPIO_Init+0x280>)
 8003428:	f043 0308 	orr.w	r3, r3, #8
 800342c:	6313      	str	r3, [r2, #48]	@ 0x30
 800342e:	4b73      	ldr	r3, [pc, #460]	@ (80035fc <MX_GPIO_Init+0x280>)
 8003430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003432:	f003 0308 	and.w	r3, r3, #8
 8003436:	607b      	str	r3, [r7, #4]
 8003438:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800343a:	2200      	movs	r2, #0
 800343c:	2108      	movs	r1, #8
 800343e:	4870      	ldr	r0, [pc, #448]	@ (8003600 <MX_GPIO_Init+0x284>)
 8003440:	f000 ffd8 	bl	80043f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8003444:	2201      	movs	r2, #1
 8003446:	2101      	movs	r1, #1
 8003448:	486e      	ldr	r0, [pc, #440]	@ (8003604 <MX_GPIO_Init+0x288>)
 800344a:	f000 ffd3 	bl	80043f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9|LD4_Pin|LD3_Pin|LD5_Pin
 800344e:	2200      	movs	r2, #0
 8003450:	f24f 2110 	movw	r1, #61968	@ 0xf210
 8003454:	486c      	ldr	r0, [pc, #432]	@ (8003608 <MX_GPIO_Init+0x28c>)
 8003456:	f000 ffcd 	bl	80043f4 <HAL_GPIO_WritePin>
                          |LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800345a:	2308      	movs	r3, #8
 800345c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800345e:	2301      	movs	r3, #1
 8003460:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003462:	2300      	movs	r3, #0
 8003464:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003466:	2300      	movs	r3, #0
 8003468:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800346a:	f107 031c 	add.w	r3, r7, #28
 800346e:	4619      	mov	r1, r3
 8003470:	4863      	ldr	r0, [pc, #396]	@ (8003600 <MX_GPIO_Init+0x284>)
 8003472:	f000 fe23 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8003476:	2301      	movs	r3, #1
 8003478:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800347a:	2301      	movs	r3, #1
 800347c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800347e:	2300      	movs	r3, #0
 8003480:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003482:	2300      	movs	r3, #0
 8003484:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8003486:	f107 031c 	add.w	r3, r7, #28
 800348a:	4619      	mov	r1, r3
 800348c:	485d      	ldr	r0, [pc, #372]	@ (8003604 <MX_GPIO_Init+0x288>)
 800348e:	f000 fe15 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8003492:	2308      	movs	r3, #8
 8003494:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003496:	2302      	movs	r3, #2
 8003498:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800349a:	2300      	movs	r3, #0
 800349c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800349e:	2300      	movs	r3, #0
 80034a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80034a2:	2305      	movs	r3, #5
 80034a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80034a6:	f107 031c 	add.w	r3, r7, #28
 80034aa:	4619      	mov	r1, r3
 80034ac:	4855      	ldr	r0, [pc, #340]	@ (8003604 <MX_GPIO_Init+0x288>)
 80034ae:	f000 fe05 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80034b2:	2301      	movs	r3, #1
 80034b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80034b6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80034ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034bc:	2300      	movs	r3, #0
 80034be:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80034c0:	f107 031c 	add.w	r3, r7, #28
 80034c4:	4619      	mov	r1, r3
 80034c6:	4851      	ldr	r0, [pc, #324]	@ (800360c <MX_GPIO_Init+0x290>)
 80034c8:	f000 fdf8 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80034cc:	2310      	movs	r3, #16
 80034ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034d0:	2302      	movs	r3, #2
 80034d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d4:	2300      	movs	r3, #0
 80034d6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034d8:	2300      	movs	r3, #0
 80034da:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80034dc:	2306      	movs	r3, #6
 80034de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80034e0:	f107 031c 	add.w	r3, r7, #28
 80034e4:	4619      	mov	r1, r3
 80034e6:	4849      	ldr	r0, [pc, #292]	@ (800360c <MX_GPIO_Init+0x290>)
 80034e8:	f000 fde8 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80034ec:	23e0      	movs	r3, #224	@ 0xe0
 80034ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034f0:	2302      	movs	r3, #2
 80034f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f4:	2300      	movs	r3, #0
 80034f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f8:	2300      	movs	r3, #0
 80034fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80034fc:	2305      	movs	r3, #5
 80034fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003500:	f107 031c 	add.w	r3, r7, #28
 8003504:	4619      	mov	r1, r3
 8003506:	4841      	ldr	r0, [pc, #260]	@ (800360c <MX_GPIO_Init+0x290>)
 8003508:	f000 fdd8 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800350c:	2304      	movs	r3, #4
 800350e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003510:	2300      	movs	r3, #0
 8003512:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003514:	2300      	movs	r3, #0
 8003516:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8003518:	f107 031c 	add.w	r3, r7, #28
 800351c:	4619      	mov	r1, r3
 800351e:	483c      	ldr	r0, [pc, #240]	@ (8003610 <MX_GPIO_Init+0x294>)
 8003520:	f000 fdcc 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8003524:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003528:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800352a:	2302      	movs	r3, #2
 800352c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800352e:	2300      	movs	r3, #0
 8003530:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003532:	2300      	movs	r3, #0
 8003534:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003536:	2305      	movs	r3, #5
 8003538:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800353a:	f107 031c 	add.w	r3, r7, #28
 800353e:	4619      	mov	r1, r3
 8003540:	4833      	ldr	r0, [pc, #204]	@ (8003610 <MX_GPIO_Init+0x294>)
 8003542:	f000 fdbb 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 LD4_Pin LD3_Pin LD5_Pin
                           LD6_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|LD4_Pin|LD3_Pin|LD5_Pin
 8003546:	f24f 2310 	movw	r3, #61968	@ 0xf210
 800354a:	61fb      	str	r3, [r7, #28]
                          |LD6_Pin|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800354c:	2301      	movs	r3, #1
 800354e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003550:	2300      	movs	r3, #0
 8003552:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003554:	2300      	movs	r3, #0
 8003556:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003558:	f107 031c 	add.w	r3, r7, #28
 800355c:	4619      	mov	r1, r3
 800355e:	482a      	ldr	r0, [pc, #168]	@ (8003608 <MX_GPIO_Init+0x28c>)
 8003560:	f000 fdac 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8003564:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8003568:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800356a:	2302      	movs	r3, #2
 800356c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800356e:	2300      	movs	r3, #0
 8003570:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003572:	2300      	movs	r3, #0
 8003574:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003576:	2306      	movs	r3, #6
 8003578:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800357a:	f107 031c 	add.w	r3, r7, #28
 800357e:	4619      	mov	r1, r3
 8003580:	4820      	ldr	r0, [pc, #128]	@ (8003604 <MX_GPIO_Init+0x288>)
 8003582:	f000 fd9b 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8003586:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800358a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800358c:	2300      	movs	r3, #0
 800358e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003590:	2300      	movs	r3, #0
 8003592:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8003594:	f107 031c 	add.w	r3, r7, #28
 8003598:	4619      	mov	r1, r3
 800359a:	481c      	ldr	r0, [pc, #112]	@ (800360c <MX_GPIO_Init+0x290>)
 800359c:	f000 fd8e 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80035a0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80035a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035a6:	2302      	movs	r3, #2
 80035a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035aa:	2300      	movs	r3, #0
 80035ac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035ae:	2300      	movs	r3, #0
 80035b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80035b2:	230a      	movs	r3, #10
 80035b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035b6:	f107 031c 	add.w	r3, r7, #28
 80035ba:	4619      	mov	r1, r3
 80035bc:	4813      	ldr	r0, [pc, #76]	@ (800360c <MX_GPIO_Init+0x290>)
 80035be:	f000 fd7d 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80035c2:	2320      	movs	r3, #32
 80035c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80035c6:	2300      	movs	r3, #0
 80035c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ca:	2300      	movs	r3, #0
 80035cc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80035ce:	f107 031c 	add.w	r3, r7, #28
 80035d2:	4619      	mov	r1, r3
 80035d4:	480c      	ldr	r0, [pc, #48]	@ (8003608 <MX_GPIO_Init+0x28c>)
 80035d6:	f000 fd71 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80035da:	2302      	movs	r3, #2
 80035dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80035de:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80035e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e4:	2300      	movs	r3, #0
 80035e6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80035e8:	f107 031c 	add.w	r3, r7, #28
 80035ec:	4619      	mov	r1, r3
 80035ee:	4804      	ldr	r0, [pc, #16]	@ (8003600 <MX_GPIO_Init+0x284>)
 80035f0:	f000 fd64 	bl	80040bc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80035f4:	bf00      	nop
 80035f6:	3730      	adds	r7, #48	@ 0x30
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	40023800 	.word	0x40023800
 8003600:	40021000 	.word	0x40021000
 8003604:	40020800 	.word	0x40020800
 8003608:	40020c00 	.word	0x40020c00
 800360c:	40020000 	.word	0x40020000
 8003610:	40020400 	.word	0x40020400

08003614 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_9);
 800361c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003620:	4803      	ldr	r0, [pc, #12]	@ (8003630 <StartDefaultTask+0x1c>)
 8003622:	f000 ff00 	bl	8004426 <HAL_GPIO_TogglePin>
		osDelay(200);
 8003626:	20c8      	movs	r0, #200	@ 0xc8
 8003628:	f003 fdd0 	bl	80071cc <osDelay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_9);
 800362c:	bf00      	nop
 800362e:	e7f5      	b.n	800361c <StartDefaultTask+0x8>
 8003630:	40020c00 	.word	0x40020c00
 8003634:	00000000 	.word	0x00000000

08003638 <Startbme280Task>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_Startbme280Task */
void Startbme280Task(void *argument)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Startbme280Task */
	bme280Data_t sensorData;
	/* Infinite loop */
	for (;;) {

		if (osMutexAcquire(i2c1MutexHandle, osWaitForever) == osOK) {
 8003640:	4b2b      	ldr	r3, [pc, #172]	@ (80036f0 <Startbme280Task+0xb8>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f04f 31ff 	mov.w	r1, #4294967295
 8003648:	4618      	mov	r0, r3
 800364a:	f003 fe60 	bl	800730e <osMutexAcquire>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d145      	bne.n	80036e0 <Startbme280Task+0xa8>
			/* BME280 Data Collection */
			rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 8003654:	4a27      	ldr	r2, [pc, #156]	@ (80036f4 <Startbme280Task+0xbc>)
 8003656:	4928      	ldr	r1, [pc, #160]	@ (80036f8 <Startbme280Task+0xc0>)
 8003658:	2007      	movs	r0, #7
 800365a:	f7fd fe82 	bl	8001362 <bme280_get_sensor_data>
 800365e:	4603      	mov	r3, r0
 8003660:	461a      	mov	r2, r3
 8003662:	4b26      	ldr	r3, [pc, #152]	@ (80036fc <Startbme280Task+0xc4>)
 8003664:	701a      	strb	r2, [r3, #0]
			osMutexRelease(i2c1MutexHandle); // Release the I2C1 mutex
 8003666:	4b22      	ldr	r3, [pc, #136]	@ (80036f0 <Startbme280Task+0xb8>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4618      	mov	r0, r3
 800366c:	f003 fe9a 	bl	80073a4 <osMutexRelease>
			if (rslt == BME280_OK) {
 8003670:	4b22      	ldr	r3, [pc, #136]	@ (80036fc <Startbme280Task+0xc4>)
 8003672:	f993 3000 	ldrsb.w	r3, [r3]
 8003676:	2b00      	cmp	r3, #0
 8003678:	d129      	bne.n	80036ce <Startbme280Task+0x96>
				sensorData.temperature = comp_data.temperature / 100.0f; //100.0f is to make at least one operand float type
 800367a:	4b1f      	ldr	r3, [pc, #124]	@ (80036f8 <Startbme280Task+0xc0>)
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	ee07 3a90 	vmov	s15, r3
 8003682:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003686:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8003700 <Startbme280Task+0xc8>
 800368a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800368e:	edc7 7a03 	vstr	s15, [r7, #12]
				sensorData.pressure = comp_data.pressure * (0.00750062 / 100); //1hPa = 0.00750062 mmHg
 8003692:	4b19      	ldr	r3, [pc, #100]	@ (80036f8 <Startbme280Task+0xc0>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4618      	mov	r0, r3
 8003698:	f7fc ff34 	bl	8000504 <__aeabi_ui2d>
 800369c:	a312      	add	r3, pc, #72	@ (adr r3, 80036e8 <Startbme280Task+0xb0>)
 800369e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a2:	f7fc ffa9 	bl	80005f8 <__aeabi_dmul>
 80036a6:	4602      	mov	r2, r0
 80036a8:	460b      	mov	r3, r1
 80036aa:	4610      	mov	r0, r2
 80036ac:	4619      	mov	r1, r3
 80036ae:	f7fd fa7b 	bl	8000ba8 <__aeabi_d2f>
 80036b2:	4603      	mov	r3, r0
 80036b4:	613b      	str	r3, [r7, #16]
				sensorData.humidity = comp_data.humidity / 1024.0f; //1024.0f is to make at least one operand float type
 80036b6:	4b10      	ldr	r3, [pc, #64]	@ (80036f8 <Startbme280Task+0xc0>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	ee07 3a90 	vmov	s15, r3
 80036be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80036c2:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8003704 <Startbme280Task+0xcc>
 80036c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036ca:	edc7 7a05 	vstr	s15, [r7, #20]
			}
			// Send data to the queue
			if (osMessageQueuePut(bme280DataHandle, &sensorData, 0,
 80036ce:	4b0e      	ldr	r3, [pc, #56]	@ (8003708 <Startbme280Task+0xd0>)
 80036d0:	6818      	ldr	r0, [r3, #0]
 80036d2:	f107 010c 	add.w	r1, r7, #12
 80036d6:	f04f 33ff 	mov.w	r3, #4294967295
 80036da:	2200      	movs	r2, #0
 80036dc:	f003 ff12 	bl	8007504 <osMessageQueuePut>
			osWaitForever) != osOK) {
			}

		}
		osDelay(1);
 80036e0:	2001      	movs	r0, #1
 80036e2:	f003 fd73 	bl	80071cc <osDelay>
		if (osMutexAcquire(i2c1MutexHandle, osWaitForever) == osOK) {
 80036e6:	e7ab      	b.n	8003640 <Startbme280Task+0x8>
 80036e8:	b4389e86 	.word	0xb4389e86
 80036ec:	3f13a994 	.word	0x3f13a994
 80036f0:	200006fc 	.word	0x200006fc
 80036f4:	20000700 	.word	0x20000700
 80036f8:	20000740 	.word	0x20000740
 80036fc:	2000074c 	.word	0x2000074c
 8003700:	42c80000 	.word	0x42c80000
 8003704:	44800000 	.word	0x44800000
 8003708:	200006f8 	.word	0x200006f8

0800370c <StartlcdTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartlcdTask */
void StartlcdTask(void *argument)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b090      	sub	sp, #64	@ 0x40
 8003710:	af02      	add	r7, sp, #8
 8003712:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartlcdTask */
	bme280Data_t receivedData;
	char buffer[32];
	/* Infinite loop */
	for (;;) {
		if (osMessageQueueGet(bme280DataHandle, &receivedData, NULL,
 8003714:	4b38      	ldr	r3, [pc, #224]	@ (80037f8 <StartlcdTask+0xec>)
 8003716:	6818      	ldr	r0, [r3, #0]
 8003718:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800371c:	f04f 33ff 	mov.w	r3, #4294967295
 8003720:	2200      	movs	r2, #0
 8003722:	f003 ff4f 	bl	80075c4 <osMessageQueueGet>
		} else {
			// Handle error: Failed to receive data from queue
		}

		// Clear the display
		ssd1306_Fill(Black);
 8003726:	2000      	movs	r0, #0
 8003728:	f7ff f884 	bl	8002834 <ssd1306_Fill>

		// Print the received data on the SSD1306 display
		// Write data to local screen buffer
		snprintf(buffer, sizeof(buffer), "Tem:%.2f C",
				receivedData.temperature);
 800372c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
		snprintf(buffer, sizeof(buffer), "Tem:%.2f C",
 800372e:	4618      	mov	r0, r3
 8003730:	f7fc ff0a 	bl	8000548 <__aeabi_f2d>
 8003734:	4602      	mov	r2, r0
 8003736:	460b      	mov	r3, r1
 8003738:	f107 000c 	add.w	r0, r7, #12
 800373c:	e9cd 2300 	strd	r2, r3, [sp]
 8003740:	4a2e      	ldr	r2, [pc, #184]	@ (80037fc <StartlcdTask+0xf0>)
 8003742:	2120      	movs	r1, #32
 8003744:	f007 fe18 	bl	800b378 <sniprintf>
		ssd1306_SetCursor(0, 0);
 8003748:	2100      	movs	r1, #0
 800374a:	2000      	movs	r0, #0
 800374c:	f7ff f9ce 	bl	8002aec <ssd1306_SetCursor>
		ssd1306_WriteString(buffer, Font_11x18, White);
 8003750:	4a2b      	ldr	r2, [pc, #172]	@ (8003800 <StartlcdTask+0xf4>)
 8003752:	f107 000c 	add.w	r0, r7, #12
 8003756:	2301      	movs	r3, #1
 8003758:	ca06      	ldmia	r2, {r1, r2}
 800375a:	f7ff f9a1 	bl	8002aa0 <ssd1306_WriteString>

		snprintf(buffer, sizeof(buffer), "Hum:%.2f %%", receivedData.humidity);
 800375e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003760:	4618      	mov	r0, r3
 8003762:	f7fc fef1 	bl	8000548 <__aeabi_f2d>
 8003766:	4602      	mov	r2, r0
 8003768:	460b      	mov	r3, r1
 800376a:	f107 000c 	add.w	r0, r7, #12
 800376e:	e9cd 2300 	strd	r2, r3, [sp]
 8003772:	4a24      	ldr	r2, [pc, #144]	@ (8003804 <StartlcdTask+0xf8>)
 8003774:	2120      	movs	r1, #32
 8003776:	f007 fdff 	bl	800b378 <sniprintf>
		ssd1306_SetCursor(0, 18); // Move cursor to the next line
 800377a:	2112      	movs	r1, #18
 800377c:	2000      	movs	r0, #0
 800377e:	f7ff f9b5 	bl	8002aec <ssd1306_SetCursor>
		ssd1306_WriteString(buffer, Font_11x18, White);
 8003782:	4a1f      	ldr	r2, [pc, #124]	@ (8003800 <StartlcdTask+0xf4>)
 8003784:	f107 000c 	add.w	r0, r7, #12
 8003788:	2301      	movs	r3, #1
 800378a:	ca06      	ldmia	r2, {r1, r2}
 800378c:	f7ff f988 	bl	8002aa0 <ssd1306_WriteString>

		snprintf(buffer, sizeof(buffer), "Prs:%.2f mmHg",
				receivedData.pressure);
 8003790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
		snprintf(buffer, sizeof(buffer), "Prs:%.2f mmHg",
 8003792:	4618      	mov	r0, r3
 8003794:	f7fc fed8 	bl	8000548 <__aeabi_f2d>
 8003798:	4602      	mov	r2, r0
 800379a:	460b      	mov	r3, r1
 800379c:	f107 000c 	add.w	r0, r7, #12
 80037a0:	e9cd 2300 	strd	r2, r3, [sp]
 80037a4:	4a18      	ldr	r2, [pc, #96]	@ (8003808 <StartlcdTask+0xfc>)
 80037a6:	2120      	movs	r1, #32
 80037a8:	f007 fde6 	bl	800b378 <sniprintf>
		ssd1306_SetCursor(0, 36); // Move cursor to the next line
 80037ac:	2124      	movs	r1, #36	@ 0x24
 80037ae:	2000      	movs	r0, #0
 80037b0:	f7ff f99c 	bl	8002aec <ssd1306_SetCursor>
		ssd1306_WriteString(buffer, Font_11x18, White);
 80037b4:	4a12      	ldr	r2, [pc, #72]	@ (8003800 <StartlcdTask+0xf4>)
 80037b6:	f107 000c 	add.w	r0, r7, #12
 80037ba:	2301      	movs	r3, #1
 80037bc:	ca06      	ldmia	r2, {r1, r2}
 80037be:	f7ff f96f 	bl	8002aa0 <ssd1306_WriteString>

		////////////////////------Mutex------------////////////////////////
		if (osMutexAcquire(i2c1MutexHandle, osWaitForever) == osOK) {
 80037c2:	4b12      	ldr	r3, [pc, #72]	@ (800380c <StartlcdTask+0x100>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f04f 31ff 	mov.w	r1, #4294967295
 80037ca:	4618      	mov	r0, r3
 80037cc:	f003 fd9f 	bl	800730e <osMutexAcquire>
 80037d0:	4603      	mov	r3, r0
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d107      	bne.n	80037e6 <StartlcdTask+0xda>
			// Update the SSD1306 display
			ssd1306_UpdateScreen(&hi2c1);
 80037d6:	480e      	ldr	r0, [pc, #56]	@ (8003810 <StartlcdTask+0x104>)
 80037d8:	f7ff f850 	bl	800287c <ssd1306_UpdateScreen>
			// Release the mutex after accessing the I2C1 peripheral
			osMutexRelease(i2c1MutexHandle);
 80037dc:	4b0b      	ldr	r3, [pc, #44]	@ (800380c <StartlcdTask+0x100>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4618      	mov	r0, r3
 80037e2:	f003 fddf 	bl	80073a4 <osMutexRelease>
		} else {
			// Handle error: Failed to acquire mutex
		}
		// Release the mutex after accessing the I2C1 peripheral
		osMutexRelease(i2c1MutexHandle);
 80037e6:	4b09      	ldr	r3, [pc, #36]	@ (800380c <StartlcdTask+0x100>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4618      	mov	r0, r3
 80037ec:	f003 fdda 	bl	80073a4 <osMutexRelease>
		////////////////////------Mutex------------////////////////////////

		osDelay(1);
 80037f0:	2001      	movs	r0, #1
 80037f2:	f003 fceb 	bl	80071cc <osDelay>
		if (osMessageQueueGet(bme280DataHandle, &receivedData, NULL,
 80037f6:	e78d      	b.n	8003714 <StartlcdTask+0x8>
 80037f8:	200006f8 	.word	0x200006f8
 80037fc:	0800d92c 	.word	0x0800d92c
 8003800:	20000000 	.word	0x20000000
 8003804:	0800d938 	.word	0x0800d938
 8003808:	0800d944 	.word	0x0800d944
 800380c:	200006fc 	.word	0x200006fc
 8003810:	20000604 	.word	0x20000604

08003814 <StartmqttTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartmqttTask */
void StartmqttTask(void *argument)
{
 8003814:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003818:	b0ec      	sub	sp, #432	@ 0x1b0
 800381a:	af06      	add	r7, sp, #24
 800381c:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003820:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003824:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartmqttTask */
	  	bme280Data_t sensorData;
	  	char mqttPayload[128];
	  	const char *mqttTopic = "sensor/bme280";
 8003826:	4b23      	ldr	r3, [pc, #140]	@ (80038b4 <StartmqttTask+0xa0>)
 8003828:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
	  	char atCommand[256];
	/* Infinite loop */
	for(;;){
	  		// Get data from the queue
	  		if (osMessageQueueGet(bme280DataHandle, &sensorData, NULL,
 800382c:	4b22      	ldr	r3, [pc, #136]	@ (80038b8 <StartmqttTask+0xa4>)
 800382e:	6818      	ldr	r0, [r3, #0]
 8003830:	f507 71c4 	add.w	r1, r7, #392	@ 0x188
 8003834:	f04f 33ff 	mov.w	r3, #4294967295
 8003838:	2200      	movs	r2, #0
 800383a:	f003 fec3 	bl	80075c4 <osMessageQueueGet>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d131      	bne.n	80038a8 <StartmqttTask+0x94>
	  		osWaitForever) == osOK) {
	  			// Format the data as a JSON string
	  			snprintf(mqttPayload, sizeof(mqttPayload),
	  			         "temperature: %.2f ; pressure: %.2f ; humidity: %.2f",
	  			         sensorData.temperature, sensorData.pressure,
 8003844:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
	  			snprintf(mqttPayload, sizeof(mqttPayload),
 8003848:	4618      	mov	r0, r3
 800384a:	f7fc fe7d 	bl	8000548 <__aeabi_f2d>
 800384e:	4604      	mov	r4, r0
 8003850:	460d      	mov	r5, r1
	  			         sensorData.temperature, sensorData.pressure,
 8003852:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
	  			snprintf(mqttPayload, sizeof(mqttPayload),
 8003856:	4618      	mov	r0, r3
 8003858:	f7fc fe76 	bl	8000548 <__aeabi_f2d>
 800385c:	4680      	mov	r8, r0
 800385e:	4689      	mov	r9, r1
	  			         sensorData.humidity);
 8003860:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
	  			snprintf(mqttPayload, sizeof(mqttPayload),
 8003864:	4618      	mov	r0, r3
 8003866:	f7fc fe6f 	bl	8000548 <__aeabi_f2d>
 800386a:	4602      	mov	r2, r0
 800386c:	460b      	mov	r3, r1
 800386e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8003872:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003876:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800387a:	e9cd 4500 	strd	r4, r5, [sp]
 800387e:	4a0f      	ldr	r2, [pc, #60]	@ (80038bc <StartmqttTask+0xa8>)
 8003880:	2180      	movs	r1, #128	@ 0x80
 8003882:	f007 fd79 	bl	800b378 <sniprintf>

	  			// Publish to a Topic
	  			//HAL_UART_Transmit(&huart3,
	  			//		(uint8_t*) "Publishing to Topic in MQTT Task\r\n",
	  			//		strlen("Publishing to Topic\r\n"), HAL_MAX_DELAY);
	  			snprintf(atCommand, sizeof(atCommand),"AT+MQTTPUB=0,\"%s\",\"%s\",1,0\r\n", mqttTopic,mqttPayload);
 8003886:	f107 0008 	add.w	r0, r7, #8
 800388a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800388e:	9300      	str	r3, [sp, #0]
 8003890:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8003894:	4a0a      	ldr	r2, [pc, #40]	@ (80038c0 <StartmqttTask+0xac>)
 8003896:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800389a:	f007 fd6d 	bl	800b378 <sniprintf>

	  			sendATCommand(atCommand);
 800389e:	f107 0308 	add.w	r3, r7, #8
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7ff f9d6 	bl	8002c54 <sendATCommand>
	  						(uint8_t*) "Successfully Published to Topic\r\n",
	  						strlen("Successfully Published to Topic\r\n"),
	  						HAL_MAX_DELAY);
	  			} */
	  		}
	  		osDelay(2000); // Delay for a while before the next publish
 80038a8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80038ac:	f003 fc8e 	bl	80071cc <osDelay>
	  		if (osMessageQueueGet(bme280DataHandle, &sensorData, NULL,
 80038b0:	e7bc      	b.n	800382c <StartmqttTask+0x18>
 80038b2:	bf00      	nop
 80038b4:	0800d954 	.word	0x0800d954
 80038b8:	200006f8 	.word	0x200006f8
 80038bc:	0800d964 	.word	0x0800d964
 80038c0:	0800d998 	.word	0x0800d998

080038c4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a04      	ldr	r2, [pc, #16]	@ (80038e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d101      	bne.n	80038da <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80038d6:	f000 facb 	bl	8003e70 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80038da:	bf00      	nop
 80038dc:	3708      	adds	r7, #8
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	40001000 	.word	0x40001000

080038e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80038e8:	b480      	push	{r7}
 80038ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80038ec:	b672      	cpsid	i
}
 80038ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80038f0:	bf00      	nop
 80038f2:	e7fd      	b.n	80038f0 <Error_Handler+0x8>

080038f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038fa:	2300      	movs	r3, #0
 80038fc:	607b      	str	r3, [r7, #4]
 80038fe:	4b12      	ldr	r3, [pc, #72]	@ (8003948 <HAL_MspInit+0x54>)
 8003900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003902:	4a11      	ldr	r2, [pc, #68]	@ (8003948 <HAL_MspInit+0x54>)
 8003904:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003908:	6453      	str	r3, [r2, #68]	@ 0x44
 800390a:	4b0f      	ldr	r3, [pc, #60]	@ (8003948 <HAL_MspInit+0x54>)
 800390c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800390e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003912:	607b      	str	r3, [r7, #4]
 8003914:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003916:	2300      	movs	r3, #0
 8003918:	603b      	str	r3, [r7, #0]
 800391a:	4b0b      	ldr	r3, [pc, #44]	@ (8003948 <HAL_MspInit+0x54>)
 800391c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800391e:	4a0a      	ldr	r2, [pc, #40]	@ (8003948 <HAL_MspInit+0x54>)
 8003920:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003924:	6413      	str	r3, [r2, #64]	@ 0x40
 8003926:	4b08      	ldr	r3, [pc, #32]	@ (8003948 <HAL_MspInit+0x54>)
 8003928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800392e:	603b      	str	r3, [r7, #0]
 8003930:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003932:	2200      	movs	r2, #0
 8003934:	210f      	movs	r1, #15
 8003936:	f06f 0001 	mvn.w	r0, #1
 800393a:	f000 fb95 	bl	8004068 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800393e:	bf00      	nop
 8003940:	3708      	adds	r7, #8
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	40023800 	.word	0x40023800

0800394c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b08a      	sub	sp, #40	@ 0x28
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003954:	f107 0314 	add.w	r3, r7, #20
 8003958:	2200      	movs	r2, #0
 800395a:	601a      	str	r2, [r3, #0]
 800395c:	605a      	str	r2, [r3, #4]
 800395e:	609a      	str	r2, [r3, #8]
 8003960:	60da      	str	r2, [r3, #12]
 8003962:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a19      	ldr	r2, [pc, #100]	@ (80039d0 <HAL_I2C_MspInit+0x84>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d12c      	bne.n	80039c8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800396e:	2300      	movs	r3, #0
 8003970:	613b      	str	r3, [r7, #16]
 8003972:	4b18      	ldr	r3, [pc, #96]	@ (80039d4 <HAL_I2C_MspInit+0x88>)
 8003974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003976:	4a17      	ldr	r2, [pc, #92]	@ (80039d4 <HAL_I2C_MspInit+0x88>)
 8003978:	f043 0302 	orr.w	r3, r3, #2
 800397c:	6313      	str	r3, [r2, #48]	@ 0x30
 800397e:	4b15      	ldr	r3, [pc, #84]	@ (80039d4 <HAL_I2C_MspInit+0x88>)
 8003980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003982:	f003 0302 	and.w	r3, r3, #2
 8003986:	613b      	str	r3, [r7, #16]
 8003988:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800398a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800398e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003990:	2312      	movs	r3, #18
 8003992:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003994:	2300      	movs	r3, #0
 8003996:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003998:	2300      	movs	r3, #0
 800399a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800399c:	2304      	movs	r3, #4
 800399e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039a0:	f107 0314 	add.w	r3, r7, #20
 80039a4:	4619      	mov	r1, r3
 80039a6:	480c      	ldr	r0, [pc, #48]	@ (80039d8 <HAL_I2C_MspInit+0x8c>)
 80039a8:	f000 fb88 	bl	80040bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80039ac:	2300      	movs	r3, #0
 80039ae:	60fb      	str	r3, [r7, #12]
 80039b0:	4b08      	ldr	r3, [pc, #32]	@ (80039d4 <HAL_I2C_MspInit+0x88>)
 80039b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b4:	4a07      	ldr	r2, [pc, #28]	@ (80039d4 <HAL_I2C_MspInit+0x88>)
 80039b6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80039ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80039bc:	4b05      	ldr	r3, [pc, #20]	@ (80039d4 <HAL_I2C_MspInit+0x88>)
 80039be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039c4:	60fb      	str	r3, [r7, #12]
 80039c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80039c8:	bf00      	nop
 80039ca:	3728      	adds	r7, #40	@ 0x28
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}
 80039d0:	40005400 	.word	0x40005400
 80039d4:	40023800 	.word	0x40023800
 80039d8:	40020400 	.word	0x40020400

080039dc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b08c      	sub	sp, #48	@ 0x30
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039e4:	f107 031c 	add.w	r3, r7, #28
 80039e8:	2200      	movs	r2, #0
 80039ea:	601a      	str	r2, [r3, #0]
 80039ec:	605a      	str	r2, [r3, #4]
 80039ee:	609a      	str	r2, [r3, #8]
 80039f0:	60da      	str	r2, [r3, #12]
 80039f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a42      	ldr	r2, [pc, #264]	@ (8003b04 <HAL_UART_MspInit+0x128>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d12c      	bne.n	8003a58 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80039fe:	2300      	movs	r3, #0
 8003a00:	61bb      	str	r3, [r7, #24]
 8003a02:	4b41      	ldr	r3, [pc, #260]	@ (8003b08 <HAL_UART_MspInit+0x12c>)
 8003a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a06:	4a40      	ldr	r2, [pc, #256]	@ (8003b08 <HAL_UART_MspInit+0x12c>)
 8003a08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a0e:	4b3e      	ldr	r3, [pc, #248]	@ (8003b08 <HAL_UART_MspInit+0x12c>)
 8003a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a16:	61bb      	str	r3, [r7, #24]
 8003a18:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	617b      	str	r3, [r7, #20]
 8003a1e:	4b3a      	ldr	r3, [pc, #232]	@ (8003b08 <HAL_UART_MspInit+0x12c>)
 8003a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a22:	4a39      	ldr	r2, [pc, #228]	@ (8003b08 <HAL_UART_MspInit+0x12c>)
 8003a24:	f043 0301 	orr.w	r3, r3, #1
 8003a28:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a2a:	4b37      	ldr	r3, [pc, #220]	@ (8003b08 <HAL_UART_MspInit+0x12c>)
 8003a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a2e:	f003 0301 	and.w	r3, r3, #1
 8003a32:	617b      	str	r3, [r7, #20]
 8003a34:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003a36:	230c      	movs	r3, #12
 8003a38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a3a:	2302      	movs	r3, #2
 8003a3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a42:	2303      	movs	r3, #3
 8003a44:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003a46:	2307      	movs	r3, #7
 8003a48:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a4a:	f107 031c 	add.w	r3, r7, #28
 8003a4e:	4619      	mov	r1, r3
 8003a50:	482e      	ldr	r0, [pc, #184]	@ (8003b0c <HAL_UART_MspInit+0x130>)
 8003a52:	f000 fb33 	bl	80040bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003a56:	e050      	b.n	8003afa <HAL_UART_MspInit+0x11e>
  else if(huart->Instance==USART3)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a2c      	ldr	r2, [pc, #176]	@ (8003b10 <HAL_UART_MspInit+0x134>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d14b      	bne.n	8003afa <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003a62:	2300      	movs	r3, #0
 8003a64:	613b      	str	r3, [r7, #16]
 8003a66:	4b28      	ldr	r3, [pc, #160]	@ (8003b08 <HAL_UART_MspInit+0x12c>)
 8003a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6a:	4a27      	ldr	r2, [pc, #156]	@ (8003b08 <HAL_UART_MspInit+0x12c>)
 8003a6c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a70:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a72:	4b25      	ldr	r3, [pc, #148]	@ (8003b08 <HAL_UART_MspInit+0x12c>)
 8003a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a7a:	613b      	str	r3, [r7, #16]
 8003a7c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a7e:	2300      	movs	r3, #0
 8003a80:	60fb      	str	r3, [r7, #12]
 8003a82:	4b21      	ldr	r3, [pc, #132]	@ (8003b08 <HAL_UART_MspInit+0x12c>)
 8003a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a86:	4a20      	ldr	r2, [pc, #128]	@ (8003b08 <HAL_UART_MspInit+0x12c>)
 8003a88:	f043 0302 	orr.w	r3, r3, #2
 8003a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8003b08 <HAL_UART_MspInit+0x12c>)
 8003a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	60fb      	str	r3, [r7, #12]
 8003a98:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	60bb      	str	r3, [r7, #8]
 8003a9e:	4b1a      	ldr	r3, [pc, #104]	@ (8003b08 <HAL_UART_MspInit+0x12c>)
 8003aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa2:	4a19      	ldr	r2, [pc, #100]	@ (8003b08 <HAL_UART_MspInit+0x12c>)
 8003aa4:	f043 0308 	orr.w	r3, r3, #8
 8003aa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8003aaa:	4b17      	ldr	r3, [pc, #92]	@ (8003b08 <HAL_UART_MspInit+0x12c>)
 8003aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aae:	f003 0308 	and.w	r3, r3, #8
 8003ab2:	60bb      	str	r3, [r7, #8]
 8003ab4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003ab6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003aba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003abc:	2302      	movs	r3, #2
 8003abe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ac4:	2303      	movs	r3, #3
 8003ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003ac8:	2307      	movs	r3, #7
 8003aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003acc:	f107 031c 	add.w	r3, r7, #28
 8003ad0:	4619      	mov	r1, r3
 8003ad2:	4810      	ldr	r0, [pc, #64]	@ (8003b14 <HAL_UART_MspInit+0x138>)
 8003ad4:	f000 faf2 	bl	80040bc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003ad8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003adc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ade:	2302      	movs	r3, #2
 8003ae0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ae6:	2303      	movs	r3, #3
 8003ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003aea:	2307      	movs	r3, #7
 8003aec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003aee:	f107 031c 	add.w	r3, r7, #28
 8003af2:	4619      	mov	r1, r3
 8003af4:	4808      	ldr	r0, [pc, #32]	@ (8003b18 <HAL_UART_MspInit+0x13c>)
 8003af6:	f000 fae1 	bl	80040bc <HAL_GPIO_Init>
}
 8003afa:	bf00      	nop
 8003afc:	3730      	adds	r7, #48	@ 0x30
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	40004400 	.word	0x40004400
 8003b08:	40023800 	.word	0x40023800
 8003b0c:	40020000 	.word	0x40020000
 8003b10:	40004800 	.word	0x40004800
 8003b14:	40020400 	.word	0x40020400
 8003b18:	40020c00 	.word	0x40020c00

08003b1c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b08e      	sub	sp, #56	@ 0x38
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003b24:	2300      	movs	r3, #0
 8003b26:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003b28:	2300      	movs	r3, #0
 8003b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	60fb      	str	r3, [r7, #12]
 8003b30:	4b33      	ldr	r3, [pc, #204]	@ (8003c00 <HAL_InitTick+0xe4>)
 8003b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b34:	4a32      	ldr	r2, [pc, #200]	@ (8003c00 <HAL_InitTick+0xe4>)
 8003b36:	f043 0310 	orr.w	r3, r3, #16
 8003b3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b3c:	4b30      	ldr	r3, [pc, #192]	@ (8003c00 <HAL_InitTick+0xe4>)
 8003b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b40:	f003 0310 	and.w	r3, r3, #16
 8003b44:	60fb      	str	r3, [r7, #12]
 8003b46:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003b48:	f107 0210 	add.w	r2, r7, #16
 8003b4c:	f107 0314 	add.w	r3, r7, #20
 8003b50:	4611      	mov	r1, r2
 8003b52:	4618      	mov	r0, r3
 8003b54:	f002 faa4 	bl	80060a0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003b58:	6a3b      	ldr	r3, [r7, #32]
 8003b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d103      	bne.n	8003b6a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003b62:	f002 fa75 	bl	8006050 <HAL_RCC_GetPCLK1Freq>
 8003b66:	6378      	str	r0, [r7, #52]	@ 0x34
 8003b68:	e004      	b.n	8003b74 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003b6a:	f002 fa71 	bl	8006050 <HAL_RCC_GetPCLK1Freq>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	005b      	lsls	r3, r3, #1
 8003b72:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b76:	4a23      	ldr	r2, [pc, #140]	@ (8003c04 <HAL_InitTick+0xe8>)
 8003b78:	fba2 2303 	umull	r2, r3, r2, r3
 8003b7c:	0c9b      	lsrs	r3, r3, #18
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003b82:	4b21      	ldr	r3, [pc, #132]	@ (8003c08 <HAL_InitTick+0xec>)
 8003b84:	4a21      	ldr	r2, [pc, #132]	@ (8003c0c <HAL_InitTick+0xf0>)
 8003b86:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003b88:	4b1f      	ldr	r3, [pc, #124]	@ (8003c08 <HAL_InitTick+0xec>)
 8003b8a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003b8e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003b90:	4a1d      	ldr	r2, [pc, #116]	@ (8003c08 <HAL_InitTick+0xec>)
 8003b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b94:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003b96:	4b1c      	ldr	r3, [pc, #112]	@ (8003c08 <HAL_InitTick+0xec>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b9c:	4b1a      	ldr	r3, [pc, #104]	@ (8003c08 <HAL_InitTick+0xec>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ba2:	4b19      	ldr	r3, [pc, #100]	@ (8003c08 <HAL_InitTick+0xec>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003ba8:	4817      	ldr	r0, [pc, #92]	@ (8003c08 <HAL_InitTick+0xec>)
 8003baa:	f002 faab 	bl	8006104 <HAL_TIM_Base_Init>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003bb4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d11b      	bne.n	8003bf4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003bbc:	4812      	ldr	r0, [pc, #72]	@ (8003c08 <HAL_InitTick+0xec>)
 8003bbe:	f002 fafb 	bl	80061b8 <HAL_TIM_Base_Start_IT>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003bc8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d111      	bne.n	8003bf4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003bd0:	2036      	movs	r0, #54	@ 0x36
 8003bd2:	f000 fa65 	bl	80040a0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2b0f      	cmp	r3, #15
 8003bda:	d808      	bhi.n	8003bee <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003bdc:	2200      	movs	r2, #0
 8003bde:	6879      	ldr	r1, [r7, #4]
 8003be0:	2036      	movs	r0, #54	@ 0x36
 8003be2:	f000 fa41 	bl	8004068 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003be6:	4a0a      	ldr	r2, [pc, #40]	@ (8003c10 <HAL_InitTick+0xf4>)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6013      	str	r3, [r2, #0]
 8003bec:	e002      	b.n	8003bf4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003bf4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3738      	adds	r7, #56	@ 0x38
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	40023800 	.word	0x40023800
 8003c04:	431bde83 	.word	0x431bde83
 8003c08:	20000750 	.word	0x20000750
 8003c0c:	40001000 	.word	0x40001000
 8003c10:	2000000c 	.word	0x2000000c

08003c14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c14:	b480      	push	{r7}
 8003c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003c18:	bf00      	nop
 8003c1a:	e7fd      	b.n	8003c18 <NMI_Handler+0x4>

08003c1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c20:	bf00      	nop
 8003c22:	e7fd      	b.n	8003c20 <HardFault_Handler+0x4>

08003c24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c24:	b480      	push	{r7}
 8003c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c28:	bf00      	nop
 8003c2a:	e7fd      	b.n	8003c28 <MemManage_Handler+0x4>

08003c2c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c30:	bf00      	nop
 8003c32:	e7fd      	b.n	8003c30 <BusFault_Handler+0x4>

08003c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c34:	b480      	push	{r7}
 8003c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003c38:	bf00      	nop
 8003c3a:	e7fd      	b.n	8003c38 <UsageFault_Handler+0x4>

08003c3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003c40:	bf00      	nop
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
	...

08003c4c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003c50:	4802      	ldr	r0, [pc, #8]	@ (8003c5c <TIM6_DAC_IRQHandler+0x10>)
 8003c52:	f002 fb21 	bl	8006298 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003c56:	bf00      	nop
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	20000750 	.word	0x20000750

08003c60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003c60:	b480      	push	{r7}
 8003c62:	af00      	add	r7, sp, #0
  return 1;
 8003c64:	2301      	movs	r3, #1
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr

08003c70 <_kill>:

int _kill(int pid, int sig)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
 8003c78:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003c7a:	f007 fd01 	bl	800b680 <__errno>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2216      	movs	r2, #22
 8003c82:	601a      	str	r2, [r3, #0]
  return -1;
 8003c84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3708      	adds	r7, #8
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <_exit>:

void _exit (int status)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b082      	sub	sp, #8
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003c98:	f04f 31ff 	mov.w	r1, #4294967295
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f7ff ffe7 	bl	8003c70 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003ca2:	bf00      	nop
 8003ca4:	e7fd      	b.n	8003ca2 <_exit+0x12>

08003ca6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b086      	sub	sp, #24
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	60f8      	str	r0, [r7, #12]
 8003cae:	60b9      	str	r1, [r7, #8]
 8003cb0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	617b      	str	r3, [r7, #20]
 8003cb6:	e00a      	b.n	8003cce <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003cb8:	f3af 8000 	nop.w
 8003cbc:	4601      	mov	r1, r0
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	1c5a      	adds	r2, r3, #1
 8003cc2:	60ba      	str	r2, [r7, #8]
 8003cc4:	b2ca      	uxtb	r2, r1
 8003cc6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	3301      	adds	r3, #1
 8003ccc:	617b      	str	r3, [r7, #20]
 8003cce:	697a      	ldr	r2, [r7, #20]
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	dbf0      	blt.n	8003cb8 <_read+0x12>
  }

  return len;
 8003cd6:	687b      	ldr	r3, [r7, #4]
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3718      	adds	r7, #24
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b083      	sub	sp, #12
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003ce8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d08:	605a      	str	r2, [r3, #4]
  return 0;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	370c      	adds	r7, #12
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <_isatty>:

int _isatty(int file)
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b083      	sub	sp, #12
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003d20:	2301      	movs	r3, #1
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	370c      	adds	r7, #12
 8003d26:	46bd      	mov	sp, r7
 8003d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2c:	4770      	bx	lr

08003d2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003d2e:	b480      	push	{r7}
 8003d30:	b085      	sub	sp, #20
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	60f8      	str	r0, [r7, #12]
 8003d36:	60b9      	str	r1, [r7, #8]
 8003d38:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3714      	adds	r7, #20
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b086      	sub	sp, #24
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d50:	4a14      	ldr	r2, [pc, #80]	@ (8003da4 <_sbrk+0x5c>)
 8003d52:	4b15      	ldr	r3, [pc, #84]	@ (8003da8 <_sbrk+0x60>)
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d5c:	4b13      	ldr	r3, [pc, #76]	@ (8003dac <_sbrk+0x64>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d102      	bne.n	8003d6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d64:	4b11      	ldr	r3, [pc, #68]	@ (8003dac <_sbrk+0x64>)
 8003d66:	4a12      	ldr	r2, [pc, #72]	@ (8003db0 <_sbrk+0x68>)
 8003d68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d6a:	4b10      	ldr	r3, [pc, #64]	@ (8003dac <_sbrk+0x64>)
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4413      	add	r3, r2
 8003d72:	693a      	ldr	r2, [r7, #16]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d207      	bcs.n	8003d88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d78:	f007 fc82 	bl	800b680 <__errno>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	220c      	movs	r2, #12
 8003d80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003d82:	f04f 33ff 	mov.w	r3, #4294967295
 8003d86:	e009      	b.n	8003d9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003d88:	4b08      	ldr	r3, [pc, #32]	@ (8003dac <_sbrk+0x64>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003d8e:	4b07      	ldr	r3, [pc, #28]	@ (8003dac <_sbrk+0x64>)
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4413      	add	r3, r2
 8003d96:	4a05      	ldr	r2, [pc, #20]	@ (8003dac <_sbrk+0x64>)
 8003d98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	3718      	adds	r7, #24
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	20020000 	.word	0x20020000
 8003da8:	00000400 	.word	0x00000400
 8003dac:	20000798 	.word	0x20000798
 8003db0:	20005240 	.word	0x20005240

08003db4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003db8:	4b06      	ldr	r3, [pc, #24]	@ (8003dd4 <SystemInit+0x20>)
 8003dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dbe:	4a05      	ldr	r2, [pc, #20]	@ (8003dd4 <SystemInit+0x20>)
 8003dc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003dc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003dc8:	bf00      	nop
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop
 8003dd4:	e000ed00 	.word	0xe000ed00

08003dd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003dd8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003e10 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003ddc:	f7ff ffea 	bl	8003db4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003de0:	480c      	ldr	r0, [pc, #48]	@ (8003e14 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003de2:	490d      	ldr	r1, [pc, #52]	@ (8003e18 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003de4:	4a0d      	ldr	r2, [pc, #52]	@ (8003e1c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003de6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003de8:	e002      	b.n	8003df0 <LoopCopyDataInit>

08003dea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003dea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003dec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003dee:	3304      	adds	r3, #4

08003df0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003df0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003df2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003df4:	d3f9      	bcc.n	8003dea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003df6:	4a0a      	ldr	r2, [pc, #40]	@ (8003e20 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003df8:	4c0a      	ldr	r4, [pc, #40]	@ (8003e24 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003dfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003dfc:	e001      	b.n	8003e02 <LoopFillZerobss>

08003dfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003dfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e00:	3204      	adds	r2, #4

08003e02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e04:	d3fb      	bcc.n	8003dfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003e06:	f007 fc41 	bl	800b68c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e0a:	f7fe ff9b 	bl	8002d44 <main>
  bx  lr    
 8003e0e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003e10:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003e14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e18:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003e1c:	0800eb80 	.word	0x0800eb80
  ldr r2, =_sbss
 8003e20:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003e24:	2000523c 	.word	0x2000523c

08003e28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e28:	e7fe      	b.n	8003e28 <ADC_IRQHandler>
	...

08003e2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e30:	4b0e      	ldr	r3, [pc, #56]	@ (8003e6c <HAL_Init+0x40>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a0d      	ldr	r2, [pc, #52]	@ (8003e6c <HAL_Init+0x40>)
 8003e36:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e6c <HAL_Init+0x40>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a0a      	ldr	r2, [pc, #40]	@ (8003e6c <HAL_Init+0x40>)
 8003e42:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e48:	4b08      	ldr	r3, [pc, #32]	@ (8003e6c <HAL_Init+0x40>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a07      	ldr	r2, [pc, #28]	@ (8003e6c <HAL_Init+0x40>)
 8003e4e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e54:	2003      	movs	r0, #3
 8003e56:	f000 f8fc 	bl	8004052 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e5a:	200f      	movs	r0, #15
 8003e5c:	f7ff fe5e 	bl	8003b1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e60:	f7ff fd48 	bl	80038f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	40023c00 	.word	0x40023c00

08003e70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e70:	b480      	push	{r7}
 8003e72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e74:	4b06      	ldr	r3, [pc, #24]	@ (8003e90 <HAL_IncTick+0x20>)
 8003e76:	781b      	ldrb	r3, [r3, #0]
 8003e78:	461a      	mov	r2, r3
 8003e7a:	4b06      	ldr	r3, [pc, #24]	@ (8003e94 <HAL_IncTick+0x24>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4413      	add	r3, r2
 8003e80:	4a04      	ldr	r2, [pc, #16]	@ (8003e94 <HAL_IncTick+0x24>)
 8003e82:	6013      	str	r3, [r2, #0]
}
 8003e84:	bf00      	nop
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	20000010 	.word	0x20000010
 8003e94:	2000079c 	.word	0x2000079c

08003e98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8003e9c:	4b03      	ldr	r3, [pc, #12]	@ (8003eac <HAL_GetTick+0x14>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	2000079c 	.word	0x2000079c

08003eb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b084      	sub	sp, #16
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003eb8:	f7ff ffee 	bl	8003e98 <HAL_GetTick>
 8003ebc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ec8:	d005      	beq.n	8003ed6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003eca:	4b0a      	ldr	r3, [pc, #40]	@ (8003ef4 <HAL_Delay+0x44>)
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	461a      	mov	r2, r3
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	4413      	add	r3, r2
 8003ed4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003ed6:	bf00      	nop
 8003ed8:	f7ff ffde 	bl	8003e98 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	68fa      	ldr	r2, [r7, #12]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d8f7      	bhi.n	8003ed8 <HAL_Delay+0x28>
  {
  }
}
 8003ee8:	bf00      	nop
 8003eea:	bf00      	nop
 8003eec:	3710      	adds	r7, #16
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	20000010 	.word	0x20000010

08003ef8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b085      	sub	sp, #20
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f003 0307 	and.w	r3, r3, #7
 8003f06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f08:	4b0c      	ldr	r3, [pc, #48]	@ (8003f3c <__NVIC_SetPriorityGrouping+0x44>)
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f0e:	68ba      	ldr	r2, [r7, #8]
 8003f10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f14:	4013      	ands	r3, r2
 8003f16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f2a:	4a04      	ldr	r2, [pc, #16]	@ (8003f3c <__NVIC_SetPriorityGrouping+0x44>)
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	60d3      	str	r3, [r2, #12]
}
 8003f30:	bf00      	nop
 8003f32:	3714      	adds	r7, #20
 8003f34:	46bd      	mov	sp, r7
 8003f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3a:	4770      	bx	lr
 8003f3c:	e000ed00 	.word	0xe000ed00

08003f40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f40:	b480      	push	{r7}
 8003f42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f44:	4b04      	ldr	r3, [pc, #16]	@ (8003f58 <__NVIC_GetPriorityGrouping+0x18>)
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	0a1b      	lsrs	r3, r3, #8
 8003f4a:	f003 0307 	and.w	r3, r3, #7
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr
 8003f58:	e000ed00 	.word	0xe000ed00

08003f5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	4603      	mov	r3, r0
 8003f64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	db0b      	blt.n	8003f86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f6e:	79fb      	ldrb	r3, [r7, #7]
 8003f70:	f003 021f 	and.w	r2, r3, #31
 8003f74:	4907      	ldr	r1, [pc, #28]	@ (8003f94 <__NVIC_EnableIRQ+0x38>)
 8003f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f7a:	095b      	lsrs	r3, r3, #5
 8003f7c:	2001      	movs	r0, #1
 8003f7e:	fa00 f202 	lsl.w	r2, r0, r2
 8003f82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f86:	bf00      	nop
 8003f88:	370c      	adds	r7, #12
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop
 8003f94:	e000e100 	.word	0xe000e100

08003f98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	6039      	str	r1, [r7, #0]
 8003fa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	db0a      	blt.n	8003fc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	b2da      	uxtb	r2, r3
 8003fb0:	490c      	ldr	r1, [pc, #48]	@ (8003fe4 <__NVIC_SetPriority+0x4c>)
 8003fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fb6:	0112      	lsls	r2, r2, #4
 8003fb8:	b2d2      	uxtb	r2, r2
 8003fba:	440b      	add	r3, r1
 8003fbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fc0:	e00a      	b.n	8003fd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	b2da      	uxtb	r2, r3
 8003fc6:	4908      	ldr	r1, [pc, #32]	@ (8003fe8 <__NVIC_SetPriority+0x50>)
 8003fc8:	79fb      	ldrb	r3, [r7, #7]
 8003fca:	f003 030f 	and.w	r3, r3, #15
 8003fce:	3b04      	subs	r3, #4
 8003fd0:	0112      	lsls	r2, r2, #4
 8003fd2:	b2d2      	uxtb	r2, r2
 8003fd4:	440b      	add	r3, r1
 8003fd6:	761a      	strb	r2, [r3, #24]
}
 8003fd8:	bf00      	nop
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr
 8003fe4:	e000e100 	.word	0xe000e100
 8003fe8:	e000ed00 	.word	0xe000ed00

08003fec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b089      	sub	sp, #36	@ 0x24
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f003 0307 	and.w	r3, r3, #7
 8003ffe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	f1c3 0307 	rsb	r3, r3, #7
 8004006:	2b04      	cmp	r3, #4
 8004008:	bf28      	it	cs
 800400a:	2304      	movcs	r3, #4
 800400c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	3304      	adds	r3, #4
 8004012:	2b06      	cmp	r3, #6
 8004014:	d902      	bls.n	800401c <NVIC_EncodePriority+0x30>
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	3b03      	subs	r3, #3
 800401a:	e000      	b.n	800401e <NVIC_EncodePriority+0x32>
 800401c:	2300      	movs	r3, #0
 800401e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004020:	f04f 32ff 	mov.w	r2, #4294967295
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	fa02 f303 	lsl.w	r3, r2, r3
 800402a:	43da      	mvns	r2, r3
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	401a      	ands	r2, r3
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004034:	f04f 31ff 	mov.w	r1, #4294967295
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	fa01 f303 	lsl.w	r3, r1, r3
 800403e:	43d9      	mvns	r1, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004044:	4313      	orrs	r3, r2
         );
}
 8004046:	4618      	mov	r0, r3
 8004048:	3724      	adds	r7, #36	@ 0x24
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr

08004052 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b082      	sub	sp, #8
 8004056:	af00      	add	r7, sp, #0
 8004058:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7ff ff4c 	bl	8003ef8 <__NVIC_SetPriorityGrouping>
}
 8004060:	bf00      	nop
 8004062:	3708      	adds	r7, #8
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}

08004068 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004068:	b580      	push	{r7, lr}
 800406a:	b086      	sub	sp, #24
 800406c:	af00      	add	r7, sp, #0
 800406e:	4603      	mov	r3, r0
 8004070:	60b9      	str	r1, [r7, #8]
 8004072:	607a      	str	r2, [r7, #4]
 8004074:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004076:	2300      	movs	r3, #0
 8004078:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800407a:	f7ff ff61 	bl	8003f40 <__NVIC_GetPriorityGrouping>
 800407e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	68b9      	ldr	r1, [r7, #8]
 8004084:	6978      	ldr	r0, [r7, #20]
 8004086:	f7ff ffb1 	bl	8003fec <NVIC_EncodePriority>
 800408a:	4602      	mov	r2, r0
 800408c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004090:	4611      	mov	r1, r2
 8004092:	4618      	mov	r0, r3
 8004094:	f7ff ff80 	bl	8003f98 <__NVIC_SetPriority>
}
 8004098:	bf00      	nop
 800409a:	3718      	adds	r7, #24
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}

080040a0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b082      	sub	sp, #8
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	4603      	mov	r3, r0
 80040a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040ae:	4618      	mov	r0, r3
 80040b0:	f7ff ff54 	bl	8003f5c <__NVIC_EnableIRQ>
}
 80040b4:	bf00      	nop
 80040b6:	3708      	adds	r7, #8
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}

080040bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040bc:	b480      	push	{r7}
 80040be:	b089      	sub	sp, #36	@ 0x24
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80040c6:	2300      	movs	r3, #0
 80040c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80040ca:	2300      	movs	r3, #0
 80040cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80040ce:	2300      	movs	r3, #0
 80040d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040d2:	2300      	movs	r3, #0
 80040d4:	61fb      	str	r3, [r7, #28]
 80040d6:	e16b      	b.n	80043b0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80040d8:	2201      	movs	r2, #1
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	fa02 f303 	lsl.w	r3, r2, r3
 80040e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	697a      	ldr	r2, [r7, #20]
 80040e8:	4013      	ands	r3, r2
 80040ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80040ec:	693a      	ldr	r2, [r7, #16]
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	f040 815a 	bne.w	80043aa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f003 0303 	and.w	r3, r3, #3
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d005      	beq.n	800410e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800410a:	2b02      	cmp	r3, #2
 800410c:	d130      	bne.n	8004170 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004114:	69fb      	ldr	r3, [r7, #28]
 8004116:	005b      	lsls	r3, r3, #1
 8004118:	2203      	movs	r2, #3
 800411a:	fa02 f303 	lsl.w	r3, r2, r3
 800411e:	43db      	mvns	r3, r3
 8004120:	69ba      	ldr	r2, [r7, #24]
 8004122:	4013      	ands	r3, r2
 8004124:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	68da      	ldr	r2, [r3, #12]
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	005b      	lsls	r3, r3, #1
 800412e:	fa02 f303 	lsl.w	r3, r2, r3
 8004132:	69ba      	ldr	r2, [r7, #24]
 8004134:	4313      	orrs	r3, r2
 8004136:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	69ba      	ldr	r2, [r7, #24]
 800413c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004144:	2201      	movs	r2, #1
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	fa02 f303 	lsl.w	r3, r2, r3
 800414c:	43db      	mvns	r3, r3
 800414e:	69ba      	ldr	r2, [r7, #24]
 8004150:	4013      	ands	r3, r2
 8004152:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	091b      	lsrs	r3, r3, #4
 800415a:	f003 0201 	and.w	r2, r3, #1
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	fa02 f303 	lsl.w	r3, r2, r3
 8004164:	69ba      	ldr	r2, [r7, #24]
 8004166:	4313      	orrs	r3, r2
 8004168:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	69ba      	ldr	r2, [r7, #24]
 800416e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f003 0303 	and.w	r3, r3, #3
 8004178:	2b03      	cmp	r3, #3
 800417a:	d017      	beq.n	80041ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	005b      	lsls	r3, r3, #1
 8004186:	2203      	movs	r2, #3
 8004188:	fa02 f303 	lsl.w	r3, r2, r3
 800418c:	43db      	mvns	r3, r3
 800418e:	69ba      	ldr	r2, [r7, #24]
 8004190:	4013      	ands	r3, r2
 8004192:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	689a      	ldr	r2, [r3, #8]
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	005b      	lsls	r3, r3, #1
 800419c:	fa02 f303 	lsl.w	r3, r2, r3
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f003 0303 	and.w	r3, r3, #3
 80041b4:	2b02      	cmp	r3, #2
 80041b6:	d123      	bne.n	8004200 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	08da      	lsrs	r2, r3, #3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	3208      	adds	r2, #8
 80041c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80041c6:	69fb      	ldr	r3, [r7, #28]
 80041c8:	f003 0307 	and.w	r3, r3, #7
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	220f      	movs	r2, #15
 80041d0:	fa02 f303 	lsl.w	r3, r2, r3
 80041d4:	43db      	mvns	r3, r3
 80041d6:	69ba      	ldr	r2, [r7, #24]
 80041d8:	4013      	ands	r3, r2
 80041da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	691a      	ldr	r2, [r3, #16]
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	f003 0307 	and.w	r3, r3, #7
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ec:	69ba      	ldr	r2, [r7, #24]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80041f2:	69fb      	ldr	r3, [r7, #28]
 80041f4:	08da      	lsrs	r2, r3, #3
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	3208      	adds	r2, #8
 80041fa:	69b9      	ldr	r1, [r7, #24]
 80041fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	005b      	lsls	r3, r3, #1
 800420a:	2203      	movs	r2, #3
 800420c:	fa02 f303 	lsl.w	r3, r2, r3
 8004210:	43db      	mvns	r3, r3
 8004212:	69ba      	ldr	r2, [r7, #24]
 8004214:	4013      	ands	r3, r2
 8004216:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	f003 0203 	and.w	r2, r3, #3
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	005b      	lsls	r3, r3, #1
 8004224:	fa02 f303 	lsl.w	r3, r2, r3
 8004228:	69ba      	ldr	r2, [r7, #24]
 800422a:	4313      	orrs	r3, r2
 800422c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	69ba      	ldr	r2, [r7, #24]
 8004232:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800423c:	2b00      	cmp	r3, #0
 800423e:	f000 80b4 	beq.w	80043aa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004242:	2300      	movs	r3, #0
 8004244:	60fb      	str	r3, [r7, #12]
 8004246:	4b60      	ldr	r3, [pc, #384]	@ (80043c8 <HAL_GPIO_Init+0x30c>)
 8004248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424a:	4a5f      	ldr	r2, [pc, #380]	@ (80043c8 <HAL_GPIO_Init+0x30c>)
 800424c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004250:	6453      	str	r3, [r2, #68]	@ 0x44
 8004252:	4b5d      	ldr	r3, [pc, #372]	@ (80043c8 <HAL_GPIO_Init+0x30c>)
 8004254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004256:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800425a:	60fb      	str	r3, [r7, #12]
 800425c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800425e:	4a5b      	ldr	r2, [pc, #364]	@ (80043cc <HAL_GPIO_Init+0x310>)
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	089b      	lsrs	r3, r3, #2
 8004264:	3302      	adds	r3, #2
 8004266:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800426a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	f003 0303 	and.w	r3, r3, #3
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	220f      	movs	r2, #15
 8004276:	fa02 f303 	lsl.w	r3, r2, r3
 800427a:	43db      	mvns	r3, r3
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	4013      	ands	r3, r2
 8004280:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a52      	ldr	r2, [pc, #328]	@ (80043d0 <HAL_GPIO_Init+0x314>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d02b      	beq.n	80042e2 <HAL_GPIO_Init+0x226>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a51      	ldr	r2, [pc, #324]	@ (80043d4 <HAL_GPIO_Init+0x318>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d025      	beq.n	80042de <HAL_GPIO_Init+0x222>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a50      	ldr	r2, [pc, #320]	@ (80043d8 <HAL_GPIO_Init+0x31c>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d01f      	beq.n	80042da <HAL_GPIO_Init+0x21e>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a4f      	ldr	r2, [pc, #316]	@ (80043dc <HAL_GPIO_Init+0x320>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d019      	beq.n	80042d6 <HAL_GPIO_Init+0x21a>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a4e      	ldr	r2, [pc, #312]	@ (80043e0 <HAL_GPIO_Init+0x324>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d013      	beq.n	80042d2 <HAL_GPIO_Init+0x216>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4a4d      	ldr	r2, [pc, #308]	@ (80043e4 <HAL_GPIO_Init+0x328>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d00d      	beq.n	80042ce <HAL_GPIO_Init+0x212>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a4c      	ldr	r2, [pc, #304]	@ (80043e8 <HAL_GPIO_Init+0x32c>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d007      	beq.n	80042ca <HAL_GPIO_Init+0x20e>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a4b      	ldr	r2, [pc, #300]	@ (80043ec <HAL_GPIO_Init+0x330>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d101      	bne.n	80042c6 <HAL_GPIO_Init+0x20a>
 80042c2:	2307      	movs	r3, #7
 80042c4:	e00e      	b.n	80042e4 <HAL_GPIO_Init+0x228>
 80042c6:	2308      	movs	r3, #8
 80042c8:	e00c      	b.n	80042e4 <HAL_GPIO_Init+0x228>
 80042ca:	2306      	movs	r3, #6
 80042cc:	e00a      	b.n	80042e4 <HAL_GPIO_Init+0x228>
 80042ce:	2305      	movs	r3, #5
 80042d0:	e008      	b.n	80042e4 <HAL_GPIO_Init+0x228>
 80042d2:	2304      	movs	r3, #4
 80042d4:	e006      	b.n	80042e4 <HAL_GPIO_Init+0x228>
 80042d6:	2303      	movs	r3, #3
 80042d8:	e004      	b.n	80042e4 <HAL_GPIO_Init+0x228>
 80042da:	2302      	movs	r3, #2
 80042dc:	e002      	b.n	80042e4 <HAL_GPIO_Init+0x228>
 80042de:	2301      	movs	r3, #1
 80042e0:	e000      	b.n	80042e4 <HAL_GPIO_Init+0x228>
 80042e2:	2300      	movs	r3, #0
 80042e4:	69fa      	ldr	r2, [r7, #28]
 80042e6:	f002 0203 	and.w	r2, r2, #3
 80042ea:	0092      	lsls	r2, r2, #2
 80042ec:	4093      	lsls	r3, r2
 80042ee:	69ba      	ldr	r2, [r7, #24]
 80042f0:	4313      	orrs	r3, r2
 80042f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80042f4:	4935      	ldr	r1, [pc, #212]	@ (80043cc <HAL_GPIO_Init+0x310>)
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	089b      	lsrs	r3, r3, #2
 80042fa:	3302      	adds	r3, #2
 80042fc:	69ba      	ldr	r2, [r7, #24]
 80042fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004302:	4b3b      	ldr	r3, [pc, #236]	@ (80043f0 <HAL_GPIO_Init+0x334>)
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	43db      	mvns	r3, r3
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	4013      	ands	r3, r2
 8004310:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800431a:	2b00      	cmp	r3, #0
 800431c:	d003      	beq.n	8004326 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800431e:	69ba      	ldr	r2, [r7, #24]
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	4313      	orrs	r3, r2
 8004324:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004326:	4a32      	ldr	r2, [pc, #200]	@ (80043f0 <HAL_GPIO_Init+0x334>)
 8004328:	69bb      	ldr	r3, [r7, #24]
 800432a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800432c:	4b30      	ldr	r3, [pc, #192]	@ (80043f0 <HAL_GPIO_Init+0x334>)
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	43db      	mvns	r3, r3
 8004336:	69ba      	ldr	r2, [r7, #24]
 8004338:	4013      	ands	r3, r2
 800433a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004344:	2b00      	cmp	r3, #0
 8004346:	d003      	beq.n	8004350 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004348:	69ba      	ldr	r2, [r7, #24]
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	4313      	orrs	r3, r2
 800434e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004350:	4a27      	ldr	r2, [pc, #156]	@ (80043f0 <HAL_GPIO_Init+0x334>)
 8004352:	69bb      	ldr	r3, [r7, #24]
 8004354:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004356:	4b26      	ldr	r3, [pc, #152]	@ (80043f0 <HAL_GPIO_Init+0x334>)
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	43db      	mvns	r3, r3
 8004360:	69ba      	ldr	r2, [r7, #24]
 8004362:	4013      	ands	r3, r2
 8004364:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436e:	2b00      	cmp	r3, #0
 8004370:	d003      	beq.n	800437a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004372:	69ba      	ldr	r2, [r7, #24]
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	4313      	orrs	r3, r2
 8004378:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800437a:	4a1d      	ldr	r2, [pc, #116]	@ (80043f0 <HAL_GPIO_Init+0x334>)
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004380:	4b1b      	ldr	r3, [pc, #108]	@ (80043f0 <HAL_GPIO_Init+0x334>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	43db      	mvns	r3, r3
 800438a:	69ba      	ldr	r2, [r7, #24]
 800438c:	4013      	ands	r3, r2
 800438e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004398:	2b00      	cmp	r3, #0
 800439a:	d003      	beq.n	80043a4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800439c:	69ba      	ldr	r2, [r7, #24]
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043a4:	4a12      	ldr	r2, [pc, #72]	@ (80043f0 <HAL_GPIO_Init+0x334>)
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	3301      	adds	r3, #1
 80043ae:	61fb      	str	r3, [r7, #28]
 80043b0:	69fb      	ldr	r3, [r7, #28]
 80043b2:	2b0f      	cmp	r3, #15
 80043b4:	f67f ae90 	bls.w	80040d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80043b8:	bf00      	nop
 80043ba:	bf00      	nop
 80043bc:	3724      	adds	r7, #36	@ 0x24
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr
 80043c6:	bf00      	nop
 80043c8:	40023800 	.word	0x40023800
 80043cc:	40013800 	.word	0x40013800
 80043d0:	40020000 	.word	0x40020000
 80043d4:	40020400 	.word	0x40020400
 80043d8:	40020800 	.word	0x40020800
 80043dc:	40020c00 	.word	0x40020c00
 80043e0:	40021000 	.word	0x40021000
 80043e4:	40021400 	.word	0x40021400
 80043e8:	40021800 	.word	0x40021800
 80043ec:	40021c00 	.word	0x40021c00
 80043f0:	40013c00 	.word	0x40013c00

080043f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	460b      	mov	r3, r1
 80043fe:	807b      	strh	r3, [r7, #2]
 8004400:	4613      	mov	r3, r2
 8004402:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004404:	787b      	ldrb	r3, [r7, #1]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d003      	beq.n	8004412 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800440a:	887a      	ldrh	r2, [r7, #2]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004410:	e003      	b.n	800441a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004412:	887b      	ldrh	r3, [r7, #2]
 8004414:	041a      	lsls	r2, r3, #16
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	619a      	str	r2, [r3, #24]
}
 800441a:	bf00      	nop
 800441c:	370c      	adds	r7, #12
 800441e:	46bd      	mov	sp, r7
 8004420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004424:	4770      	bx	lr

08004426 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004426:	b480      	push	{r7}
 8004428:	b085      	sub	sp, #20
 800442a:	af00      	add	r7, sp, #0
 800442c:	6078      	str	r0, [r7, #4]
 800442e:	460b      	mov	r3, r1
 8004430:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004438:	887a      	ldrh	r2, [r7, #2]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	4013      	ands	r3, r2
 800443e:	041a      	lsls	r2, r3, #16
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	43d9      	mvns	r1, r3
 8004444:	887b      	ldrh	r3, [r7, #2]
 8004446:	400b      	ands	r3, r1
 8004448:	431a      	orrs	r2, r3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	619a      	str	r2, [r3, #24]
}
 800444e:	bf00      	nop
 8004450:	3714      	adds	r7, #20
 8004452:	46bd      	mov	sp, r7
 8004454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004458:	4770      	bx	lr
	...

0800445c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d101      	bne.n	800446e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e12b      	b.n	80046c6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004474:	b2db      	uxtb	r3, r3
 8004476:	2b00      	cmp	r3, #0
 8004478:	d106      	bne.n	8004488 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f7ff fa62 	bl	800394c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2224      	movs	r2, #36	@ 0x24
 800448c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f022 0201 	bic.w	r2, r2, #1
 800449e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80044ae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80044be:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80044c0:	f001 fdc6 	bl	8006050 <HAL_RCC_GetPCLK1Freq>
 80044c4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	4a81      	ldr	r2, [pc, #516]	@ (80046d0 <HAL_I2C_Init+0x274>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d807      	bhi.n	80044e0 <HAL_I2C_Init+0x84>
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	4a80      	ldr	r2, [pc, #512]	@ (80046d4 <HAL_I2C_Init+0x278>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	bf94      	ite	ls
 80044d8:	2301      	movls	r3, #1
 80044da:	2300      	movhi	r3, #0
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	e006      	b.n	80044ee <HAL_I2C_Init+0x92>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4a7d      	ldr	r2, [pc, #500]	@ (80046d8 <HAL_I2C_Init+0x27c>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	bf94      	ite	ls
 80044e8:	2301      	movls	r3, #1
 80044ea:	2300      	movhi	r3, #0
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d001      	beq.n	80044f6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e0e7      	b.n	80046c6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	4a78      	ldr	r2, [pc, #480]	@ (80046dc <HAL_I2C_Init+0x280>)
 80044fa:	fba2 2303 	umull	r2, r3, r2, r3
 80044fe:	0c9b      	lsrs	r3, r3, #18
 8004500:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68ba      	ldr	r2, [r7, #8]
 8004512:	430a      	orrs	r2, r1
 8004514:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	6a1b      	ldr	r3, [r3, #32]
 800451c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	4a6a      	ldr	r2, [pc, #424]	@ (80046d0 <HAL_I2C_Init+0x274>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d802      	bhi.n	8004530 <HAL_I2C_Init+0xd4>
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	3301      	adds	r3, #1
 800452e:	e009      	b.n	8004544 <HAL_I2C_Init+0xe8>
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004536:	fb02 f303 	mul.w	r3, r2, r3
 800453a:	4a69      	ldr	r2, [pc, #420]	@ (80046e0 <HAL_I2C_Init+0x284>)
 800453c:	fba2 2303 	umull	r2, r3, r2, r3
 8004540:	099b      	lsrs	r3, r3, #6
 8004542:	3301      	adds	r3, #1
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	6812      	ldr	r2, [r2, #0]
 8004548:	430b      	orrs	r3, r1
 800454a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	69db      	ldr	r3, [r3, #28]
 8004552:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004556:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	495c      	ldr	r1, [pc, #368]	@ (80046d0 <HAL_I2C_Init+0x274>)
 8004560:	428b      	cmp	r3, r1
 8004562:	d819      	bhi.n	8004598 <HAL_I2C_Init+0x13c>
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	1e59      	subs	r1, r3, #1
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	005b      	lsls	r3, r3, #1
 800456e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004572:	1c59      	adds	r1, r3, #1
 8004574:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004578:	400b      	ands	r3, r1
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00a      	beq.n	8004594 <HAL_I2C_Init+0x138>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	1e59      	subs	r1, r3, #1
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	005b      	lsls	r3, r3, #1
 8004588:	fbb1 f3f3 	udiv	r3, r1, r3
 800458c:	3301      	adds	r3, #1
 800458e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004592:	e051      	b.n	8004638 <HAL_I2C_Init+0x1dc>
 8004594:	2304      	movs	r3, #4
 8004596:	e04f      	b.n	8004638 <HAL_I2C_Init+0x1dc>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d111      	bne.n	80045c4 <HAL_I2C_Init+0x168>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	1e58      	subs	r0, r3, #1
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6859      	ldr	r1, [r3, #4]
 80045a8:	460b      	mov	r3, r1
 80045aa:	005b      	lsls	r3, r3, #1
 80045ac:	440b      	add	r3, r1
 80045ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80045b2:	3301      	adds	r3, #1
 80045b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	bf0c      	ite	eq
 80045bc:	2301      	moveq	r3, #1
 80045be:	2300      	movne	r3, #0
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	e012      	b.n	80045ea <HAL_I2C_Init+0x18e>
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	1e58      	subs	r0, r3, #1
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6859      	ldr	r1, [r3, #4]
 80045cc:	460b      	mov	r3, r1
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	440b      	add	r3, r1
 80045d2:	0099      	lsls	r1, r3, #2
 80045d4:	440b      	add	r3, r1
 80045d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80045da:	3301      	adds	r3, #1
 80045dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	bf0c      	ite	eq
 80045e4:	2301      	moveq	r3, #1
 80045e6:	2300      	movne	r3, #0
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d001      	beq.n	80045f2 <HAL_I2C_Init+0x196>
 80045ee:	2301      	movs	r3, #1
 80045f0:	e022      	b.n	8004638 <HAL_I2C_Init+0x1dc>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d10e      	bne.n	8004618 <HAL_I2C_Init+0x1bc>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	1e58      	subs	r0, r3, #1
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6859      	ldr	r1, [r3, #4]
 8004602:	460b      	mov	r3, r1
 8004604:	005b      	lsls	r3, r3, #1
 8004606:	440b      	add	r3, r1
 8004608:	fbb0 f3f3 	udiv	r3, r0, r3
 800460c:	3301      	adds	r3, #1
 800460e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004612:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004616:	e00f      	b.n	8004638 <HAL_I2C_Init+0x1dc>
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	1e58      	subs	r0, r3, #1
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6859      	ldr	r1, [r3, #4]
 8004620:	460b      	mov	r3, r1
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	440b      	add	r3, r1
 8004626:	0099      	lsls	r1, r3, #2
 8004628:	440b      	add	r3, r1
 800462a:	fbb0 f3f3 	udiv	r3, r0, r3
 800462e:	3301      	adds	r3, #1
 8004630:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004634:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004638:	6879      	ldr	r1, [r7, #4]
 800463a:	6809      	ldr	r1, [r1, #0]
 800463c:	4313      	orrs	r3, r2
 800463e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	69da      	ldr	r2, [r3, #28]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6a1b      	ldr	r3, [r3, #32]
 8004652:	431a      	orrs	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	430a      	orrs	r2, r1
 800465a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004666:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	6911      	ldr	r1, [r2, #16]
 800466e:	687a      	ldr	r2, [r7, #4]
 8004670:	68d2      	ldr	r2, [r2, #12]
 8004672:	4311      	orrs	r1, r2
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	6812      	ldr	r2, [r2, #0]
 8004678:	430b      	orrs	r3, r1
 800467a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68db      	ldr	r3, [r3, #12]
 8004682:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	695a      	ldr	r2, [r3, #20]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	431a      	orrs	r2, r3
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	430a      	orrs	r2, r1
 8004696:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f042 0201 	orr.w	r2, r2, #1
 80046a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2220      	movs	r2, #32
 80046b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2200      	movs	r2, #0
 80046ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80046c4:	2300      	movs	r3, #0
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3710      	adds	r7, #16
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	000186a0 	.word	0x000186a0
 80046d4:	001e847f 	.word	0x001e847f
 80046d8:	003d08ff 	.word	0x003d08ff
 80046dc:	431bde83 	.word	0x431bde83
 80046e0:	10624dd3 	.word	0x10624dd3

080046e4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b088      	sub	sp, #32
 80046e8:	af02      	add	r7, sp, #8
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	607a      	str	r2, [r7, #4]
 80046ee:	461a      	mov	r2, r3
 80046f0:	460b      	mov	r3, r1
 80046f2:	817b      	strh	r3, [r7, #10]
 80046f4:	4613      	mov	r3, r2
 80046f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80046f8:	f7ff fbce 	bl	8003e98 <HAL_GetTick>
 80046fc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b20      	cmp	r3, #32
 8004708:	f040 80e0 	bne.w	80048cc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	9300      	str	r3, [sp, #0]
 8004710:	2319      	movs	r3, #25
 8004712:	2201      	movs	r2, #1
 8004714:	4970      	ldr	r1, [pc, #448]	@ (80048d8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004716:	68f8      	ldr	r0, [r7, #12]
 8004718:	f000 fdf4 	bl	8005304 <I2C_WaitOnFlagUntilTimeout>
 800471c:	4603      	mov	r3, r0
 800471e:	2b00      	cmp	r3, #0
 8004720:	d001      	beq.n	8004726 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004722:	2302      	movs	r3, #2
 8004724:	e0d3      	b.n	80048ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800472c:	2b01      	cmp	r3, #1
 800472e:	d101      	bne.n	8004734 <HAL_I2C_Master_Transmit+0x50>
 8004730:	2302      	movs	r3, #2
 8004732:	e0cc      	b.n	80048ce <HAL_I2C_Master_Transmit+0x1ea>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2201      	movs	r2, #1
 8004738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0301 	and.w	r3, r3, #1
 8004746:	2b01      	cmp	r3, #1
 8004748:	d007      	beq.n	800475a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f042 0201 	orr.w	r2, r2, #1
 8004758:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004768:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2221      	movs	r2, #33	@ 0x21
 800476e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2210      	movs	r2, #16
 8004776:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2200      	movs	r2, #0
 800477e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	893a      	ldrh	r2, [r7, #8]
 800478a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004790:	b29a      	uxth	r2, r3
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	4a50      	ldr	r2, [pc, #320]	@ (80048dc <HAL_I2C_Master_Transmit+0x1f8>)
 800479a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800479c:	8979      	ldrh	r1, [r7, #10]
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	6a3a      	ldr	r2, [r7, #32]
 80047a2:	68f8      	ldr	r0, [r7, #12]
 80047a4:	f000 fbc8 	bl	8004f38 <I2C_MasterRequestWrite>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d001      	beq.n	80047b2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e08d      	b.n	80048ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047b2:	2300      	movs	r3, #0
 80047b4:	613b      	str	r3, [r7, #16]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	695b      	ldr	r3, [r3, #20]
 80047bc:	613b      	str	r3, [r7, #16]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	613b      	str	r3, [r7, #16]
 80047c6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80047c8:	e066      	b.n	8004898 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	6a39      	ldr	r1, [r7, #32]
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f000 feb2 	bl	8005538 <I2C_WaitOnTXEFlagUntilTimeout>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00d      	beq.n	80047f6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047de:	2b04      	cmp	r3, #4
 80047e0:	d107      	bne.n	80047f2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047f0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e06b      	b.n	80048ce <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fa:	781a      	ldrb	r2, [r3, #0]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004806:	1c5a      	adds	r2, r3, #1
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004810:	b29b      	uxth	r3, r3
 8004812:	3b01      	subs	r3, #1
 8004814:	b29a      	uxth	r2, r3
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800481e:	3b01      	subs	r3, #1
 8004820:	b29a      	uxth	r2, r3
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	695b      	ldr	r3, [r3, #20]
 800482c:	f003 0304 	and.w	r3, r3, #4
 8004830:	2b04      	cmp	r3, #4
 8004832:	d11b      	bne.n	800486c <HAL_I2C_Master_Transmit+0x188>
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004838:	2b00      	cmp	r3, #0
 800483a:	d017      	beq.n	800486c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004840:	781a      	ldrb	r2, [r3, #0]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800484c:	1c5a      	adds	r2, r3, #1
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004856:	b29b      	uxth	r3, r3
 8004858:	3b01      	subs	r3, #1
 800485a:	b29a      	uxth	r2, r3
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004864:	3b01      	subs	r3, #1
 8004866:	b29a      	uxth	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	6a39      	ldr	r1, [r7, #32]
 8004870:	68f8      	ldr	r0, [r7, #12]
 8004872:	f000 fea9 	bl	80055c8 <I2C_WaitOnBTFFlagUntilTimeout>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d00d      	beq.n	8004898 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004880:	2b04      	cmp	r3, #4
 8004882:	d107      	bne.n	8004894 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004892:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e01a      	b.n	80048ce <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800489c:	2b00      	cmp	r3, #0
 800489e:	d194      	bne.n	80047ca <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2220      	movs	r2, #32
 80048b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	2200      	movs	r2, #0
 80048bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2200      	movs	r2, #0
 80048c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80048c8:	2300      	movs	r3, #0
 80048ca:	e000      	b.n	80048ce <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80048cc:	2302      	movs	r3, #2
  }
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3718      	adds	r7, #24
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	00100002 	.word	0x00100002
 80048dc:	ffff0000 	.word	0xffff0000

080048e0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b08c      	sub	sp, #48	@ 0x30
 80048e4:	af02      	add	r7, sp, #8
 80048e6:	60f8      	str	r0, [r7, #12]
 80048e8:	607a      	str	r2, [r7, #4]
 80048ea:	461a      	mov	r2, r3
 80048ec:	460b      	mov	r3, r1
 80048ee:	817b      	strh	r3, [r7, #10]
 80048f0:	4613      	mov	r3, r2
 80048f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80048f4:	f7ff fad0 	bl	8003e98 <HAL_GetTick>
 80048f8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004900:	b2db      	uxtb	r3, r3
 8004902:	2b20      	cmp	r3, #32
 8004904:	f040 8217 	bne.w	8004d36 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490a:	9300      	str	r3, [sp, #0]
 800490c:	2319      	movs	r3, #25
 800490e:	2201      	movs	r2, #1
 8004910:	497c      	ldr	r1, [pc, #496]	@ (8004b04 <HAL_I2C_Master_Receive+0x224>)
 8004912:	68f8      	ldr	r0, [r7, #12]
 8004914:	f000 fcf6 	bl	8005304 <I2C_WaitOnFlagUntilTimeout>
 8004918:	4603      	mov	r3, r0
 800491a:	2b00      	cmp	r3, #0
 800491c:	d001      	beq.n	8004922 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800491e:	2302      	movs	r3, #2
 8004920:	e20a      	b.n	8004d38 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004928:	2b01      	cmp	r3, #1
 800492a:	d101      	bne.n	8004930 <HAL_I2C_Master_Receive+0x50>
 800492c:	2302      	movs	r3, #2
 800492e:	e203      	b.n	8004d38 <HAL_I2C_Master_Receive+0x458>
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0301 	and.w	r3, r3, #1
 8004942:	2b01      	cmp	r3, #1
 8004944:	d007      	beq.n	8004956 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f042 0201 	orr.w	r2, r2, #1
 8004954:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004964:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2222      	movs	r2, #34	@ 0x22
 800496a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	2210      	movs	r2, #16
 8004972:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2200      	movs	r2, #0
 800497a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	893a      	ldrh	r2, [r7, #8]
 8004986:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800498c:	b29a      	uxth	r2, r3
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	4a5c      	ldr	r2, [pc, #368]	@ (8004b08 <HAL_I2C_Master_Receive+0x228>)
 8004996:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004998:	8979      	ldrh	r1, [r7, #10]
 800499a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	f000 fb4c 	bl	800503c <I2C_MasterRequestRead>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d001      	beq.n	80049ae <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e1c4      	b.n	8004d38 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d113      	bne.n	80049de <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049b6:	2300      	movs	r3, #0
 80049b8:	623b      	str	r3, [r7, #32]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	695b      	ldr	r3, [r3, #20]
 80049c0:	623b      	str	r3, [r7, #32]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	699b      	ldr	r3, [r3, #24]
 80049c8:	623b      	str	r3, [r7, #32]
 80049ca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049da:	601a      	str	r2, [r3, #0]
 80049dc:	e198      	b.n	8004d10 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d11b      	bne.n	8004a1e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049f6:	2300      	movs	r3, #0
 80049f8:	61fb      	str	r3, [r7, #28]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	695b      	ldr	r3, [r3, #20]
 8004a00:	61fb      	str	r3, [r7, #28]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	61fb      	str	r3, [r7, #28]
 8004a0a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a1a:	601a      	str	r2, [r3, #0]
 8004a1c:	e178      	b.n	8004d10 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	d11b      	bne.n	8004a5e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a34:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a46:	2300      	movs	r3, #0
 8004a48:	61bb      	str	r3, [r7, #24]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	695b      	ldr	r3, [r3, #20]
 8004a50:	61bb      	str	r3, [r7, #24]
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	699b      	ldr	r3, [r3, #24]
 8004a58:	61bb      	str	r3, [r7, #24]
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	e158      	b.n	8004d10 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a6c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a6e:	2300      	movs	r3, #0
 8004a70:	617b      	str	r3, [r7, #20]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	695b      	ldr	r3, [r3, #20]
 8004a78:	617b      	str	r3, [r7, #20]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	699b      	ldr	r3, [r3, #24]
 8004a80:	617b      	str	r3, [r7, #20]
 8004a82:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004a84:	e144      	b.n	8004d10 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a8a:	2b03      	cmp	r3, #3
 8004a8c:	f200 80f1 	bhi.w	8004c72 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a94:	2b01      	cmp	r3, #1
 8004a96:	d123      	bne.n	8004ae0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a9a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a9c:	68f8      	ldr	r0, [r7, #12]
 8004a9e:	f000 fddb 	bl	8005658 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d001      	beq.n	8004aac <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e145      	b.n	8004d38 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	691a      	ldr	r2, [r3, #16]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab6:	b2d2      	uxtb	r2, r2
 8004ab8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004abe:	1c5a      	adds	r2, r3, #1
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ac8:	3b01      	subs	r3, #1
 8004aca:	b29a      	uxth	r2, r3
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004ade:	e117      	b.n	8004d10 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ae4:	2b02      	cmp	r3, #2
 8004ae6:	d14e      	bne.n	8004b86 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aea:	9300      	str	r3, [sp, #0]
 8004aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aee:	2200      	movs	r2, #0
 8004af0:	4906      	ldr	r1, [pc, #24]	@ (8004b0c <HAL_I2C_Master_Receive+0x22c>)
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	f000 fc06 	bl	8005304 <I2C_WaitOnFlagUntilTimeout>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d008      	beq.n	8004b10 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	e11a      	b.n	8004d38 <HAL_I2C_Master_Receive+0x458>
 8004b02:	bf00      	nop
 8004b04:	00100002 	.word	0x00100002
 8004b08:	ffff0000 	.word	0xffff0000
 8004b0c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b1e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	691a      	ldr	r2, [r3, #16]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b2a:	b2d2      	uxtb	r2, r2
 8004b2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b32:	1c5a      	adds	r2, r3, #1
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b48:	b29b      	uxth	r3, r3
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	b29a      	uxth	r2, r3
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	691a      	ldr	r2, [r3, #16]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b5c:	b2d2      	uxtb	r2, r2
 8004b5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b64:	1c5a      	adds	r2, r3, #1
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b6e:	3b01      	subs	r3, #1
 8004b70:	b29a      	uxth	r2, r3
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	b29a      	uxth	r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004b84:	e0c4      	b.n	8004d10 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b88:	9300      	str	r3, [sp, #0]
 8004b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	496c      	ldr	r1, [pc, #432]	@ (8004d40 <HAL_I2C_Master_Receive+0x460>)
 8004b90:	68f8      	ldr	r0, [r7, #12]
 8004b92:	f000 fbb7 	bl	8005304 <I2C_WaitOnFlagUntilTimeout>
 8004b96:	4603      	mov	r3, r0
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d001      	beq.n	8004ba0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e0cb      	b.n	8004d38 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	691a      	ldr	r2, [r3, #16]
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bba:	b2d2      	uxtb	r2, r2
 8004bbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc2:	1c5a      	adds	r2, r3, #1
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bcc:	3b01      	subs	r3, #1
 8004bce:	b29a      	uxth	r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	b29a      	uxth	r2, r3
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be4:	9300      	str	r3, [sp, #0]
 8004be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be8:	2200      	movs	r2, #0
 8004bea:	4955      	ldr	r1, [pc, #340]	@ (8004d40 <HAL_I2C_Master_Receive+0x460>)
 8004bec:	68f8      	ldr	r0, [r7, #12]
 8004bee:	f000 fb89 	bl	8005304 <I2C_WaitOnFlagUntilTimeout>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d001      	beq.n	8004bfc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e09d      	b.n	8004d38 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	691a      	ldr	r2, [r3, #16]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c16:	b2d2      	uxtb	r2, r2
 8004c18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1e:	1c5a      	adds	r2, r3, #1
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	b29a      	uxth	r2, r3
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	3b01      	subs	r3, #1
 8004c38:	b29a      	uxth	r2, r3
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	691a      	ldr	r2, [r3, #16]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c48:	b2d2      	uxtb	r2, r2
 8004c4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c50:	1c5a      	adds	r2, r3, #1
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	b29a      	uxth	r2, r3
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004c70:	e04e      	b.n	8004d10 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c74:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004c76:	68f8      	ldr	r0, [r7, #12]
 8004c78:	f000 fcee 	bl	8005658 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d001      	beq.n	8004c86 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e058      	b.n	8004d38 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	691a      	ldr	r2, [r3, #16]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c90:	b2d2      	uxtb	r2, r2
 8004c92:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c98:	1c5a      	adds	r2, r3, #1
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ca2:	3b01      	subs	r3, #1
 8004ca4:	b29a      	uxth	r2, r3
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	3b01      	subs	r3, #1
 8004cb2:	b29a      	uxth	r2, r3
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	f003 0304 	and.w	r3, r3, #4
 8004cc2:	2b04      	cmp	r3, #4
 8004cc4:	d124      	bne.n	8004d10 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cca:	2b03      	cmp	r3, #3
 8004ccc:	d107      	bne.n	8004cde <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cdc:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	691a      	ldr	r2, [r3, #16]
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce8:	b2d2      	uxtb	r2, r2
 8004cea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cf0:	1c5a      	adds	r2, r3, #1
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cfa:	3b01      	subs	r3, #1
 8004cfc:	b29a      	uxth	r2, r3
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	3b01      	subs	r3, #1
 8004d0a:	b29a      	uxth	r2, r3
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	f47f aeb6 	bne.w	8004a86 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2220      	movs	r2, #32
 8004d1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2200      	movs	r2, #0
 8004d26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004d32:	2300      	movs	r3, #0
 8004d34:	e000      	b.n	8004d38 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004d36:	2302      	movs	r3, #2
  }
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3728      	adds	r7, #40	@ 0x28
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	00010004 	.word	0x00010004

08004d44 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b088      	sub	sp, #32
 8004d48:	af02      	add	r7, sp, #8
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	4608      	mov	r0, r1
 8004d4e:	4611      	mov	r1, r2
 8004d50:	461a      	mov	r2, r3
 8004d52:	4603      	mov	r3, r0
 8004d54:	817b      	strh	r3, [r7, #10]
 8004d56:	460b      	mov	r3, r1
 8004d58:	813b      	strh	r3, [r7, #8]
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004d5e:	f7ff f89b 	bl	8003e98 <HAL_GetTick>
 8004d62:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d6a:	b2db      	uxtb	r3, r3
 8004d6c:	2b20      	cmp	r3, #32
 8004d6e:	f040 80d9 	bne.w	8004f24 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	9300      	str	r3, [sp, #0]
 8004d76:	2319      	movs	r3, #25
 8004d78:	2201      	movs	r2, #1
 8004d7a:	496d      	ldr	r1, [pc, #436]	@ (8004f30 <HAL_I2C_Mem_Write+0x1ec>)
 8004d7c:	68f8      	ldr	r0, [r7, #12]
 8004d7e:	f000 fac1 	bl	8005304 <I2C_WaitOnFlagUntilTimeout>
 8004d82:	4603      	mov	r3, r0
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004d88:	2302      	movs	r3, #2
 8004d8a:	e0cc      	b.n	8004f26 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d101      	bne.n	8004d9a <HAL_I2C_Mem_Write+0x56>
 8004d96:	2302      	movs	r3, #2
 8004d98:	e0c5      	b.n	8004f26 <HAL_I2C_Mem_Write+0x1e2>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 0301 	and.w	r3, r3, #1
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d007      	beq.n	8004dc0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f042 0201 	orr.w	r2, r2, #1
 8004dbe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2221      	movs	r2, #33	@ 0x21
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2240      	movs	r2, #64	@ 0x40
 8004ddc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2200      	movs	r2, #0
 8004de4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	6a3a      	ldr	r2, [r7, #32]
 8004dea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004df0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004df6:	b29a      	uxth	r2, r3
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	4a4d      	ldr	r2, [pc, #308]	@ (8004f34 <HAL_I2C_Mem_Write+0x1f0>)
 8004e00:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004e02:	88f8      	ldrh	r0, [r7, #6]
 8004e04:	893a      	ldrh	r2, [r7, #8]
 8004e06:	8979      	ldrh	r1, [r7, #10]
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	9301      	str	r3, [sp, #4]
 8004e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e0e:	9300      	str	r3, [sp, #0]
 8004e10:	4603      	mov	r3, r0
 8004e12:	68f8      	ldr	r0, [r7, #12]
 8004e14:	f000 f9e0 	bl	80051d8 <I2C_RequestMemoryWrite>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d052      	beq.n	8004ec4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e081      	b.n	8004f26 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e26:	68f8      	ldr	r0, [r7, #12]
 8004e28:	f000 fb86 	bl	8005538 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d00d      	beq.n	8004e4e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e36:	2b04      	cmp	r3, #4
 8004e38:	d107      	bne.n	8004e4a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681a      	ldr	r2, [r3, #0]
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e48:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e06b      	b.n	8004f26 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e52:	781a      	ldrb	r2, [r3, #0]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5e:	1c5a      	adds	r2, r3, #1
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e68:	3b01      	subs	r3, #1
 8004e6a:	b29a      	uxth	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	3b01      	subs	r3, #1
 8004e78:	b29a      	uxth	r2, r3
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	695b      	ldr	r3, [r3, #20]
 8004e84:	f003 0304 	and.w	r3, r3, #4
 8004e88:	2b04      	cmp	r3, #4
 8004e8a:	d11b      	bne.n	8004ec4 <HAL_I2C_Mem_Write+0x180>
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d017      	beq.n	8004ec4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e98:	781a      	ldrb	r2, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea4:	1c5a      	adds	r2, r3, #1
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	3b01      	subs	r3, #1
 8004ebe:	b29a      	uxth	r2, r3
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d1aa      	bne.n	8004e22 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ed0:	68f8      	ldr	r0, [r7, #12]
 8004ed2:	f000 fb79 	bl	80055c8 <I2C_WaitOnBTFFlagUntilTimeout>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d00d      	beq.n	8004ef8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee0:	2b04      	cmp	r3, #4
 8004ee2:	d107      	bne.n	8004ef4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ef2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e016      	b.n	8004f26 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2220      	movs	r2, #32
 8004f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2200      	movs	r2, #0
 8004f14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004f20:	2300      	movs	r3, #0
 8004f22:	e000      	b.n	8004f26 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004f24:	2302      	movs	r3, #2
  }
}
 8004f26:	4618      	mov	r0, r3
 8004f28:	3718      	adds	r7, #24
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	00100002 	.word	0x00100002
 8004f34:	ffff0000 	.word	0xffff0000

08004f38 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b088      	sub	sp, #32
 8004f3c:	af02      	add	r7, sp, #8
 8004f3e:	60f8      	str	r0, [r7, #12]
 8004f40:	607a      	str	r2, [r7, #4]
 8004f42:	603b      	str	r3, [r7, #0]
 8004f44:	460b      	mov	r3, r1
 8004f46:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f4c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	2b08      	cmp	r3, #8
 8004f52:	d006      	beq.n	8004f62 <I2C_MasterRequestWrite+0x2a>
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d003      	beq.n	8004f62 <I2C_MasterRequestWrite+0x2a>
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004f60:	d108      	bne.n	8004f74 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f70:	601a      	str	r2, [r3, #0]
 8004f72:	e00b      	b.n	8004f8c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f78:	2b12      	cmp	r3, #18
 8004f7a:	d107      	bne.n	8004f8c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f8a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	9300      	str	r3, [sp, #0]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f000 f9b3 	bl	8005304 <I2C_WaitOnFlagUntilTimeout>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d00d      	beq.n	8004fc0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fb2:	d103      	bne.n	8004fbc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004fba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e035      	b.n	800502c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	691b      	ldr	r3, [r3, #16]
 8004fc4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fc8:	d108      	bne.n	8004fdc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004fca:	897b      	ldrh	r3, [r7, #10]
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	461a      	mov	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004fd8:	611a      	str	r2, [r3, #16]
 8004fda:	e01b      	b.n	8005014 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004fdc:	897b      	ldrh	r3, [r7, #10]
 8004fde:	11db      	asrs	r3, r3, #7
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	f003 0306 	and.w	r3, r3, #6
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	f063 030f 	orn	r3, r3, #15
 8004fec:	b2da      	uxtb	r2, r3
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	490e      	ldr	r1, [pc, #56]	@ (8005034 <I2C_MasterRequestWrite+0xfc>)
 8004ffa:	68f8      	ldr	r0, [r7, #12]
 8004ffc:	f000 f9fc 	bl	80053f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005000:	4603      	mov	r3, r0
 8005002:	2b00      	cmp	r3, #0
 8005004:	d001      	beq.n	800500a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e010      	b.n	800502c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800500a:	897b      	ldrh	r3, [r7, #10]
 800500c:	b2da      	uxtb	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	4907      	ldr	r1, [pc, #28]	@ (8005038 <I2C_MasterRequestWrite+0x100>)
 800501a:	68f8      	ldr	r0, [r7, #12]
 800501c:	f000 f9ec 	bl	80053f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d001      	beq.n	800502a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e000      	b.n	800502c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800502a:	2300      	movs	r3, #0
}
 800502c:	4618      	mov	r0, r3
 800502e:	3718      	adds	r7, #24
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}
 8005034:	00010008 	.word	0x00010008
 8005038:	00010002 	.word	0x00010002

0800503c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b088      	sub	sp, #32
 8005040:	af02      	add	r7, sp, #8
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	607a      	str	r2, [r7, #4]
 8005046:	603b      	str	r3, [r7, #0]
 8005048:	460b      	mov	r3, r1
 800504a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005050:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681a      	ldr	r2, [r3, #0]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005060:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	2b08      	cmp	r3, #8
 8005066:	d006      	beq.n	8005076 <I2C_MasterRequestRead+0x3a>
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	2b01      	cmp	r3, #1
 800506c:	d003      	beq.n	8005076 <I2C_MasterRequestRead+0x3a>
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005074:	d108      	bne.n	8005088 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005084:	601a      	str	r2, [r3, #0]
 8005086:	e00b      	b.n	80050a0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800508c:	2b11      	cmp	r3, #17
 800508e:	d107      	bne.n	80050a0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800509e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	9300      	str	r3, [sp, #0]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80050ac:	68f8      	ldr	r0, [r7, #12]
 80050ae:	f000 f929 	bl	8005304 <I2C_WaitOnFlagUntilTimeout>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00d      	beq.n	80050d4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050c6:	d103      	bne.n	80050d0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050ce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80050d0:	2303      	movs	r3, #3
 80050d2:	e079      	b.n	80051c8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	691b      	ldr	r3, [r3, #16]
 80050d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050dc:	d108      	bne.n	80050f0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80050de:	897b      	ldrh	r3, [r7, #10]
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	f043 0301 	orr.w	r3, r3, #1
 80050e6:	b2da      	uxtb	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	611a      	str	r2, [r3, #16]
 80050ee:	e05f      	b.n	80051b0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80050f0:	897b      	ldrh	r3, [r7, #10]
 80050f2:	11db      	asrs	r3, r3, #7
 80050f4:	b2db      	uxtb	r3, r3
 80050f6:	f003 0306 	and.w	r3, r3, #6
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	f063 030f 	orn	r3, r3, #15
 8005100:	b2da      	uxtb	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	4930      	ldr	r1, [pc, #192]	@ (80051d0 <I2C_MasterRequestRead+0x194>)
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f000 f972 	bl	80053f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d001      	beq.n	800511e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e054      	b.n	80051c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800511e:	897b      	ldrh	r3, [r7, #10]
 8005120:	b2da      	uxtb	r2, r3
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	4929      	ldr	r1, [pc, #164]	@ (80051d4 <I2C_MasterRequestRead+0x198>)
 800512e:	68f8      	ldr	r0, [r7, #12]
 8005130:	f000 f962 	bl	80053f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d001      	beq.n	800513e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e044      	b.n	80051c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800513e:	2300      	movs	r3, #0
 8005140:	613b      	str	r3, [r7, #16]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	695b      	ldr	r3, [r3, #20]
 8005148:	613b      	str	r3, [r7, #16]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	699b      	ldr	r3, [r3, #24]
 8005150:	613b      	str	r3, [r7, #16]
 8005152:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005162:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	9300      	str	r3, [sp, #0]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005170:	68f8      	ldr	r0, [r7, #12]
 8005172:	f000 f8c7 	bl	8005304 <I2C_WaitOnFlagUntilTimeout>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d00d      	beq.n	8005198 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005186:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800518a:	d103      	bne.n	8005194 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005192:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e017      	b.n	80051c8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005198:	897b      	ldrh	r3, [r7, #10]
 800519a:	11db      	asrs	r3, r3, #7
 800519c:	b2db      	uxtb	r3, r3
 800519e:	f003 0306 	and.w	r3, r3, #6
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	f063 030e 	orn	r3, r3, #14
 80051a8:	b2da      	uxtb	r2, r3
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	4907      	ldr	r1, [pc, #28]	@ (80051d4 <I2C_MasterRequestRead+0x198>)
 80051b6:	68f8      	ldr	r0, [r7, #12]
 80051b8:	f000 f91e 	bl	80053f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d001      	beq.n	80051c6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e000      	b.n	80051c8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80051c6:	2300      	movs	r3, #0
}
 80051c8:	4618      	mov	r0, r3
 80051ca:	3718      	adds	r7, #24
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	00010008 	.word	0x00010008
 80051d4:	00010002 	.word	0x00010002

080051d8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b088      	sub	sp, #32
 80051dc:	af02      	add	r7, sp, #8
 80051de:	60f8      	str	r0, [r7, #12]
 80051e0:	4608      	mov	r0, r1
 80051e2:	4611      	mov	r1, r2
 80051e4:	461a      	mov	r2, r3
 80051e6:	4603      	mov	r3, r0
 80051e8:	817b      	strh	r3, [r7, #10]
 80051ea:	460b      	mov	r3, r1
 80051ec:	813b      	strh	r3, [r7, #8]
 80051ee:	4613      	mov	r3, r2
 80051f0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005200:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005204:	9300      	str	r3, [sp, #0]
 8005206:	6a3b      	ldr	r3, [r7, #32]
 8005208:	2200      	movs	r2, #0
 800520a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800520e:	68f8      	ldr	r0, [r7, #12]
 8005210:	f000 f878 	bl	8005304 <I2C_WaitOnFlagUntilTimeout>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d00d      	beq.n	8005236 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005224:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005228:	d103      	bne.n	8005232 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005230:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e05f      	b.n	80052f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005236:	897b      	ldrh	r3, [r7, #10]
 8005238:	b2db      	uxtb	r3, r3
 800523a:	461a      	mov	r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005244:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005248:	6a3a      	ldr	r2, [r7, #32]
 800524a:	492d      	ldr	r1, [pc, #180]	@ (8005300 <I2C_RequestMemoryWrite+0x128>)
 800524c:	68f8      	ldr	r0, [r7, #12]
 800524e:	f000 f8d3 	bl	80053f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005252:	4603      	mov	r3, r0
 8005254:	2b00      	cmp	r3, #0
 8005256:	d001      	beq.n	800525c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e04c      	b.n	80052f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800525c:	2300      	movs	r3, #0
 800525e:	617b      	str	r3, [r7, #20]
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	695b      	ldr	r3, [r3, #20]
 8005266:	617b      	str	r3, [r7, #20]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	699b      	ldr	r3, [r3, #24]
 800526e:	617b      	str	r3, [r7, #20]
 8005270:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005272:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005274:	6a39      	ldr	r1, [r7, #32]
 8005276:	68f8      	ldr	r0, [r7, #12]
 8005278:	f000 f95e 	bl	8005538 <I2C_WaitOnTXEFlagUntilTimeout>
 800527c:	4603      	mov	r3, r0
 800527e:	2b00      	cmp	r3, #0
 8005280:	d00d      	beq.n	800529e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005286:	2b04      	cmp	r3, #4
 8005288:	d107      	bne.n	800529a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005298:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e02b      	b.n	80052f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800529e:	88fb      	ldrh	r3, [r7, #6]
 80052a0:	2b01      	cmp	r3, #1
 80052a2:	d105      	bne.n	80052b0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052a4:	893b      	ldrh	r3, [r7, #8]
 80052a6:	b2da      	uxtb	r2, r3
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	611a      	str	r2, [r3, #16]
 80052ae:	e021      	b.n	80052f4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80052b0:	893b      	ldrh	r3, [r7, #8]
 80052b2:	0a1b      	lsrs	r3, r3, #8
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	b2da      	uxtb	r2, r3
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80052be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052c0:	6a39      	ldr	r1, [r7, #32]
 80052c2:	68f8      	ldr	r0, [r7, #12]
 80052c4:	f000 f938 	bl	8005538 <I2C_WaitOnTXEFlagUntilTimeout>
 80052c8:	4603      	mov	r3, r0
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d00d      	beq.n	80052ea <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d2:	2b04      	cmp	r3, #4
 80052d4:	d107      	bne.n	80052e6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052e4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e005      	b.n	80052f6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80052ea:	893b      	ldrh	r3, [r7, #8]
 80052ec:	b2da      	uxtb	r2, r3
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3718      	adds	r7, #24
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	00010002 	.word	0x00010002

08005304 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
 800530a:	60f8      	str	r0, [r7, #12]
 800530c:	60b9      	str	r1, [r7, #8]
 800530e:	603b      	str	r3, [r7, #0]
 8005310:	4613      	mov	r3, r2
 8005312:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005314:	e048      	b.n	80053a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800531c:	d044      	beq.n	80053a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800531e:	f7fe fdbb 	bl	8003e98 <HAL_GetTick>
 8005322:	4602      	mov	r2, r0
 8005324:	69bb      	ldr	r3, [r7, #24]
 8005326:	1ad3      	subs	r3, r2, r3
 8005328:	683a      	ldr	r2, [r7, #0]
 800532a:	429a      	cmp	r2, r3
 800532c:	d302      	bcc.n	8005334 <I2C_WaitOnFlagUntilTimeout+0x30>
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d139      	bne.n	80053a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	0c1b      	lsrs	r3, r3, #16
 8005338:	b2db      	uxtb	r3, r3
 800533a:	2b01      	cmp	r3, #1
 800533c:	d10d      	bne.n	800535a <I2C_WaitOnFlagUntilTimeout+0x56>
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	695b      	ldr	r3, [r3, #20]
 8005344:	43da      	mvns	r2, r3
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	4013      	ands	r3, r2
 800534a:	b29b      	uxth	r3, r3
 800534c:	2b00      	cmp	r3, #0
 800534e:	bf0c      	ite	eq
 8005350:	2301      	moveq	r3, #1
 8005352:	2300      	movne	r3, #0
 8005354:	b2db      	uxtb	r3, r3
 8005356:	461a      	mov	r2, r3
 8005358:	e00c      	b.n	8005374 <I2C_WaitOnFlagUntilTimeout+0x70>
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	699b      	ldr	r3, [r3, #24]
 8005360:	43da      	mvns	r2, r3
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	4013      	ands	r3, r2
 8005366:	b29b      	uxth	r3, r3
 8005368:	2b00      	cmp	r3, #0
 800536a:	bf0c      	ite	eq
 800536c:	2301      	moveq	r3, #1
 800536e:	2300      	movne	r3, #0
 8005370:	b2db      	uxtb	r3, r3
 8005372:	461a      	mov	r2, r3
 8005374:	79fb      	ldrb	r3, [r7, #7]
 8005376:	429a      	cmp	r2, r3
 8005378:	d116      	bne.n	80053a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2200      	movs	r2, #0
 800537e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2220      	movs	r2, #32
 8005384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005394:	f043 0220 	orr.w	r2, r3, #32
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2200      	movs	r2, #0
 80053a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	e023      	b.n	80053f0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	0c1b      	lsrs	r3, r3, #16
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d10d      	bne.n	80053ce <I2C_WaitOnFlagUntilTimeout+0xca>
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	695b      	ldr	r3, [r3, #20]
 80053b8:	43da      	mvns	r2, r3
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	4013      	ands	r3, r2
 80053be:	b29b      	uxth	r3, r3
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	bf0c      	ite	eq
 80053c4:	2301      	moveq	r3, #1
 80053c6:	2300      	movne	r3, #0
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	461a      	mov	r2, r3
 80053cc:	e00c      	b.n	80053e8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	699b      	ldr	r3, [r3, #24]
 80053d4:	43da      	mvns	r2, r3
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	4013      	ands	r3, r2
 80053da:	b29b      	uxth	r3, r3
 80053dc:	2b00      	cmp	r3, #0
 80053de:	bf0c      	ite	eq
 80053e0:	2301      	moveq	r3, #1
 80053e2:	2300      	movne	r3, #0
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	461a      	mov	r2, r3
 80053e8:	79fb      	ldrb	r3, [r7, #7]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	d093      	beq.n	8005316 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053ee:	2300      	movs	r3, #0
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3710      	adds	r7, #16
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd80      	pop	{r7, pc}

080053f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b084      	sub	sp, #16
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	607a      	str	r2, [r7, #4]
 8005404:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005406:	e071      	b.n	80054ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	695b      	ldr	r3, [r3, #20]
 800540e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005412:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005416:	d123      	bne.n	8005460 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681a      	ldr	r2, [r3, #0]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005426:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005430:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2220      	movs	r2, #32
 800543c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800544c:	f043 0204 	orr.w	r2, r3, #4
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e067      	b.n	8005530 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005466:	d041      	beq.n	80054ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005468:	f7fe fd16 	bl	8003e98 <HAL_GetTick>
 800546c:	4602      	mov	r2, r0
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	1ad3      	subs	r3, r2, r3
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	429a      	cmp	r2, r3
 8005476:	d302      	bcc.n	800547e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d136      	bne.n	80054ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	0c1b      	lsrs	r3, r3, #16
 8005482:	b2db      	uxtb	r3, r3
 8005484:	2b01      	cmp	r3, #1
 8005486:	d10c      	bne.n	80054a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	695b      	ldr	r3, [r3, #20]
 800548e:	43da      	mvns	r2, r3
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	4013      	ands	r3, r2
 8005494:	b29b      	uxth	r3, r3
 8005496:	2b00      	cmp	r3, #0
 8005498:	bf14      	ite	ne
 800549a:	2301      	movne	r3, #1
 800549c:	2300      	moveq	r3, #0
 800549e:	b2db      	uxtb	r3, r3
 80054a0:	e00b      	b.n	80054ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	699b      	ldr	r3, [r3, #24]
 80054a8:	43da      	mvns	r2, r3
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	4013      	ands	r3, r2
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	bf14      	ite	ne
 80054b4:	2301      	movne	r3, #1
 80054b6:	2300      	moveq	r3, #0
 80054b8:	b2db      	uxtb	r3, r3
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d016      	beq.n	80054ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2220      	movs	r2, #32
 80054c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d8:	f043 0220 	orr.w	r2, r3, #32
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	e021      	b.n	8005530 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	0c1b      	lsrs	r3, r3, #16
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d10c      	bne.n	8005510 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	695b      	ldr	r3, [r3, #20]
 80054fc:	43da      	mvns	r2, r3
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	4013      	ands	r3, r2
 8005502:	b29b      	uxth	r3, r3
 8005504:	2b00      	cmp	r3, #0
 8005506:	bf14      	ite	ne
 8005508:	2301      	movne	r3, #1
 800550a:	2300      	moveq	r3, #0
 800550c:	b2db      	uxtb	r3, r3
 800550e:	e00b      	b.n	8005528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	699b      	ldr	r3, [r3, #24]
 8005516:	43da      	mvns	r2, r3
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	4013      	ands	r3, r2
 800551c:	b29b      	uxth	r3, r3
 800551e:	2b00      	cmp	r3, #0
 8005520:	bf14      	ite	ne
 8005522:	2301      	movne	r3, #1
 8005524:	2300      	moveq	r3, #0
 8005526:	b2db      	uxtb	r3, r3
 8005528:	2b00      	cmp	r3, #0
 800552a:	f47f af6d 	bne.w	8005408 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800552e:	2300      	movs	r3, #0
}
 8005530:	4618      	mov	r0, r3
 8005532:	3710      	adds	r7, #16
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	60f8      	str	r0, [r7, #12]
 8005540:	60b9      	str	r1, [r7, #8]
 8005542:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005544:	e034      	b.n	80055b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005546:	68f8      	ldr	r0, [r7, #12]
 8005548:	f000 f8e3 	bl	8005712 <I2C_IsAcknowledgeFailed>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d001      	beq.n	8005556 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005552:	2301      	movs	r3, #1
 8005554:	e034      	b.n	80055c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800555c:	d028      	beq.n	80055b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800555e:	f7fe fc9b 	bl	8003e98 <HAL_GetTick>
 8005562:	4602      	mov	r2, r0
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	1ad3      	subs	r3, r2, r3
 8005568:	68ba      	ldr	r2, [r7, #8]
 800556a:	429a      	cmp	r2, r3
 800556c:	d302      	bcc.n	8005574 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d11d      	bne.n	80055b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800557e:	2b80      	cmp	r3, #128	@ 0x80
 8005580:	d016      	beq.n	80055b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2220      	movs	r2, #32
 800558c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2200      	movs	r2, #0
 8005594:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800559c:	f043 0220 	orr.w	r2, r3, #32
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2200      	movs	r2, #0
 80055a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e007      	b.n	80055c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055ba:	2b80      	cmp	r3, #128	@ 0x80
 80055bc:	d1c3      	bne.n	8005546 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80055be:	2300      	movs	r3, #0
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3710      	adds	r7, #16
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}

080055c8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	60f8      	str	r0, [r7, #12]
 80055d0:	60b9      	str	r1, [r7, #8]
 80055d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80055d4:	e034      	b.n	8005640 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80055d6:	68f8      	ldr	r0, [r7, #12]
 80055d8:	f000 f89b 	bl	8005712 <I2C_IsAcknowledgeFailed>
 80055dc:	4603      	mov	r3, r0
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d001      	beq.n	80055e6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e034      	b.n	8005650 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055ec:	d028      	beq.n	8005640 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055ee:	f7fe fc53 	bl	8003e98 <HAL_GetTick>
 80055f2:	4602      	mov	r2, r0
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	68ba      	ldr	r2, [r7, #8]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	d302      	bcc.n	8005604 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d11d      	bne.n	8005640 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	695b      	ldr	r3, [r3, #20]
 800560a:	f003 0304 	and.w	r3, r3, #4
 800560e:	2b04      	cmp	r3, #4
 8005610:	d016      	beq.n	8005640 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2200      	movs	r2, #0
 8005616:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2220      	movs	r2, #32
 800561c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2200      	movs	r2, #0
 8005624:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800562c:	f043 0220 	orr.w	r2, r3, #32
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2200      	movs	r2, #0
 8005638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e007      	b.n	8005650 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	695b      	ldr	r3, [r3, #20]
 8005646:	f003 0304 	and.w	r3, r3, #4
 800564a:	2b04      	cmp	r3, #4
 800564c:	d1c3      	bne.n	80055d6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800564e:	2300      	movs	r3, #0
}
 8005650:	4618      	mov	r0, r3
 8005652:	3710      	adds	r7, #16
 8005654:	46bd      	mov	sp, r7
 8005656:	bd80      	pop	{r7, pc}

08005658 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af00      	add	r7, sp, #0
 800565e:	60f8      	str	r0, [r7, #12]
 8005660:	60b9      	str	r1, [r7, #8]
 8005662:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005664:	e049      	b.n	80056fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	695b      	ldr	r3, [r3, #20]
 800566c:	f003 0310 	and.w	r3, r3, #16
 8005670:	2b10      	cmp	r3, #16
 8005672:	d119      	bne.n	80056a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f06f 0210 	mvn.w	r2, #16
 800567c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2220      	movs	r2, #32
 8005688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2200      	movs	r2, #0
 8005690:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	e030      	b.n	800570a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056a8:	f7fe fbf6 	bl	8003e98 <HAL_GetTick>
 80056ac:	4602      	mov	r2, r0
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	68ba      	ldr	r2, [r7, #8]
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d302      	bcc.n	80056be <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d11d      	bne.n	80056fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	695b      	ldr	r3, [r3, #20]
 80056c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056c8:	2b40      	cmp	r3, #64	@ 0x40
 80056ca:	d016      	beq.n	80056fa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2200      	movs	r2, #0
 80056d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2220      	movs	r2, #32
 80056d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2200      	movs	r2, #0
 80056de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e6:	f043 0220 	orr.w	r2, r3, #32
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2200      	movs	r2, #0
 80056f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	e007      	b.n	800570a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	695b      	ldr	r3, [r3, #20]
 8005700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005704:	2b40      	cmp	r3, #64	@ 0x40
 8005706:	d1ae      	bne.n	8005666 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005708:	2300      	movs	r3, #0
}
 800570a:	4618      	mov	r0, r3
 800570c:	3710      	adds	r7, #16
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}

08005712 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005712:	b480      	push	{r7}
 8005714:	b083      	sub	sp, #12
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	695b      	ldr	r3, [r3, #20]
 8005720:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005724:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005728:	d11b      	bne.n	8005762 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005732:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2220      	movs	r2, #32
 800573e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800574e:	f043 0204 	orr.w	r2, r3, #4
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800575e:	2301      	movs	r3, #1
 8005760:	e000      	b.n	8005764 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005762:	2300      	movs	r3, #0
}
 8005764:	4618      	mov	r0, r3
 8005766:	370c      	adds	r7, #12
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr

08005770 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b086      	sub	sp, #24
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d101      	bne.n	8005782 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e267      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b00      	cmp	r3, #0
 800578c:	d075      	beq.n	800587a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800578e:	4b88      	ldr	r3, [pc, #544]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	f003 030c 	and.w	r3, r3, #12
 8005796:	2b04      	cmp	r3, #4
 8005798:	d00c      	beq.n	80057b4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800579a:	4b85      	ldr	r3, [pc, #532]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80057a2:	2b08      	cmp	r3, #8
 80057a4:	d112      	bne.n	80057cc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80057a6:	4b82      	ldr	r3, [pc, #520]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057b2:	d10b      	bne.n	80057cc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057b4:	4b7e      	ldr	r3, [pc, #504]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d05b      	beq.n	8005878 <HAL_RCC_OscConfig+0x108>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d157      	bne.n	8005878 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e242      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057d4:	d106      	bne.n	80057e4 <HAL_RCC_OscConfig+0x74>
 80057d6:	4b76      	ldr	r3, [pc, #472]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a75      	ldr	r2, [pc, #468]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 80057dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057e0:	6013      	str	r3, [r2, #0]
 80057e2:	e01d      	b.n	8005820 <HAL_RCC_OscConfig+0xb0>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80057ec:	d10c      	bne.n	8005808 <HAL_RCC_OscConfig+0x98>
 80057ee:	4b70      	ldr	r3, [pc, #448]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a6f      	ldr	r2, [pc, #444]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 80057f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80057f8:	6013      	str	r3, [r2, #0]
 80057fa:	4b6d      	ldr	r3, [pc, #436]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4a6c      	ldr	r2, [pc, #432]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 8005800:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005804:	6013      	str	r3, [r2, #0]
 8005806:	e00b      	b.n	8005820 <HAL_RCC_OscConfig+0xb0>
 8005808:	4b69      	ldr	r3, [pc, #420]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a68      	ldr	r2, [pc, #416]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 800580e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005812:	6013      	str	r3, [r2, #0]
 8005814:	4b66      	ldr	r3, [pc, #408]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a65      	ldr	r2, [pc, #404]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 800581a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800581e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d013      	beq.n	8005850 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005828:	f7fe fb36 	bl	8003e98 <HAL_GetTick>
 800582c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800582e:	e008      	b.n	8005842 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005830:	f7fe fb32 	bl	8003e98 <HAL_GetTick>
 8005834:	4602      	mov	r2, r0
 8005836:	693b      	ldr	r3, [r7, #16]
 8005838:	1ad3      	subs	r3, r2, r3
 800583a:	2b64      	cmp	r3, #100	@ 0x64
 800583c:	d901      	bls.n	8005842 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	e207      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005842:	4b5b      	ldr	r3, [pc, #364]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800584a:	2b00      	cmp	r3, #0
 800584c:	d0f0      	beq.n	8005830 <HAL_RCC_OscConfig+0xc0>
 800584e:	e014      	b.n	800587a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005850:	f7fe fb22 	bl	8003e98 <HAL_GetTick>
 8005854:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005856:	e008      	b.n	800586a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005858:	f7fe fb1e 	bl	8003e98 <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	2b64      	cmp	r3, #100	@ 0x64
 8005864:	d901      	bls.n	800586a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e1f3      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800586a:	4b51      	ldr	r3, [pc, #324]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1f0      	bne.n	8005858 <HAL_RCC_OscConfig+0xe8>
 8005876:	e000      	b.n	800587a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005878:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b00      	cmp	r3, #0
 8005884:	d063      	beq.n	800594e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005886:	4b4a      	ldr	r3, [pc, #296]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	f003 030c 	and.w	r3, r3, #12
 800588e:	2b00      	cmp	r3, #0
 8005890:	d00b      	beq.n	80058aa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005892:	4b47      	ldr	r3, [pc, #284]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800589a:	2b08      	cmp	r3, #8
 800589c:	d11c      	bne.n	80058d8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800589e:	4b44      	ldr	r3, [pc, #272]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d116      	bne.n	80058d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058aa:	4b41      	ldr	r3, [pc, #260]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0302 	and.w	r3, r3, #2
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d005      	beq.n	80058c2 <HAL_RCC_OscConfig+0x152>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	68db      	ldr	r3, [r3, #12]
 80058ba:	2b01      	cmp	r3, #1
 80058bc:	d001      	beq.n	80058c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e1c7      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058c2:	4b3b      	ldr	r3, [pc, #236]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	691b      	ldr	r3, [r3, #16]
 80058ce:	00db      	lsls	r3, r3, #3
 80058d0:	4937      	ldr	r1, [pc, #220]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 80058d2:	4313      	orrs	r3, r2
 80058d4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058d6:	e03a      	b.n	800594e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d020      	beq.n	8005922 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058e0:	4b34      	ldr	r3, [pc, #208]	@ (80059b4 <HAL_RCC_OscConfig+0x244>)
 80058e2:	2201      	movs	r2, #1
 80058e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058e6:	f7fe fad7 	bl	8003e98 <HAL_GetTick>
 80058ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058ec:	e008      	b.n	8005900 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80058ee:	f7fe fad3 	bl	8003e98 <HAL_GetTick>
 80058f2:	4602      	mov	r2, r0
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d901      	bls.n	8005900 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e1a8      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005900:	4b2b      	ldr	r3, [pc, #172]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 0302 	and.w	r3, r3, #2
 8005908:	2b00      	cmp	r3, #0
 800590a:	d0f0      	beq.n	80058ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800590c:	4b28      	ldr	r3, [pc, #160]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	00db      	lsls	r3, r3, #3
 800591a:	4925      	ldr	r1, [pc, #148]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 800591c:	4313      	orrs	r3, r2
 800591e:	600b      	str	r3, [r1, #0]
 8005920:	e015      	b.n	800594e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005922:	4b24      	ldr	r3, [pc, #144]	@ (80059b4 <HAL_RCC_OscConfig+0x244>)
 8005924:	2200      	movs	r2, #0
 8005926:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005928:	f7fe fab6 	bl	8003e98 <HAL_GetTick>
 800592c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800592e:	e008      	b.n	8005942 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005930:	f7fe fab2 	bl	8003e98 <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	2b02      	cmp	r3, #2
 800593c:	d901      	bls.n	8005942 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e187      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005942:	4b1b      	ldr	r3, [pc, #108]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f003 0302 	and.w	r3, r3, #2
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1f0      	bne.n	8005930 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f003 0308 	and.w	r3, r3, #8
 8005956:	2b00      	cmp	r3, #0
 8005958:	d036      	beq.n	80059c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	695b      	ldr	r3, [r3, #20]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d016      	beq.n	8005990 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005962:	4b15      	ldr	r3, [pc, #84]	@ (80059b8 <HAL_RCC_OscConfig+0x248>)
 8005964:	2201      	movs	r2, #1
 8005966:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005968:	f7fe fa96 	bl	8003e98 <HAL_GetTick>
 800596c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800596e:	e008      	b.n	8005982 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005970:	f7fe fa92 	bl	8003e98 <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	693b      	ldr	r3, [r7, #16]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	2b02      	cmp	r3, #2
 800597c:	d901      	bls.n	8005982 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e167      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005982:	4b0b      	ldr	r3, [pc, #44]	@ (80059b0 <HAL_RCC_OscConfig+0x240>)
 8005984:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005986:	f003 0302 	and.w	r3, r3, #2
 800598a:	2b00      	cmp	r3, #0
 800598c:	d0f0      	beq.n	8005970 <HAL_RCC_OscConfig+0x200>
 800598e:	e01b      	b.n	80059c8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005990:	4b09      	ldr	r3, [pc, #36]	@ (80059b8 <HAL_RCC_OscConfig+0x248>)
 8005992:	2200      	movs	r2, #0
 8005994:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005996:	f7fe fa7f 	bl	8003e98 <HAL_GetTick>
 800599a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800599c:	e00e      	b.n	80059bc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800599e:	f7fe fa7b 	bl	8003e98 <HAL_GetTick>
 80059a2:	4602      	mov	r2, r0
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	2b02      	cmp	r3, #2
 80059aa:	d907      	bls.n	80059bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80059ac:	2303      	movs	r3, #3
 80059ae:	e150      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
 80059b0:	40023800 	.word	0x40023800
 80059b4:	42470000 	.word	0x42470000
 80059b8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059bc:	4b88      	ldr	r3, [pc, #544]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 80059be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059c0:	f003 0302 	and.w	r3, r3, #2
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d1ea      	bne.n	800599e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 0304 	and.w	r3, r3, #4
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	f000 8097 	beq.w	8005b04 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059d6:	2300      	movs	r3, #0
 80059d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059da:	4b81      	ldr	r3, [pc, #516]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 80059dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d10f      	bne.n	8005a06 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059e6:	2300      	movs	r3, #0
 80059e8:	60bb      	str	r3, [r7, #8]
 80059ea:	4b7d      	ldr	r3, [pc, #500]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 80059ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ee:	4a7c      	ldr	r2, [pc, #496]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 80059f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80059f6:	4b7a      	ldr	r3, [pc, #488]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 80059f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059fe:	60bb      	str	r3, [r7, #8]
 8005a00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a02:	2301      	movs	r3, #1
 8005a04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a06:	4b77      	ldr	r3, [pc, #476]	@ (8005be4 <HAL_RCC_OscConfig+0x474>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d118      	bne.n	8005a44 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a12:	4b74      	ldr	r3, [pc, #464]	@ (8005be4 <HAL_RCC_OscConfig+0x474>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a73      	ldr	r2, [pc, #460]	@ (8005be4 <HAL_RCC_OscConfig+0x474>)
 8005a18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a1e:	f7fe fa3b 	bl	8003e98 <HAL_GetTick>
 8005a22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a24:	e008      	b.n	8005a38 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a26:	f7fe fa37 	bl	8003e98 <HAL_GetTick>
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	1ad3      	subs	r3, r2, r3
 8005a30:	2b02      	cmp	r3, #2
 8005a32:	d901      	bls.n	8005a38 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005a34:	2303      	movs	r3, #3
 8005a36:	e10c      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a38:	4b6a      	ldr	r3, [pc, #424]	@ (8005be4 <HAL_RCC_OscConfig+0x474>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d0f0      	beq.n	8005a26 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d106      	bne.n	8005a5a <HAL_RCC_OscConfig+0x2ea>
 8005a4c:	4b64      	ldr	r3, [pc, #400]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005a4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a50:	4a63      	ldr	r2, [pc, #396]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005a52:	f043 0301 	orr.w	r3, r3, #1
 8005a56:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a58:	e01c      	b.n	8005a94 <HAL_RCC_OscConfig+0x324>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	2b05      	cmp	r3, #5
 8005a60:	d10c      	bne.n	8005a7c <HAL_RCC_OscConfig+0x30c>
 8005a62:	4b5f      	ldr	r3, [pc, #380]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a66:	4a5e      	ldr	r2, [pc, #376]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005a68:	f043 0304 	orr.w	r3, r3, #4
 8005a6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a6e:	4b5c      	ldr	r3, [pc, #368]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005a70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a72:	4a5b      	ldr	r2, [pc, #364]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005a74:	f043 0301 	orr.w	r3, r3, #1
 8005a78:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a7a:	e00b      	b.n	8005a94 <HAL_RCC_OscConfig+0x324>
 8005a7c:	4b58      	ldr	r3, [pc, #352]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a80:	4a57      	ldr	r2, [pc, #348]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005a82:	f023 0301 	bic.w	r3, r3, #1
 8005a86:	6713      	str	r3, [r2, #112]	@ 0x70
 8005a88:	4b55      	ldr	r3, [pc, #340]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a8c:	4a54      	ldr	r2, [pc, #336]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005a8e:	f023 0304 	bic.w	r3, r3, #4
 8005a92:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d015      	beq.n	8005ac8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a9c:	f7fe f9fc 	bl	8003e98 <HAL_GetTick>
 8005aa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005aa2:	e00a      	b.n	8005aba <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005aa4:	f7fe f9f8 	bl	8003e98 <HAL_GetTick>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	1ad3      	subs	r3, r2, r3
 8005aae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d901      	bls.n	8005aba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005ab6:	2303      	movs	r3, #3
 8005ab8:	e0cb      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005aba:	4b49      	ldr	r3, [pc, #292]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005abc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005abe:	f003 0302 	and.w	r3, r3, #2
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d0ee      	beq.n	8005aa4 <HAL_RCC_OscConfig+0x334>
 8005ac6:	e014      	b.n	8005af2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ac8:	f7fe f9e6 	bl	8003e98 <HAL_GetTick>
 8005acc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ace:	e00a      	b.n	8005ae6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ad0:	f7fe f9e2 	bl	8003e98 <HAL_GetTick>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d901      	bls.n	8005ae6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e0b5      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ae6:	4b3e      	ldr	r3, [pc, #248]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aea:	f003 0302 	and.w	r3, r3, #2
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d1ee      	bne.n	8005ad0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005af2:	7dfb      	ldrb	r3, [r7, #23]
 8005af4:	2b01      	cmp	r3, #1
 8005af6:	d105      	bne.n	8005b04 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005af8:	4b39      	ldr	r3, [pc, #228]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005afc:	4a38      	ldr	r2, [pc, #224]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005afe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b02:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	699b      	ldr	r3, [r3, #24]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	f000 80a1 	beq.w	8005c50 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005b0e:	4b34      	ldr	r3, [pc, #208]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	f003 030c 	and.w	r3, r3, #12
 8005b16:	2b08      	cmp	r3, #8
 8005b18:	d05c      	beq.n	8005bd4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	699b      	ldr	r3, [r3, #24]
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	d141      	bne.n	8005ba6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b22:	4b31      	ldr	r3, [pc, #196]	@ (8005be8 <HAL_RCC_OscConfig+0x478>)
 8005b24:	2200      	movs	r2, #0
 8005b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b28:	f7fe f9b6 	bl	8003e98 <HAL_GetTick>
 8005b2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b2e:	e008      	b.n	8005b42 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b30:	f7fe f9b2 	bl	8003e98 <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	2b02      	cmp	r3, #2
 8005b3c:	d901      	bls.n	8005b42 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e087      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b42:	4b27      	ldr	r3, [pc, #156]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d1f0      	bne.n	8005b30 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	69da      	ldr	r2, [r3, #28]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a1b      	ldr	r3, [r3, #32]
 8005b56:	431a      	orrs	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b5c:	019b      	lsls	r3, r3, #6
 8005b5e:	431a      	orrs	r2, r3
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b64:	085b      	lsrs	r3, r3, #1
 8005b66:	3b01      	subs	r3, #1
 8005b68:	041b      	lsls	r3, r3, #16
 8005b6a:	431a      	orrs	r2, r3
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b70:	061b      	lsls	r3, r3, #24
 8005b72:	491b      	ldr	r1, [pc, #108]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005b74:	4313      	orrs	r3, r2
 8005b76:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b78:	4b1b      	ldr	r3, [pc, #108]	@ (8005be8 <HAL_RCC_OscConfig+0x478>)
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b7e:	f7fe f98b 	bl	8003e98 <HAL_GetTick>
 8005b82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b84:	e008      	b.n	8005b98 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b86:	f7fe f987 	bl	8003e98 <HAL_GetTick>
 8005b8a:	4602      	mov	r2, r0
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	1ad3      	subs	r3, r2, r3
 8005b90:	2b02      	cmp	r3, #2
 8005b92:	d901      	bls.n	8005b98 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005b94:	2303      	movs	r3, #3
 8005b96:	e05c      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b98:	4b11      	ldr	r3, [pc, #68]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d0f0      	beq.n	8005b86 <HAL_RCC_OscConfig+0x416>
 8005ba4:	e054      	b.n	8005c50 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ba6:	4b10      	ldr	r3, [pc, #64]	@ (8005be8 <HAL_RCC_OscConfig+0x478>)
 8005ba8:	2200      	movs	r2, #0
 8005baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bac:	f7fe f974 	bl	8003e98 <HAL_GetTick>
 8005bb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bb2:	e008      	b.n	8005bc6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005bb4:	f7fe f970 	bl	8003e98 <HAL_GetTick>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	2b02      	cmp	r3, #2
 8005bc0:	d901      	bls.n	8005bc6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005bc2:	2303      	movs	r3, #3
 8005bc4:	e045      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bc6:	4b06      	ldr	r3, [pc, #24]	@ (8005be0 <HAL_RCC_OscConfig+0x470>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1f0      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x444>
 8005bd2:	e03d      	b.n	8005c50 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	699b      	ldr	r3, [r3, #24]
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d107      	bne.n	8005bec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e038      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
 8005be0:	40023800 	.word	0x40023800
 8005be4:	40007000 	.word	0x40007000
 8005be8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005bec:	4b1b      	ldr	r3, [pc, #108]	@ (8005c5c <HAL_RCC_OscConfig+0x4ec>)
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	699b      	ldr	r3, [r3, #24]
 8005bf6:	2b01      	cmp	r3, #1
 8005bf8:	d028      	beq.n	8005c4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d121      	bne.n	8005c4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c12:	429a      	cmp	r2, r3
 8005c14:	d11a      	bne.n	8005c4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c16:	68fa      	ldr	r2, [r7, #12]
 8005c18:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005c22:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d111      	bne.n	8005c4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c32:	085b      	lsrs	r3, r3, #1
 8005c34:	3b01      	subs	r3, #1
 8005c36:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d107      	bne.n	8005c4c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c46:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	d001      	beq.n	8005c50 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	e000      	b.n	8005c52 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3718      	adds	r7, #24
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	40023800 	.word	0x40023800

08005c60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d101      	bne.n	8005c74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e0cc      	b.n	8005e0e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005c74:	4b68      	ldr	r3, [pc, #416]	@ (8005e18 <HAL_RCC_ClockConfig+0x1b8>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 0307 	and.w	r3, r3, #7
 8005c7c:	683a      	ldr	r2, [r7, #0]
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d90c      	bls.n	8005c9c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c82:	4b65      	ldr	r3, [pc, #404]	@ (8005e18 <HAL_RCC_ClockConfig+0x1b8>)
 8005c84:	683a      	ldr	r2, [r7, #0]
 8005c86:	b2d2      	uxtb	r2, r2
 8005c88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c8a:	4b63      	ldr	r3, [pc, #396]	@ (8005e18 <HAL_RCC_ClockConfig+0x1b8>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f003 0307 	and.w	r3, r3, #7
 8005c92:	683a      	ldr	r2, [r7, #0]
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d001      	beq.n	8005c9c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e0b8      	b.n	8005e0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 0302 	and.w	r3, r3, #2
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d020      	beq.n	8005cea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f003 0304 	and.w	r3, r3, #4
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d005      	beq.n	8005cc0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005cb4:	4b59      	ldr	r3, [pc, #356]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	4a58      	ldr	r2, [pc, #352]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005cba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005cbe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 0308 	and.w	r3, r3, #8
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d005      	beq.n	8005cd8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ccc:	4b53      	ldr	r3, [pc, #332]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	4a52      	ldr	r2, [pc, #328]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005cd2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005cd6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cd8:	4b50      	ldr	r3, [pc, #320]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	689b      	ldr	r3, [r3, #8]
 8005ce4:	494d      	ldr	r1, [pc, #308]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0301 	and.w	r3, r3, #1
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d044      	beq.n	8005d80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d107      	bne.n	8005d0e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cfe:	4b47      	ldr	r3, [pc, #284]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d119      	bne.n	8005d3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e07f      	b.n	8005e0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	2b02      	cmp	r3, #2
 8005d14:	d003      	beq.n	8005d1e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d1a:	2b03      	cmp	r3, #3
 8005d1c:	d107      	bne.n	8005d2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d1e:	4b3f      	ldr	r3, [pc, #252]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d109      	bne.n	8005d3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e06f      	b.n	8005e0e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d2e:	4b3b      	ldr	r3, [pc, #236]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f003 0302 	and.w	r3, r3, #2
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d101      	bne.n	8005d3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e067      	b.n	8005e0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d3e:	4b37      	ldr	r3, [pc, #220]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	f023 0203 	bic.w	r2, r3, #3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	4934      	ldr	r1, [pc, #208]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d50:	f7fe f8a2 	bl	8003e98 <HAL_GetTick>
 8005d54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d56:	e00a      	b.n	8005d6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d58:	f7fe f89e 	bl	8003e98 <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d901      	bls.n	8005d6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005d6a:	2303      	movs	r3, #3
 8005d6c:	e04f      	b.n	8005e0e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d6e:	4b2b      	ldr	r3, [pc, #172]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	f003 020c 	and.w	r2, r3, #12
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	009b      	lsls	r3, r3, #2
 8005d7c:	429a      	cmp	r2, r3
 8005d7e:	d1eb      	bne.n	8005d58 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005d80:	4b25      	ldr	r3, [pc, #148]	@ (8005e18 <HAL_RCC_ClockConfig+0x1b8>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f003 0307 	and.w	r3, r3, #7
 8005d88:	683a      	ldr	r2, [r7, #0]
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	d20c      	bcs.n	8005da8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d8e:	4b22      	ldr	r3, [pc, #136]	@ (8005e18 <HAL_RCC_ClockConfig+0x1b8>)
 8005d90:	683a      	ldr	r2, [r7, #0]
 8005d92:	b2d2      	uxtb	r2, r2
 8005d94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d96:	4b20      	ldr	r3, [pc, #128]	@ (8005e18 <HAL_RCC_ClockConfig+0x1b8>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f003 0307 	and.w	r3, r3, #7
 8005d9e:	683a      	ldr	r2, [r7, #0]
 8005da0:	429a      	cmp	r2, r3
 8005da2:	d001      	beq.n	8005da8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	e032      	b.n	8005e0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 0304 	and.w	r3, r3, #4
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d008      	beq.n	8005dc6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005db4:	4b19      	ldr	r3, [pc, #100]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005db6:	689b      	ldr	r3, [r3, #8]
 8005db8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	68db      	ldr	r3, [r3, #12]
 8005dc0:	4916      	ldr	r1, [pc, #88]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f003 0308 	and.w	r3, r3, #8
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d009      	beq.n	8005de6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005dd2:	4b12      	ldr	r3, [pc, #72]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	691b      	ldr	r3, [r3, #16]
 8005dde:	00db      	lsls	r3, r3, #3
 8005de0:	490e      	ldr	r1, [pc, #56]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005de2:	4313      	orrs	r3, r2
 8005de4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005de6:	f000 f821 	bl	8005e2c <HAL_RCC_GetSysClockFreq>
 8005dea:	4602      	mov	r2, r0
 8005dec:	4b0b      	ldr	r3, [pc, #44]	@ (8005e1c <HAL_RCC_ClockConfig+0x1bc>)
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	091b      	lsrs	r3, r3, #4
 8005df2:	f003 030f 	and.w	r3, r3, #15
 8005df6:	490a      	ldr	r1, [pc, #40]	@ (8005e20 <HAL_RCC_ClockConfig+0x1c0>)
 8005df8:	5ccb      	ldrb	r3, [r1, r3]
 8005dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8005dfe:	4a09      	ldr	r2, [pc, #36]	@ (8005e24 <HAL_RCC_ClockConfig+0x1c4>)
 8005e00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005e02:	4b09      	ldr	r3, [pc, #36]	@ (8005e28 <HAL_RCC_ClockConfig+0x1c8>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4618      	mov	r0, r3
 8005e08:	f7fd fe88 	bl	8003b1c <HAL_InitTick>

  return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3710      	adds	r7, #16
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}
 8005e16:	bf00      	nop
 8005e18:	40023c00 	.word	0x40023c00
 8005e1c:	40023800 	.word	0x40023800
 8005e20:	0800e7e4 	.word	0x0800e7e4
 8005e24:	20000008 	.word	0x20000008
 8005e28:	2000000c 	.word	0x2000000c

08005e2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e30:	b094      	sub	sp, #80	@ 0x50
 8005e32:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005e34:	2300      	movs	r3, #0
 8005e36:	647b      	str	r3, [r7, #68]	@ 0x44
 8005e38:	2300      	movs	r3, #0
 8005e3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005e40:	2300      	movs	r3, #0
 8005e42:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005e44:	4b79      	ldr	r3, [pc, #484]	@ (800602c <HAL_RCC_GetSysClockFreq+0x200>)
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	f003 030c 	and.w	r3, r3, #12
 8005e4c:	2b08      	cmp	r3, #8
 8005e4e:	d00d      	beq.n	8005e6c <HAL_RCC_GetSysClockFreq+0x40>
 8005e50:	2b08      	cmp	r3, #8
 8005e52:	f200 80e1 	bhi.w	8006018 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d002      	beq.n	8005e60 <HAL_RCC_GetSysClockFreq+0x34>
 8005e5a:	2b04      	cmp	r3, #4
 8005e5c:	d003      	beq.n	8005e66 <HAL_RCC_GetSysClockFreq+0x3a>
 8005e5e:	e0db      	b.n	8006018 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005e60:	4b73      	ldr	r3, [pc, #460]	@ (8006030 <HAL_RCC_GetSysClockFreq+0x204>)
 8005e62:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8005e64:	e0db      	b.n	800601e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005e66:	4b73      	ldr	r3, [pc, #460]	@ (8006034 <HAL_RCC_GetSysClockFreq+0x208>)
 8005e68:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005e6a:	e0d8      	b.n	800601e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005e6c:	4b6f      	ldr	r3, [pc, #444]	@ (800602c <HAL_RCC_GetSysClockFreq+0x200>)
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e74:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005e76:	4b6d      	ldr	r3, [pc, #436]	@ (800602c <HAL_RCC_GetSysClockFreq+0x200>)
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d063      	beq.n	8005f4a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e82:	4b6a      	ldr	r3, [pc, #424]	@ (800602c <HAL_RCC_GetSysClockFreq+0x200>)
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	099b      	lsrs	r3, r3, #6
 8005e88:	2200      	movs	r2, #0
 8005e8a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005e8c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005e8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e94:	633b      	str	r3, [r7, #48]	@ 0x30
 8005e96:	2300      	movs	r3, #0
 8005e98:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e9a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005e9e:	4622      	mov	r2, r4
 8005ea0:	462b      	mov	r3, r5
 8005ea2:	f04f 0000 	mov.w	r0, #0
 8005ea6:	f04f 0100 	mov.w	r1, #0
 8005eaa:	0159      	lsls	r1, r3, #5
 8005eac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005eb0:	0150      	lsls	r0, r2, #5
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	4621      	mov	r1, r4
 8005eb8:	1a51      	subs	r1, r2, r1
 8005eba:	6139      	str	r1, [r7, #16]
 8005ebc:	4629      	mov	r1, r5
 8005ebe:	eb63 0301 	sbc.w	r3, r3, r1
 8005ec2:	617b      	str	r3, [r7, #20]
 8005ec4:	f04f 0200 	mov.w	r2, #0
 8005ec8:	f04f 0300 	mov.w	r3, #0
 8005ecc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ed0:	4659      	mov	r1, fp
 8005ed2:	018b      	lsls	r3, r1, #6
 8005ed4:	4651      	mov	r1, sl
 8005ed6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005eda:	4651      	mov	r1, sl
 8005edc:	018a      	lsls	r2, r1, #6
 8005ede:	4651      	mov	r1, sl
 8005ee0:	ebb2 0801 	subs.w	r8, r2, r1
 8005ee4:	4659      	mov	r1, fp
 8005ee6:	eb63 0901 	sbc.w	r9, r3, r1
 8005eea:	f04f 0200 	mov.w	r2, #0
 8005eee:	f04f 0300 	mov.w	r3, #0
 8005ef2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005ef6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005efa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005efe:	4690      	mov	r8, r2
 8005f00:	4699      	mov	r9, r3
 8005f02:	4623      	mov	r3, r4
 8005f04:	eb18 0303 	adds.w	r3, r8, r3
 8005f08:	60bb      	str	r3, [r7, #8]
 8005f0a:	462b      	mov	r3, r5
 8005f0c:	eb49 0303 	adc.w	r3, r9, r3
 8005f10:	60fb      	str	r3, [r7, #12]
 8005f12:	f04f 0200 	mov.w	r2, #0
 8005f16:	f04f 0300 	mov.w	r3, #0
 8005f1a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005f1e:	4629      	mov	r1, r5
 8005f20:	024b      	lsls	r3, r1, #9
 8005f22:	4621      	mov	r1, r4
 8005f24:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005f28:	4621      	mov	r1, r4
 8005f2a:	024a      	lsls	r2, r1, #9
 8005f2c:	4610      	mov	r0, r2
 8005f2e:	4619      	mov	r1, r3
 8005f30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f32:	2200      	movs	r2, #0
 8005f34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005f36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f38:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005f3c:	f7fa fed4 	bl	8000ce8 <__aeabi_uldivmod>
 8005f40:	4602      	mov	r2, r0
 8005f42:	460b      	mov	r3, r1
 8005f44:	4613      	mov	r3, r2
 8005f46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f48:	e058      	b.n	8005ffc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f4a:	4b38      	ldr	r3, [pc, #224]	@ (800602c <HAL_RCC_GetSysClockFreq+0x200>)
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	099b      	lsrs	r3, r3, #6
 8005f50:	2200      	movs	r2, #0
 8005f52:	4618      	mov	r0, r3
 8005f54:	4611      	mov	r1, r2
 8005f56:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005f5a:	623b      	str	r3, [r7, #32]
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f60:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005f64:	4642      	mov	r2, r8
 8005f66:	464b      	mov	r3, r9
 8005f68:	f04f 0000 	mov.w	r0, #0
 8005f6c:	f04f 0100 	mov.w	r1, #0
 8005f70:	0159      	lsls	r1, r3, #5
 8005f72:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f76:	0150      	lsls	r0, r2, #5
 8005f78:	4602      	mov	r2, r0
 8005f7a:	460b      	mov	r3, r1
 8005f7c:	4641      	mov	r1, r8
 8005f7e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005f82:	4649      	mov	r1, r9
 8005f84:	eb63 0b01 	sbc.w	fp, r3, r1
 8005f88:	f04f 0200 	mov.w	r2, #0
 8005f8c:	f04f 0300 	mov.w	r3, #0
 8005f90:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005f94:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005f98:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005f9c:	ebb2 040a 	subs.w	r4, r2, sl
 8005fa0:	eb63 050b 	sbc.w	r5, r3, fp
 8005fa4:	f04f 0200 	mov.w	r2, #0
 8005fa8:	f04f 0300 	mov.w	r3, #0
 8005fac:	00eb      	lsls	r3, r5, #3
 8005fae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005fb2:	00e2      	lsls	r2, r4, #3
 8005fb4:	4614      	mov	r4, r2
 8005fb6:	461d      	mov	r5, r3
 8005fb8:	4643      	mov	r3, r8
 8005fba:	18e3      	adds	r3, r4, r3
 8005fbc:	603b      	str	r3, [r7, #0]
 8005fbe:	464b      	mov	r3, r9
 8005fc0:	eb45 0303 	adc.w	r3, r5, r3
 8005fc4:	607b      	str	r3, [r7, #4]
 8005fc6:	f04f 0200 	mov.w	r2, #0
 8005fca:	f04f 0300 	mov.w	r3, #0
 8005fce:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005fd2:	4629      	mov	r1, r5
 8005fd4:	028b      	lsls	r3, r1, #10
 8005fd6:	4621      	mov	r1, r4
 8005fd8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005fdc:	4621      	mov	r1, r4
 8005fde:	028a      	lsls	r2, r1, #10
 8005fe0:	4610      	mov	r0, r2
 8005fe2:	4619      	mov	r1, r3
 8005fe4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	61bb      	str	r3, [r7, #24]
 8005fea:	61fa      	str	r2, [r7, #28]
 8005fec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ff0:	f7fa fe7a 	bl	8000ce8 <__aeabi_uldivmod>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	460b      	mov	r3, r1
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800602c <HAL_RCC_GetSysClockFreq+0x200>)
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	0c1b      	lsrs	r3, r3, #16
 8006002:	f003 0303 	and.w	r3, r3, #3
 8006006:	3301      	adds	r3, #1
 8006008:	005b      	lsls	r3, r3, #1
 800600a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800600c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800600e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006010:	fbb2 f3f3 	udiv	r3, r2, r3
 8006014:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006016:	e002      	b.n	800601e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006018:	4b05      	ldr	r3, [pc, #20]	@ (8006030 <HAL_RCC_GetSysClockFreq+0x204>)
 800601a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800601c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800601e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006020:	4618      	mov	r0, r3
 8006022:	3750      	adds	r7, #80	@ 0x50
 8006024:	46bd      	mov	sp, r7
 8006026:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800602a:	bf00      	nop
 800602c:	40023800 	.word	0x40023800
 8006030:	00f42400 	.word	0x00f42400
 8006034:	007a1200 	.word	0x007a1200

08006038 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006038:	b480      	push	{r7}
 800603a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800603c:	4b03      	ldr	r3, [pc, #12]	@ (800604c <HAL_RCC_GetHCLKFreq+0x14>)
 800603e:	681b      	ldr	r3, [r3, #0]
}
 8006040:	4618      	mov	r0, r3
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop
 800604c:	20000008 	.word	0x20000008

08006050 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006054:	f7ff fff0 	bl	8006038 <HAL_RCC_GetHCLKFreq>
 8006058:	4602      	mov	r2, r0
 800605a:	4b05      	ldr	r3, [pc, #20]	@ (8006070 <HAL_RCC_GetPCLK1Freq+0x20>)
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	0a9b      	lsrs	r3, r3, #10
 8006060:	f003 0307 	and.w	r3, r3, #7
 8006064:	4903      	ldr	r1, [pc, #12]	@ (8006074 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006066:	5ccb      	ldrb	r3, [r1, r3]
 8006068:	fa22 f303 	lsr.w	r3, r2, r3
}
 800606c:	4618      	mov	r0, r3
 800606e:	bd80      	pop	{r7, pc}
 8006070:	40023800 	.word	0x40023800
 8006074:	0800e7f4 	.word	0x0800e7f4

08006078 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800607c:	f7ff ffdc 	bl	8006038 <HAL_RCC_GetHCLKFreq>
 8006080:	4602      	mov	r2, r0
 8006082:	4b05      	ldr	r3, [pc, #20]	@ (8006098 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	0b5b      	lsrs	r3, r3, #13
 8006088:	f003 0307 	and.w	r3, r3, #7
 800608c:	4903      	ldr	r1, [pc, #12]	@ (800609c <HAL_RCC_GetPCLK2Freq+0x24>)
 800608e:	5ccb      	ldrb	r3, [r1, r3]
 8006090:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006094:	4618      	mov	r0, r3
 8006096:	bd80      	pop	{r7, pc}
 8006098:	40023800 	.word	0x40023800
 800609c:	0800e7f4 	.word	0x0800e7f4

080060a0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80060a0:	b480      	push	{r7}
 80060a2:	b083      	sub	sp, #12
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
 80060a8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	220f      	movs	r2, #15
 80060ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80060b0:	4b12      	ldr	r3, [pc, #72]	@ (80060fc <HAL_RCC_GetClockConfig+0x5c>)
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	f003 0203 	and.w	r2, r3, #3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80060bc:	4b0f      	ldr	r3, [pc, #60]	@ (80060fc <HAL_RCC_GetClockConfig+0x5c>)
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80060c8:	4b0c      	ldr	r3, [pc, #48]	@ (80060fc <HAL_RCC_GetClockConfig+0x5c>)
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80060d4:	4b09      	ldr	r3, [pc, #36]	@ (80060fc <HAL_RCC_GetClockConfig+0x5c>)
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	08db      	lsrs	r3, r3, #3
 80060da:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80060e2:	4b07      	ldr	r3, [pc, #28]	@ (8006100 <HAL_RCC_GetClockConfig+0x60>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0207 	and.w	r2, r3, #7
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	601a      	str	r2, [r3, #0]
}
 80060ee:	bf00      	nop
 80060f0:	370c      	adds	r7, #12
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr
 80060fa:	bf00      	nop
 80060fc:	40023800 	.word	0x40023800
 8006100:	40023c00 	.word	0x40023c00

08006104 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d101      	bne.n	8006116 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	e041      	b.n	800619a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800611c:	b2db      	uxtb	r3, r3
 800611e:	2b00      	cmp	r3, #0
 8006120:	d106      	bne.n	8006130 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800612a:	6878      	ldr	r0, [r7, #4]
 800612c:	f000 f839 	bl	80061a2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2202      	movs	r2, #2
 8006134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681a      	ldr	r2, [r3, #0]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	3304      	adds	r3, #4
 8006140:	4619      	mov	r1, r3
 8006142:	4610      	mov	r0, r2
 8006144:	f000 f9c0 	bl	80064c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2201      	movs	r2, #1
 8006194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006198:	2300      	movs	r3, #0
}
 800619a:	4618      	mov	r0, r3
 800619c:	3708      	adds	r7, #8
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}

080061a2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80061a2:	b480      	push	{r7}
 80061a4:	b083      	sub	sp, #12
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80061aa:	bf00      	nop
 80061ac:	370c      	adds	r7, #12
 80061ae:	46bd      	mov	sp, r7
 80061b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b4:	4770      	bx	lr
	...

080061b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b085      	sub	sp, #20
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061c6:	b2db      	uxtb	r3, r3
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d001      	beq.n	80061d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e04e      	b.n	800626e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2202      	movs	r2, #2
 80061d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	68da      	ldr	r2, [r3, #12]
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f042 0201 	orr.w	r2, r2, #1
 80061e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a23      	ldr	r2, [pc, #140]	@ (800627c <HAL_TIM_Base_Start_IT+0xc4>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d022      	beq.n	8006238 <HAL_TIM_Base_Start_IT+0x80>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061fa:	d01d      	beq.n	8006238 <HAL_TIM_Base_Start_IT+0x80>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a1f      	ldr	r2, [pc, #124]	@ (8006280 <HAL_TIM_Base_Start_IT+0xc8>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d018      	beq.n	8006238 <HAL_TIM_Base_Start_IT+0x80>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a1e      	ldr	r2, [pc, #120]	@ (8006284 <HAL_TIM_Base_Start_IT+0xcc>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d013      	beq.n	8006238 <HAL_TIM_Base_Start_IT+0x80>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a1c      	ldr	r2, [pc, #112]	@ (8006288 <HAL_TIM_Base_Start_IT+0xd0>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d00e      	beq.n	8006238 <HAL_TIM_Base_Start_IT+0x80>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a1b      	ldr	r2, [pc, #108]	@ (800628c <HAL_TIM_Base_Start_IT+0xd4>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d009      	beq.n	8006238 <HAL_TIM_Base_Start_IT+0x80>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a19      	ldr	r2, [pc, #100]	@ (8006290 <HAL_TIM_Base_Start_IT+0xd8>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d004      	beq.n	8006238 <HAL_TIM_Base_Start_IT+0x80>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a18      	ldr	r2, [pc, #96]	@ (8006294 <HAL_TIM_Base_Start_IT+0xdc>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d111      	bne.n	800625c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	f003 0307 	and.w	r3, r3, #7
 8006242:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	2b06      	cmp	r3, #6
 8006248:	d010      	beq.n	800626c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f042 0201 	orr.w	r2, r2, #1
 8006258:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800625a:	e007      	b.n	800626c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f042 0201 	orr.w	r2, r2, #1
 800626a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800626c:	2300      	movs	r3, #0
}
 800626e:	4618      	mov	r0, r3
 8006270:	3714      	adds	r7, #20
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr
 800627a:	bf00      	nop
 800627c:	40010000 	.word	0x40010000
 8006280:	40000400 	.word	0x40000400
 8006284:	40000800 	.word	0x40000800
 8006288:	40000c00 	.word	0x40000c00
 800628c:	40010400 	.word	0x40010400
 8006290:	40014000 	.word	0x40014000
 8006294:	40001800 	.word	0x40001800

08006298 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	f003 0302 	and.w	r3, r3, #2
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d020      	beq.n	80062fc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f003 0302 	and.w	r3, r3, #2
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d01b      	beq.n	80062fc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f06f 0202 	mvn.w	r2, #2
 80062cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2201      	movs	r2, #1
 80062d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	699b      	ldr	r3, [r3, #24]
 80062da:	f003 0303 	and.w	r3, r3, #3
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d003      	beq.n	80062ea <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f000 f8d2 	bl	800648c <HAL_TIM_IC_CaptureCallback>
 80062e8:	e005      	b.n	80062f6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062ea:	6878      	ldr	r0, [r7, #4]
 80062ec:	f000 f8c4 	bl	8006478 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062f0:	6878      	ldr	r0, [r7, #4]
 80062f2:	f000 f8d5 	bl	80064a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	f003 0304 	and.w	r3, r3, #4
 8006302:	2b00      	cmp	r3, #0
 8006304:	d020      	beq.n	8006348 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f003 0304 	and.w	r3, r3, #4
 800630c:	2b00      	cmp	r3, #0
 800630e:	d01b      	beq.n	8006348 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f06f 0204 	mvn.w	r2, #4
 8006318:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2202      	movs	r2, #2
 800631e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800632a:	2b00      	cmp	r3, #0
 800632c:	d003      	beq.n	8006336 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 f8ac 	bl	800648c <HAL_TIM_IC_CaptureCallback>
 8006334:	e005      	b.n	8006342 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f000 f89e 	bl	8006478 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 f8af 	bl	80064a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006348:	68bb      	ldr	r3, [r7, #8]
 800634a:	f003 0308 	and.w	r3, r3, #8
 800634e:	2b00      	cmp	r3, #0
 8006350:	d020      	beq.n	8006394 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f003 0308 	and.w	r3, r3, #8
 8006358:	2b00      	cmp	r3, #0
 800635a:	d01b      	beq.n	8006394 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f06f 0208 	mvn.w	r2, #8
 8006364:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2204      	movs	r2, #4
 800636a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	69db      	ldr	r3, [r3, #28]
 8006372:	f003 0303 	and.w	r3, r3, #3
 8006376:	2b00      	cmp	r3, #0
 8006378:	d003      	beq.n	8006382 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 f886 	bl	800648c <HAL_TIM_IC_CaptureCallback>
 8006380:	e005      	b.n	800638e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 f878 	bl	8006478 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f000 f889 	bl	80064a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	f003 0310 	and.w	r3, r3, #16
 800639a:	2b00      	cmp	r3, #0
 800639c:	d020      	beq.n	80063e0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f003 0310 	and.w	r3, r3, #16
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d01b      	beq.n	80063e0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f06f 0210 	mvn.w	r2, #16
 80063b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2208      	movs	r2, #8
 80063b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	69db      	ldr	r3, [r3, #28]
 80063be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d003      	beq.n	80063ce <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f000 f860 	bl	800648c <HAL_TIM_IC_CaptureCallback>
 80063cc:	e005      	b.n	80063da <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f000 f852 	bl	8006478 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f000 f863 	bl	80064a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2200      	movs	r2, #0
 80063de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	f003 0301 	and.w	r3, r3, #1
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d00c      	beq.n	8006404 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	f003 0301 	and.w	r3, r3, #1
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d007      	beq.n	8006404 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f06f 0201 	mvn.w	r2, #1
 80063fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f7fd fa60 	bl	80038c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800640a:	2b00      	cmp	r3, #0
 800640c:	d00c      	beq.n	8006428 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006414:	2b00      	cmp	r3, #0
 8006416:	d007      	beq.n	8006428 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006420:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 f906 	bl	8006634 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800642e:	2b00      	cmp	r3, #0
 8006430:	d00c      	beq.n	800644c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006438:	2b00      	cmp	r3, #0
 800643a:	d007      	beq.n	800644c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006444:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 f834 	bl	80064b4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	f003 0320 	and.w	r3, r3, #32
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00c      	beq.n	8006470 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	f003 0320 	and.w	r3, r3, #32
 800645c:	2b00      	cmp	r3, #0
 800645e:	d007      	beq.n	8006470 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f06f 0220 	mvn.w	r2, #32
 8006468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 f8d8 	bl	8006620 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006470:	bf00      	nop
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}

08006478 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006478:	b480      	push	{r7}
 800647a:	b083      	sub	sp, #12
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006480:	bf00      	nop
 8006482:	370c      	adds	r7, #12
 8006484:	46bd      	mov	sp, r7
 8006486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800648a:	4770      	bx	lr

0800648c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800648c:	b480      	push	{r7}
 800648e:	b083      	sub	sp, #12
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006494:	bf00      	nop
 8006496:	370c      	adds	r7, #12
 8006498:	46bd      	mov	sp, r7
 800649a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649e:	4770      	bx	lr

080064a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b083      	sub	sp, #12
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80064a8:	bf00      	nop
 80064aa:	370c      	adds	r7, #12
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b083      	sub	sp, #12
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80064bc:	bf00      	nop
 80064be:	370c      	adds	r7, #12
 80064c0:	46bd      	mov	sp, r7
 80064c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c6:	4770      	bx	lr

080064c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b085      	sub	sp, #20
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	4a46      	ldr	r2, [pc, #280]	@ (80065f4 <TIM_Base_SetConfig+0x12c>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d013      	beq.n	8006508 <TIM_Base_SetConfig+0x40>
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064e6:	d00f      	beq.n	8006508 <TIM_Base_SetConfig+0x40>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	4a43      	ldr	r2, [pc, #268]	@ (80065f8 <TIM_Base_SetConfig+0x130>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d00b      	beq.n	8006508 <TIM_Base_SetConfig+0x40>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	4a42      	ldr	r2, [pc, #264]	@ (80065fc <TIM_Base_SetConfig+0x134>)
 80064f4:	4293      	cmp	r3, r2
 80064f6:	d007      	beq.n	8006508 <TIM_Base_SetConfig+0x40>
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	4a41      	ldr	r2, [pc, #260]	@ (8006600 <TIM_Base_SetConfig+0x138>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d003      	beq.n	8006508 <TIM_Base_SetConfig+0x40>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a40      	ldr	r2, [pc, #256]	@ (8006604 <TIM_Base_SetConfig+0x13c>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d108      	bne.n	800651a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800650e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	685b      	ldr	r3, [r3, #4]
 8006514:	68fa      	ldr	r2, [r7, #12]
 8006516:	4313      	orrs	r3, r2
 8006518:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a35      	ldr	r2, [pc, #212]	@ (80065f4 <TIM_Base_SetConfig+0x12c>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d02b      	beq.n	800657a <TIM_Base_SetConfig+0xb2>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006528:	d027      	beq.n	800657a <TIM_Base_SetConfig+0xb2>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a32      	ldr	r2, [pc, #200]	@ (80065f8 <TIM_Base_SetConfig+0x130>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d023      	beq.n	800657a <TIM_Base_SetConfig+0xb2>
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	4a31      	ldr	r2, [pc, #196]	@ (80065fc <TIM_Base_SetConfig+0x134>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d01f      	beq.n	800657a <TIM_Base_SetConfig+0xb2>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	4a30      	ldr	r2, [pc, #192]	@ (8006600 <TIM_Base_SetConfig+0x138>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d01b      	beq.n	800657a <TIM_Base_SetConfig+0xb2>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a2f      	ldr	r2, [pc, #188]	@ (8006604 <TIM_Base_SetConfig+0x13c>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d017      	beq.n	800657a <TIM_Base_SetConfig+0xb2>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a2e      	ldr	r2, [pc, #184]	@ (8006608 <TIM_Base_SetConfig+0x140>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d013      	beq.n	800657a <TIM_Base_SetConfig+0xb2>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a2d      	ldr	r2, [pc, #180]	@ (800660c <TIM_Base_SetConfig+0x144>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d00f      	beq.n	800657a <TIM_Base_SetConfig+0xb2>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a2c      	ldr	r2, [pc, #176]	@ (8006610 <TIM_Base_SetConfig+0x148>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d00b      	beq.n	800657a <TIM_Base_SetConfig+0xb2>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a2b      	ldr	r2, [pc, #172]	@ (8006614 <TIM_Base_SetConfig+0x14c>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d007      	beq.n	800657a <TIM_Base_SetConfig+0xb2>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a2a      	ldr	r2, [pc, #168]	@ (8006618 <TIM_Base_SetConfig+0x150>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d003      	beq.n	800657a <TIM_Base_SetConfig+0xb2>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a29      	ldr	r2, [pc, #164]	@ (800661c <TIM_Base_SetConfig+0x154>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d108      	bne.n	800658c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006580:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	68db      	ldr	r3, [r3, #12]
 8006586:	68fa      	ldr	r2, [r7, #12]
 8006588:	4313      	orrs	r3, r2
 800658a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	695b      	ldr	r3, [r3, #20]
 8006596:	4313      	orrs	r3, r2
 8006598:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	689a      	ldr	r2, [r3, #8]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4a10      	ldr	r2, [pc, #64]	@ (80065f4 <TIM_Base_SetConfig+0x12c>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d003      	beq.n	80065c0 <TIM_Base_SetConfig+0xf8>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	4a12      	ldr	r2, [pc, #72]	@ (8006604 <TIM_Base_SetConfig+0x13c>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d103      	bne.n	80065c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	691a      	ldr	r2, [r3, #16]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	f003 0301 	and.w	r3, r3, #1
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	d105      	bne.n	80065e6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	691b      	ldr	r3, [r3, #16]
 80065de:	f023 0201 	bic.w	r2, r3, #1
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	611a      	str	r2, [r3, #16]
  }
}
 80065e6:	bf00      	nop
 80065e8:	3714      	adds	r7, #20
 80065ea:	46bd      	mov	sp, r7
 80065ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f0:	4770      	bx	lr
 80065f2:	bf00      	nop
 80065f4:	40010000 	.word	0x40010000
 80065f8:	40000400 	.word	0x40000400
 80065fc:	40000800 	.word	0x40000800
 8006600:	40000c00 	.word	0x40000c00
 8006604:	40010400 	.word	0x40010400
 8006608:	40014000 	.word	0x40014000
 800660c:	40014400 	.word	0x40014400
 8006610:	40014800 	.word	0x40014800
 8006614:	40001800 	.word	0x40001800
 8006618:	40001c00 	.word	0x40001c00
 800661c:	40002000 	.word	0x40002000

08006620 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006628:	bf00      	nop
 800662a:	370c      	adds	r7, #12
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr

08006634 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800663c:	bf00      	nop
 800663e:	370c      	adds	r7, #12
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b082      	sub	sp, #8
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d101      	bne.n	800665a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006656:	2301      	movs	r3, #1
 8006658:	e042      	b.n	80066e0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006660:	b2db      	uxtb	r3, r3
 8006662:	2b00      	cmp	r3, #0
 8006664:	d106      	bne.n	8006674 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2200      	movs	r2, #0
 800666a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f7fd f9b4 	bl	80039dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2224      	movs	r2, #36	@ 0x24
 8006678:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	68da      	ldr	r2, [r3, #12]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800668a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f000 fa09 	bl	8006aa4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	691a      	ldr	r2, [r3, #16]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80066a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	695a      	ldr	r2, [r3, #20]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80066b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	68da      	ldr	r2, [r3, #12]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80066c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2200      	movs	r2, #0
 80066c6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2220      	movs	r2, #32
 80066cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2220      	movs	r2, #32
 80066d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80066de:	2300      	movs	r3, #0
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3708      	adds	r7, #8
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b08a      	sub	sp, #40	@ 0x28
 80066ec:	af02      	add	r7, sp, #8
 80066ee:	60f8      	str	r0, [r7, #12]
 80066f0:	60b9      	str	r1, [r7, #8]
 80066f2:	603b      	str	r3, [r7, #0]
 80066f4:	4613      	mov	r3, r2
 80066f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80066f8:	2300      	movs	r3, #0
 80066fa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006702:	b2db      	uxtb	r3, r3
 8006704:	2b20      	cmp	r3, #32
 8006706:	d175      	bne.n	80067f4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	2b00      	cmp	r3, #0
 800670c:	d002      	beq.n	8006714 <HAL_UART_Transmit+0x2c>
 800670e:	88fb      	ldrh	r3, [r7, #6]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d101      	bne.n	8006718 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	e06e      	b.n	80067f6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2200      	movs	r2, #0
 800671c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2221      	movs	r2, #33	@ 0x21
 8006722:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006726:	f7fd fbb7 	bl	8003e98 <HAL_GetTick>
 800672a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	88fa      	ldrh	r2, [r7, #6]
 8006730:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	88fa      	ldrh	r2, [r7, #6]
 8006736:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	689b      	ldr	r3, [r3, #8]
 800673c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006740:	d108      	bne.n	8006754 <HAL_UART_Transmit+0x6c>
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	691b      	ldr	r3, [r3, #16]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d104      	bne.n	8006754 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800674a:	2300      	movs	r3, #0
 800674c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	61bb      	str	r3, [r7, #24]
 8006752:	e003      	b.n	800675c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006758:	2300      	movs	r3, #0
 800675a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800675c:	e02e      	b.n	80067bc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	9300      	str	r3, [sp, #0]
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	2200      	movs	r2, #0
 8006766:	2180      	movs	r1, #128	@ 0x80
 8006768:	68f8      	ldr	r0, [r7, #12]
 800676a:	f000 f8df 	bl	800692c <UART_WaitOnFlagUntilTimeout>
 800676e:	4603      	mov	r3, r0
 8006770:	2b00      	cmp	r3, #0
 8006772:	d005      	beq.n	8006780 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2220      	movs	r2, #32
 8006778:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800677c:	2303      	movs	r3, #3
 800677e:	e03a      	b.n	80067f6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006780:	69fb      	ldr	r3, [r7, #28]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d10b      	bne.n	800679e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	881b      	ldrh	r3, [r3, #0]
 800678a:	461a      	mov	r2, r3
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006794:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006796:	69bb      	ldr	r3, [r7, #24]
 8006798:	3302      	adds	r3, #2
 800679a:	61bb      	str	r3, [r7, #24]
 800679c:	e007      	b.n	80067ae <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800679e:	69fb      	ldr	r3, [r7, #28]
 80067a0:	781a      	ldrb	r2, [r3, #0]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80067a8:	69fb      	ldr	r3, [r7, #28]
 80067aa:	3301      	adds	r3, #1
 80067ac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80067b2:	b29b      	uxth	r3, r3
 80067b4:	3b01      	subs	r3, #1
 80067b6:	b29a      	uxth	r2, r3
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d1cb      	bne.n	800675e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	9300      	str	r3, [sp, #0]
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	2200      	movs	r2, #0
 80067ce:	2140      	movs	r1, #64	@ 0x40
 80067d0:	68f8      	ldr	r0, [r7, #12]
 80067d2:	f000 f8ab 	bl	800692c <UART_WaitOnFlagUntilTimeout>
 80067d6:	4603      	mov	r3, r0
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d005      	beq.n	80067e8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2220      	movs	r2, #32
 80067e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80067e4:	2303      	movs	r3, #3
 80067e6:	e006      	b.n	80067f6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2220      	movs	r2, #32
 80067ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80067f0:	2300      	movs	r3, #0
 80067f2:	e000      	b.n	80067f6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80067f4:	2302      	movs	r3, #2
  }
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3720      	adds	r7, #32
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}

080067fe <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80067fe:	b580      	push	{r7, lr}
 8006800:	b08a      	sub	sp, #40	@ 0x28
 8006802:	af02      	add	r7, sp, #8
 8006804:	60f8      	str	r0, [r7, #12]
 8006806:	60b9      	str	r1, [r7, #8]
 8006808:	603b      	str	r3, [r7, #0]
 800680a:	4613      	mov	r3, r2
 800680c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800680e:	2300      	movs	r3, #0
 8006810:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006818:	b2db      	uxtb	r3, r3
 800681a:	2b20      	cmp	r3, #32
 800681c:	f040 8081 	bne.w	8006922 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	2b00      	cmp	r3, #0
 8006824:	d002      	beq.n	800682c <HAL_UART_Receive+0x2e>
 8006826:	88fb      	ldrh	r3, [r7, #6]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d101      	bne.n	8006830 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800682c:	2301      	movs	r3, #1
 800682e:	e079      	b.n	8006924 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2200      	movs	r2, #0
 8006834:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2222      	movs	r2, #34	@ 0x22
 800683a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2200      	movs	r2, #0
 8006842:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006844:	f7fd fb28 	bl	8003e98 <HAL_GetTick>
 8006848:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	88fa      	ldrh	r2, [r7, #6]
 800684e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	88fa      	ldrh	r2, [r7, #6]
 8006854:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	689b      	ldr	r3, [r3, #8]
 800685a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800685e:	d108      	bne.n	8006872 <HAL_UART_Receive+0x74>
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	691b      	ldr	r3, [r3, #16]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d104      	bne.n	8006872 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8006868:	2300      	movs	r3, #0
 800686a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	61bb      	str	r3, [r7, #24]
 8006870:	e003      	b.n	800687a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006876:	2300      	movs	r3, #0
 8006878:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800687a:	e047      	b.n	800690c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	9300      	str	r3, [sp, #0]
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	2200      	movs	r2, #0
 8006884:	2120      	movs	r1, #32
 8006886:	68f8      	ldr	r0, [r7, #12]
 8006888:	f000 f850 	bl	800692c <UART_WaitOnFlagUntilTimeout>
 800688c:	4603      	mov	r3, r0
 800688e:	2b00      	cmp	r3, #0
 8006890:	d005      	beq.n	800689e <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2220      	movs	r2, #32
 8006896:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800689a:	2303      	movs	r3, #3
 800689c:	e042      	b.n	8006924 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d10c      	bne.n	80068be <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	685b      	ldr	r3, [r3, #4]
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068b0:	b29a      	uxth	r2, r3
 80068b2:	69bb      	ldr	r3, [r7, #24]
 80068b4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80068b6:	69bb      	ldr	r3, [r7, #24]
 80068b8:	3302      	adds	r3, #2
 80068ba:	61bb      	str	r3, [r7, #24]
 80068bc:	e01f      	b.n	80068fe <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	689b      	ldr	r3, [r3, #8]
 80068c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068c6:	d007      	beq.n	80068d8 <HAL_UART_Receive+0xda>
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d10a      	bne.n	80068e6 <HAL_UART_Receive+0xe8>
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d106      	bne.n	80068e6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	b2da      	uxtb	r2, r3
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	701a      	strb	r2, [r3, #0]
 80068e4:	e008      	b.n	80068f8 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	685b      	ldr	r3, [r3, #4]
 80068ec:	b2db      	uxtb	r3, r3
 80068ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80068f2:	b2da      	uxtb	r2, r3
 80068f4:	69fb      	ldr	r3, [r7, #28]
 80068f6:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	3301      	adds	r3, #1
 80068fc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006902:	b29b      	uxth	r3, r3
 8006904:	3b01      	subs	r3, #1
 8006906:	b29a      	uxth	r2, r3
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006910:	b29b      	uxth	r3, r3
 8006912:	2b00      	cmp	r3, #0
 8006914:	d1b2      	bne.n	800687c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	2220      	movs	r2, #32
 800691a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800691e:	2300      	movs	r3, #0
 8006920:	e000      	b.n	8006924 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006922:	2302      	movs	r3, #2
  }
}
 8006924:	4618      	mov	r0, r3
 8006926:	3720      	adds	r7, #32
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}

0800692c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b086      	sub	sp, #24
 8006930:	af00      	add	r7, sp, #0
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	603b      	str	r3, [r7, #0]
 8006938:	4613      	mov	r3, r2
 800693a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800693c:	e03b      	b.n	80069b6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800693e:	6a3b      	ldr	r3, [r7, #32]
 8006940:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006944:	d037      	beq.n	80069b6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006946:	f7fd faa7 	bl	8003e98 <HAL_GetTick>
 800694a:	4602      	mov	r2, r0
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	1ad3      	subs	r3, r2, r3
 8006950:	6a3a      	ldr	r2, [r7, #32]
 8006952:	429a      	cmp	r2, r3
 8006954:	d302      	bcc.n	800695c <UART_WaitOnFlagUntilTimeout+0x30>
 8006956:	6a3b      	ldr	r3, [r7, #32]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d101      	bne.n	8006960 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800695c:	2303      	movs	r3, #3
 800695e:	e03a      	b.n	80069d6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	68db      	ldr	r3, [r3, #12]
 8006966:	f003 0304 	and.w	r3, r3, #4
 800696a:	2b00      	cmp	r3, #0
 800696c:	d023      	beq.n	80069b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	2b80      	cmp	r3, #128	@ 0x80
 8006972:	d020      	beq.n	80069b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	2b40      	cmp	r3, #64	@ 0x40
 8006978:	d01d      	beq.n	80069b6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 0308 	and.w	r3, r3, #8
 8006984:	2b08      	cmp	r3, #8
 8006986:	d116      	bne.n	80069b6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006988:	2300      	movs	r3, #0
 800698a:	617b      	str	r3, [r7, #20]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	617b      	str	r3, [r7, #20]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	617b      	str	r3, [r7, #20]
 800699c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800699e:	68f8      	ldr	r0, [r7, #12]
 80069a0:	f000 f81d 	bl	80069de <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	2208      	movs	r2, #8
 80069a8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2200      	movs	r2, #0
 80069ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	e00f      	b.n	80069d6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	681a      	ldr	r2, [r3, #0]
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	4013      	ands	r3, r2
 80069c0:	68ba      	ldr	r2, [r7, #8]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	bf0c      	ite	eq
 80069c6:	2301      	moveq	r3, #1
 80069c8:	2300      	movne	r3, #0
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	461a      	mov	r2, r3
 80069ce:	79fb      	ldrb	r3, [r7, #7]
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d0b4      	beq.n	800693e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069d4:	2300      	movs	r3, #0
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3718      	adds	r7, #24
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}

080069de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069de:	b480      	push	{r7}
 80069e0:	b095      	sub	sp, #84	@ 0x54
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	330c      	adds	r3, #12
 80069ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069f0:	e853 3f00 	ldrex	r3, [r3]
 80069f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80069f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	330c      	adds	r3, #12
 8006a04:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006a06:	643a      	str	r2, [r7, #64]	@ 0x40
 8006a08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006a0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006a0e:	e841 2300 	strex	r3, r2, [r1]
 8006a12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d1e5      	bne.n	80069e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	3314      	adds	r3, #20
 8006a20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a22:	6a3b      	ldr	r3, [r7, #32]
 8006a24:	e853 3f00 	ldrex	r3, [r3]
 8006a28:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a2a:	69fb      	ldr	r3, [r7, #28]
 8006a2c:	f023 0301 	bic.w	r3, r3, #1
 8006a30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	3314      	adds	r3, #20
 8006a38:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a42:	e841 2300 	strex	r3, r2, [r1]
 8006a46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d1e5      	bne.n	8006a1a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d119      	bne.n	8006a8a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	330c      	adds	r3, #12
 8006a5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	e853 3f00 	ldrex	r3, [r3]
 8006a64:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	f023 0310 	bic.w	r3, r3, #16
 8006a6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	330c      	adds	r3, #12
 8006a74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a76:	61ba      	str	r2, [r7, #24]
 8006a78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a7a:	6979      	ldr	r1, [r7, #20]
 8006a7c:	69ba      	ldr	r2, [r7, #24]
 8006a7e:	e841 2300 	strex	r3, r2, [r1]
 8006a82:	613b      	str	r3, [r7, #16]
   return(result);
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d1e5      	bne.n	8006a56 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2220      	movs	r2, #32
 8006a8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2200      	movs	r2, #0
 8006a96:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006a98:	bf00      	nop
 8006a9a:	3754      	adds	r7, #84	@ 0x54
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006aa4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006aa8:	b0c0      	sub	sp, #256	@ 0x100
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	691b      	ldr	r3, [r3, #16]
 8006ab8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ac0:	68d9      	ldr	r1, [r3, #12]
 8006ac2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ac6:	681a      	ldr	r2, [r3, #0]
 8006ac8:	ea40 0301 	orr.w	r3, r0, r1
 8006acc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ace:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ad2:	689a      	ldr	r2, [r3, #8]
 8006ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ad8:	691b      	ldr	r3, [r3, #16]
 8006ada:	431a      	orrs	r2, r3
 8006adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ae0:	695b      	ldr	r3, [r3, #20]
 8006ae2:	431a      	orrs	r2, r3
 8006ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ae8:	69db      	ldr	r3, [r3, #28]
 8006aea:	4313      	orrs	r3, r2
 8006aec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	68db      	ldr	r3, [r3, #12]
 8006af8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006afc:	f021 010c 	bic.w	r1, r1, #12
 8006b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006b0a:	430b      	orrs	r3, r1
 8006b0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	695b      	ldr	r3, [r3, #20]
 8006b16:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006b1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b1e:	6999      	ldr	r1, [r3, #24]
 8006b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	ea40 0301 	orr.w	r3, r0, r1
 8006b2a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	4b8f      	ldr	r3, [pc, #572]	@ (8006d70 <UART_SetConfig+0x2cc>)
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d005      	beq.n	8006b44 <UART_SetConfig+0xa0>
 8006b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	4b8d      	ldr	r3, [pc, #564]	@ (8006d74 <UART_SetConfig+0x2d0>)
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d104      	bne.n	8006b4e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006b44:	f7ff fa98 	bl	8006078 <HAL_RCC_GetPCLK2Freq>
 8006b48:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006b4c:	e003      	b.n	8006b56 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006b4e:	f7ff fa7f 	bl	8006050 <HAL_RCC_GetPCLK1Freq>
 8006b52:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b5a:	69db      	ldr	r3, [r3, #28]
 8006b5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b60:	f040 810c 	bne.w	8006d7c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006b64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006b6e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006b72:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006b76:	4622      	mov	r2, r4
 8006b78:	462b      	mov	r3, r5
 8006b7a:	1891      	adds	r1, r2, r2
 8006b7c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006b7e:	415b      	adcs	r3, r3
 8006b80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b82:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006b86:	4621      	mov	r1, r4
 8006b88:	eb12 0801 	adds.w	r8, r2, r1
 8006b8c:	4629      	mov	r1, r5
 8006b8e:	eb43 0901 	adc.w	r9, r3, r1
 8006b92:	f04f 0200 	mov.w	r2, #0
 8006b96:	f04f 0300 	mov.w	r3, #0
 8006b9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006ba2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006ba6:	4690      	mov	r8, r2
 8006ba8:	4699      	mov	r9, r3
 8006baa:	4623      	mov	r3, r4
 8006bac:	eb18 0303 	adds.w	r3, r8, r3
 8006bb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006bb4:	462b      	mov	r3, r5
 8006bb6:	eb49 0303 	adc.w	r3, r9, r3
 8006bba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bc2:	685b      	ldr	r3, [r3, #4]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006bca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006bce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006bd2:	460b      	mov	r3, r1
 8006bd4:	18db      	adds	r3, r3, r3
 8006bd6:	653b      	str	r3, [r7, #80]	@ 0x50
 8006bd8:	4613      	mov	r3, r2
 8006bda:	eb42 0303 	adc.w	r3, r2, r3
 8006bde:	657b      	str	r3, [r7, #84]	@ 0x54
 8006be0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006be4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006be8:	f7fa f87e 	bl	8000ce8 <__aeabi_uldivmod>
 8006bec:	4602      	mov	r2, r0
 8006bee:	460b      	mov	r3, r1
 8006bf0:	4b61      	ldr	r3, [pc, #388]	@ (8006d78 <UART_SetConfig+0x2d4>)
 8006bf2:	fba3 2302 	umull	r2, r3, r3, r2
 8006bf6:	095b      	lsrs	r3, r3, #5
 8006bf8:	011c      	lsls	r4, r3, #4
 8006bfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006c04:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006c08:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006c0c:	4642      	mov	r2, r8
 8006c0e:	464b      	mov	r3, r9
 8006c10:	1891      	adds	r1, r2, r2
 8006c12:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006c14:	415b      	adcs	r3, r3
 8006c16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c18:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006c1c:	4641      	mov	r1, r8
 8006c1e:	eb12 0a01 	adds.w	sl, r2, r1
 8006c22:	4649      	mov	r1, r9
 8006c24:	eb43 0b01 	adc.w	fp, r3, r1
 8006c28:	f04f 0200 	mov.w	r2, #0
 8006c2c:	f04f 0300 	mov.w	r3, #0
 8006c30:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006c34:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006c38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c3c:	4692      	mov	sl, r2
 8006c3e:	469b      	mov	fp, r3
 8006c40:	4643      	mov	r3, r8
 8006c42:	eb1a 0303 	adds.w	r3, sl, r3
 8006c46:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c4a:	464b      	mov	r3, r9
 8006c4c:	eb4b 0303 	adc.w	r3, fp, r3
 8006c50:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006c54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c60:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006c64:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006c68:	460b      	mov	r3, r1
 8006c6a:	18db      	adds	r3, r3, r3
 8006c6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c6e:	4613      	mov	r3, r2
 8006c70:	eb42 0303 	adc.w	r3, r2, r3
 8006c74:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c76:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006c7a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006c7e:	f7fa f833 	bl	8000ce8 <__aeabi_uldivmod>
 8006c82:	4602      	mov	r2, r0
 8006c84:	460b      	mov	r3, r1
 8006c86:	4611      	mov	r1, r2
 8006c88:	4b3b      	ldr	r3, [pc, #236]	@ (8006d78 <UART_SetConfig+0x2d4>)
 8006c8a:	fba3 2301 	umull	r2, r3, r3, r1
 8006c8e:	095b      	lsrs	r3, r3, #5
 8006c90:	2264      	movs	r2, #100	@ 0x64
 8006c92:	fb02 f303 	mul.w	r3, r2, r3
 8006c96:	1acb      	subs	r3, r1, r3
 8006c98:	00db      	lsls	r3, r3, #3
 8006c9a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006c9e:	4b36      	ldr	r3, [pc, #216]	@ (8006d78 <UART_SetConfig+0x2d4>)
 8006ca0:	fba3 2302 	umull	r2, r3, r3, r2
 8006ca4:	095b      	lsrs	r3, r3, #5
 8006ca6:	005b      	lsls	r3, r3, #1
 8006ca8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006cac:	441c      	add	r4, r3
 8006cae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006cb8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006cbc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006cc0:	4642      	mov	r2, r8
 8006cc2:	464b      	mov	r3, r9
 8006cc4:	1891      	adds	r1, r2, r2
 8006cc6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006cc8:	415b      	adcs	r3, r3
 8006cca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ccc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006cd0:	4641      	mov	r1, r8
 8006cd2:	1851      	adds	r1, r2, r1
 8006cd4:	6339      	str	r1, [r7, #48]	@ 0x30
 8006cd6:	4649      	mov	r1, r9
 8006cd8:	414b      	adcs	r3, r1
 8006cda:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cdc:	f04f 0200 	mov.w	r2, #0
 8006ce0:	f04f 0300 	mov.w	r3, #0
 8006ce4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006ce8:	4659      	mov	r1, fp
 8006cea:	00cb      	lsls	r3, r1, #3
 8006cec:	4651      	mov	r1, sl
 8006cee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cf2:	4651      	mov	r1, sl
 8006cf4:	00ca      	lsls	r2, r1, #3
 8006cf6:	4610      	mov	r0, r2
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	4603      	mov	r3, r0
 8006cfc:	4642      	mov	r2, r8
 8006cfe:	189b      	adds	r3, r3, r2
 8006d00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006d04:	464b      	mov	r3, r9
 8006d06:	460a      	mov	r2, r1
 8006d08:	eb42 0303 	adc.w	r3, r2, r3
 8006d0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006d10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	2200      	movs	r2, #0
 8006d18:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006d1c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006d20:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006d24:	460b      	mov	r3, r1
 8006d26:	18db      	adds	r3, r3, r3
 8006d28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d2a:	4613      	mov	r3, r2
 8006d2c:	eb42 0303 	adc.w	r3, r2, r3
 8006d30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006d36:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006d3a:	f7f9 ffd5 	bl	8000ce8 <__aeabi_uldivmod>
 8006d3e:	4602      	mov	r2, r0
 8006d40:	460b      	mov	r3, r1
 8006d42:	4b0d      	ldr	r3, [pc, #52]	@ (8006d78 <UART_SetConfig+0x2d4>)
 8006d44:	fba3 1302 	umull	r1, r3, r3, r2
 8006d48:	095b      	lsrs	r3, r3, #5
 8006d4a:	2164      	movs	r1, #100	@ 0x64
 8006d4c:	fb01 f303 	mul.w	r3, r1, r3
 8006d50:	1ad3      	subs	r3, r2, r3
 8006d52:	00db      	lsls	r3, r3, #3
 8006d54:	3332      	adds	r3, #50	@ 0x32
 8006d56:	4a08      	ldr	r2, [pc, #32]	@ (8006d78 <UART_SetConfig+0x2d4>)
 8006d58:	fba2 2303 	umull	r2, r3, r2, r3
 8006d5c:	095b      	lsrs	r3, r3, #5
 8006d5e:	f003 0207 	and.w	r2, r3, #7
 8006d62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4422      	add	r2, r4
 8006d6a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006d6c:	e106      	b.n	8006f7c <UART_SetConfig+0x4d8>
 8006d6e:	bf00      	nop
 8006d70:	40011000 	.word	0x40011000
 8006d74:	40011400 	.word	0x40011400
 8006d78:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d80:	2200      	movs	r2, #0
 8006d82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006d86:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006d8a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006d8e:	4642      	mov	r2, r8
 8006d90:	464b      	mov	r3, r9
 8006d92:	1891      	adds	r1, r2, r2
 8006d94:	6239      	str	r1, [r7, #32]
 8006d96:	415b      	adcs	r3, r3
 8006d98:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006d9e:	4641      	mov	r1, r8
 8006da0:	1854      	adds	r4, r2, r1
 8006da2:	4649      	mov	r1, r9
 8006da4:	eb43 0501 	adc.w	r5, r3, r1
 8006da8:	f04f 0200 	mov.w	r2, #0
 8006dac:	f04f 0300 	mov.w	r3, #0
 8006db0:	00eb      	lsls	r3, r5, #3
 8006db2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006db6:	00e2      	lsls	r2, r4, #3
 8006db8:	4614      	mov	r4, r2
 8006dba:	461d      	mov	r5, r3
 8006dbc:	4643      	mov	r3, r8
 8006dbe:	18e3      	adds	r3, r4, r3
 8006dc0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006dc4:	464b      	mov	r3, r9
 8006dc6:	eb45 0303 	adc.w	r3, r5, r3
 8006dca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006dda:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006dde:	f04f 0200 	mov.w	r2, #0
 8006de2:	f04f 0300 	mov.w	r3, #0
 8006de6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006dea:	4629      	mov	r1, r5
 8006dec:	008b      	lsls	r3, r1, #2
 8006dee:	4621      	mov	r1, r4
 8006df0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006df4:	4621      	mov	r1, r4
 8006df6:	008a      	lsls	r2, r1, #2
 8006df8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006dfc:	f7f9 ff74 	bl	8000ce8 <__aeabi_uldivmod>
 8006e00:	4602      	mov	r2, r0
 8006e02:	460b      	mov	r3, r1
 8006e04:	4b60      	ldr	r3, [pc, #384]	@ (8006f88 <UART_SetConfig+0x4e4>)
 8006e06:	fba3 2302 	umull	r2, r3, r3, r2
 8006e0a:	095b      	lsrs	r3, r3, #5
 8006e0c:	011c      	lsls	r4, r3, #4
 8006e0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e12:	2200      	movs	r2, #0
 8006e14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006e18:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006e1c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006e20:	4642      	mov	r2, r8
 8006e22:	464b      	mov	r3, r9
 8006e24:	1891      	adds	r1, r2, r2
 8006e26:	61b9      	str	r1, [r7, #24]
 8006e28:	415b      	adcs	r3, r3
 8006e2a:	61fb      	str	r3, [r7, #28]
 8006e2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e30:	4641      	mov	r1, r8
 8006e32:	1851      	adds	r1, r2, r1
 8006e34:	6139      	str	r1, [r7, #16]
 8006e36:	4649      	mov	r1, r9
 8006e38:	414b      	adcs	r3, r1
 8006e3a:	617b      	str	r3, [r7, #20]
 8006e3c:	f04f 0200 	mov.w	r2, #0
 8006e40:	f04f 0300 	mov.w	r3, #0
 8006e44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e48:	4659      	mov	r1, fp
 8006e4a:	00cb      	lsls	r3, r1, #3
 8006e4c:	4651      	mov	r1, sl
 8006e4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e52:	4651      	mov	r1, sl
 8006e54:	00ca      	lsls	r2, r1, #3
 8006e56:	4610      	mov	r0, r2
 8006e58:	4619      	mov	r1, r3
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	4642      	mov	r2, r8
 8006e5e:	189b      	adds	r3, r3, r2
 8006e60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006e64:	464b      	mov	r3, r9
 8006e66:	460a      	mov	r2, r1
 8006e68:	eb42 0303 	adc.w	r3, r2, r3
 8006e6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e74:	685b      	ldr	r3, [r3, #4]
 8006e76:	2200      	movs	r2, #0
 8006e78:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006e7a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006e7c:	f04f 0200 	mov.w	r2, #0
 8006e80:	f04f 0300 	mov.w	r3, #0
 8006e84:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006e88:	4649      	mov	r1, r9
 8006e8a:	008b      	lsls	r3, r1, #2
 8006e8c:	4641      	mov	r1, r8
 8006e8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e92:	4641      	mov	r1, r8
 8006e94:	008a      	lsls	r2, r1, #2
 8006e96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006e9a:	f7f9 ff25 	bl	8000ce8 <__aeabi_uldivmod>
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	460b      	mov	r3, r1
 8006ea2:	4611      	mov	r1, r2
 8006ea4:	4b38      	ldr	r3, [pc, #224]	@ (8006f88 <UART_SetConfig+0x4e4>)
 8006ea6:	fba3 2301 	umull	r2, r3, r3, r1
 8006eaa:	095b      	lsrs	r3, r3, #5
 8006eac:	2264      	movs	r2, #100	@ 0x64
 8006eae:	fb02 f303 	mul.w	r3, r2, r3
 8006eb2:	1acb      	subs	r3, r1, r3
 8006eb4:	011b      	lsls	r3, r3, #4
 8006eb6:	3332      	adds	r3, #50	@ 0x32
 8006eb8:	4a33      	ldr	r2, [pc, #204]	@ (8006f88 <UART_SetConfig+0x4e4>)
 8006eba:	fba2 2303 	umull	r2, r3, r2, r3
 8006ebe:	095b      	lsrs	r3, r3, #5
 8006ec0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ec4:	441c      	add	r4, r3
 8006ec6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006eca:	2200      	movs	r2, #0
 8006ecc:	673b      	str	r3, [r7, #112]	@ 0x70
 8006ece:	677a      	str	r2, [r7, #116]	@ 0x74
 8006ed0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006ed4:	4642      	mov	r2, r8
 8006ed6:	464b      	mov	r3, r9
 8006ed8:	1891      	adds	r1, r2, r2
 8006eda:	60b9      	str	r1, [r7, #8]
 8006edc:	415b      	adcs	r3, r3
 8006ede:	60fb      	str	r3, [r7, #12]
 8006ee0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ee4:	4641      	mov	r1, r8
 8006ee6:	1851      	adds	r1, r2, r1
 8006ee8:	6039      	str	r1, [r7, #0]
 8006eea:	4649      	mov	r1, r9
 8006eec:	414b      	adcs	r3, r1
 8006eee:	607b      	str	r3, [r7, #4]
 8006ef0:	f04f 0200 	mov.w	r2, #0
 8006ef4:	f04f 0300 	mov.w	r3, #0
 8006ef8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006efc:	4659      	mov	r1, fp
 8006efe:	00cb      	lsls	r3, r1, #3
 8006f00:	4651      	mov	r1, sl
 8006f02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f06:	4651      	mov	r1, sl
 8006f08:	00ca      	lsls	r2, r1, #3
 8006f0a:	4610      	mov	r0, r2
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	4603      	mov	r3, r0
 8006f10:	4642      	mov	r2, r8
 8006f12:	189b      	adds	r3, r3, r2
 8006f14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006f16:	464b      	mov	r3, r9
 8006f18:	460a      	mov	r2, r1
 8006f1a:	eb42 0303 	adc.w	r3, r2, r3
 8006f1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	2200      	movs	r2, #0
 8006f28:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f2a:	667a      	str	r2, [r7, #100]	@ 0x64
 8006f2c:	f04f 0200 	mov.w	r2, #0
 8006f30:	f04f 0300 	mov.w	r3, #0
 8006f34:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006f38:	4649      	mov	r1, r9
 8006f3a:	008b      	lsls	r3, r1, #2
 8006f3c:	4641      	mov	r1, r8
 8006f3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f42:	4641      	mov	r1, r8
 8006f44:	008a      	lsls	r2, r1, #2
 8006f46:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006f4a:	f7f9 fecd 	bl	8000ce8 <__aeabi_uldivmod>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	460b      	mov	r3, r1
 8006f52:	4b0d      	ldr	r3, [pc, #52]	@ (8006f88 <UART_SetConfig+0x4e4>)
 8006f54:	fba3 1302 	umull	r1, r3, r3, r2
 8006f58:	095b      	lsrs	r3, r3, #5
 8006f5a:	2164      	movs	r1, #100	@ 0x64
 8006f5c:	fb01 f303 	mul.w	r3, r1, r3
 8006f60:	1ad3      	subs	r3, r2, r3
 8006f62:	011b      	lsls	r3, r3, #4
 8006f64:	3332      	adds	r3, #50	@ 0x32
 8006f66:	4a08      	ldr	r2, [pc, #32]	@ (8006f88 <UART_SetConfig+0x4e4>)
 8006f68:	fba2 2303 	umull	r2, r3, r2, r3
 8006f6c:	095b      	lsrs	r3, r3, #5
 8006f6e:	f003 020f 	and.w	r2, r3, #15
 8006f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4422      	add	r2, r4
 8006f7a:	609a      	str	r2, [r3, #8]
}
 8006f7c:	bf00      	nop
 8006f7e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006f82:	46bd      	mov	sp, r7
 8006f84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f88:	51eb851f 	.word	0x51eb851f

08006f8c <__NVIC_SetPriority>:
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b083      	sub	sp, #12
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	4603      	mov	r3, r0
 8006f94:	6039      	str	r1, [r7, #0]
 8006f96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	db0a      	blt.n	8006fb6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	b2da      	uxtb	r2, r3
 8006fa4:	490c      	ldr	r1, [pc, #48]	@ (8006fd8 <__NVIC_SetPriority+0x4c>)
 8006fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006faa:	0112      	lsls	r2, r2, #4
 8006fac:	b2d2      	uxtb	r2, r2
 8006fae:	440b      	add	r3, r1
 8006fb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006fb4:	e00a      	b.n	8006fcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	b2da      	uxtb	r2, r3
 8006fba:	4908      	ldr	r1, [pc, #32]	@ (8006fdc <__NVIC_SetPriority+0x50>)
 8006fbc:	79fb      	ldrb	r3, [r7, #7]
 8006fbe:	f003 030f 	and.w	r3, r3, #15
 8006fc2:	3b04      	subs	r3, #4
 8006fc4:	0112      	lsls	r2, r2, #4
 8006fc6:	b2d2      	uxtb	r2, r2
 8006fc8:	440b      	add	r3, r1
 8006fca:	761a      	strb	r2, [r3, #24]
}
 8006fcc:	bf00      	nop
 8006fce:	370c      	adds	r7, #12
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd6:	4770      	bx	lr
 8006fd8:	e000e100 	.word	0xe000e100
 8006fdc:	e000ed00 	.word	0xe000ed00

08006fe0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006fe4:	4b05      	ldr	r3, [pc, #20]	@ (8006ffc <SysTick_Handler+0x1c>)
 8006fe6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006fe8:	f002 fa04 	bl	80093f4 <xTaskGetSchedulerState>
 8006fec:	4603      	mov	r3, r0
 8006fee:	2b01      	cmp	r3, #1
 8006ff0:	d001      	beq.n	8006ff6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006ff2:	f003 f8f9 	bl	800a1e8 <xPortSysTickHandler>
  }
}
 8006ff6:	bf00      	nop
 8006ff8:	bd80      	pop	{r7, pc}
 8006ffa:	bf00      	nop
 8006ffc:	e000e010 	.word	0xe000e010

08007000 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007000:	b580      	push	{r7, lr}
 8007002:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007004:	2100      	movs	r1, #0
 8007006:	f06f 0004 	mvn.w	r0, #4
 800700a:	f7ff ffbf 	bl	8006f8c <__NVIC_SetPriority>
#endif
}
 800700e:	bf00      	nop
 8007010:	bd80      	pop	{r7, pc}
	...

08007014 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007014:	b480      	push	{r7}
 8007016:	b083      	sub	sp, #12
 8007018:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800701a:	f3ef 8305 	mrs	r3, IPSR
 800701e:	603b      	str	r3, [r7, #0]
  return(result);
 8007020:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007022:	2b00      	cmp	r3, #0
 8007024:	d003      	beq.n	800702e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007026:	f06f 0305 	mvn.w	r3, #5
 800702a:	607b      	str	r3, [r7, #4]
 800702c:	e00c      	b.n	8007048 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800702e:	4b0a      	ldr	r3, [pc, #40]	@ (8007058 <osKernelInitialize+0x44>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d105      	bne.n	8007042 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007036:	4b08      	ldr	r3, [pc, #32]	@ (8007058 <osKernelInitialize+0x44>)
 8007038:	2201      	movs	r2, #1
 800703a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800703c:	2300      	movs	r3, #0
 800703e:	607b      	str	r3, [r7, #4]
 8007040:	e002      	b.n	8007048 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007042:	f04f 33ff 	mov.w	r3, #4294967295
 8007046:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007048:	687b      	ldr	r3, [r7, #4]
}
 800704a:	4618      	mov	r0, r3
 800704c:	370c      	adds	r7, #12
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr
 8007056:	bf00      	nop
 8007058:	200007a0 	.word	0x200007a0

0800705c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800705c:	b580      	push	{r7, lr}
 800705e:	b082      	sub	sp, #8
 8007060:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007062:	f3ef 8305 	mrs	r3, IPSR
 8007066:	603b      	str	r3, [r7, #0]
  return(result);
 8007068:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800706a:	2b00      	cmp	r3, #0
 800706c:	d003      	beq.n	8007076 <osKernelStart+0x1a>
    stat = osErrorISR;
 800706e:	f06f 0305 	mvn.w	r3, #5
 8007072:	607b      	str	r3, [r7, #4]
 8007074:	e010      	b.n	8007098 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007076:	4b0b      	ldr	r3, [pc, #44]	@ (80070a4 <osKernelStart+0x48>)
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	2b01      	cmp	r3, #1
 800707c:	d109      	bne.n	8007092 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800707e:	f7ff ffbf 	bl	8007000 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007082:	4b08      	ldr	r3, [pc, #32]	@ (80070a4 <osKernelStart+0x48>)
 8007084:	2202      	movs	r2, #2
 8007086:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007088:	f001 fd56 	bl	8008b38 <vTaskStartScheduler>
      stat = osOK;
 800708c:	2300      	movs	r3, #0
 800708e:	607b      	str	r3, [r7, #4]
 8007090:	e002      	b.n	8007098 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007092:	f04f 33ff 	mov.w	r3, #4294967295
 8007096:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007098:	687b      	ldr	r3, [r7, #4]
}
 800709a:	4618      	mov	r0, r3
 800709c:	3708      	adds	r7, #8
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	bf00      	nop
 80070a4:	200007a0 	.word	0x200007a0

080070a8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b08e      	sub	sp, #56	@ 0x38
 80070ac:	af04      	add	r7, sp, #16
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80070b4:	2300      	movs	r3, #0
 80070b6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80070b8:	f3ef 8305 	mrs	r3, IPSR
 80070bc:	617b      	str	r3, [r7, #20]
  return(result);
 80070be:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d17e      	bne.n	80071c2 <osThreadNew+0x11a>
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d07b      	beq.n	80071c2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80070ca:	2380      	movs	r3, #128	@ 0x80
 80070cc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80070ce:	2318      	movs	r3, #24
 80070d0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80070d2:	2300      	movs	r3, #0
 80070d4:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80070d6:	f04f 33ff 	mov.w	r3, #4294967295
 80070da:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d045      	beq.n	800716e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d002      	beq.n	80070f0 <osThreadNew+0x48>
        name = attr->name;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	699b      	ldr	r3, [r3, #24]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d002      	beq.n	80070fe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	699b      	ldr	r3, [r3, #24]
 80070fc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80070fe:	69fb      	ldr	r3, [r7, #28]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d008      	beq.n	8007116 <osThreadNew+0x6e>
 8007104:	69fb      	ldr	r3, [r7, #28]
 8007106:	2b38      	cmp	r3, #56	@ 0x38
 8007108:	d805      	bhi.n	8007116 <osThreadNew+0x6e>
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f003 0301 	and.w	r3, r3, #1
 8007112:	2b00      	cmp	r3, #0
 8007114:	d001      	beq.n	800711a <osThreadNew+0x72>
        return (NULL);
 8007116:	2300      	movs	r3, #0
 8007118:	e054      	b.n	80071c4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	695b      	ldr	r3, [r3, #20]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d003      	beq.n	800712a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	695b      	ldr	r3, [r3, #20]
 8007126:	089b      	lsrs	r3, r3, #2
 8007128:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	689b      	ldr	r3, [r3, #8]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d00e      	beq.n	8007150 <osThreadNew+0xa8>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	68db      	ldr	r3, [r3, #12]
 8007136:	2b5b      	cmp	r3, #91	@ 0x5b
 8007138:	d90a      	bls.n	8007150 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800713e:	2b00      	cmp	r3, #0
 8007140:	d006      	beq.n	8007150 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	695b      	ldr	r3, [r3, #20]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d002      	beq.n	8007150 <osThreadNew+0xa8>
        mem = 1;
 800714a:	2301      	movs	r3, #1
 800714c:	61bb      	str	r3, [r7, #24]
 800714e:	e010      	b.n	8007172 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	689b      	ldr	r3, [r3, #8]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d10c      	bne.n	8007172 <osThreadNew+0xca>
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	68db      	ldr	r3, [r3, #12]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d108      	bne.n	8007172 <osThreadNew+0xca>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	691b      	ldr	r3, [r3, #16]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d104      	bne.n	8007172 <osThreadNew+0xca>
          mem = 0;
 8007168:	2300      	movs	r3, #0
 800716a:	61bb      	str	r3, [r7, #24]
 800716c:	e001      	b.n	8007172 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800716e:	2300      	movs	r3, #0
 8007170:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	2b01      	cmp	r3, #1
 8007176:	d110      	bne.n	800719a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800717c:	687a      	ldr	r2, [r7, #4]
 800717e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007180:	9202      	str	r2, [sp, #8]
 8007182:	9301      	str	r3, [sp, #4]
 8007184:	69fb      	ldr	r3, [r7, #28]
 8007186:	9300      	str	r3, [sp, #0]
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	6a3a      	ldr	r2, [r7, #32]
 800718c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800718e:	68f8      	ldr	r0, [r7, #12]
 8007190:	f001 faf6 	bl	8008780 <xTaskCreateStatic>
 8007194:	4603      	mov	r3, r0
 8007196:	613b      	str	r3, [r7, #16]
 8007198:	e013      	b.n	80071c2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800719a:	69bb      	ldr	r3, [r7, #24]
 800719c:	2b00      	cmp	r3, #0
 800719e:	d110      	bne.n	80071c2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80071a0:	6a3b      	ldr	r3, [r7, #32]
 80071a2:	b29a      	uxth	r2, r3
 80071a4:	f107 0310 	add.w	r3, r7, #16
 80071a8:	9301      	str	r3, [sp, #4]
 80071aa:	69fb      	ldr	r3, [r7, #28]
 80071ac:	9300      	str	r3, [sp, #0]
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80071b2:	68f8      	ldr	r0, [r7, #12]
 80071b4:	f001 fb44 	bl	8008840 <xTaskCreate>
 80071b8:	4603      	mov	r3, r0
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	d001      	beq.n	80071c2 <osThreadNew+0x11a>
            hTask = NULL;
 80071be:	2300      	movs	r3, #0
 80071c0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80071c2:	693b      	ldr	r3, [r7, #16]
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	3728      	adds	r7, #40	@ 0x28
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}

080071cc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b084      	sub	sp, #16
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071d4:	f3ef 8305 	mrs	r3, IPSR
 80071d8:	60bb      	str	r3, [r7, #8]
  return(result);
 80071da:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d003      	beq.n	80071e8 <osDelay+0x1c>
    stat = osErrorISR;
 80071e0:	f06f 0305 	mvn.w	r3, #5
 80071e4:	60fb      	str	r3, [r7, #12]
 80071e6:	e007      	b.n	80071f8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80071e8:	2300      	movs	r3, #0
 80071ea:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d002      	beq.n	80071f8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f001 fc6a 	bl	8008acc <vTaskDelay>
    }
  }

  return (stat);
 80071f8:	68fb      	ldr	r3, [r7, #12]
}
 80071fa:	4618      	mov	r0, r3
 80071fc:	3710      	adds	r7, #16
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8007202:	b580      	push	{r7, lr}
 8007204:	b088      	sub	sp, #32
 8007206:	af00      	add	r7, sp, #0
 8007208:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800720a:	2300      	movs	r3, #0
 800720c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800720e:	f3ef 8305 	mrs	r3, IPSR
 8007212:	60bb      	str	r3, [r7, #8]
  return(result);
 8007214:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8007216:	2b00      	cmp	r3, #0
 8007218:	d174      	bne.n	8007304 <osMutexNew+0x102>
    if (attr != NULL) {
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d003      	beq.n	8007228 <osMutexNew+0x26>
      type = attr->attr_bits;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	61bb      	str	r3, [r7, #24]
 8007226:	e001      	b.n	800722c <osMutexNew+0x2a>
    } else {
      type = 0U;
 8007228:	2300      	movs	r3, #0
 800722a:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	f003 0301 	and.w	r3, r3, #1
 8007232:	2b00      	cmp	r3, #0
 8007234:	d002      	beq.n	800723c <osMutexNew+0x3a>
      rmtx = 1U;
 8007236:	2301      	movs	r3, #1
 8007238:	617b      	str	r3, [r7, #20]
 800723a:	e001      	b.n	8007240 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800723c:	2300      	movs	r3, #0
 800723e:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8007240:	69bb      	ldr	r3, [r7, #24]
 8007242:	f003 0308 	and.w	r3, r3, #8
 8007246:	2b00      	cmp	r3, #0
 8007248:	d15c      	bne.n	8007304 <osMutexNew+0x102>
      mem = -1;
 800724a:	f04f 33ff 	mov.w	r3, #4294967295
 800724e:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d015      	beq.n	8007282 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d006      	beq.n	800726c <osMutexNew+0x6a>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	68db      	ldr	r3, [r3, #12]
 8007262:	2b4f      	cmp	r3, #79	@ 0x4f
 8007264:	d902      	bls.n	800726c <osMutexNew+0x6a>
          mem = 1;
 8007266:	2301      	movs	r3, #1
 8007268:	613b      	str	r3, [r7, #16]
 800726a:	e00c      	b.n	8007286 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	689b      	ldr	r3, [r3, #8]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d108      	bne.n	8007286 <osMutexNew+0x84>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d104      	bne.n	8007286 <osMutexNew+0x84>
            mem = 0;
 800727c:	2300      	movs	r3, #0
 800727e:	613b      	str	r3, [r7, #16]
 8007280:	e001      	b.n	8007286 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8007282:	2300      	movs	r3, #0
 8007284:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8007286:	693b      	ldr	r3, [r7, #16]
 8007288:	2b01      	cmp	r3, #1
 800728a:	d112      	bne.n	80072b2 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800728c:	697b      	ldr	r3, [r7, #20]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d007      	beq.n	80072a2 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	4619      	mov	r1, r3
 8007298:	2004      	movs	r0, #4
 800729a:	f000 fc50 	bl	8007b3e <xQueueCreateMutexStatic>
 800729e:	61f8      	str	r0, [r7, #28]
 80072a0:	e016      	b.n	80072d0 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	4619      	mov	r1, r3
 80072a8:	2001      	movs	r0, #1
 80072aa:	f000 fc48 	bl	8007b3e <xQueueCreateMutexStatic>
 80072ae:	61f8      	str	r0, [r7, #28]
 80072b0:	e00e      	b.n	80072d0 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d10b      	bne.n	80072d0 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d004      	beq.n	80072c8 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80072be:	2004      	movs	r0, #4
 80072c0:	f000 fc25 	bl	8007b0e <xQueueCreateMutex>
 80072c4:	61f8      	str	r0, [r7, #28]
 80072c6:	e003      	b.n	80072d0 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80072c8:	2001      	movs	r0, #1
 80072ca:	f000 fc20 	bl	8007b0e <xQueueCreateMutex>
 80072ce:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80072d0:	69fb      	ldr	r3, [r7, #28]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d00c      	beq.n	80072f0 <osMutexNew+0xee>
        if (attr != NULL) {
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d003      	beq.n	80072e4 <osMutexNew+0xe2>
          name = attr->name;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	60fb      	str	r3, [r7, #12]
 80072e2:	e001      	b.n	80072e8 <osMutexNew+0xe6>
        } else {
          name = NULL;
 80072e4:	2300      	movs	r3, #0
 80072e6:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80072e8:	68f9      	ldr	r1, [r7, #12]
 80072ea:	69f8      	ldr	r0, [r7, #28]
 80072ec:	f001 f9ea 	bl	80086c4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d006      	beq.n	8007304 <osMutexNew+0x102>
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d003      	beq.n	8007304 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80072fc:	69fb      	ldr	r3, [r7, #28]
 80072fe:	f043 0301 	orr.w	r3, r3, #1
 8007302:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8007304:	69fb      	ldr	r3, [r7, #28]
}
 8007306:	4618      	mov	r0, r3
 8007308:	3720      	adds	r7, #32
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}

0800730e <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800730e:	b580      	push	{r7, lr}
 8007310:	b086      	sub	sp, #24
 8007312:	af00      	add	r7, sp, #0
 8007314:	6078      	str	r0, [r7, #4]
 8007316:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f023 0301 	bic.w	r3, r3, #1
 800731e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f003 0301 	and.w	r3, r3, #1
 8007326:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8007328:	2300      	movs	r3, #0
 800732a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800732c:	f3ef 8305 	mrs	r3, IPSR
 8007330:	60bb      	str	r3, [r7, #8]
  return(result);
 8007332:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8007334:	2b00      	cmp	r3, #0
 8007336:	d003      	beq.n	8007340 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8007338:	f06f 0305 	mvn.w	r3, #5
 800733c:	617b      	str	r3, [r7, #20]
 800733e:	e02c      	b.n	800739a <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d103      	bne.n	800734e <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8007346:	f06f 0303 	mvn.w	r3, #3
 800734a:	617b      	str	r3, [r7, #20]
 800734c:	e025      	b.n	800739a <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d011      	beq.n	8007378 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8007354:	6839      	ldr	r1, [r7, #0]
 8007356:	6938      	ldr	r0, [r7, #16]
 8007358:	f000 fc41 	bl	8007bde <xQueueTakeMutexRecursive>
 800735c:	4603      	mov	r3, r0
 800735e:	2b01      	cmp	r3, #1
 8007360:	d01b      	beq.n	800739a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d003      	beq.n	8007370 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8007368:	f06f 0301 	mvn.w	r3, #1
 800736c:	617b      	str	r3, [r7, #20]
 800736e:	e014      	b.n	800739a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8007370:	f06f 0302 	mvn.w	r3, #2
 8007374:	617b      	str	r3, [r7, #20]
 8007376:	e010      	b.n	800739a <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8007378:	6839      	ldr	r1, [r7, #0]
 800737a:	6938      	ldr	r0, [r7, #16]
 800737c:	f000 fee8 	bl	8008150 <xQueueSemaphoreTake>
 8007380:	4603      	mov	r3, r0
 8007382:	2b01      	cmp	r3, #1
 8007384:	d009      	beq.n	800739a <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d003      	beq.n	8007394 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800738c:	f06f 0301 	mvn.w	r3, #1
 8007390:	617b      	str	r3, [r7, #20]
 8007392:	e002      	b.n	800739a <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8007394:	f06f 0302 	mvn.w	r3, #2
 8007398:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800739a:	697b      	ldr	r3, [r7, #20]
}
 800739c:	4618      	mov	r0, r3
 800739e:	3718      	adds	r7, #24
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b086      	sub	sp, #24
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f023 0301 	bic.w	r3, r3, #1
 80073b2:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	f003 0301 	and.w	r3, r3, #1
 80073ba:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80073bc:	2300      	movs	r3, #0
 80073be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073c0:	f3ef 8305 	mrs	r3, IPSR
 80073c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80073c6:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d003      	beq.n	80073d4 <osMutexRelease+0x30>
    stat = osErrorISR;
 80073cc:	f06f 0305 	mvn.w	r3, #5
 80073d0:	617b      	str	r3, [r7, #20]
 80073d2:	e01f      	b.n	8007414 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d103      	bne.n	80073e2 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80073da:	f06f 0303 	mvn.w	r3, #3
 80073de:	617b      	str	r3, [r7, #20]
 80073e0:	e018      	b.n	8007414 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d009      	beq.n	80073fc <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80073e8:	6938      	ldr	r0, [r7, #16]
 80073ea:	f000 fbc3 	bl	8007b74 <xQueueGiveMutexRecursive>
 80073ee:	4603      	mov	r3, r0
 80073f0:	2b01      	cmp	r3, #1
 80073f2:	d00f      	beq.n	8007414 <osMutexRelease+0x70>
        stat = osErrorResource;
 80073f4:	f06f 0302 	mvn.w	r3, #2
 80073f8:	617b      	str	r3, [r7, #20]
 80073fa:	e00b      	b.n	8007414 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80073fc:	2300      	movs	r3, #0
 80073fe:	2200      	movs	r2, #0
 8007400:	2100      	movs	r1, #0
 8007402:	6938      	ldr	r0, [r7, #16]
 8007404:	f000 fc22 	bl	8007c4c <xQueueGenericSend>
 8007408:	4603      	mov	r3, r0
 800740a:	2b01      	cmp	r3, #1
 800740c:	d002      	beq.n	8007414 <osMutexRelease+0x70>
        stat = osErrorResource;
 800740e:	f06f 0302 	mvn.w	r3, #2
 8007412:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007414:	697b      	ldr	r3, [r7, #20]
}
 8007416:	4618      	mov	r0, r3
 8007418:	3718      	adds	r7, #24
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}

0800741e <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800741e:	b580      	push	{r7, lr}
 8007420:	b08a      	sub	sp, #40	@ 0x28
 8007422:	af02      	add	r7, sp, #8
 8007424:	60f8      	str	r0, [r7, #12]
 8007426:	60b9      	str	r1, [r7, #8]
 8007428:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800742a:	2300      	movs	r3, #0
 800742c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800742e:	f3ef 8305 	mrs	r3, IPSR
 8007432:	613b      	str	r3, [r7, #16]
  return(result);
 8007434:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007436:	2b00      	cmp	r3, #0
 8007438:	d15f      	bne.n	80074fa <osMessageQueueNew+0xdc>
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d05c      	beq.n	80074fa <osMessageQueueNew+0xdc>
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d059      	beq.n	80074fa <osMessageQueueNew+0xdc>
    mem = -1;
 8007446:	f04f 33ff 	mov.w	r3, #4294967295
 800744a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d029      	beq.n	80074a6 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d012      	beq.n	8007480 <osMessageQueueNew+0x62>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	68db      	ldr	r3, [r3, #12]
 800745e:	2b4f      	cmp	r3, #79	@ 0x4f
 8007460:	d90e      	bls.n	8007480 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007466:	2b00      	cmp	r3, #0
 8007468:	d00a      	beq.n	8007480 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	695a      	ldr	r2, [r3, #20]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	68b9      	ldr	r1, [r7, #8]
 8007472:	fb01 f303 	mul.w	r3, r1, r3
 8007476:	429a      	cmp	r2, r3
 8007478:	d302      	bcc.n	8007480 <osMessageQueueNew+0x62>
        mem = 1;
 800747a:	2301      	movs	r3, #1
 800747c:	61bb      	str	r3, [r7, #24]
 800747e:	e014      	b.n	80074aa <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	689b      	ldr	r3, [r3, #8]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d110      	bne.n	80074aa <osMessageQueueNew+0x8c>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	68db      	ldr	r3, [r3, #12]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d10c      	bne.n	80074aa <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007494:	2b00      	cmp	r3, #0
 8007496:	d108      	bne.n	80074aa <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	695b      	ldr	r3, [r3, #20]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d104      	bne.n	80074aa <osMessageQueueNew+0x8c>
          mem = 0;
 80074a0:	2300      	movs	r3, #0
 80074a2:	61bb      	str	r3, [r7, #24]
 80074a4:	e001      	b.n	80074aa <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80074a6:	2300      	movs	r3, #0
 80074a8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80074aa:	69bb      	ldr	r3, [r7, #24]
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	d10b      	bne.n	80074c8 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	691a      	ldr	r2, [r3, #16]
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	689b      	ldr	r3, [r3, #8]
 80074b8:	2100      	movs	r1, #0
 80074ba:	9100      	str	r1, [sp, #0]
 80074bc:	68b9      	ldr	r1, [r7, #8]
 80074be:	68f8      	ldr	r0, [r7, #12]
 80074c0:	f000 fa30 	bl	8007924 <xQueueGenericCreateStatic>
 80074c4:	61f8      	str	r0, [r7, #28]
 80074c6:	e008      	b.n	80074da <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80074c8:	69bb      	ldr	r3, [r7, #24]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d105      	bne.n	80074da <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80074ce:	2200      	movs	r2, #0
 80074d0:	68b9      	ldr	r1, [r7, #8]
 80074d2:	68f8      	ldr	r0, [r7, #12]
 80074d4:	f000 faa3 	bl	8007a1e <xQueueGenericCreate>
 80074d8:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80074da:	69fb      	ldr	r3, [r7, #28]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d00c      	beq.n	80074fa <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d003      	beq.n	80074ee <osMessageQueueNew+0xd0>
        name = attr->name;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	617b      	str	r3, [r7, #20]
 80074ec:	e001      	b.n	80074f2 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80074ee:	2300      	movs	r3, #0
 80074f0:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80074f2:	6979      	ldr	r1, [r7, #20]
 80074f4:	69f8      	ldr	r0, [r7, #28]
 80074f6:	f001 f8e5 	bl	80086c4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80074fa:	69fb      	ldr	r3, [r7, #28]
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3720      	adds	r7, #32
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}

08007504 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007504:	b580      	push	{r7, lr}
 8007506:	b088      	sub	sp, #32
 8007508:	af00      	add	r7, sp, #0
 800750a:	60f8      	str	r0, [r7, #12]
 800750c:	60b9      	str	r1, [r7, #8]
 800750e:	603b      	str	r3, [r7, #0]
 8007510:	4613      	mov	r3, r2
 8007512:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007518:	2300      	movs	r3, #0
 800751a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800751c:	f3ef 8305 	mrs	r3, IPSR
 8007520:	617b      	str	r3, [r7, #20]
  return(result);
 8007522:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007524:	2b00      	cmp	r3, #0
 8007526:	d028      	beq.n	800757a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007528:	69bb      	ldr	r3, [r7, #24]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d005      	beq.n	800753a <osMessageQueuePut+0x36>
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d002      	beq.n	800753a <osMessageQueuePut+0x36>
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d003      	beq.n	8007542 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800753a:	f06f 0303 	mvn.w	r3, #3
 800753e:	61fb      	str	r3, [r7, #28]
 8007540:	e038      	b.n	80075b4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8007542:	2300      	movs	r3, #0
 8007544:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007546:	f107 0210 	add.w	r2, r7, #16
 800754a:	2300      	movs	r3, #0
 800754c:	68b9      	ldr	r1, [r7, #8]
 800754e:	69b8      	ldr	r0, [r7, #24]
 8007550:	f000 fc7e 	bl	8007e50 <xQueueGenericSendFromISR>
 8007554:	4603      	mov	r3, r0
 8007556:	2b01      	cmp	r3, #1
 8007558:	d003      	beq.n	8007562 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800755a:	f06f 0302 	mvn.w	r3, #2
 800755e:	61fb      	str	r3, [r7, #28]
 8007560:	e028      	b.n	80075b4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d025      	beq.n	80075b4 <osMessageQueuePut+0xb0>
 8007568:	4b15      	ldr	r3, [pc, #84]	@ (80075c0 <osMessageQueuePut+0xbc>)
 800756a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800756e:	601a      	str	r2, [r3, #0]
 8007570:	f3bf 8f4f 	dsb	sy
 8007574:	f3bf 8f6f 	isb	sy
 8007578:	e01c      	b.n	80075b4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800757a:	69bb      	ldr	r3, [r7, #24]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d002      	beq.n	8007586 <osMessageQueuePut+0x82>
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d103      	bne.n	800758e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8007586:	f06f 0303 	mvn.w	r3, #3
 800758a:	61fb      	str	r3, [r7, #28]
 800758c:	e012      	b.n	80075b4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800758e:	2300      	movs	r3, #0
 8007590:	683a      	ldr	r2, [r7, #0]
 8007592:	68b9      	ldr	r1, [r7, #8]
 8007594:	69b8      	ldr	r0, [r7, #24]
 8007596:	f000 fb59 	bl	8007c4c <xQueueGenericSend>
 800759a:	4603      	mov	r3, r0
 800759c:	2b01      	cmp	r3, #1
 800759e:	d009      	beq.n	80075b4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d003      	beq.n	80075ae <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80075a6:	f06f 0301 	mvn.w	r3, #1
 80075aa:	61fb      	str	r3, [r7, #28]
 80075ac:	e002      	b.n	80075b4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80075ae:	f06f 0302 	mvn.w	r3, #2
 80075b2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80075b4:	69fb      	ldr	r3, [r7, #28]
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	3720      	adds	r7, #32
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}
 80075be:	bf00      	nop
 80075c0:	e000ed04 	.word	0xe000ed04

080075c4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b088      	sub	sp, #32
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	607a      	str	r2, [r7, #4]
 80075d0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80075d6:	2300      	movs	r3, #0
 80075d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80075da:	f3ef 8305 	mrs	r3, IPSR
 80075de:	617b      	str	r3, [r7, #20]
  return(result);
 80075e0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d028      	beq.n	8007638 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80075e6:	69bb      	ldr	r3, [r7, #24]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d005      	beq.n	80075f8 <osMessageQueueGet+0x34>
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d002      	beq.n	80075f8 <osMessageQueueGet+0x34>
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d003      	beq.n	8007600 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80075f8:	f06f 0303 	mvn.w	r3, #3
 80075fc:	61fb      	str	r3, [r7, #28]
 80075fe:	e037      	b.n	8007670 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8007600:	2300      	movs	r3, #0
 8007602:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8007604:	f107 0310 	add.w	r3, r7, #16
 8007608:	461a      	mov	r2, r3
 800760a:	68b9      	ldr	r1, [r7, #8]
 800760c:	69b8      	ldr	r0, [r7, #24]
 800760e:	f000 feaf 	bl	8008370 <xQueueReceiveFromISR>
 8007612:	4603      	mov	r3, r0
 8007614:	2b01      	cmp	r3, #1
 8007616:	d003      	beq.n	8007620 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8007618:	f06f 0302 	mvn.w	r3, #2
 800761c:	61fb      	str	r3, [r7, #28]
 800761e:	e027      	b.n	8007670 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d024      	beq.n	8007670 <osMessageQueueGet+0xac>
 8007626:	4b15      	ldr	r3, [pc, #84]	@ (800767c <osMessageQueueGet+0xb8>)
 8007628:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800762c:	601a      	str	r2, [r3, #0]
 800762e:	f3bf 8f4f 	dsb	sy
 8007632:	f3bf 8f6f 	isb	sy
 8007636:	e01b      	b.n	8007670 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007638:	69bb      	ldr	r3, [r7, #24]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d002      	beq.n	8007644 <osMessageQueueGet+0x80>
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d103      	bne.n	800764c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8007644:	f06f 0303 	mvn.w	r3, #3
 8007648:	61fb      	str	r3, [r7, #28]
 800764a:	e011      	b.n	8007670 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800764c:	683a      	ldr	r2, [r7, #0]
 800764e:	68b9      	ldr	r1, [r7, #8]
 8007650:	69b8      	ldr	r0, [r7, #24]
 8007652:	f000 fc9b 	bl	8007f8c <xQueueReceive>
 8007656:	4603      	mov	r3, r0
 8007658:	2b01      	cmp	r3, #1
 800765a:	d009      	beq.n	8007670 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d003      	beq.n	800766a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8007662:	f06f 0301 	mvn.w	r3, #1
 8007666:	61fb      	str	r3, [r7, #28]
 8007668:	e002      	b.n	8007670 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800766a:	f06f 0302 	mvn.w	r3, #2
 800766e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007670:	69fb      	ldr	r3, [r7, #28]
}
 8007672:	4618      	mov	r0, r3
 8007674:	3720      	adds	r7, #32
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	e000ed04 	.word	0xe000ed04

08007680 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007680:	b480      	push	{r7}
 8007682:	b085      	sub	sp, #20
 8007684:	af00      	add	r7, sp, #0
 8007686:	60f8      	str	r0, [r7, #12]
 8007688:	60b9      	str	r1, [r7, #8]
 800768a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	4a07      	ldr	r2, [pc, #28]	@ (80076ac <vApplicationGetIdleTaskMemory+0x2c>)
 8007690:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	4a06      	ldr	r2, [pc, #24]	@ (80076b0 <vApplicationGetIdleTaskMemory+0x30>)
 8007696:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2280      	movs	r2, #128	@ 0x80
 800769c:	601a      	str	r2, [r3, #0]
}
 800769e:	bf00      	nop
 80076a0:	3714      	adds	r7, #20
 80076a2:	46bd      	mov	sp, r7
 80076a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a8:	4770      	bx	lr
 80076aa:	bf00      	nop
 80076ac:	200007a4 	.word	0x200007a4
 80076b0:	20000800 	.word	0x20000800

080076b4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80076b4:	b480      	push	{r7}
 80076b6:	b085      	sub	sp, #20
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	60f8      	str	r0, [r7, #12]
 80076bc:	60b9      	str	r1, [r7, #8]
 80076be:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	4a07      	ldr	r2, [pc, #28]	@ (80076e0 <vApplicationGetTimerTaskMemory+0x2c>)
 80076c4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	4a06      	ldr	r2, [pc, #24]	@ (80076e4 <vApplicationGetTimerTaskMemory+0x30>)
 80076ca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80076d2:	601a      	str	r2, [r3, #0]
}
 80076d4:	bf00      	nop
 80076d6:	3714      	adds	r7, #20
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr
 80076e0:	20000a00 	.word	0x20000a00
 80076e4:	20000a5c 	.word	0x20000a5c

080076e8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	f103 0208 	add.w	r2, r3, #8
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	f04f 32ff 	mov.w	r2, #4294967295
 8007700:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f103 0208 	add.w	r2, r3, #8
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f103 0208 	add.w	r2, r3, #8
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800771c:	bf00      	nop
 800771e:	370c      	adds	r7, #12
 8007720:	46bd      	mov	sp, r7
 8007722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007726:	4770      	bx	lr

08007728 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007728:	b480      	push	{r7}
 800772a:	b083      	sub	sp, #12
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2200      	movs	r2, #0
 8007734:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007736:	bf00      	nop
 8007738:	370c      	adds	r7, #12
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr

08007742 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007742:	b480      	push	{r7}
 8007744:	b085      	sub	sp, #20
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
 800774a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	68fa      	ldr	r2, [r7, #12]
 8007756:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	689a      	ldr	r2, [r3, #8]
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	689b      	ldr	r3, [r3, #8]
 8007764:	683a      	ldr	r2, [r7, #0]
 8007766:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	683a      	ldr	r2, [r7, #0]
 800776c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	687a      	ldr	r2, [r7, #4]
 8007772:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	1c5a      	adds	r2, r3, #1
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	601a      	str	r2, [r3, #0]
}
 800777e:	bf00      	nop
 8007780:	3714      	adds	r7, #20
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr

0800778a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800778a:	b480      	push	{r7}
 800778c:	b085      	sub	sp, #20
 800778e:	af00      	add	r7, sp, #0
 8007790:	6078      	str	r0, [r7, #4]
 8007792:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077a0:	d103      	bne.n	80077aa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	691b      	ldr	r3, [r3, #16]
 80077a6:	60fb      	str	r3, [r7, #12]
 80077a8:	e00c      	b.n	80077c4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	3308      	adds	r3, #8
 80077ae:	60fb      	str	r3, [r7, #12]
 80077b0:	e002      	b.n	80077b8 <vListInsert+0x2e>
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	60fb      	str	r3, [r7, #12]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	68ba      	ldr	r2, [r7, #8]
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d2f6      	bcs.n	80077b2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	685a      	ldr	r2, [r3, #4]
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	685b      	ldr	r3, [r3, #4]
 80077d0:	683a      	ldr	r2, [r7, #0]
 80077d2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	68fa      	ldr	r2, [r7, #12]
 80077d8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	683a      	ldr	r2, [r7, #0]
 80077de:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	687a      	ldr	r2, [r7, #4]
 80077e4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	1c5a      	adds	r2, r3, #1
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	601a      	str	r2, [r3, #0]
}
 80077f0:	bf00      	nop
 80077f2:	3714      	adds	r7, #20
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80077fc:	b480      	push	{r7}
 80077fe:	b085      	sub	sp, #20
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	691b      	ldr	r3, [r3, #16]
 8007808:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	687a      	ldr	r2, [r7, #4]
 8007810:	6892      	ldr	r2, [r2, #8]
 8007812:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	687a      	ldr	r2, [r7, #4]
 800781a:	6852      	ldr	r2, [r2, #4]
 800781c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	685b      	ldr	r3, [r3, #4]
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	429a      	cmp	r2, r3
 8007826:	d103      	bne.n	8007830 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	689a      	ldr	r2, [r3, #8]
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2200      	movs	r2, #0
 8007834:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	1e5a      	subs	r2, r3, #1
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
}
 8007844:	4618      	mov	r0, r3
 8007846:	3714      	adds	r7, #20
 8007848:	46bd      	mov	sp, r7
 800784a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800784e:	4770      	bx	lr

08007850 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b084      	sub	sp, #16
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
 8007858:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d10b      	bne.n	800787c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007868:	f383 8811 	msr	BASEPRI, r3
 800786c:	f3bf 8f6f 	isb	sy
 8007870:	f3bf 8f4f 	dsb	sy
 8007874:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007876:	bf00      	nop
 8007878:	bf00      	nop
 800787a:	e7fd      	b.n	8007878 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800787c:	f002 fc24 	bl	800a0c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007888:	68f9      	ldr	r1, [r7, #12]
 800788a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800788c:	fb01 f303 	mul.w	r3, r1, r3
 8007890:	441a      	add	r2, r3
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2200      	movs	r2, #0
 800789a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078ac:	3b01      	subs	r3, #1
 80078ae:	68f9      	ldr	r1, [r7, #12]
 80078b0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80078b2:	fb01 f303 	mul.w	r3, r1, r3
 80078b6:	441a      	add	r2, r3
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	22ff      	movs	r2, #255	@ 0xff
 80078c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	22ff      	movs	r2, #255	@ 0xff
 80078c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d114      	bne.n	80078fc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	691b      	ldr	r3, [r3, #16]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d01a      	beq.n	8007910 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	3310      	adds	r3, #16
 80078de:	4618      	mov	r0, r3
 80078e0:	f001 fbb8 	bl	8009054 <xTaskRemoveFromEventList>
 80078e4:	4603      	mov	r3, r0
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d012      	beq.n	8007910 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80078ea:	4b0d      	ldr	r3, [pc, #52]	@ (8007920 <xQueueGenericReset+0xd0>)
 80078ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078f0:	601a      	str	r2, [r3, #0]
 80078f2:	f3bf 8f4f 	dsb	sy
 80078f6:	f3bf 8f6f 	isb	sy
 80078fa:	e009      	b.n	8007910 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	3310      	adds	r3, #16
 8007900:	4618      	mov	r0, r3
 8007902:	f7ff fef1 	bl	80076e8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	3324      	adds	r3, #36	@ 0x24
 800790a:	4618      	mov	r0, r3
 800790c:	f7ff feec 	bl	80076e8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007910:	f002 fc0c 	bl	800a12c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007914:	2301      	movs	r3, #1
}
 8007916:	4618      	mov	r0, r3
 8007918:	3710      	adds	r7, #16
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	e000ed04 	.word	0xe000ed04

08007924 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007924:	b580      	push	{r7, lr}
 8007926:	b08e      	sub	sp, #56	@ 0x38
 8007928:	af02      	add	r7, sp, #8
 800792a:	60f8      	str	r0, [r7, #12]
 800792c:	60b9      	str	r1, [r7, #8]
 800792e:	607a      	str	r2, [r7, #4]
 8007930:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d10b      	bne.n	8007950 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800793c:	f383 8811 	msr	BASEPRI, r3
 8007940:	f3bf 8f6f 	isb	sy
 8007944:	f3bf 8f4f 	dsb	sy
 8007948:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800794a:	bf00      	nop
 800794c:	bf00      	nop
 800794e:	e7fd      	b.n	800794c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007950:	683b      	ldr	r3, [r7, #0]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d10b      	bne.n	800796e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007956:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800795a:	f383 8811 	msr	BASEPRI, r3
 800795e:	f3bf 8f6f 	isb	sy
 8007962:	f3bf 8f4f 	dsb	sy
 8007966:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007968:	bf00      	nop
 800796a:	bf00      	nop
 800796c:	e7fd      	b.n	800796a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d002      	beq.n	800797a <xQueueGenericCreateStatic+0x56>
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d001      	beq.n	800797e <xQueueGenericCreateStatic+0x5a>
 800797a:	2301      	movs	r3, #1
 800797c:	e000      	b.n	8007980 <xQueueGenericCreateStatic+0x5c>
 800797e:	2300      	movs	r3, #0
 8007980:	2b00      	cmp	r3, #0
 8007982:	d10b      	bne.n	800799c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007988:	f383 8811 	msr	BASEPRI, r3
 800798c:	f3bf 8f6f 	isb	sy
 8007990:	f3bf 8f4f 	dsb	sy
 8007994:	623b      	str	r3, [r7, #32]
}
 8007996:	bf00      	nop
 8007998:	bf00      	nop
 800799a:	e7fd      	b.n	8007998 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d102      	bne.n	80079a8 <xQueueGenericCreateStatic+0x84>
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d101      	bne.n	80079ac <xQueueGenericCreateStatic+0x88>
 80079a8:	2301      	movs	r3, #1
 80079aa:	e000      	b.n	80079ae <xQueueGenericCreateStatic+0x8a>
 80079ac:	2300      	movs	r3, #0
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d10b      	bne.n	80079ca <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80079b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079b6:	f383 8811 	msr	BASEPRI, r3
 80079ba:	f3bf 8f6f 	isb	sy
 80079be:	f3bf 8f4f 	dsb	sy
 80079c2:	61fb      	str	r3, [r7, #28]
}
 80079c4:	bf00      	nop
 80079c6:	bf00      	nop
 80079c8:	e7fd      	b.n	80079c6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80079ca:	2350      	movs	r3, #80	@ 0x50
 80079cc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	2b50      	cmp	r3, #80	@ 0x50
 80079d2:	d00b      	beq.n	80079ec <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80079d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d8:	f383 8811 	msr	BASEPRI, r3
 80079dc:	f3bf 8f6f 	isb	sy
 80079e0:	f3bf 8f4f 	dsb	sy
 80079e4:	61bb      	str	r3, [r7, #24]
}
 80079e6:	bf00      	nop
 80079e8:	bf00      	nop
 80079ea:	e7fd      	b.n	80079e8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80079ec:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80079f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d00d      	beq.n	8007a14 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80079f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079fa:	2201      	movs	r2, #1
 80079fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007a00:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a06:	9300      	str	r3, [sp, #0]
 8007a08:	4613      	mov	r3, r2
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	68b9      	ldr	r1, [r7, #8]
 8007a0e:	68f8      	ldr	r0, [r7, #12]
 8007a10:	f000 f840 	bl	8007a94 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3730      	adds	r7, #48	@ 0x30
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}

08007a1e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007a1e:	b580      	push	{r7, lr}
 8007a20:	b08a      	sub	sp, #40	@ 0x28
 8007a22:	af02      	add	r7, sp, #8
 8007a24:	60f8      	str	r0, [r7, #12]
 8007a26:	60b9      	str	r1, [r7, #8]
 8007a28:	4613      	mov	r3, r2
 8007a2a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d10b      	bne.n	8007a4a <xQueueGenericCreate+0x2c>
	__asm volatile
 8007a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a36:	f383 8811 	msr	BASEPRI, r3
 8007a3a:	f3bf 8f6f 	isb	sy
 8007a3e:	f3bf 8f4f 	dsb	sy
 8007a42:	613b      	str	r3, [r7, #16]
}
 8007a44:	bf00      	nop
 8007a46:	bf00      	nop
 8007a48:	e7fd      	b.n	8007a46 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	68ba      	ldr	r2, [r7, #8]
 8007a4e:	fb02 f303 	mul.w	r3, r2, r3
 8007a52:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007a54:	69fb      	ldr	r3, [r7, #28]
 8007a56:	3350      	adds	r3, #80	@ 0x50
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f002 fc57 	bl	800a30c <pvPortMalloc>
 8007a5e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d011      	beq.n	8007a8a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007a66:	69bb      	ldr	r3, [r7, #24]
 8007a68:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	3350      	adds	r3, #80	@ 0x50
 8007a6e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007a70:	69bb      	ldr	r3, [r7, #24]
 8007a72:	2200      	movs	r2, #0
 8007a74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007a78:	79fa      	ldrb	r2, [r7, #7]
 8007a7a:	69bb      	ldr	r3, [r7, #24]
 8007a7c:	9300      	str	r3, [sp, #0]
 8007a7e:	4613      	mov	r3, r2
 8007a80:	697a      	ldr	r2, [r7, #20]
 8007a82:	68b9      	ldr	r1, [r7, #8]
 8007a84:	68f8      	ldr	r0, [r7, #12]
 8007a86:	f000 f805 	bl	8007a94 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007a8a:	69bb      	ldr	r3, [r7, #24]
	}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3720      	adds	r7, #32
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}

08007a94 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b084      	sub	sp, #16
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	607a      	str	r2, [r7, #4]
 8007aa0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d103      	bne.n	8007ab0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007aa8:	69bb      	ldr	r3, [r7, #24]
 8007aaa:	69ba      	ldr	r2, [r7, #24]
 8007aac:	601a      	str	r2, [r3, #0]
 8007aae:	e002      	b.n	8007ab6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007ab0:	69bb      	ldr	r3, [r7, #24]
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007ab6:	69bb      	ldr	r3, [r7, #24]
 8007ab8:	68fa      	ldr	r2, [r7, #12]
 8007aba:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007abc:	69bb      	ldr	r3, [r7, #24]
 8007abe:	68ba      	ldr	r2, [r7, #8]
 8007ac0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007ac2:	2101      	movs	r1, #1
 8007ac4:	69b8      	ldr	r0, [r7, #24]
 8007ac6:	f7ff fec3 	bl	8007850 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007aca:	69bb      	ldr	r3, [r7, #24]
 8007acc:	78fa      	ldrb	r2, [r7, #3]
 8007ace:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007ad2:	bf00      	nop
 8007ad4:	3710      	adds	r7, #16
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}

08007ada <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007ada:	b580      	push	{r7, lr}
 8007adc:	b082      	sub	sp, #8
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d00e      	beq.n	8007b06 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2200      	movs	r2, #0
 8007aec:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	2200      	movs	r2, #0
 8007af2:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007afa:	2300      	movs	r3, #0
 8007afc:	2200      	movs	r2, #0
 8007afe:	2100      	movs	r1, #0
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f000 f8a3 	bl	8007c4c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007b06:	bf00      	nop
 8007b08:	3708      	adds	r7, #8
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}

08007b0e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007b0e:	b580      	push	{r7, lr}
 8007b10:	b086      	sub	sp, #24
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	4603      	mov	r3, r0
 8007b16:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007b18:	2301      	movs	r3, #1
 8007b1a:	617b      	str	r3, [r7, #20]
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007b20:	79fb      	ldrb	r3, [r7, #7]
 8007b22:	461a      	mov	r2, r3
 8007b24:	6939      	ldr	r1, [r7, #16]
 8007b26:	6978      	ldr	r0, [r7, #20]
 8007b28:	f7ff ff79 	bl	8007a1e <xQueueGenericCreate>
 8007b2c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007b2e:	68f8      	ldr	r0, [r7, #12]
 8007b30:	f7ff ffd3 	bl	8007ada <prvInitialiseMutex>

		return xNewQueue;
 8007b34:	68fb      	ldr	r3, [r7, #12]
	}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3718      	adds	r7, #24
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}

08007b3e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8007b3e:	b580      	push	{r7, lr}
 8007b40:	b088      	sub	sp, #32
 8007b42:	af02      	add	r7, sp, #8
 8007b44:	4603      	mov	r3, r0
 8007b46:	6039      	str	r1, [r7, #0]
 8007b48:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	617b      	str	r3, [r7, #20]
 8007b4e:	2300      	movs	r3, #0
 8007b50:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8007b52:	79fb      	ldrb	r3, [r7, #7]
 8007b54:	9300      	str	r3, [sp, #0]
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	6939      	ldr	r1, [r7, #16]
 8007b5c:	6978      	ldr	r0, [r7, #20]
 8007b5e:	f7ff fee1 	bl	8007924 <xQueueGenericCreateStatic>
 8007b62:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007b64:	68f8      	ldr	r0, [r7, #12]
 8007b66:	f7ff ffb8 	bl	8007ada <prvInitialiseMutex>

		return xNewQueue;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
	}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	3718      	adds	r7, #24
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}

08007b74 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8007b74:	b590      	push	{r4, r7, lr}
 8007b76:	b087      	sub	sp, #28
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007b80:	693b      	ldr	r3, [r7, #16]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d10b      	bne.n	8007b9e <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8007b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b8a:	f383 8811 	msr	BASEPRI, r3
 8007b8e:	f3bf 8f6f 	isb	sy
 8007b92:	f3bf 8f4f 	dsb	sy
 8007b96:	60fb      	str	r3, [r7, #12]
}
 8007b98:	bf00      	nop
 8007b9a:	bf00      	nop
 8007b9c:	e7fd      	b.n	8007b9a <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	689c      	ldr	r4, [r3, #8]
 8007ba2:	f001 fc17 	bl	80093d4 <xTaskGetCurrentTaskHandle>
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	429c      	cmp	r4, r3
 8007baa:	d111      	bne.n	8007bd0 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	68db      	ldr	r3, [r3, #12]
 8007bb0:	1e5a      	subs	r2, r3, #1
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	68db      	ldr	r3, [r3, #12]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d105      	bne.n	8007bca <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	2100      	movs	r1, #0
 8007bc4:	6938      	ldr	r0, [r7, #16]
 8007bc6:	f000 f841 	bl	8007c4c <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	617b      	str	r3, [r7, #20]
 8007bce:	e001      	b.n	8007bd4 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8007bd4:	697b      	ldr	r3, [r7, #20]
	}
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	371c      	adds	r7, #28
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd90      	pop	{r4, r7, pc}

08007bde <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8007bde:	b590      	push	{r4, r7, lr}
 8007be0:	b087      	sub	sp, #28
 8007be2:	af00      	add	r7, sp, #0
 8007be4:	6078      	str	r0, [r7, #4]
 8007be6:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007bec:	693b      	ldr	r3, [r7, #16]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d10b      	bne.n	8007c0a <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8007bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf6:	f383 8811 	msr	BASEPRI, r3
 8007bfa:	f3bf 8f6f 	isb	sy
 8007bfe:	f3bf 8f4f 	dsb	sy
 8007c02:	60fb      	str	r3, [r7, #12]
}
 8007c04:	bf00      	nop
 8007c06:	bf00      	nop
 8007c08:	e7fd      	b.n	8007c06 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007c0a:	693b      	ldr	r3, [r7, #16]
 8007c0c:	689c      	ldr	r4, [r3, #8]
 8007c0e:	f001 fbe1 	bl	80093d4 <xTaskGetCurrentTaskHandle>
 8007c12:	4603      	mov	r3, r0
 8007c14:	429c      	cmp	r4, r3
 8007c16:	d107      	bne.n	8007c28 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	68db      	ldr	r3, [r3, #12]
 8007c1c:	1c5a      	adds	r2, r3, #1
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8007c22:	2301      	movs	r3, #1
 8007c24:	617b      	str	r3, [r7, #20]
 8007c26:	e00c      	b.n	8007c42 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8007c28:	6839      	ldr	r1, [r7, #0]
 8007c2a:	6938      	ldr	r0, [r7, #16]
 8007c2c:	f000 fa90 	bl	8008150 <xQueueSemaphoreTake>
 8007c30:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d004      	beq.n	8007c42 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	68db      	ldr	r3, [r3, #12]
 8007c3c:	1c5a      	adds	r2, r3, #1
 8007c3e:	693b      	ldr	r3, [r7, #16]
 8007c40:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8007c42:	697b      	ldr	r3, [r7, #20]
	}
 8007c44:	4618      	mov	r0, r3
 8007c46:	371c      	adds	r7, #28
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd90      	pop	{r4, r7, pc}

08007c4c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b08e      	sub	sp, #56	@ 0x38
 8007c50:	af00      	add	r7, sp, #0
 8007c52:	60f8      	str	r0, [r7, #12]
 8007c54:	60b9      	str	r1, [r7, #8]
 8007c56:	607a      	str	r2, [r7, #4]
 8007c58:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d10b      	bne.n	8007c80 <xQueueGenericSend+0x34>
	__asm volatile
 8007c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c6c:	f383 8811 	msr	BASEPRI, r3
 8007c70:	f3bf 8f6f 	isb	sy
 8007c74:	f3bf 8f4f 	dsb	sy
 8007c78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007c7a:	bf00      	nop
 8007c7c:	bf00      	nop
 8007c7e:	e7fd      	b.n	8007c7c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d103      	bne.n	8007c8e <xQueueGenericSend+0x42>
 8007c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d101      	bne.n	8007c92 <xQueueGenericSend+0x46>
 8007c8e:	2301      	movs	r3, #1
 8007c90:	e000      	b.n	8007c94 <xQueueGenericSend+0x48>
 8007c92:	2300      	movs	r3, #0
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d10b      	bne.n	8007cb0 <xQueueGenericSend+0x64>
	__asm volatile
 8007c98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c9c:	f383 8811 	msr	BASEPRI, r3
 8007ca0:	f3bf 8f6f 	isb	sy
 8007ca4:	f3bf 8f4f 	dsb	sy
 8007ca8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007caa:	bf00      	nop
 8007cac:	bf00      	nop
 8007cae:	e7fd      	b.n	8007cac <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	2b02      	cmp	r3, #2
 8007cb4:	d103      	bne.n	8007cbe <xQueueGenericSend+0x72>
 8007cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cba:	2b01      	cmp	r3, #1
 8007cbc:	d101      	bne.n	8007cc2 <xQueueGenericSend+0x76>
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e000      	b.n	8007cc4 <xQueueGenericSend+0x78>
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d10b      	bne.n	8007ce0 <xQueueGenericSend+0x94>
	__asm volatile
 8007cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ccc:	f383 8811 	msr	BASEPRI, r3
 8007cd0:	f3bf 8f6f 	isb	sy
 8007cd4:	f3bf 8f4f 	dsb	sy
 8007cd8:	623b      	str	r3, [r7, #32]
}
 8007cda:	bf00      	nop
 8007cdc:	bf00      	nop
 8007cde:	e7fd      	b.n	8007cdc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ce0:	f001 fb88 	bl	80093f4 <xTaskGetSchedulerState>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d102      	bne.n	8007cf0 <xQueueGenericSend+0xa4>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d101      	bne.n	8007cf4 <xQueueGenericSend+0xa8>
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	e000      	b.n	8007cf6 <xQueueGenericSend+0xaa>
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d10b      	bne.n	8007d12 <xQueueGenericSend+0xc6>
	__asm volatile
 8007cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cfe:	f383 8811 	msr	BASEPRI, r3
 8007d02:	f3bf 8f6f 	isb	sy
 8007d06:	f3bf 8f4f 	dsb	sy
 8007d0a:	61fb      	str	r3, [r7, #28]
}
 8007d0c:	bf00      	nop
 8007d0e:	bf00      	nop
 8007d10:	e7fd      	b.n	8007d0e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d12:	f002 f9d9 	bl	800a0c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d1e:	429a      	cmp	r2, r3
 8007d20:	d302      	bcc.n	8007d28 <xQueueGenericSend+0xdc>
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	2b02      	cmp	r3, #2
 8007d26:	d129      	bne.n	8007d7c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007d28:	683a      	ldr	r2, [r7, #0]
 8007d2a:	68b9      	ldr	r1, [r7, #8]
 8007d2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007d2e:	f000 fbb9 	bl	80084a4 <prvCopyDataToQueue>
 8007d32:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d010      	beq.n	8007d5e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d3e:	3324      	adds	r3, #36	@ 0x24
 8007d40:	4618      	mov	r0, r3
 8007d42:	f001 f987 	bl	8009054 <xTaskRemoveFromEventList>
 8007d46:	4603      	mov	r3, r0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d013      	beq.n	8007d74 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007d4c:	4b3f      	ldr	r3, [pc, #252]	@ (8007e4c <xQueueGenericSend+0x200>)
 8007d4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d52:	601a      	str	r2, [r3, #0]
 8007d54:	f3bf 8f4f 	dsb	sy
 8007d58:	f3bf 8f6f 	isb	sy
 8007d5c:	e00a      	b.n	8007d74 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007d5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d007      	beq.n	8007d74 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007d64:	4b39      	ldr	r3, [pc, #228]	@ (8007e4c <xQueueGenericSend+0x200>)
 8007d66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d6a:	601a      	str	r2, [r3, #0]
 8007d6c:	f3bf 8f4f 	dsb	sy
 8007d70:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007d74:	f002 f9da 	bl	800a12c <vPortExitCritical>
				return pdPASS;
 8007d78:	2301      	movs	r3, #1
 8007d7a:	e063      	b.n	8007e44 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d103      	bne.n	8007d8a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007d82:	f002 f9d3 	bl	800a12c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007d86:	2300      	movs	r3, #0
 8007d88:	e05c      	b.n	8007e44 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007d8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d106      	bne.n	8007d9e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d90:	f107 0314 	add.w	r3, r7, #20
 8007d94:	4618      	mov	r0, r3
 8007d96:	f001 f9c1 	bl	800911c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007d9e:	f002 f9c5 	bl	800a12c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007da2:	f000 ff31 	bl	8008c08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007da6:	f002 f98f 	bl	800a0c8 <vPortEnterCritical>
 8007daa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007db0:	b25b      	sxtb	r3, r3
 8007db2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007db6:	d103      	bne.n	8007dc0 <xQueueGenericSend+0x174>
 8007db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007dc6:	b25b      	sxtb	r3, r3
 8007dc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dcc:	d103      	bne.n	8007dd6 <xQueueGenericSend+0x18a>
 8007dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007dd6:	f002 f9a9 	bl	800a12c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007dda:	1d3a      	adds	r2, r7, #4
 8007ddc:	f107 0314 	add.w	r3, r7, #20
 8007de0:	4611      	mov	r1, r2
 8007de2:	4618      	mov	r0, r3
 8007de4:	f001 f9b0 	bl	8009148 <xTaskCheckForTimeOut>
 8007de8:	4603      	mov	r3, r0
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d124      	bne.n	8007e38 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007dee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007df0:	f000 fc50 	bl	8008694 <prvIsQueueFull>
 8007df4:	4603      	mov	r3, r0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d018      	beq.n	8007e2c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dfc:	3310      	adds	r3, #16
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	4611      	mov	r1, r2
 8007e02:	4618      	mov	r0, r3
 8007e04:	f001 f8d4 	bl	8008fb0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007e08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007e0a:	f000 fbdb 	bl	80085c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007e0e:	f000 ff09 	bl	8008c24 <xTaskResumeAll>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	f47f af7c 	bne.w	8007d12 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8007e4c <xQueueGenericSend+0x200>)
 8007e1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e20:	601a      	str	r2, [r3, #0]
 8007e22:	f3bf 8f4f 	dsb	sy
 8007e26:	f3bf 8f6f 	isb	sy
 8007e2a:	e772      	b.n	8007d12 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007e2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007e2e:	f000 fbc9 	bl	80085c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e32:	f000 fef7 	bl	8008c24 <xTaskResumeAll>
 8007e36:	e76c      	b.n	8007d12 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007e38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007e3a:	f000 fbc3 	bl	80085c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007e3e:	f000 fef1 	bl	8008c24 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007e42:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3738      	adds	r7, #56	@ 0x38
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}
 8007e4c:	e000ed04 	.word	0xe000ed04

08007e50 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b090      	sub	sp, #64	@ 0x40
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	60f8      	str	r0, [r7, #12]
 8007e58:	60b9      	str	r1, [r7, #8]
 8007e5a:	607a      	str	r2, [r7, #4]
 8007e5c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d10b      	bne.n	8007e80 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e6c:	f383 8811 	msr	BASEPRI, r3
 8007e70:	f3bf 8f6f 	isb	sy
 8007e74:	f3bf 8f4f 	dsb	sy
 8007e78:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007e7a:	bf00      	nop
 8007e7c:	bf00      	nop
 8007e7e:	e7fd      	b.n	8007e7c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d103      	bne.n	8007e8e <xQueueGenericSendFromISR+0x3e>
 8007e86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d101      	bne.n	8007e92 <xQueueGenericSendFromISR+0x42>
 8007e8e:	2301      	movs	r3, #1
 8007e90:	e000      	b.n	8007e94 <xQueueGenericSendFromISR+0x44>
 8007e92:	2300      	movs	r3, #0
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d10b      	bne.n	8007eb0 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e9c:	f383 8811 	msr	BASEPRI, r3
 8007ea0:	f3bf 8f6f 	isb	sy
 8007ea4:	f3bf 8f4f 	dsb	sy
 8007ea8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007eaa:	bf00      	nop
 8007eac:	bf00      	nop
 8007eae:	e7fd      	b.n	8007eac <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	2b02      	cmp	r3, #2
 8007eb4:	d103      	bne.n	8007ebe <xQueueGenericSendFromISR+0x6e>
 8007eb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	d101      	bne.n	8007ec2 <xQueueGenericSendFromISR+0x72>
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	e000      	b.n	8007ec4 <xQueueGenericSendFromISR+0x74>
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d10b      	bne.n	8007ee0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ecc:	f383 8811 	msr	BASEPRI, r3
 8007ed0:	f3bf 8f6f 	isb	sy
 8007ed4:	f3bf 8f4f 	dsb	sy
 8007ed8:	623b      	str	r3, [r7, #32]
}
 8007eda:	bf00      	nop
 8007edc:	bf00      	nop
 8007ede:	e7fd      	b.n	8007edc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007ee0:	f002 f9d2 	bl	800a288 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007ee4:	f3ef 8211 	mrs	r2, BASEPRI
 8007ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eec:	f383 8811 	msr	BASEPRI, r3
 8007ef0:	f3bf 8f6f 	isb	sy
 8007ef4:	f3bf 8f4f 	dsb	sy
 8007ef8:	61fa      	str	r2, [r7, #28]
 8007efa:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007efc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007efe:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d302      	bcc.n	8007f12 <xQueueGenericSendFromISR+0xc2>
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	2b02      	cmp	r3, #2
 8007f10:	d12f      	bne.n	8007f72 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f14:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f18:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f22:	683a      	ldr	r2, [r7, #0]
 8007f24:	68b9      	ldr	r1, [r7, #8]
 8007f26:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007f28:	f000 fabc 	bl	80084a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007f2c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f34:	d112      	bne.n	8007f5c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d016      	beq.n	8007f6c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f40:	3324      	adds	r3, #36	@ 0x24
 8007f42:	4618      	mov	r0, r3
 8007f44:	f001 f886 	bl	8009054 <xTaskRemoveFromEventList>
 8007f48:	4603      	mov	r3, r0
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d00e      	beq.n	8007f6c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d00b      	beq.n	8007f6c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2201      	movs	r2, #1
 8007f58:	601a      	str	r2, [r3, #0]
 8007f5a:	e007      	b.n	8007f6c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007f5c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007f60:	3301      	adds	r3, #1
 8007f62:	b2db      	uxtb	r3, r3
 8007f64:	b25a      	sxtb	r2, r3
 8007f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007f70:	e001      	b.n	8007f76 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007f72:	2300      	movs	r3, #0
 8007f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f78:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007f80:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007f82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007f84:	4618      	mov	r0, r3
 8007f86:	3740      	adds	r7, #64	@ 0x40
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bd80      	pop	{r7, pc}

08007f8c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b08c      	sub	sp, #48	@ 0x30
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	60f8      	str	r0, [r7, #12]
 8007f94:	60b9      	str	r1, [r7, #8]
 8007f96:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d10b      	bne.n	8007fbe <xQueueReceive+0x32>
	__asm volatile
 8007fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007faa:	f383 8811 	msr	BASEPRI, r3
 8007fae:	f3bf 8f6f 	isb	sy
 8007fb2:	f3bf 8f4f 	dsb	sy
 8007fb6:	623b      	str	r3, [r7, #32]
}
 8007fb8:	bf00      	nop
 8007fba:	bf00      	nop
 8007fbc:	e7fd      	b.n	8007fba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d103      	bne.n	8007fcc <xQueueReceive+0x40>
 8007fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d101      	bne.n	8007fd0 <xQueueReceive+0x44>
 8007fcc:	2301      	movs	r3, #1
 8007fce:	e000      	b.n	8007fd2 <xQueueReceive+0x46>
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d10b      	bne.n	8007fee <xQueueReceive+0x62>
	__asm volatile
 8007fd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fda:	f383 8811 	msr	BASEPRI, r3
 8007fde:	f3bf 8f6f 	isb	sy
 8007fe2:	f3bf 8f4f 	dsb	sy
 8007fe6:	61fb      	str	r3, [r7, #28]
}
 8007fe8:	bf00      	nop
 8007fea:	bf00      	nop
 8007fec:	e7fd      	b.n	8007fea <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007fee:	f001 fa01 	bl	80093f4 <xTaskGetSchedulerState>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d102      	bne.n	8007ffe <xQueueReceive+0x72>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d101      	bne.n	8008002 <xQueueReceive+0x76>
 8007ffe:	2301      	movs	r3, #1
 8008000:	e000      	b.n	8008004 <xQueueReceive+0x78>
 8008002:	2300      	movs	r3, #0
 8008004:	2b00      	cmp	r3, #0
 8008006:	d10b      	bne.n	8008020 <xQueueReceive+0x94>
	__asm volatile
 8008008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800800c:	f383 8811 	msr	BASEPRI, r3
 8008010:	f3bf 8f6f 	isb	sy
 8008014:	f3bf 8f4f 	dsb	sy
 8008018:	61bb      	str	r3, [r7, #24]
}
 800801a:	bf00      	nop
 800801c:	bf00      	nop
 800801e:	e7fd      	b.n	800801c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008020:	f002 f852 	bl	800a0c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008028:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800802a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800802c:	2b00      	cmp	r3, #0
 800802e:	d01f      	beq.n	8008070 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008030:	68b9      	ldr	r1, [r7, #8]
 8008032:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008034:	f000 faa0 	bl	8008578 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800803a:	1e5a      	subs	r2, r3, #1
 800803c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800803e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008042:	691b      	ldr	r3, [r3, #16]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d00f      	beq.n	8008068 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800804a:	3310      	adds	r3, #16
 800804c:	4618      	mov	r0, r3
 800804e:	f001 f801 	bl	8009054 <xTaskRemoveFromEventList>
 8008052:	4603      	mov	r3, r0
 8008054:	2b00      	cmp	r3, #0
 8008056:	d007      	beq.n	8008068 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008058:	4b3c      	ldr	r3, [pc, #240]	@ (800814c <xQueueReceive+0x1c0>)
 800805a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800805e:	601a      	str	r2, [r3, #0]
 8008060:	f3bf 8f4f 	dsb	sy
 8008064:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008068:	f002 f860 	bl	800a12c <vPortExitCritical>
				return pdPASS;
 800806c:	2301      	movs	r3, #1
 800806e:	e069      	b.n	8008144 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d103      	bne.n	800807e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008076:	f002 f859 	bl	800a12c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800807a:	2300      	movs	r3, #0
 800807c:	e062      	b.n	8008144 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800807e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008080:	2b00      	cmp	r3, #0
 8008082:	d106      	bne.n	8008092 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008084:	f107 0310 	add.w	r3, r7, #16
 8008088:	4618      	mov	r0, r3
 800808a:	f001 f847 	bl	800911c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800808e:	2301      	movs	r3, #1
 8008090:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008092:	f002 f84b 	bl	800a12c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008096:	f000 fdb7 	bl	8008c08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800809a:	f002 f815 	bl	800a0c8 <vPortEnterCritical>
 800809e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80080a4:	b25b      	sxtb	r3, r3
 80080a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080aa:	d103      	bne.n	80080b4 <xQueueReceive+0x128>
 80080ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ae:	2200      	movs	r2, #0
 80080b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080b6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80080ba:	b25b      	sxtb	r3, r3
 80080bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080c0:	d103      	bne.n	80080ca <xQueueReceive+0x13e>
 80080c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080c4:	2200      	movs	r2, #0
 80080c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80080ca:	f002 f82f 	bl	800a12c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80080ce:	1d3a      	adds	r2, r7, #4
 80080d0:	f107 0310 	add.w	r3, r7, #16
 80080d4:	4611      	mov	r1, r2
 80080d6:	4618      	mov	r0, r3
 80080d8:	f001 f836 	bl	8009148 <xTaskCheckForTimeOut>
 80080dc:	4603      	mov	r3, r0
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d123      	bne.n	800812a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80080e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080e4:	f000 fac0 	bl	8008668 <prvIsQueueEmpty>
 80080e8:	4603      	mov	r3, r0
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d017      	beq.n	800811e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80080ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080f0:	3324      	adds	r3, #36	@ 0x24
 80080f2:	687a      	ldr	r2, [r7, #4]
 80080f4:	4611      	mov	r1, r2
 80080f6:	4618      	mov	r0, r3
 80080f8:	f000 ff5a 	bl	8008fb0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80080fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80080fe:	f000 fa61 	bl	80085c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008102:	f000 fd8f 	bl	8008c24 <xTaskResumeAll>
 8008106:	4603      	mov	r3, r0
 8008108:	2b00      	cmp	r3, #0
 800810a:	d189      	bne.n	8008020 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800810c:	4b0f      	ldr	r3, [pc, #60]	@ (800814c <xQueueReceive+0x1c0>)
 800810e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008112:	601a      	str	r2, [r3, #0]
 8008114:	f3bf 8f4f 	dsb	sy
 8008118:	f3bf 8f6f 	isb	sy
 800811c:	e780      	b.n	8008020 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800811e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008120:	f000 fa50 	bl	80085c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008124:	f000 fd7e 	bl	8008c24 <xTaskResumeAll>
 8008128:	e77a      	b.n	8008020 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800812a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800812c:	f000 fa4a 	bl	80085c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008130:	f000 fd78 	bl	8008c24 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008134:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008136:	f000 fa97 	bl	8008668 <prvIsQueueEmpty>
 800813a:	4603      	mov	r3, r0
 800813c:	2b00      	cmp	r3, #0
 800813e:	f43f af6f 	beq.w	8008020 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008142:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008144:	4618      	mov	r0, r3
 8008146:	3730      	adds	r7, #48	@ 0x30
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}
 800814c:	e000ed04 	.word	0xe000ed04

08008150 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b08e      	sub	sp, #56	@ 0x38
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800815a:	2300      	movs	r3, #0
 800815c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008162:	2300      	movs	r3, #0
 8008164:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008168:	2b00      	cmp	r3, #0
 800816a:	d10b      	bne.n	8008184 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800816c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008170:	f383 8811 	msr	BASEPRI, r3
 8008174:	f3bf 8f6f 	isb	sy
 8008178:	f3bf 8f4f 	dsb	sy
 800817c:	623b      	str	r3, [r7, #32]
}
 800817e:	bf00      	nop
 8008180:	bf00      	nop
 8008182:	e7fd      	b.n	8008180 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008186:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008188:	2b00      	cmp	r3, #0
 800818a:	d00b      	beq.n	80081a4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800818c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008190:	f383 8811 	msr	BASEPRI, r3
 8008194:	f3bf 8f6f 	isb	sy
 8008198:	f3bf 8f4f 	dsb	sy
 800819c:	61fb      	str	r3, [r7, #28]
}
 800819e:	bf00      	nop
 80081a0:	bf00      	nop
 80081a2:	e7fd      	b.n	80081a0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80081a4:	f001 f926 	bl	80093f4 <xTaskGetSchedulerState>
 80081a8:	4603      	mov	r3, r0
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d102      	bne.n	80081b4 <xQueueSemaphoreTake+0x64>
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d101      	bne.n	80081b8 <xQueueSemaphoreTake+0x68>
 80081b4:	2301      	movs	r3, #1
 80081b6:	e000      	b.n	80081ba <xQueueSemaphoreTake+0x6a>
 80081b8:	2300      	movs	r3, #0
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d10b      	bne.n	80081d6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80081be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081c2:	f383 8811 	msr	BASEPRI, r3
 80081c6:	f3bf 8f6f 	isb	sy
 80081ca:	f3bf 8f4f 	dsb	sy
 80081ce:	61bb      	str	r3, [r7, #24]
}
 80081d0:	bf00      	nop
 80081d2:	bf00      	nop
 80081d4:	e7fd      	b.n	80081d2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80081d6:	f001 ff77 	bl	800a0c8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80081da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081de:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80081e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d024      	beq.n	8008230 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80081e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081e8:	1e5a      	subs	r2, r3, #1
 80081ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ec:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80081ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d104      	bne.n	8008200 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80081f6:	f001 fa77 	bl	80096e8 <pvTaskIncrementMutexHeldCount>
 80081fa:	4602      	mov	r2, r0
 80081fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081fe:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008202:	691b      	ldr	r3, [r3, #16]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d00f      	beq.n	8008228 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800820a:	3310      	adds	r3, #16
 800820c:	4618      	mov	r0, r3
 800820e:	f000 ff21 	bl	8009054 <xTaskRemoveFromEventList>
 8008212:	4603      	mov	r3, r0
 8008214:	2b00      	cmp	r3, #0
 8008216:	d007      	beq.n	8008228 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008218:	4b54      	ldr	r3, [pc, #336]	@ (800836c <xQueueSemaphoreTake+0x21c>)
 800821a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800821e:	601a      	str	r2, [r3, #0]
 8008220:	f3bf 8f4f 	dsb	sy
 8008224:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008228:	f001 ff80 	bl	800a12c <vPortExitCritical>
				return pdPASS;
 800822c:	2301      	movs	r3, #1
 800822e:	e098      	b.n	8008362 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d112      	bne.n	800825c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008238:	2b00      	cmp	r3, #0
 800823a:	d00b      	beq.n	8008254 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800823c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008240:	f383 8811 	msr	BASEPRI, r3
 8008244:	f3bf 8f6f 	isb	sy
 8008248:	f3bf 8f4f 	dsb	sy
 800824c:	617b      	str	r3, [r7, #20]
}
 800824e:	bf00      	nop
 8008250:	bf00      	nop
 8008252:	e7fd      	b.n	8008250 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008254:	f001 ff6a 	bl	800a12c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008258:	2300      	movs	r3, #0
 800825a:	e082      	b.n	8008362 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800825c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800825e:	2b00      	cmp	r3, #0
 8008260:	d106      	bne.n	8008270 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008262:	f107 030c 	add.w	r3, r7, #12
 8008266:	4618      	mov	r0, r3
 8008268:	f000 ff58 	bl	800911c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800826c:	2301      	movs	r3, #1
 800826e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008270:	f001 ff5c 	bl	800a12c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008274:	f000 fcc8 	bl	8008c08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008278:	f001 ff26 	bl	800a0c8 <vPortEnterCritical>
 800827c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800827e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008282:	b25b      	sxtb	r3, r3
 8008284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008288:	d103      	bne.n	8008292 <xQueueSemaphoreTake+0x142>
 800828a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800828c:	2200      	movs	r2, #0
 800828e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008292:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008294:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008298:	b25b      	sxtb	r3, r3
 800829a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800829e:	d103      	bne.n	80082a8 <xQueueSemaphoreTake+0x158>
 80082a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082a2:	2200      	movs	r2, #0
 80082a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80082a8:	f001 ff40 	bl	800a12c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80082ac:	463a      	mov	r2, r7
 80082ae:	f107 030c 	add.w	r3, r7, #12
 80082b2:	4611      	mov	r1, r2
 80082b4:	4618      	mov	r0, r3
 80082b6:	f000 ff47 	bl	8009148 <xTaskCheckForTimeOut>
 80082ba:	4603      	mov	r3, r0
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d132      	bne.n	8008326 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80082c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80082c2:	f000 f9d1 	bl	8008668 <prvIsQueueEmpty>
 80082c6:	4603      	mov	r3, r0
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d026      	beq.n	800831a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80082cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d109      	bne.n	80082e8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80082d4:	f001 fef8 	bl	800a0c8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80082d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	4618      	mov	r0, r3
 80082de:	f001 f8a7 	bl	8009430 <xTaskPriorityInherit>
 80082e2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80082e4:	f001 ff22 	bl	800a12c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80082e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ea:	3324      	adds	r3, #36	@ 0x24
 80082ec:	683a      	ldr	r2, [r7, #0]
 80082ee:	4611      	mov	r1, r2
 80082f0:	4618      	mov	r0, r3
 80082f2:	f000 fe5d 	bl	8008fb0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80082f6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80082f8:	f000 f964 	bl	80085c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80082fc:	f000 fc92 	bl	8008c24 <xTaskResumeAll>
 8008300:	4603      	mov	r3, r0
 8008302:	2b00      	cmp	r3, #0
 8008304:	f47f af67 	bne.w	80081d6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008308:	4b18      	ldr	r3, [pc, #96]	@ (800836c <xQueueSemaphoreTake+0x21c>)
 800830a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800830e:	601a      	str	r2, [r3, #0]
 8008310:	f3bf 8f4f 	dsb	sy
 8008314:	f3bf 8f6f 	isb	sy
 8008318:	e75d      	b.n	80081d6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800831a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800831c:	f000 f952 	bl	80085c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008320:	f000 fc80 	bl	8008c24 <xTaskResumeAll>
 8008324:	e757      	b.n	80081d6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008326:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008328:	f000 f94c 	bl	80085c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800832c:	f000 fc7a 	bl	8008c24 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008330:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008332:	f000 f999 	bl	8008668 <prvIsQueueEmpty>
 8008336:	4603      	mov	r3, r0
 8008338:	2b00      	cmp	r3, #0
 800833a:	f43f af4c 	beq.w	80081d6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800833e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008340:	2b00      	cmp	r3, #0
 8008342:	d00d      	beq.n	8008360 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008344:	f001 fec0 	bl	800a0c8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008348:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800834a:	f000 f893 	bl	8008474 <prvGetDisinheritPriorityAfterTimeout>
 800834e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008352:	689b      	ldr	r3, [r3, #8]
 8008354:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008356:	4618      	mov	r0, r3
 8008358:	f001 f942 	bl	80095e0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800835c:	f001 fee6 	bl	800a12c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008360:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008362:	4618      	mov	r0, r3
 8008364:	3738      	adds	r7, #56	@ 0x38
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}
 800836a:	bf00      	nop
 800836c:	e000ed04 	.word	0xe000ed04

08008370 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b08e      	sub	sp, #56	@ 0x38
 8008374:	af00      	add	r7, sp, #0
 8008376:	60f8      	str	r0, [r7, #12]
 8008378:	60b9      	str	r1, [r7, #8]
 800837a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008382:	2b00      	cmp	r3, #0
 8008384:	d10b      	bne.n	800839e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8008386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800838a:	f383 8811 	msr	BASEPRI, r3
 800838e:	f3bf 8f6f 	isb	sy
 8008392:	f3bf 8f4f 	dsb	sy
 8008396:	623b      	str	r3, [r7, #32]
}
 8008398:	bf00      	nop
 800839a:	bf00      	nop
 800839c:	e7fd      	b.n	800839a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800839e:	68bb      	ldr	r3, [r7, #8]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d103      	bne.n	80083ac <xQueueReceiveFromISR+0x3c>
 80083a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d101      	bne.n	80083b0 <xQueueReceiveFromISR+0x40>
 80083ac:	2301      	movs	r3, #1
 80083ae:	e000      	b.n	80083b2 <xQueueReceiveFromISR+0x42>
 80083b0:	2300      	movs	r3, #0
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d10b      	bne.n	80083ce <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80083b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ba:	f383 8811 	msr	BASEPRI, r3
 80083be:	f3bf 8f6f 	isb	sy
 80083c2:	f3bf 8f4f 	dsb	sy
 80083c6:	61fb      	str	r3, [r7, #28]
}
 80083c8:	bf00      	nop
 80083ca:	bf00      	nop
 80083cc:	e7fd      	b.n	80083ca <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80083ce:	f001 ff5b 	bl	800a288 <vPortValidateInterruptPriority>
	__asm volatile
 80083d2:	f3ef 8211 	mrs	r2, BASEPRI
 80083d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083da:	f383 8811 	msr	BASEPRI, r3
 80083de:	f3bf 8f6f 	isb	sy
 80083e2:	f3bf 8f4f 	dsb	sy
 80083e6:	61ba      	str	r2, [r7, #24]
 80083e8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80083ea:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80083ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80083ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083f2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80083f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d02f      	beq.n	800845a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80083fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008400:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008404:	68b9      	ldr	r1, [r7, #8]
 8008406:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008408:	f000 f8b6 	bl	8008578 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800840c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800840e:	1e5a      	subs	r2, r3, #1
 8008410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008412:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008414:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800841c:	d112      	bne.n	8008444 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800841e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008420:	691b      	ldr	r3, [r3, #16]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d016      	beq.n	8008454 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008428:	3310      	adds	r3, #16
 800842a:	4618      	mov	r0, r3
 800842c:	f000 fe12 	bl	8009054 <xTaskRemoveFromEventList>
 8008430:	4603      	mov	r3, r0
 8008432:	2b00      	cmp	r3, #0
 8008434:	d00e      	beq.n	8008454 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d00b      	beq.n	8008454 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2201      	movs	r2, #1
 8008440:	601a      	str	r2, [r3, #0]
 8008442:	e007      	b.n	8008454 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008444:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008448:	3301      	adds	r3, #1
 800844a:	b2db      	uxtb	r3, r3
 800844c:	b25a      	sxtb	r2, r3
 800844e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008450:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008454:	2301      	movs	r3, #1
 8008456:	637b      	str	r3, [r7, #52]	@ 0x34
 8008458:	e001      	b.n	800845e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800845a:	2300      	movs	r3, #0
 800845c:	637b      	str	r3, [r7, #52]	@ 0x34
 800845e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008460:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	f383 8811 	msr	BASEPRI, r3
}
 8008468:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800846a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800846c:	4618      	mov	r0, r3
 800846e:	3738      	adds	r7, #56	@ 0x38
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}

08008474 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008474:	b480      	push	{r7}
 8008476:	b085      	sub	sp, #20
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008480:	2b00      	cmp	r3, #0
 8008482:	d006      	beq.n	8008492 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800848e:	60fb      	str	r3, [r7, #12]
 8008490:	e001      	b.n	8008496 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008492:	2300      	movs	r3, #0
 8008494:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008496:	68fb      	ldr	r3, [r7, #12]
	}
 8008498:	4618      	mov	r0, r3
 800849a:	3714      	adds	r7, #20
 800849c:	46bd      	mov	sp, r7
 800849e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084a2:	4770      	bx	lr

080084a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80084a4:	b580      	push	{r7, lr}
 80084a6:	b086      	sub	sp, #24
 80084a8:	af00      	add	r7, sp, #0
 80084aa:	60f8      	str	r0, [r7, #12]
 80084ac:	60b9      	str	r1, [r7, #8]
 80084ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80084b0:	2300      	movs	r3, #0
 80084b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d10d      	bne.n	80084de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d14d      	bne.n	8008566 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	4618      	mov	r0, r3
 80084d0:	f001 f816 	bl	8009500 <xTaskPriorityDisinherit>
 80084d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	2200      	movs	r2, #0
 80084da:	609a      	str	r2, [r3, #8]
 80084dc:	e043      	b.n	8008566 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d119      	bne.n	8008518 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	6858      	ldr	r0, [r3, #4]
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084ec:	461a      	mov	r2, r3
 80084ee:	68b9      	ldr	r1, [r7, #8]
 80084f0:	f003 f8f3 	bl	800b6da <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	685a      	ldr	r2, [r3, #4]
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084fc:	441a      	add	r2, r3
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	685a      	ldr	r2, [r3, #4]
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	689b      	ldr	r3, [r3, #8]
 800850a:	429a      	cmp	r2, r3
 800850c:	d32b      	bcc.n	8008566 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681a      	ldr	r2, [r3, #0]
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	605a      	str	r2, [r3, #4]
 8008516:	e026      	b.n	8008566 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	68d8      	ldr	r0, [r3, #12]
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008520:	461a      	mov	r2, r3
 8008522:	68b9      	ldr	r1, [r7, #8]
 8008524:	f003 f8d9 	bl	800b6da <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	68da      	ldr	r2, [r3, #12]
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008530:	425b      	negs	r3, r3
 8008532:	441a      	add	r2, r3
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	68da      	ldr	r2, [r3, #12]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	429a      	cmp	r2, r3
 8008542:	d207      	bcs.n	8008554 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	689a      	ldr	r2, [r3, #8]
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800854c:	425b      	negs	r3, r3
 800854e:	441a      	add	r2, r3
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2b02      	cmp	r3, #2
 8008558:	d105      	bne.n	8008566 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d002      	beq.n	8008566 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	3b01      	subs	r3, #1
 8008564:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	1c5a      	adds	r2, r3, #1
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800856e:	697b      	ldr	r3, [r7, #20]
}
 8008570:	4618      	mov	r0, r3
 8008572:	3718      	adds	r7, #24
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b082      	sub	sp, #8
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008586:	2b00      	cmp	r3, #0
 8008588:	d018      	beq.n	80085bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	68da      	ldr	r2, [r3, #12]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008592:	441a      	add	r2, r3
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	68da      	ldr	r2, [r3, #12]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	689b      	ldr	r3, [r3, #8]
 80085a0:	429a      	cmp	r2, r3
 80085a2:	d303      	bcc.n	80085ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681a      	ldr	r2, [r3, #0]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	68d9      	ldr	r1, [r3, #12]
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085b4:	461a      	mov	r2, r3
 80085b6:	6838      	ldr	r0, [r7, #0]
 80085b8:	f003 f88f 	bl	800b6da <memcpy>
	}
}
 80085bc:	bf00      	nop
 80085be:	3708      	adds	r7, #8
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}

080085c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b084      	sub	sp, #16
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80085cc:	f001 fd7c 	bl	800a0c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80085d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80085d8:	e011      	b.n	80085fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d012      	beq.n	8008608 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	3324      	adds	r3, #36	@ 0x24
 80085e6:	4618      	mov	r0, r3
 80085e8:	f000 fd34 	bl	8009054 <xTaskRemoveFromEventList>
 80085ec:	4603      	mov	r3, r0
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d001      	beq.n	80085f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80085f2:	f000 fe0d 	bl	8009210 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80085f6:	7bfb      	ldrb	r3, [r7, #15]
 80085f8:	3b01      	subs	r3, #1
 80085fa:	b2db      	uxtb	r3, r3
 80085fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80085fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008602:	2b00      	cmp	r3, #0
 8008604:	dce9      	bgt.n	80085da <prvUnlockQueue+0x16>
 8008606:	e000      	b.n	800860a <prvUnlockQueue+0x46>
					break;
 8008608:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	22ff      	movs	r2, #255	@ 0xff
 800860e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008612:	f001 fd8b 	bl	800a12c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008616:	f001 fd57 	bl	800a0c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008620:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008622:	e011      	b.n	8008648 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	691b      	ldr	r3, [r3, #16]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d012      	beq.n	8008652 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	3310      	adds	r3, #16
 8008630:	4618      	mov	r0, r3
 8008632:	f000 fd0f 	bl	8009054 <xTaskRemoveFromEventList>
 8008636:	4603      	mov	r3, r0
 8008638:	2b00      	cmp	r3, #0
 800863a:	d001      	beq.n	8008640 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800863c:	f000 fde8 	bl	8009210 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008640:	7bbb      	ldrb	r3, [r7, #14]
 8008642:	3b01      	subs	r3, #1
 8008644:	b2db      	uxtb	r3, r3
 8008646:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008648:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800864c:	2b00      	cmp	r3, #0
 800864e:	dce9      	bgt.n	8008624 <prvUnlockQueue+0x60>
 8008650:	e000      	b.n	8008654 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008652:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	22ff      	movs	r2, #255	@ 0xff
 8008658:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800865c:	f001 fd66 	bl	800a12c <vPortExitCritical>
}
 8008660:	bf00      	nop
 8008662:	3710      	adds	r7, #16
 8008664:	46bd      	mov	sp, r7
 8008666:	bd80      	pop	{r7, pc}

08008668 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b084      	sub	sp, #16
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008670:	f001 fd2a 	bl	800a0c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008678:	2b00      	cmp	r3, #0
 800867a:	d102      	bne.n	8008682 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800867c:	2301      	movs	r3, #1
 800867e:	60fb      	str	r3, [r7, #12]
 8008680:	e001      	b.n	8008686 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008682:	2300      	movs	r3, #0
 8008684:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008686:	f001 fd51 	bl	800a12c <vPortExitCritical>

	return xReturn;
 800868a:	68fb      	ldr	r3, [r7, #12]
}
 800868c:	4618      	mov	r0, r3
 800868e:	3710      	adds	r7, #16
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800869c:	f001 fd14 	bl	800a0c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086a8:	429a      	cmp	r2, r3
 80086aa:	d102      	bne.n	80086b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80086ac:	2301      	movs	r3, #1
 80086ae:	60fb      	str	r3, [r7, #12]
 80086b0:	e001      	b.n	80086b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80086b2:	2300      	movs	r3, #0
 80086b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80086b6:	f001 fd39 	bl	800a12c <vPortExitCritical>

	return xReturn;
 80086ba:	68fb      	ldr	r3, [r7, #12]
}
 80086bc:	4618      	mov	r0, r3
 80086be:	3710      	adds	r7, #16
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}

080086c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80086c4:	b480      	push	{r7}
 80086c6:	b085      	sub	sp, #20
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
 80086cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80086ce:	2300      	movs	r3, #0
 80086d0:	60fb      	str	r3, [r7, #12]
 80086d2:	e014      	b.n	80086fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80086d4:	4a0f      	ldr	r2, [pc, #60]	@ (8008714 <vQueueAddToRegistry+0x50>)
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d10b      	bne.n	80086f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80086e0:	490c      	ldr	r1, [pc, #48]	@ (8008714 <vQueueAddToRegistry+0x50>)
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	683a      	ldr	r2, [r7, #0]
 80086e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80086ea:	4a0a      	ldr	r2, [pc, #40]	@ (8008714 <vQueueAddToRegistry+0x50>)
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	00db      	lsls	r3, r3, #3
 80086f0:	4413      	add	r3, r2
 80086f2:	687a      	ldr	r2, [r7, #4]
 80086f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80086f6:	e006      	b.n	8008706 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	3301      	adds	r3, #1
 80086fc:	60fb      	str	r3, [r7, #12]
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	2b07      	cmp	r3, #7
 8008702:	d9e7      	bls.n	80086d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008704:	bf00      	nop
 8008706:	bf00      	nop
 8008708:	3714      	adds	r7, #20
 800870a:	46bd      	mov	sp, r7
 800870c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008710:	4770      	bx	lr
 8008712:	bf00      	nop
 8008714:	20000e5c 	.word	0x20000e5c

08008718 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008718:	b580      	push	{r7, lr}
 800871a:	b086      	sub	sp, #24
 800871c:	af00      	add	r7, sp, #0
 800871e:	60f8      	str	r0, [r7, #12]
 8008720:	60b9      	str	r1, [r7, #8]
 8008722:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008728:	f001 fcce 	bl	800a0c8 <vPortEnterCritical>
 800872c:	697b      	ldr	r3, [r7, #20]
 800872e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008732:	b25b      	sxtb	r3, r3
 8008734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008738:	d103      	bne.n	8008742 <vQueueWaitForMessageRestricted+0x2a>
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	2200      	movs	r2, #0
 800873e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008748:	b25b      	sxtb	r3, r3
 800874a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800874e:	d103      	bne.n	8008758 <vQueueWaitForMessageRestricted+0x40>
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	2200      	movs	r2, #0
 8008754:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008758:	f001 fce8 	bl	800a12c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008760:	2b00      	cmp	r3, #0
 8008762:	d106      	bne.n	8008772 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008764:	697b      	ldr	r3, [r7, #20]
 8008766:	3324      	adds	r3, #36	@ 0x24
 8008768:	687a      	ldr	r2, [r7, #4]
 800876a:	68b9      	ldr	r1, [r7, #8]
 800876c:	4618      	mov	r0, r3
 800876e:	f000 fc45 	bl	8008ffc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008772:	6978      	ldr	r0, [r7, #20]
 8008774:	f7ff ff26 	bl	80085c4 <prvUnlockQueue>
	}
 8008778:	bf00      	nop
 800877a:	3718      	adds	r7, #24
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}

08008780 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008780:	b580      	push	{r7, lr}
 8008782:	b08e      	sub	sp, #56	@ 0x38
 8008784:	af04      	add	r7, sp, #16
 8008786:	60f8      	str	r0, [r7, #12]
 8008788:	60b9      	str	r1, [r7, #8]
 800878a:	607a      	str	r2, [r7, #4]
 800878c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800878e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008790:	2b00      	cmp	r3, #0
 8008792:	d10b      	bne.n	80087ac <xTaskCreateStatic+0x2c>
	__asm volatile
 8008794:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008798:	f383 8811 	msr	BASEPRI, r3
 800879c:	f3bf 8f6f 	isb	sy
 80087a0:	f3bf 8f4f 	dsb	sy
 80087a4:	623b      	str	r3, [r7, #32]
}
 80087a6:	bf00      	nop
 80087a8:	bf00      	nop
 80087aa:	e7fd      	b.n	80087a8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80087ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d10b      	bne.n	80087ca <xTaskCreateStatic+0x4a>
	__asm volatile
 80087b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087b6:	f383 8811 	msr	BASEPRI, r3
 80087ba:	f3bf 8f6f 	isb	sy
 80087be:	f3bf 8f4f 	dsb	sy
 80087c2:	61fb      	str	r3, [r7, #28]
}
 80087c4:	bf00      	nop
 80087c6:	bf00      	nop
 80087c8:	e7fd      	b.n	80087c6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80087ca:	235c      	movs	r3, #92	@ 0x5c
 80087cc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	2b5c      	cmp	r3, #92	@ 0x5c
 80087d2:	d00b      	beq.n	80087ec <xTaskCreateStatic+0x6c>
	__asm volatile
 80087d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087d8:	f383 8811 	msr	BASEPRI, r3
 80087dc:	f3bf 8f6f 	isb	sy
 80087e0:	f3bf 8f4f 	dsb	sy
 80087e4:	61bb      	str	r3, [r7, #24]
}
 80087e6:	bf00      	nop
 80087e8:	bf00      	nop
 80087ea:	e7fd      	b.n	80087e8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80087ec:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80087ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d01e      	beq.n	8008832 <xTaskCreateStatic+0xb2>
 80087f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d01b      	beq.n	8008832 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80087fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087fc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80087fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008800:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008802:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008804:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008806:	2202      	movs	r2, #2
 8008808:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800880c:	2300      	movs	r3, #0
 800880e:	9303      	str	r3, [sp, #12]
 8008810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008812:	9302      	str	r3, [sp, #8]
 8008814:	f107 0314 	add.w	r3, r7, #20
 8008818:	9301      	str	r3, [sp, #4]
 800881a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800881c:	9300      	str	r3, [sp, #0]
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	687a      	ldr	r2, [r7, #4]
 8008822:	68b9      	ldr	r1, [r7, #8]
 8008824:	68f8      	ldr	r0, [r7, #12]
 8008826:	f000 f850 	bl	80088ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800882a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800882c:	f000 f8de 	bl	80089ec <prvAddNewTaskToReadyList>
 8008830:	e001      	b.n	8008836 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008832:	2300      	movs	r3, #0
 8008834:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008836:	697b      	ldr	r3, [r7, #20]
	}
 8008838:	4618      	mov	r0, r3
 800883a:	3728      	adds	r7, #40	@ 0x28
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}

08008840 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008840:	b580      	push	{r7, lr}
 8008842:	b08c      	sub	sp, #48	@ 0x30
 8008844:	af04      	add	r7, sp, #16
 8008846:	60f8      	str	r0, [r7, #12]
 8008848:	60b9      	str	r1, [r7, #8]
 800884a:	603b      	str	r3, [r7, #0]
 800884c:	4613      	mov	r3, r2
 800884e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008850:	88fb      	ldrh	r3, [r7, #6]
 8008852:	009b      	lsls	r3, r3, #2
 8008854:	4618      	mov	r0, r3
 8008856:	f001 fd59 	bl	800a30c <pvPortMalloc>
 800885a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800885c:	697b      	ldr	r3, [r7, #20]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d00e      	beq.n	8008880 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008862:	205c      	movs	r0, #92	@ 0x5c
 8008864:	f001 fd52 	bl	800a30c <pvPortMalloc>
 8008868:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800886a:	69fb      	ldr	r3, [r7, #28]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d003      	beq.n	8008878 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008870:	69fb      	ldr	r3, [r7, #28]
 8008872:	697a      	ldr	r2, [r7, #20]
 8008874:	631a      	str	r2, [r3, #48]	@ 0x30
 8008876:	e005      	b.n	8008884 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008878:	6978      	ldr	r0, [r7, #20]
 800887a:	f001 fe15 	bl	800a4a8 <vPortFree>
 800887e:	e001      	b.n	8008884 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008880:	2300      	movs	r3, #0
 8008882:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008884:	69fb      	ldr	r3, [r7, #28]
 8008886:	2b00      	cmp	r3, #0
 8008888:	d017      	beq.n	80088ba <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800888a:	69fb      	ldr	r3, [r7, #28]
 800888c:	2200      	movs	r2, #0
 800888e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008892:	88fa      	ldrh	r2, [r7, #6]
 8008894:	2300      	movs	r3, #0
 8008896:	9303      	str	r3, [sp, #12]
 8008898:	69fb      	ldr	r3, [r7, #28]
 800889a:	9302      	str	r3, [sp, #8]
 800889c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800889e:	9301      	str	r3, [sp, #4]
 80088a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088a2:	9300      	str	r3, [sp, #0]
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	68b9      	ldr	r1, [r7, #8]
 80088a8:	68f8      	ldr	r0, [r7, #12]
 80088aa:	f000 f80e 	bl	80088ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80088ae:	69f8      	ldr	r0, [r7, #28]
 80088b0:	f000 f89c 	bl	80089ec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80088b4:	2301      	movs	r3, #1
 80088b6:	61bb      	str	r3, [r7, #24]
 80088b8:	e002      	b.n	80088c0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80088ba:	f04f 33ff 	mov.w	r3, #4294967295
 80088be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80088c0:	69bb      	ldr	r3, [r7, #24]
	}
 80088c2:	4618      	mov	r0, r3
 80088c4:	3720      	adds	r7, #32
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}

080088ca <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80088ca:	b580      	push	{r7, lr}
 80088cc:	b088      	sub	sp, #32
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	60f8      	str	r0, [r7, #12]
 80088d2:	60b9      	str	r1, [r7, #8]
 80088d4:	607a      	str	r2, [r7, #4]
 80088d6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80088d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088da:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	009b      	lsls	r3, r3, #2
 80088e0:	461a      	mov	r2, r3
 80088e2:	21a5      	movs	r1, #165	@ 0xa5
 80088e4:	f002 fe54 	bl	800b590 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80088e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80088f2:	3b01      	subs	r3, #1
 80088f4:	009b      	lsls	r3, r3, #2
 80088f6:	4413      	add	r3, r2
 80088f8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80088fa:	69bb      	ldr	r3, [r7, #24]
 80088fc:	f023 0307 	bic.w	r3, r3, #7
 8008900:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008902:	69bb      	ldr	r3, [r7, #24]
 8008904:	f003 0307 	and.w	r3, r3, #7
 8008908:	2b00      	cmp	r3, #0
 800890a:	d00b      	beq.n	8008924 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800890c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008910:	f383 8811 	msr	BASEPRI, r3
 8008914:	f3bf 8f6f 	isb	sy
 8008918:	f3bf 8f4f 	dsb	sy
 800891c:	617b      	str	r3, [r7, #20]
}
 800891e:	bf00      	nop
 8008920:	bf00      	nop
 8008922:	e7fd      	b.n	8008920 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008924:	68bb      	ldr	r3, [r7, #8]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d01f      	beq.n	800896a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800892a:	2300      	movs	r3, #0
 800892c:	61fb      	str	r3, [r7, #28]
 800892e:	e012      	b.n	8008956 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008930:	68ba      	ldr	r2, [r7, #8]
 8008932:	69fb      	ldr	r3, [r7, #28]
 8008934:	4413      	add	r3, r2
 8008936:	7819      	ldrb	r1, [r3, #0]
 8008938:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800893a:	69fb      	ldr	r3, [r7, #28]
 800893c:	4413      	add	r3, r2
 800893e:	3334      	adds	r3, #52	@ 0x34
 8008940:	460a      	mov	r2, r1
 8008942:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008944:	68ba      	ldr	r2, [r7, #8]
 8008946:	69fb      	ldr	r3, [r7, #28]
 8008948:	4413      	add	r3, r2
 800894a:	781b      	ldrb	r3, [r3, #0]
 800894c:	2b00      	cmp	r3, #0
 800894e:	d006      	beq.n	800895e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008950:	69fb      	ldr	r3, [r7, #28]
 8008952:	3301      	adds	r3, #1
 8008954:	61fb      	str	r3, [r7, #28]
 8008956:	69fb      	ldr	r3, [r7, #28]
 8008958:	2b0f      	cmp	r3, #15
 800895a:	d9e9      	bls.n	8008930 <prvInitialiseNewTask+0x66>
 800895c:	e000      	b.n	8008960 <prvInitialiseNewTask+0x96>
			{
				break;
 800895e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008962:	2200      	movs	r2, #0
 8008964:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008968:	e003      	b.n	8008972 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800896a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800896c:	2200      	movs	r2, #0
 800896e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008974:	2b37      	cmp	r3, #55	@ 0x37
 8008976:	d901      	bls.n	800897c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008978:	2337      	movs	r3, #55	@ 0x37
 800897a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800897c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800897e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008980:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008984:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008986:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800898a:	2200      	movs	r2, #0
 800898c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800898e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008990:	3304      	adds	r3, #4
 8008992:	4618      	mov	r0, r3
 8008994:	f7fe fec8 	bl	8007728 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008998:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800899a:	3318      	adds	r3, #24
 800899c:	4618      	mov	r0, r3
 800899e:	f7fe fec3 	bl	8007728 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80089a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089aa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80089ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80089b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089b6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80089b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ba:	2200      	movs	r2, #0
 80089bc:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80089be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089c0:	2200      	movs	r2, #0
 80089c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80089c6:	683a      	ldr	r2, [r7, #0]
 80089c8:	68f9      	ldr	r1, [r7, #12]
 80089ca:	69b8      	ldr	r0, [r7, #24]
 80089cc:	f001 fa4e 	bl	8009e6c <pxPortInitialiseStack>
 80089d0:	4602      	mov	r2, r0
 80089d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089d4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80089d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d002      	beq.n	80089e2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80089dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80089e2:	bf00      	nop
 80089e4:	3720      	adds	r7, #32
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd80      	pop	{r7, pc}
	...

080089ec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b082      	sub	sp, #8
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80089f4:	f001 fb68 	bl	800a0c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80089f8:	4b2d      	ldr	r3, [pc, #180]	@ (8008ab0 <prvAddNewTaskToReadyList+0xc4>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	3301      	adds	r3, #1
 80089fe:	4a2c      	ldr	r2, [pc, #176]	@ (8008ab0 <prvAddNewTaskToReadyList+0xc4>)
 8008a00:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008a02:	4b2c      	ldr	r3, [pc, #176]	@ (8008ab4 <prvAddNewTaskToReadyList+0xc8>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d109      	bne.n	8008a1e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008a0a:	4a2a      	ldr	r2, [pc, #168]	@ (8008ab4 <prvAddNewTaskToReadyList+0xc8>)
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008a10:	4b27      	ldr	r3, [pc, #156]	@ (8008ab0 <prvAddNewTaskToReadyList+0xc4>)
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	2b01      	cmp	r3, #1
 8008a16:	d110      	bne.n	8008a3a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008a18:	f000 fc1e 	bl	8009258 <prvInitialiseTaskLists>
 8008a1c:	e00d      	b.n	8008a3a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008a1e:	4b26      	ldr	r3, [pc, #152]	@ (8008ab8 <prvAddNewTaskToReadyList+0xcc>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d109      	bne.n	8008a3a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008a26:	4b23      	ldr	r3, [pc, #140]	@ (8008ab4 <prvAddNewTaskToReadyList+0xc8>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a30:	429a      	cmp	r2, r3
 8008a32:	d802      	bhi.n	8008a3a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008a34:	4a1f      	ldr	r2, [pc, #124]	@ (8008ab4 <prvAddNewTaskToReadyList+0xc8>)
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008a3a:	4b20      	ldr	r3, [pc, #128]	@ (8008abc <prvAddNewTaskToReadyList+0xd0>)
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	3301      	adds	r3, #1
 8008a40:	4a1e      	ldr	r2, [pc, #120]	@ (8008abc <prvAddNewTaskToReadyList+0xd0>)
 8008a42:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008a44:	4b1d      	ldr	r3, [pc, #116]	@ (8008abc <prvAddNewTaskToReadyList+0xd0>)
 8008a46:	681a      	ldr	r2, [r3, #0]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a50:	4b1b      	ldr	r3, [pc, #108]	@ (8008ac0 <prvAddNewTaskToReadyList+0xd4>)
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	429a      	cmp	r2, r3
 8008a56:	d903      	bls.n	8008a60 <prvAddNewTaskToReadyList+0x74>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a5c:	4a18      	ldr	r2, [pc, #96]	@ (8008ac0 <prvAddNewTaskToReadyList+0xd4>)
 8008a5e:	6013      	str	r3, [r2, #0]
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a64:	4613      	mov	r3, r2
 8008a66:	009b      	lsls	r3, r3, #2
 8008a68:	4413      	add	r3, r2
 8008a6a:	009b      	lsls	r3, r3, #2
 8008a6c:	4a15      	ldr	r2, [pc, #84]	@ (8008ac4 <prvAddNewTaskToReadyList+0xd8>)
 8008a6e:	441a      	add	r2, r3
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	3304      	adds	r3, #4
 8008a74:	4619      	mov	r1, r3
 8008a76:	4610      	mov	r0, r2
 8008a78:	f7fe fe63 	bl	8007742 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008a7c:	f001 fb56 	bl	800a12c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008a80:	4b0d      	ldr	r3, [pc, #52]	@ (8008ab8 <prvAddNewTaskToReadyList+0xcc>)
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d00e      	beq.n	8008aa6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008a88:	4b0a      	ldr	r3, [pc, #40]	@ (8008ab4 <prvAddNewTaskToReadyList+0xc8>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a92:	429a      	cmp	r2, r3
 8008a94:	d207      	bcs.n	8008aa6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008a96:	4b0c      	ldr	r3, [pc, #48]	@ (8008ac8 <prvAddNewTaskToReadyList+0xdc>)
 8008a98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a9c:	601a      	str	r2, [r3, #0]
 8008a9e:	f3bf 8f4f 	dsb	sy
 8008aa2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008aa6:	bf00      	nop
 8008aa8:	3708      	adds	r7, #8
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}
 8008aae:	bf00      	nop
 8008ab0:	20001370 	.word	0x20001370
 8008ab4:	20000e9c 	.word	0x20000e9c
 8008ab8:	2000137c 	.word	0x2000137c
 8008abc:	2000138c 	.word	0x2000138c
 8008ac0:	20001378 	.word	0x20001378
 8008ac4:	20000ea0 	.word	0x20000ea0
 8008ac8:	e000ed04 	.word	0xe000ed04

08008acc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b084      	sub	sp, #16
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d018      	beq.n	8008b10 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008ade:	4b14      	ldr	r3, [pc, #80]	@ (8008b30 <vTaskDelay+0x64>)
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d00b      	beq.n	8008afe <vTaskDelay+0x32>
	__asm volatile
 8008ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aea:	f383 8811 	msr	BASEPRI, r3
 8008aee:	f3bf 8f6f 	isb	sy
 8008af2:	f3bf 8f4f 	dsb	sy
 8008af6:	60bb      	str	r3, [r7, #8]
}
 8008af8:	bf00      	nop
 8008afa:	bf00      	nop
 8008afc:	e7fd      	b.n	8008afa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008afe:	f000 f883 	bl	8008c08 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008b02:	2100      	movs	r1, #0
 8008b04:	6878      	ldr	r0, [r7, #4]
 8008b06:	f000 fe03 	bl	8009710 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008b0a:	f000 f88b 	bl	8008c24 <xTaskResumeAll>
 8008b0e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d107      	bne.n	8008b26 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008b16:	4b07      	ldr	r3, [pc, #28]	@ (8008b34 <vTaskDelay+0x68>)
 8008b18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b1c:	601a      	str	r2, [r3, #0]
 8008b1e:	f3bf 8f4f 	dsb	sy
 8008b22:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008b26:	bf00      	nop
 8008b28:	3710      	adds	r7, #16
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bd80      	pop	{r7, pc}
 8008b2e:	bf00      	nop
 8008b30:	20001398 	.word	0x20001398
 8008b34:	e000ed04 	.word	0xe000ed04

08008b38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b08a      	sub	sp, #40	@ 0x28
 8008b3c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008b42:	2300      	movs	r3, #0
 8008b44:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008b46:	463a      	mov	r2, r7
 8008b48:	1d39      	adds	r1, r7, #4
 8008b4a:	f107 0308 	add.w	r3, r7, #8
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f7fe fd96 	bl	8007680 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008b54:	6839      	ldr	r1, [r7, #0]
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	68ba      	ldr	r2, [r7, #8]
 8008b5a:	9202      	str	r2, [sp, #8]
 8008b5c:	9301      	str	r3, [sp, #4]
 8008b5e:	2300      	movs	r3, #0
 8008b60:	9300      	str	r3, [sp, #0]
 8008b62:	2300      	movs	r3, #0
 8008b64:	460a      	mov	r2, r1
 8008b66:	4922      	ldr	r1, [pc, #136]	@ (8008bf0 <vTaskStartScheduler+0xb8>)
 8008b68:	4822      	ldr	r0, [pc, #136]	@ (8008bf4 <vTaskStartScheduler+0xbc>)
 8008b6a:	f7ff fe09 	bl	8008780 <xTaskCreateStatic>
 8008b6e:	4603      	mov	r3, r0
 8008b70:	4a21      	ldr	r2, [pc, #132]	@ (8008bf8 <vTaskStartScheduler+0xc0>)
 8008b72:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008b74:	4b20      	ldr	r3, [pc, #128]	@ (8008bf8 <vTaskStartScheduler+0xc0>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d002      	beq.n	8008b82 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	617b      	str	r3, [r7, #20]
 8008b80:	e001      	b.n	8008b86 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008b82:	2300      	movs	r3, #0
 8008b84:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008b86:	697b      	ldr	r3, [r7, #20]
 8008b88:	2b01      	cmp	r3, #1
 8008b8a:	d102      	bne.n	8008b92 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008b8c:	f000 fe14 	bl	80097b8 <xTimerCreateTimerTask>
 8008b90:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008b92:	697b      	ldr	r3, [r7, #20]
 8008b94:	2b01      	cmp	r3, #1
 8008b96:	d116      	bne.n	8008bc6 <vTaskStartScheduler+0x8e>
	__asm volatile
 8008b98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b9c:	f383 8811 	msr	BASEPRI, r3
 8008ba0:	f3bf 8f6f 	isb	sy
 8008ba4:	f3bf 8f4f 	dsb	sy
 8008ba8:	613b      	str	r3, [r7, #16]
}
 8008baa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008bac:	4b13      	ldr	r3, [pc, #76]	@ (8008bfc <vTaskStartScheduler+0xc4>)
 8008bae:	f04f 32ff 	mov.w	r2, #4294967295
 8008bb2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008bb4:	4b12      	ldr	r3, [pc, #72]	@ (8008c00 <vTaskStartScheduler+0xc8>)
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008bba:	4b12      	ldr	r3, [pc, #72]	@ (8008c04 <vTaskStartScheduler+0xcc>)
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008bc0:	f001 f9de 	bl	8009f80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008bc4:	e00f      	b.n	8008be6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008bc6:	697b      	ldr	r3, [r7, #20]
 8008bc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bcc:	d10b      	bne.n	8008be6 <vTaskStartScheduler+0xae>
	__asm volatile
 8008bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd2:	f383 8811 	msr	BASEPRI, r3
 8008bd6:	f3bf 8f6f 	isb	sy
 8008bda:	f3bf 8f4f 	dsb	sy
 8008bde:	60fb      	str	r3, [r7, #12]
}
 8008be0:	bf00      	nop
 8008be2:	bf00      	nop
 8008be4:	e7fd      	b.n	8008be2 <vTaskStartScheduler+0xaa>
}
 8008be6:	bf00      	nop
 8008be8:	3718      	adds	r7, #24
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd80      	pop	{r7, pc}
 8008bee:	bf00      	nop
 8008bf0:	0800d9b8 	.word	0x0800d9b8
 8008bf4:	08009229 	.word	0x08009229
 8008bf8:	20001394 	.word	0x20001394
 8008bfc:	20001390 	.word	0x20001390
 8008c00:	2000137c 	.word	0x2000137c
 8008c04:	20001374 	.word	0x20001374

08008c08 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008c08:	b480      	push	{r7}
 8008c0a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008c0c:	4b04      	ldr	r3, [pc, #16]	@ (8008c20 <vTaskSuspendAll+0x18>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	3301      	adds	r3, #1
 8008c12:	4a03      	ldr	r2, [pc, #12]	@ (8008c20 <vTaskSuspendAll+0x18>)
 8008c14:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008c16:	bf00      	nop
 8008c18:	46bd      	mov	sp, r7
 8008c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1e:	4770      	bx	lr
 8008c20:	20001398 	.word	0x20001398

08008c24 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b084      	sub	sp, #16
 8008c28:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008c32:	4b42      	ldr	r3, [pc, #264]	@ (8008d3c <xTaskResumeAll+0x118>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d10b      	bne.n	8008c52 <xTaskResumeAll+0x2e>
	__asm volatile
 8008c3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c3e:	f383 8811 	msr	BASEPRI, r3
 8008c42:	f3bf 8f6f 	isb	sy
 8008c46:	f3bf 8f4f 	dsb	sy
 8008c4a:	603b      	str	r3, [r7, #0]
}
 8008c4c:	bf00      	nop
 8008c4e:	bf00      	nop
 8008c50:	e7fd      	b.n	8008c4e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008c52:	f001 fa39 	bl	800a0c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008c56:	4b39      	ldr	r3, [pc, #228]	@ (8008d3c <xTaskResumeAll+0x118>)
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	3b01      	subs	r3, #1
 8008c5c:	4a37      	ldr	r2, [pc, #220]	@ (8008d3c <xTaskResumeAll+0x118>)
 8008c5e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c60:	4b36      	ldr	r3, [pc, #216]	@ (8008d3c <xTaskResumeAll+0x118>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d162      	bne.n	8008d2e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008c68:	4b35      	ldr	r3, [pc, #212]	@ (8008d40 <xTaskResumeAll+0x11c>)
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d05e      	beq.n	8008d2e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008c70:	e02f      	b.n	8008cd2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008c72:	4b34      	ldr	r3, [pc, #208]	@ (8008d44 <xTaskResumeAll+0x120>)
 8008c74:	68db      	ldr	r3, [r3, #12]
 8008c76:	68db      	ldr	r3, [r3, #12]
 8008c78:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	3318      	adds	r3, #24
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f7fe fdbc 	bl	80077fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	3304      	adds	r3, #4
 8008c88:	4618      	mov	r0, r3
 8008c8a:	f7fe fdb7 	bl	80077fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c92:	4b2d      	ldr	r3, [pc, #180]	@ (8008d48 <xTaskResumeAll+0x124>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	429a      	cmp	r2, r3
 8008c98:	d903      	bls.n	8008ca2 <xTaskResumeAll+0x7e>
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c9e:	4a2a      	ldr	r2, [pc, #168]	@ (8008d48 <xTaskResumeAll+0x124>)
 8008ca0:	6013      	str	r3, [r2, #0]
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ca6:	4613      	mov	r3, r2
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	4413      	add	r3, r2
 8008cac:	009b      	lsls	r3, r3, #2
 8008cae:	4a27      	ldr	r2, [pc, #156]	@ (8008d4c <xTaskResumeAll+0x128>)
 8008cb0:	441a      	add	r2, r3
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	3304      	adds	r3, #4
 8008cb6:	4619      	mov	r1, r3
 8008cb8:	4610      	mov	r0, r2
 8008cba:	f7fe fd42 	bl	8007742 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cc2:	4b23      	ldr	r3, [pc, #140]	@ (8008d50 <xTaskResumeAll+0x12c>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cc8:	429a      	cmp	r2, r3
 8008cca:	d302      	bcc.n	8008cd2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008ccc:	4b21      	ldr	r3, [pc, #132]	@ (8008d54 <xTaskResumeAll+0x130>)
 8008cce:	2201      	movs	r2, #1
 8008cd0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008cd2:	4b1c      	ldr	r3, [pc, #112]	@ (8008d44 <xTaskResumeAll+0x120>)
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d1cb      	bne.n	8008c72 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d001      	beq.n	8008ce4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008ce0:	f000 fb58 	bl	8009394 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008ce4:	4b1c      	ldr	r3, [pc, #112]	@ (8008d58 <xTaskResumeAll+0x134>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d010      	beq.n	8008d12 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008cf0:	f000 f846 	bl	8008d80 <xTaskIncrementTick>
 8008cf4:	4603      	mov	r3, r0
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d002      	beq.n	8008d00 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008cfa:	4b16      	ldr	r3, [pc, #88]	@ (8008d54 <xTaskResumeAll+0x130>)
 8008cfc:	2201      	movs	r2, #1
 8008cfe:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	3b01      	subs	r3, #1
 8008d04:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d1f1      	bne.n	8008cf0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008d0c:	4b12      	ldr	r3, [pc, #72]	@ (8008d58 <xTaskResumeAll+0x134>)
 8008d0e:	2200      	movs	r2, #0
 8008d10:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008d12:	4b10      	ldr	r3, [pc, #64]	@ (8008d54 <xTaskResumeAll+0x130>)
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d009      	beq.n	8008d2e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008d1e:	4b0f      	ldr	r3, [pc, #60]	@ (8008d5c <xTaskResumeAll+0x138>)
 8008d20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d24:	601a      	str	r2, [r3, #0]
 8008d26:	f3bf 8f4f 	dsb	sy
 8008d2a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008d2e:	f001 f9fd 	bl	800a12c <vPortExitCritical>

	return xAlreadyYielded;
 8008d32:	68bb      	ldr	r3, [r7, #8]
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	3710      	adds	r7, #16
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}
 8008d3c:	20001398 	.word	0x20001398
 8008d40:	20001370 	.word	0x20001370
 8008d44:	20001330 	.word	0x20001330
 8008d48:	20001378 	.word	0x20001378
 8008d4c:	20000ea0 	.word	0x20000ea0
 8008d50:	20000e9c 	.word	0x20000e9c
 8008d54:	20001384 	.word	0x20001384
 8008d58:	20001380 	.word	0x20001380
 8008d5c:	e000ed04 	.word	0xe000ed04

08008d60 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008d60:	b480      	push	{r7}
 8008d62:	b083      	sub	sp, #12
 8008d64:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008d66:	4b05      	ldr	r3, [pc, #20]	@ (8008d7c <xTaskGetTickCount+0x1c>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008d6c:	687b      	ldr	r3, [r7, #4]
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	370c      	adds	r7, #12
 8008d72:	46bd      	mov	sp, r7
 8008d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d78:	4770      	bx	lr
 8008d7a:	bf00      	nop
 8008d7c:	20001374 	.word	0x20001374

08008d80 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b086      	sub	sp, #24
 8008d84:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008d86:	2300      	movs	r3, #0
 8008d88:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d8a:	4b4f      	ldr	r3, [pc, #316]	@ (8008ec8 <xTaskIncrementTick+0x148>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	f040 8090 	bne.w	8008eb4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008d94:	4b4d      	ldr	r3, [pc, #308]	@ (8008ecc <xTaskIncrementTick+0x14c>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	3301      	adds	r3, #1
 8008d9a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008d9c:	4a4b      	ldr	r2, [pc, #300]	@ (8008ecc <xTaskIncrementTick+0x14c>)
 8008d9e:	693b      	ldr	r3, [r7, #16]
 8008da0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d121      	bne.n	8008dec <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008da8:	4b49      	ldr	r3, [pc, #292]	@ (8008ed0 <xTaskIncrementTick+0x150>)
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d00b      	beq.n	8008dca <xTaskIncrementTick+0x4a>
	__asm volatile
 8008db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db6:	f383 8811 	msr	BASEPRI, r3
 8008dba:	f3bf 8f6f 	isb	sy
 8008dbe:	f3bf 8f4f 	dsb	sy
 8008dc2:	603b      	str	r3, [r7, #0]
}
 8008dc4:	bf00      	nop
 8008dc6:	bf00      	nop
 8008dc8:	e7fd      	b.n	8008dc6 <xTaskIncrementTick+0x46>
 8008dca:	4b41      	ldr	r3, [pc, #260]	@ (8008ed0 <xTaskIncrementTick+0x150>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	60fb      	str	r3, [r7, #12]
 8008dd0:	4b40      	ldr	r3, [pc, #256]	@ (8008ed4 <xTaskIncrementTick+0x154>)
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a3e      	ldr	r2, [pc, #248]	@ (8008ed0 <xTaskIncrementTick+0x150>)
 8008dd6:	6013      	str	r3, [r2, #0]
 8008dd8:	4a3e      	ldr	r2, [pc, #248]	@ (8008ed4 <xTaskIncrementTick+0x154>)
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	6013      	str	r3, [r2, #0]
 8008dde:	4b3e      	ldr	r3, [pc, #248]	@ (8008ed8 <xTaskIncrementTick+0x158>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	3301      	adds	r3, #1
 8008de4:	4a3c      	ldr	r2, [pc, #240]	@ (8008ed8 <xTaskIncrementTick+0x158>)
 8008de6:	6013      	str	r3, [r2, #0]
 8008de8:	f000 fad4 	bl	8009394 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008dec:	4b3b      	ldr	r3, [pc, #236]	@ (8008edc <xTaskIncrementTick+0x15c>)
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	693a      	ldr	r2, [r7, #16]
 8008df2:	429a      	cmp	r2, r3
 8008df4:	d349      	bcc.n	8008e8a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008df6:	4b36      	ldr	r3, [pc, #216]	@ (8008ed0 <xTaskIncrementTick+0x150>)
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d104      	bne.n	8008e0a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008e00:	4b36      	ldr	r3, [pc, #216]	@ (8008edc <xTaskIncrementTick+0x15c>)
 8008e02:	f04f 32ff 	mov.w	r2, #4294967295
 8008e06:	601a      	str	r2, [r3, #0]
					break;
 8008e08:	e03f      	b.n	8008e8a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e0a:	4b31      	ldr	r3, [pc, #196]	@ (8008ed0 <xTaskIncrementTick+0x150>)
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	68db      	ldr	r3, [r3, #12]
 8008e10:	68db      	ldr	r3, [r3, #12]
 8008e12:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	685b      	ldr	r3, [r3, #4]
 8008e18:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008e1a:	693a      	ldr	r2, [r7, #16]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	429a      	cmp	r2, r3
 8008e20:	d203      	bcs.n	8008e2a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008e22:	4a2e      	ldr	r2, [pc, #184]	@ (8008edc <xTaskIncrementTick+0x15c>)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008e28:	e02f      	b.n	8008e8a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	3304      	adds	r3, #4
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f7fe fce4 	bl	80077fc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008e34:	68bb      	ldr	r3, [r7, #8]
 8008e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d004      	beq.n	8008e46 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	3318      	adds	r3, #24
 8008e40:	4618      	mov	r0, r3
 8008e42:	f7fe fcdb 	bl	80077fc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e4a:	4b25      	ldr	r3, [pc, #148]	@ (8008ee0 <xTaskIncrementTick+0x160>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	429a      	cmp	r2, r3
 8008e50:	d903      	bls.n	8008e5a <xTaskIncrementTick+0xda>
 8008e52:	68bb      	ldr	r3, [r7, #8]
 8008e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e56:	4a22      	ldr	r2, [pc, #136]	@ (8008ee0 <xTaskIncrementTick+0x160>)
 8008e58:	6013      	str	r3, [r2, #0]
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e5e:	4613      	mov	r3, r2
 8008e60:	009b      	lsls	r3, r3, #2
 8008e62:	4413      	add	r3, r2
 8008e64:	009b      	lsls	r3, r3, #2
 8008e66:	4a1f      	ldr	r2, [pc, #124]	@ (8008ee4 <xTaskIncrementTick+0x164>)
 8008e68:	441a      	add	r2, r3
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	3304      	adds	r3, #4
 8008e6e:	4619      	mov	r1, r3
 8008e70:	4610      	mov	r0, r2
 8008e72:	f7fe fc66 	bl	8007742 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e7a:	4b1b      	ldr	r3, [pc, #108]	@ (8008ee8 <xTaskIncrementTick+0x168>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e80:	429a      	cmp	r2, r3
 8008e82:	d3b8      	bcc.n	8008df6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008e84:	2301      	movs	r3, #1
 8008e86:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008e88:	e7b5      	b.n	8008df6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008e8a:	4b17      	ldr	r3, [pc, #92]	@ (8008ee8 <xTaskIncrementTick+0x168>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e90:	4914      	ldr	r1, [pc, #80]	@ (8008ee4 <xTaskIncrementTick+0x164>)
 8008e92:	4613      	mov	r3, r2
 8008e94:	009b      	lsls	r3, r3, #2
 8008e96:	4413      	add	r3, r2
 8008e98:	009b      	lsls	r3, r3, #2
 8008e9a:	440b      	add	r3, r1
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	d901      	bls.n	8008ea6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008ea6:	4b11      	ldr	r3, [pc, #68]	@ (8008eec <xTaskIncrementTick+0x16c>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d007      	beq.n	8008ebe <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	617b      	str	r3, [r7, #20]
 8008eb2:	e004      	b.n	8008ebe <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8008ef0 <xTaskIncrementTick+0x170>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	3301      	adds	r3, #1
 8008eba:	4a0d      	ldr	r2, [pc, #52]	@ (8008ef0 <xTaskIncrementTick+0x170>)
 8008ebc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008ebe:	697b      	ldr	r3, [r7, #20]
}
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	3718      	adds	r7, #24
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	bd80      	pop	{r7, pc}
 8008ec8:	20001398 	.word	0x20001398
 8008ecc:	20001374 	.word	0x20001374
 8008ed0:	20001328 	.word	0x20001328
 8008ed4:	2000132c 	.word	0x2000132c
 8008ed8:	20001388 	.word	0x20001388
 8008edc:	20001390 	.word	0x20001390
 8008ee0:	20001378 	.word	0x20001378
 8008ee4:	20000ea0 	.word	0x20000ea0
 8008ee8:	20000e9c 	.word	0x20000e9c
 8008eec:	20001384 	.word	0x20001384
 8008ef0:	20001380 	.word	0x20001380

08008ef4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b085      	sub	sp, #20
 8008ef8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008efa:	4b28      	ldr	r3, [pc, #160]	@ (8008f9c <vTaskSwitchContext+0xa8>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d003      	beq.n	8008f0a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008f02:	4b27      	ldr	r3, [pc, #156]	@ (8008fa0 <vTaskSwitchContext+0xac>)
 8008f04:	2201      	movs	r2, #1
 8008f06:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008f08:	e042      	b.n	8008f90 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8008f0a:	4b25      	ldr	r3, [pc, #148]	@ (8008fa0 <vTaskSwitchContext+0xac>)
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f10:	4b24      	ldr	r3, [pc, #144]	@ (8008fa4 <vTaskSwitchContext+0xb0>)
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	60fb      	str	r3, [r7, #12]
 8008f16:	e011      	b.n	8008f3c <vTaskSwitchContext+0x48>
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d10b      	bne.n	8008f36 <vTaskSwitchContext+0x42>
	__asm volatile
 8008f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f22:	f383 8811 	msr	BASEPRI, r3
 8008f26:	f3bf 8f6f 	isb	sy
 8008f2a:	f3bf 8f4f 	dsb	sy
 8008f2e:	607b      	str	r3, [r7, #4]
}
 8008f30:	bf00      	nop
 8008f32:	bf00      	nop
 8008f34:	e7fd      	b.n	8008f32 <vTaskSwitchContext+0x3e>
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	3b01      	subs	r3, #1
 8008f3a:	60fb      	str	r3, [r7, #12]
 8008f3c:	491a      	ldr	r1, [pc, #104]	@ (8008fa8 <vTaskSwitchContext+0xb4>)
 8008f3e:	68fa      	ldr	r2, [r7, #12]
 8008f40:	4613      	mov	r3, r2
 8008f42:	009b      	lsls	r3, r3, #2
 8008f44:	4413      	add	r3, r2
 8008f46:	009b      	lsls	r3, r3, #2
 8008f48:	440b      	add	r3, r1
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d0e3      	beq.n	8008f18 <vTaskSwitchContext+0x24>
 8008f50:	68fa      	ldr	r2, [r7, #12]
 8008f52:	4613      	mov	r3, r2
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	4413      	add	r3, r2
 8008f58:	009b      	lsls	r3, r3, #2
 8008f5a:	4a13      	ldr	r2, [pc, #76]	@ (8008fa8 <vTaskSwitchContext+0xb4>)
 8008f5c:	4413      	add	r3, r2
 8008f5e:	60bb      	str	r3, [r7, #8]
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	685a      	ldr	r2, [r3, #4]
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	605a      	str	r2, [r3, #4]
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	685a      	ldr	r2, [r3, #4]
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	3308      	adds	r3, #8
 8008f72:	429a      	cmp	r2, r3
 8008f74:	d104      	bne.n	8008f80 <vTaskSwitchContext+0x8c>
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	685b      	ldr	r3, [r3, #4]
 8008f7a:	685a      	ldr	r2, [r3, #4]
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	605a      	str	r2, [r3, #4]
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	685b      	ldr	r3, [r3, #4]
 8008f84:	68db      	ldr	r3, [r3, #12]
 8008f86:	4a09      	ldr	r2, [pc, #36]	@ (8008fac <vTaskSwitchContext+0xb8>)
 8008f88:	6013      	str	r3, [r2, #0]
 8008f8a:	4a06      	ldr	r2, [pc, #24]	@ (8008fa4 <vTaskSwitchContext+0xb0>)
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	6013      	str	r3, [r2, #0]
}
 8008f90:	bf00      	nop
 8008f92:	3714      	adds	r7, #20
 8008f94:	46bd      	mov	sp, r7
 8008f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9a:	4770      	bx	lr
 8008f9c:	20001398 	.word	0x20001398
 8008fa0:	20001384 	.word	0x20001384
 8008fa4:	20001378 	.word	0x20001378
 8008fa8:	20000ea0 	.word	0x20000ea0
 8008fac:	20000e9c 	.word	0x20000e9c

08008fb0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b084      	sub	sp, #16
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
 8008fb8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d10b      	bne.n	8008fd8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fc4:	f383 8811 	msr	BASEPRI, r3
 8008fc8:	f3bf 8f6f 	isb	sy
 8008fcc:	f3bf 8f4f 	dsb	sy
 8008fd0:	60fb      	str	r3, [r7, #12]
}
 8008fd2:	bf00      	nop
 8008fd4:	bf00      	nop
 8008fd6:	e7fd      	b.n	8008fd4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008fd8:	4b07      	ldr	r3, [pc, #28]	@ (8008ff8 <vTaskPlaceOnEventList+0x48>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	3318      	adds	r3, #24
 8008fde:	4619      	mov	r1, r3
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f7fe fbd2 	bl	800778a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008fe6:	2101      	movs	r1, #1
 8008fe8:	6838      	ldr	r0, [r7, #0]
 8008fea:	f000 fb91 	bl	8009710 <prvAddCurrentTaskToDelayedList>
}
 8008fee:	bf00      	nop
 8008ff0:	3710      	adds	r7, #16
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
 8008ff6:	bf00      	nop
 8008ff8:	20000e9c 	.word	0x20000e9c

08008ffc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b086      	sub	sp, #24
 8009000:	af00      	add	r7, sp, #0
 8009002:	60f8      	str	r0, [r7, #12]
 8009004:	60b9      	str	r1, [r7, #8]
 8009006:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d10b      	bne.n	8009026 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800900e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009012:	f383 8811 	msr	BASEPRI, r3
 8009016:	f3bf 8f6f 	isb	sy
 800901a:	f3bf 8f4f 	dsb	sy
 800901e:	617b      	str	r3, [r7, #20]
}
 8009020:	bf00      	nop
 8009022:	bf00      	nop
 8009024:	e7fd      	b.n	8009022 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009026:	4b0a      	ldr	r3, [pc, #40]	@ (8009050 <vTaskPlaceOnEventListRestricted+0x54>)
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	3318      	adds	r3, #24
 800902c:	4619      	mov	r1, r3
 800902e:	68f8      	ldr	r0, [r7, #12]
 8009030:	f7fe fb87 	bl	8007742 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d002      	beq.n	8009040 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800903a:	f04f 33ff 	mov.w	r3, #4294967295
 800903e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009040:	6879      	ldr	r1, [r7, #4]
 8009042:	68b8      	ldr	r0, [r7, #8]
 8009044:	f000 fb64 	bl	8009710 <prvAddCurrentTaskToDelayedList>
	}
 8009048:	bf00      	nop
 800904a:	3718      	adds	r7, #24
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}
 8009050:	20000e9c 	.word	0x20000e9c

08009054 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b086      	sub	sp, #24
 8009058:	af00      	add	r7, sp, #0
 800905a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	68db      	ldr	r3, [r3, #12]
 8009060:	68db      	ldr	r3, [r3, #12]
 8009062:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d10b      	bne.n	8009082 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800906a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800906e:	f383 8811 	msr	BASEPRI, r3
 8009072:	f3bf 8f6f 	isb	sy
 8009076:	f3bf 8f4f 	dsb	sy
 800907a:	60fb      	str	r3, [r7, #12]
}
 800907c:	bf00      	nop
 800907e:	bf00      	nop
 8009080:	e7fd      	b.n	800907e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009082:	693b      	ldr	r3, [r7, #16]
 8009084:	3318      	adds	r3, #24
 8009086:	4618      	mov	r0, r3
 8009088:	f7fe fbb8 	bl	80077fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800908c:	4b1d      	ldr	r3, [pc, #116]	@ (8009104 <xTaskRemoveFromEventList+0xb0>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d11d      	bne.n	80090d0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	3304      	adds	r3, #4
 8009098:	4618      	mov	r0, r3
 800909a:	f7fe fbaf 	bl	80077fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800909e:	693b      	ldr	r3, [r7, #16]
 80090a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090a2:	4b19      	ldr	r3, [pc, #100]	@ (8009108 <xTaskRemoveFromEventList+0xb4>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	429a      	cmp	r2, r3
 80090a8:	d903      	bls.n	80090b2 <xTaskRemoveFromEventList+0x5e>
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090ae:	4a16      	ldr	r2, [pc, #88]	@ (8009108 <xTaskRemoveFromEventList+0xb4>)
 80090b0:	6013      	str	r3, [r2, #0]
 80090b2:	693b      	ldr	r3, [r7, #16]
 80090b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090b6:	4613      	mov	r3, r2
 80090b8:	009b      	lsls	r3, r3, #2
 80090ba:	4413      	add	r3, r2
 80090bc:	009b      	lsls	r3, r3, #2
 80090be:	4a13      	ldr	r2, [pc, #76]	@ (800910c <xTaskRemoveFromEventList+0xb8>)
 80090c0:	441a      	add	r2, r3
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	3304      	adds	r3, #4
 80090c6:	4619      	mov	r1, r3
 80090c8:	4610      	mov	r0, r2
 80090ca:	f7fe fb3a 	bl	8007742 <vListInsertEnd>
 80090ce:	e005      	b.n	80090dc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	3318      	adds	r3, #24
 80090d4:	4619      	mov	r1, r3
 80090d6:	480e      	ldr	r0, [pc, #56]	@ (8009110 <xTaskRemoveFromEventList+0xbc>)
 80090d8:	f7fe fb33 	bl	8007742 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090e0:	4b0c      	ldr	r3, [pc, #48]	@ (8009114 <xTaskRemoveFromEventList+0xc0>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090e6:	429a      	cmp	r2, r3
 80090e8:	d905      	bls.n	80090f6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80090ea:	2301      	movs	r3, #1
 80090ec:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80090ee:	4b0a      	ldr	r3, [pc, #40]	@ (8009118 <xTaskRemoveFromEventList+0xc4>)
 80090f0:	2201      	movs	r2, #1
 80090f2:	601a      	str	r2, [r3, #0]
 80090f4:	e001      	b.n	80090fa <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80090f6:	2300      	movs	r3, #0
 80090f8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80090fa:	697b      	ldr	r3, [r7, #20]
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	3718      	adds	r7, #24
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}
 8009104:	20001398 	.word	0x20001398
 8009108:	20001378 	.word	0x20001378
 800910c:	20000ea0 	.word	0x20000ea0
 8009110:	20001330 	.word	0x20001330
 8009114:	20000e9c 	.word	0x20000e9c
 8009118:	20001384 	.word	0x20001384

0800911c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800911c:	b480      	push	{r7}
 800911e:	b083      	sub	sp, #12
 8009120:	af00      	add	r7, sp, #0
 8009122:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009124:	4b06      	ldr	r3, [pc, #24]	@ (8009140 <vTaskInternalSetTimeOutState+0x24>)
 8009126:	681a      	ldr	r2, [r3, #0]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800912c:	4b05      	ldr	r3, [pc, #20]	@ (8009144 <vTaskInternalSetTimeOutState+0x28>)
 800912e:	681a      	ldr	r2, [r3, #0]
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	605a      	str	r2, [r3, #4]
}
 8009134:	bf00      	nop
 8009136:	370c      	adds	r7, #12
 8009138:	46bd      	mov	sp, r7
 800913a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913e:	4770      	bx	lr
 8009140:	20001388 	.word	0x20001388
 8009144:	20001374 	.word	0x20001374

08009148 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b088      	sub	sp, #32
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
 8009150:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d10b      	bne.n	8009170 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800915c:	f383 8811 	msr	BASEPRI, r3
 8009160:	f3bf 8f6f 	isb	sy
 8009164:	f3bf 8f4f 	dsb	sy
 8009168:	613b      	str	r3, [r7, #16]
}
 800916a:	bf00      	nop
 800916c:	bf00      	nop
 800916e:	e7fd      	b.n	800916c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009170:	683b      	ldr	r3, [r7, #0]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d10b      	bne.n	800918e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009176:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800917a:	f383 8811 	msr	BASEPRI, r3
 800917e:	f3bf 8f6f 	isb	sy
 8009182:	f3bf 8f4f 	dsb	sy
 8009186:	60fb      	str	r3, [r7, #12]
}
 8009188:	bf00      	nop
 800918a:	bf00      	nop
 800918c:	e7fd      	b.n	800918a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800918e:	f000 ff9b 	bl	800a0c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009192:	4b1d      	ldr	r3, [pc, #116]	@ (8009208 <xTaskCheckForTimeOut+0xc0>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	69ba      	ldr	r2, [r7, #24]
 800919e:	1ad3      	subs	r3, r2, r3
 80091a0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091aa:	d102      	bne.n	80091b2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80091ac:	2300      	movs	r3, #0
 80091ae:	61fb      	str	r3, [r7, #28]
 80091b0:	e023      	b.n	80091fa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681a      	ldr	r2, [r3, #0]
 80091b6:	4b15      	ldr	r3, [pc, #84]	@ (800920c <xTaskCheckForTimeOut+0xc4>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	429a      	cmp	r2, r3
 80091bc:	d007      	beq.n	80091ce <xTaskCheckForTimeOut+0x86>
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	685b      	ldr	r3, [r3, #4]
 80091c2:	69ba      	ldr	r2, [r7, #24]
 80091c4:	429a      	cmp	r2, r3
 80091c6:	d302      	bcc.n	80091ce <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80091c8:	2301      	movs	r3, #1
 80091ca:	61fb      	str	r3, [r7, #28]
 80091cc:	e015      	b.n	80091fa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	697a      	ldr	r2, [r7, #20]
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d20b      	bcs.n	80091f0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	681a      	ldr	r2, [r3, #0]
 80091dc:	697b      	ldr	r3, [r7, #20]
 80091de:	1ad2      	subs	r2, r2, r3
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f7ff ff99 	bl	800911c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80091ea:	2300      	movs	r3, #0
 80091ec:	61fb      	str	r3, [r7, #28]
 80091ee:	e004      	b.n	80091fa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	2200      	movs	r2, #0
 80091f4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80091f6:	2301      	movs	r3, #1
 80091f8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80091fa:	f000 ff97 	bl	800a12c <vPortExitCritical>

	return xReturn;
 80091fe:	69fb      	ldr	r3, [r7, #28]
}
 8009200:	4618      	mov	r0, r3
 8009202:	3720      	adds	r7, #32
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}
 8009208:	20001374 	.word	0x20001374
 800920c:	20001388 	.word	0x20001388

08009210 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009210:	b480      	push	{r7}
 8009212:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009214:	4b03      	ldr	r3, [pc, #12]	@ (8009224 <vTaskMissedYield+0x14>)
 8009216:	2201      	movs	r2, #1
 8009218:	601a      	str	r2, [r3, #0]
}
 800921a:	bf00      	nop
 800921c:	46bd      	mov	sp, r7
 800921e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009222:	4770      	bx	lr
 8009224:	20001384 	.word	0x20001384

08009228 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b082      	sub	sp, #8
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009230:	f000 f852 	bl	80092d8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009234:	4b06      	ldr	r3, [pc, #24]	@ (8009250 <prvIdleTask+0x28>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	2b01      	cmp	r3, #1
 800923a:	d9f9      	bls.n	8009230 <prvIdleTask+0x8>
			{
				taskYIELD();
 800923c:	4b05      	ldr	r3, [pc, #20]	@ (8009254 <prvIdleTask+0x2c>)
 800923e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009242:	601a      	str	r2, [r3, #0]
 8009244:	f3bf 8f4f 	dsb	sy
 8009248:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800924c:	e7f0      	b.n	8009230 <prvIdleTask+0x8>
 800924e:	bf00      	nop
 8009250:	20000ea0 	.word	0x20000ea0
 8009254:	e000ed04 	.word	0xe000ed04

08009258 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b082      	sub	sp, #8
 800925c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800925e:	2300      	movs	r3, #0
 8009260:	607b      	str	r3, [r7, #4]
 8009262:	e00c      	b.n	800927e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009264:	687a      	ldr	r2, [r7, #4]
 8009266:	4613      	mov	r3, r2
 8009268:	009b      	lsls	r3, r3, #2
 800926a:	4413      	add	r3, r2
 800926c:	009b      	lsls	r3, r3, #2
 800926e:	4a12      	ldr	r2, [pc, #72]	@ (80092b8 <prvInitialiseTaskLists+0x60>)
 8009270:	4413      	add	r3, r2
 8009272:	4618      	mov	r0, r3
 8009274:	f7fe fa38 	bl	80076e8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	3301      	adds	r3, #1
 800927c:	607b      	str	r3, [r7, #4]
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2b37      	cmp	r3, #55	@ 0x37
 8009282:	d9ef      	bls.n	8009264 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009284:	480d      	ldr	r0, [pc, #52]	@ (80092bc <prvInitialiseTaskLists+0x64>)
 8009286:	f7fe fa2f 	bl	80076e8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800928a:	480d      	ldr	r0, [pc, #52]	@ (80092c0 <prvInitialiseTaskLists+0x68>)
 800928c:	f7fe fa2c 	bl	80076e8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009290:	480c      	ldr	r0, [pc, #48]	@ (80092c4 <prvInitialiseTaskLists+0x6c>)
 8009292:	f7fe fa29 	bl	80076e8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009296:	480c      	ldr	r0, [pc, #48]	@ (80092c8 <prvInitialiseTaskLists+0x70>)
 8009298:	f7fe fa26 	bl	80076e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800929c:	480b      	ldr	r0, [pc, #44]	@ (80092cc <prvInitialiseTaskLists+0x74>)
 800929e:	f7fe fa23 	bl	80076e8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80092a2:	4b0b      	ldr	r3, [pc, #44]	@ (80092d0 <prvInitialiseTaskLists+0x78>)
 80092a4:	4a05      	ldr	r2, [pc, #20]	@ (80092bc <prvInitialiseTaskLists+0x64>)
 80092a6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80092a8:	4b0a      	ldr	r3, [pc, #40]	@ (80092d4 <prvInitialiseTaskLists+0x7c>)
 80092aa:	4a05      	ldr	r2, [pc, #20]	@ (80092c0 <prvInitialiseTaskLists+0x68>)
 80092ac:	601a      	str	r2, [r3, #0]
}
 80092ae:	bf00      	nop
 80092b0:	3708      	adds	r7, #8
 80092b2:	46bd      	mov	sp, r7
 80092b4:	bd80      	pop	{r7, pc}
 80092b6:	bf00      	nop
 80092b8:	20000ea0 	.word	0x20000ea0
 80092bc:	20001300 	.word	0x20001300
 80092c0:	20001314 	.word	0x20001314
 80092c4:	20001330 	.word	0x20001330
 80092c8:	20001344 	.word	0x20001344
 80092cc:	2000135c 	.word	0x2000135c
 80092d0:	20001328 	.word	0x20001328
 80092d4:	2000132c 	.word	0x2000132c

080092d8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b082      	sub	sp, #8
 80092dc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80092de:	e019      	b.n	8009314 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80092e0:	f000 fef2 	bl	800a0c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092e4:	4b10      	ldr	r3, [pc, #64]	@ (8009328 <prvCheckTasksWaitingTermination+0x50>)
 80092e6:	68db      	ldr	r3, [r3, #12]
 80092e8:	68db      	ldr	r3, [r3, #12]
 80092ea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	3304      	adds	r3, #4
 80092f0:	4618      	mov	r0, r3
 80092f2:	f7fe fa83 	bl	80077fc <uxListRemove>
				--uxCurrentNumberOfTasks;
 80092f6:	4b0d      	ldr	r3, [pc, #52]	@ (800932c <prvCheckTasksWaitingTermination+0x54>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	3b01      	subs	r3, #1
 80092fc:	4a0b      	ldr	r2, [pc, #44]	@ (800932c <prvCheckTasksWaitingTermination+0x54>)
 80092fe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009300:	4b0b      	ldr	r3, [pc, #44]	@ (8009330 <prvCheckTasksWaitingTermination+0x58>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	3b01      	subs	r3, #1
 8009306:	4a0a      	ldr	r2, [pc, #40]	@ (8009330 <prvCheckTasksWaitingTermination+0x58>)
 8009308:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800930a:	f000 ff0f 	bl	800a12c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800930e:	6878      	ldr	r0, [r7, #4]
 8009310:	f000 f810 	bl	8009334 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009314:	4b06      	ldr	r3, [pc, #24]	@ (8009330 <prvCheckTasksWaitingTermination+0x58>)
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d1e1      	bne.n	80092e0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800931c:	bf00      	nop
 800931e:	bf00      	nop
 8009320:	3708      	adds	r7, #8
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}
 8009326:	bf00      	nop
 8009328:	20001344 	.word	0x20001344
 800932c:	20001370 	.word	0x20001370
 8009330:	20001358 	.word	0x20001358

08009334 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009334:	b580      	push	{r7, lr}
 8009336:	b084      	sub	sp, #16
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009342:	2b00      	cmp	r3, #0
 8009344:	d108      	bne.n	8009358 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800934a:	4618      	mov	r0, r3
 800934c:	f001 f8ac 	bl	800a4a8 <vPortFree>
				vPortFree( pxTCB );
 8009350:	6878      	ldr	r0, [r7, #4]
 8009352:	f001 f8a9 	bl	800a4a8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009356:	e019      	b.n	800938c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800935e:	2b01      	cmp	r3, #1
 8009360:	d103      	bne.n	800936a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	f001 f8a0 	bl	800a4a8 <vPortFree>
	}
 8009368:	e010      	b.n	800938c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009370:	2b02      	cmp	r3, #2
 8009372:	d00b      	beq.n	800938c <prvDeleteTCB+0x58>
	__asm volatile
 8009374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009378:	f383 8811 	msr	BASEPRI, r3
 800937c:	f3bf 8f6f 	isb	sy
 8009380:	f3bf 8f4f 	dsb	sy
 8009384:	60fb      	str	r3, [r7, #12]
}
 8009386:	bf00      	nop
 8009388:	bf00      	nop
 800938a:	e7fd      	b.n	8009388 <prvDeleteTCB+0x54>
	}
 800938c:	bf00      	nop
 800938e:	3710      	adds	r7, #16
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}

08009394 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009394:	b480      	push	{r7}
 8009396:	b083      	sub	sp, #12
 8009398:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800939a:	4b0c      	ldr	r3, [pc, #48]	@ (80093cc <prvResetNextTaskUnblockTime+0x38>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d104      	bne.n	80093ae <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80093a4:	4b0a      	ldr	r3, [pc, #40]	@ (80093d0 <prvResetNextTaskUnblockTime+0x3c>)
 80093a6:	f04f 32ff 	mov.w	r2, #4294967295
 80093aa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80093ac:	e008      	b.n	80093c0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093ae:	4b07      	ldr	r3, [pc, #28]	@ (80093cc <prvResetNextTaskUnblockTime+0x38>)
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	68db      	ldr	r3, [r3, #12]
 80093b4:	68db      	ldr	r3, [r3, #12]
 80093b6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	685b      	ldr	r3, [r3, #4]
 80093bc:	4a04      	ldr	r2, [pc, #16]	@ (80093d0 <prvResetNextTaskUnblockTime+0x3c>)
 80093be:	6013      	str	r3, [r2, #0]
}
 80093c0:	bf00      	nop
 80093c2:	370c      	adds	r7, #12
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr
 80093cc:	20001328 	.word	0x20001328
 80093d0:	20001390 	.word	0x20001390

080093d4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80093d4:	b480      	push	{r7}
 80093d6:	b083      	sub	sp, #12
 80093d8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80093da:	4b05      	ldr	r3, [pc, #20]	@ (80093f0 <xTaskGetCurrentTaskHandle+0x1c>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	607b      	str	r3, [r7, #4]

		return xReturn;
 80093e0:	687b      	ldr	r3, [r7, #4]
	}
 80093e2:	4618      	mov	r0, r3
 80093e4:	370c      	adds	r7, #12
 80093e6:	46bd      	mov	sp, r7
 80093e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ec:	4770      	bx	lr
 80093ee:	bf00      	nop
 80093f0:	20000e9c 	.word	0x20000e9c

080093f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80093f4:	b480      	push	{r7}
 80093f6:	b083      	sub	sp, #12
 80093f8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80093fa:	4b0b      	ldr	r3, [pc, #44]	@ (8009428 <xTaskGetSchedulerState+0x34>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d102      	bne.n	8009408 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009402:	2301      	movs	r3, #1
 8009404:	607b      	str	r3, [r7, #4]
 8009406:	e008      	b.n	800941a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009408:	4b08      	ldr	r3, [pc, #32]	@ (800942c <xTaskGetSchedulerState+0x38>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d102      	bne.n	8009416 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009410:	2302      	movs	r3, #2
 8009412:	607b      	str	r3, [r7, #4]
 8009414:	e001      	b.n	800941a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009416:	2300      	movs	r3, #0
 8009418:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800941a:	687b      	ldr	r3, [r7, #4]
	}
 800941c:	4618      	mov	r0, r3
 800941e:	370c      	adds	r7, #12
 8009420:	46bd      	mov	sp, r7
 8009422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009426:	4770      	bx	lr
 8009428:	2000137c 	.word	0x2000137c
 800942c:	20001398 	.word	0x20001398

08009430 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009430:	b580      	push	{r7, lr}
 8009432:	b084      	sub	sp, #16
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800943c:	2300      	movs	r3, #0
 800943e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d051      	beq.n	80094ea <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800944a:	4b2a      	ldr	r3, [pc, #168]	@ (80094f4 <xTaskPriorityInherit+0xc4>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009450:	429a      	cmp	r2, r3
 8009452:	d241      	bcs.n	80094d8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	699b      	ldr	r3, [r3, #24]
 8009458:	2b00      	cmp	r3, #0
 800945a:	db06      	blt.n	800946a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800945c:	4b25      	ldr	r3, [pc, #148]	@ (80094f4 <xTaskPriorityInherit+0xc4>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009462:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	6959      	ldr	r1, [r3, #20]
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009472:	4613      	mov	r3, r2
 8009474:	009b      	lsls	r3, r3, #2
 8009476:	4413      	add	r3, r2
 8009478:	009b      	lsls	r3, r3, #2
 800947a:	4a1f      	ldr	r2, [pc, #124]	@ (80094f8 <xTaskPriorityInherit+0xc8>)
 800947c:	4413      	add	r3, r2
 800947e:	4299      	cmp	r1, r3
 8009480:	d122      	bne.n	80094c8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	3304      	adds	r3, #4
 8009486:	4618      	mov	r0, r3
 8009488:	f7fe f9b8 	bl	80077fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800948c:	4b19      	ldr	r3, [pc, #100]	@ (80094f4 <xTaskPriorityInherit+0xc4>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009492:	68bb      	ldr	r3, [r7, #8]
 8009494:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800949a:	4b18      	ldr	r3, [pc, #96]	@ (80094fc <xTaskPriorityInherit+0xcc>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	429a      	cmp	r2, r3
 80094a0:	d903      	bls.n	80094aa <xTaskPriorityInherit+0x7a>
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094a6:	4a15      	ldr	r2, [pc, #84]	@ (80094fc <xTaskPriorityInherit+0xcc>)
 80094a8:	6013      	str	r3, [r2, #0]
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094ae:	4613      	mov	r3, r2
 80094b0:	009b      	lsls	r3, r3, #2
 80094b2:	4413      	add	r3, r2
 80094b4:	009b      	lsls	r3, r3, #2
 80094b6:	4a10      	ldr	r2, [pc, #64]	@ (80094f8 <xTaskPriorityInherit+0xc8>)
 80094b8:	441a      	add	r2, r3
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	3304      	adds	r3, #4
 80094be:	4619      	mov	r1, r3
 80094c0:	4610      	mov	r0, r2
 80094c2:	f7fe f93e 	bl	8007742 <vListInsertEnd>
 80094c6:	e004      	b.n	80094d2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80094c8:	4b0a      	ldr	r3, [pc, #40]	@ (80094f4 <xTaskPriorityInherit+0xc4>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80094d2:	2301      	movs	r3, #1
 80094d4:	60fb      	str	r3, [r7, #12]
 80094d6:	e008      	b.n	80094ea <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80094d8:	68bb      	ldr	r3, [r7, #8]
 80094da:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80094dc:	4b05      	ldr	r3, [pc, #20]	@ (80094f4 <xTaskPriorityInherit+0xc4>)
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d201      	bcs.n	80094ea <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80094e6:	2301      	movs	r3, #1
 80094e8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80094ea:	68fb      	ldr	r3, [r7, #12]
	}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3710      	adds	r7, #16
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}
 80094f4:	20000e9c 	.word	0x20000e9c
 80094f8:	20000ea0 	.word	0x20000ea0
 80094fc:	20001378 	.word	0x20001378

08009500 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009500:	b580      	push	{r7, lr}
 8009502:	b086      	sub	sp, #24
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800950c:	2300      	movs	r3, #0
 800950e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d058      	beq.n	80095c8 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009516:	4b2f      	ldr	r3, [pc, #188]	@ (80095d4 <xTaskPriorityDisinherit+0xd4>)
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	693a      	ldr	r2, [r7, #16]
 800951c:	429a      	cmp	r2, r3
 800951e:	d00b      	beq.n	8009538 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009524:	f383 8811 	msr	BASEPRI, r3
 8009528:	f3bf 8f6f 	isb	sy
 800952c:	f3bf 8f4f 	dsb	sy
 8009530:	60fb      	str	r3, [r7, #12]
}
 8009532:	bf00      	nop
 8009534:	bf00      	nop
 8009536:	e7fd      	b.n	8009534 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009538:	693b      	ldr	r3, [r7, #16]
 800953a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800953c:	2b00      	cmp	r3, #0
 800953e:	d10b      	bne.n	8009558 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009544:	f383 8811 	msr	BASEPRI, r3
 8009548:	f3bf 8f6f 	isb	sy
 800954c:	f3bf 8f4f 	dsb	sy
 8009550:	60bb      	str	r3, [r7, #8]
}
 8009552:	bf00      	nop
 8009554:	bf00      	nop
 8009556:	e7fd      	b.n	8009554 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009558:	693b      	ldr	r3, [r7, #16]
 800955a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800955c:	1e5a      	subs	r2, r3, #1
 800955e:	693b      	ldr	r3, [r7, #16]
 8009560:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009562:	693b      	ldr	r3, [r7, #16]
 8009564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009566:	693b      	ldr	r3, [r7, #16]
 8009568:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800956a:	429a      	cmp	r2, r3
 800956c:	d02c      	beq.n	80095c8 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009572:	2b00      	cmp	r3, #0
 8009574:	d128      	bne.n	80095c8 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	3304      	adds	r3, #4
 800957a:	4618      	mov	r0, r3
 800957c:	f7fe f93e 	bl	80077fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009580:	693b      	ldr	r3, [r7, #16]
 8009582:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009588:	693b      	ldr	r3, [r7, #16]
 800958a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800958c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009590:	693b      	ldr	r3, [r7, #16]
 8009592:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009594:	693b      	ldr	r3, [r7, #16]
 8009596:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009598:	4b0f      	ldr	r3, [pc, #60]	@ (80095d8 <xTaskPriorityDisinherit+0xd8>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	429a      	cmp	r2, r3
 800959e:	d903      	bls.n	80095a8 <xTaskPriorityDisinherit+0xa8>
 80095a0:	693b      	ldr	r3, [r7, #16]
 80095a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095a4:	4a0c      	ldr	r2, [pc, #48]	@ (80095d8 <xTaskPriorityDisinherit+0xd8>)
 80095a6:	6013      	str	r3, [r2, #0]
 80095a8:	693b      	ldr	r3, [r7, #16]
 80095aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ac:	4613      	mov	r3, r2
 80095ae:	009b      	lsls	r3, r3, #2
 80095b0:	4413      	add	r3, r2
 80095b2:	009b      	lsls	r3, r3, #2
 80095b4:	4a09      	ldr	r2, [pc, #36]	@ (80095dc <xTaskPriorityDisinherit+0xdc>)
 80095b6:	441a      	add	r2, r3
 80095b8:	693b      	ldr	r3, [r7, #16]
 80095ba:	3304      	adds	r3, #4
 80095bc:	4619      	mov	r1, r3
 80095be:	4610      	mov	r0, r2
 80095c0:	f7fe f8bf 	bl	8007742 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80095c4:	2301      	movs	r3, #1
 80095c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80095c8:	697b      	ldr	r3, [r7, #20]
	}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3718      	adds	r7, #24
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}
 80095d2:	bf00      	nop
 80095d4:	20000e9c 	.word	0x20000e9c
 80095d8:	20001378 	.word	0x20001378
 80095dc:	20000ea0 	.word	0x20000ea0

080095e0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b088      	sub	sp, #32
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80095ee:	2301      	movs	r3, #1
 80095f0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d06c      	beq.n	80096d2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80095f8:	69bb      	ldr	r3, [r7, #24]
 80095fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d10b      	bne.n	8009618 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009604:	f383 8811 	msr	BASEPRI, r3
 8009608:	f3bf 8f6f 	isb	sy
 800960c:	f3bf 8f4f 	dsb	sy
 8009610:	60fb      	str	r3, [r7, #12]
}
 8009612:	bf00      	nop
 8009614:	bf00      	nop
 8009616:	e7fd      	b.n	8009614 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009618:	69bb      	ldr	r3, [r7, #24]
 800961a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800961c:	683a      	ldr	r2, [r7, #0]
 800961e:	429a      	cmp	r2, r3
 8009620:	d902      	bls.n	8009628 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	61fb      	str	r3, [r7, #28]
 8009626:	e002      	b.n	800962e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009628:	69bb      	ldr	r3, [r7, #24]
 800962a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800962c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800962e:	69bb      	ldr	r3, [r7, #24]
 8009630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009632:	69fa      	ldr	r2, [r7, #28]
 8009634:	429a      	cmp	r2, r3
 8009636:	d04c      	beq.n	80096d2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009638:	69bb      	ldr	r3, [r7, #24]
 800963a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800963c:	697a      	ldr	r2, [r7, #20]
 800963e:	429a      	cmp	r2, r3
 8009640:	d147      	bne.n	80096d2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009642:	4b26      	ldr	r3, [pc, #152]	@ (80096dc <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	69ba      	ldr	r2, [r7, #24]
 8009648:	429a      	cmp	r2, r3
 800964a:	d10b      	bne.n	8009664 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800964c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009650:	f383 8811 	msr	BASEPRI, r3
 8009654:	f3bf 8f6f 	isb	sy
 8009658:	f3bf 8f4f 	dsb	sy
 800965c:	60bb      	str	r3, [r7, #8]
}
 800965e:	bf00      	nop
 8009660:	bf00      	nop
 8009662:	e7fd      	b.n	8009660 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009664:	69bb      	ldr	r3, [r7, #24]
 8009666:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009668:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800966a:	69bb      	ldr	r3, [r7, #24]
 800966c:	69fa      	ldr	r2, [r7, #28]
 800966e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009670:	69bb      	ldr	r3, [r7, #24]
 8009672:	699b      	ldr	r3, [r3, #24]
 8009674:	2b00      	cmp	r3, #0
 8009676:	db04      	blt.n	8009682 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009678:	69fb      	ldr	r3, [r7, #28]
 800967a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800967e:	69bb      	ldr	r3, [r7, #24]
 8009680:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009682:	69bb      	ldr	r3, [r7, #24]
 8009684:	6959      	ldr	r1, [r3, #20]
 8009686:	693a      	ldr	r2, [r7, #16]
 8009688:	4613      	mov	r3, r2
 800968a:	009b      	lsls	r3, r3, #2
 800968c:	4413      	add	r3, r2
 800968e:	009b      	lsls	r3, r3, #2
 8009690:	4a13      	ldr	r2, [pc, #76]	@ (80096e0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009692:	4413      	add	r3, r2
 8009694:	4299      	cmp	r1, r3
 8009696:	d11c      	bne.n	80096d2 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009698:	69bb      	ldr	r3, [r7, #24]
 800969a:	3304      	adds	r3, #4
 800969c:	4618      	mov	r0, r3
 800969e:	f7fe f8ad 	bl	80077fc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80096a2:	69bb      	ldr	r3, [r7, #24]
 80096a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096a6:	4b0f      	ldr	r3, [pc, #60]	@ (80096e4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	429a      	cmp	r2, r3
 80096ac:	d903      	bls.n	80096b6 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80096ae:	69bb      	ldr	r3, [r7, #24]
 80096b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096b2:	4a0c      	ldr	r2, [pc, #48]	@ (80096e4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80096b4:	6013      	str	r3, [r2, #0]
 80096b6:	69bb      	ldr	r3, [r7, #24]
 80096b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096ba:	4613      	mov	r3, r2
 80096bc:	009b      	lsls	r3, r3, #2
 80096be:	4413      	add	r3, r2
 80096c0:	009b      	lsls	r3, r3, #2
 80096c2:	4a07      	ldr	r2, [pc, #28]	@ (80096e0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80096c4:	441a      	add	r2, r3
 80096c6:	69bb      	ldr	r3, [r7, #24]
 80096c8:	3304      	adds	r3, #4
 80096ca:	4619      	mov	r1, r3
 80096cc:	4610      	mov	r0, r2
 80096ce:	f7fe f838 	bl	8007742 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80096d2:	bf00      	nop
 80096d4:	3720      	adds	r7, #32
 80096d6:	46bd      	mov	sp, r7
 80096d8:	bd80      	pop	{r7, pc}
 80096da:	bf00      	nop
 80096dc:	20000e9c 	.word	0x20000e9c
 80096e0:	20000ea0 	.word	0x20000ea0
 80096e4:	20001378 	.word	0x20001378

080096e8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80096e8:	b480      	push	{r7}
 80096ea:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80096ec:	4b07      	ldr	r3, [pc, #28]	@ (800970c <pvTaskIncrementMutexHeldCount+0x24>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d004      	beq.n	80096fe <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80096f4:	4b05      	ldr	r3, [pc, #20]	@ (800970c <pvTaskIncrementMutexHeldCount+0x24>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80096fa:	3201      	adds	r2, #1
 80096fc:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80096fe:	4b03      	ldr	r3, [pc, #12]	@ (800970c <pvTaskIncrementMutexHeldCount+0x24>)
 8009700:	681b      	ldr	r3, [r3, #0]
	}
 8009702:	4618      	mov	r0, r3
 8009704:	46bd      	mov	sp, r7
 8009706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970a:	4770      	bx	lr
 800970c:	20000e9c 	.word	0x20000e9c

08009710 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b084      	sub	sp, #16
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
 8009718:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800971a:	4b21      	ldr	r3, [pc, #132]	@ (80097a0 <prvAddCurrentTaskToDelayedList+0x90>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009720:	4b20      	ldr	r3, [pc, #128]	@ (80097a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	3304      	adds	r3, #4
 8009726:	4618      	mov	r0, r3
 8009728:	f7fe f868 	bl	80077fc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009732:	d10a      	bne.n	800974a <prvAddCurrentTaskToDelayedList+0x3a>
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d007      	beq.n	800974a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800973a:	4b1a      	ldr	r3, [pc, #104]	@ (80097a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	3304      	adds	r3, #4
 8009740:	4619      	mov	r1, r3
 8009742:	4819      	ldr	r0, [pc, #100]	@ (80097a8 <prvAddCurrentTaskToDelayedList+0x98>)
 8009744:	f7fd fffd 	bl	8007742 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009748:	e026      	b.n	8009798 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800974a:	68fa      	ldr	r2, [r7, #12]
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	4413      	add	r3, r2
 8009750:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009752:	4b14      	ldr	r3, [pc, #80]	@ (80097a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	68ba      	ldr	r2, [r7, #8]
 8009758:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800975a:	68ba      	ldr	r2, [r7, #8]
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	429a      	cmp	r2, r3
 8009760:	d209      	bcs.n	8009776 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009762:	4b12      	ldr	r3, [pc, #72]	@ (80097ac <prvAddCurrentTaskToDelayedList+0x9c>)
 8009764:	681a      	ldr	r2, [r3, #0]
 8009766:	4b0f      	ldr	r3, [pc, #60]	@ (80097a4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	3304      	adds	r3, #4
 800976c:	4619      	mov	r1, r3
 800976e:	4610      	mov	r0, r2
 8009770:	f7fe f80b 	bl	800778a <vListInsert>
}
 8009774:	e010      	b.n	8009798 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009776:	4b0e      	ldr	r3, [pc, #56]	@ (80097b0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009778:	681a      	ldr	r2, [r3, #0]
 800977a:	4b0a      	ldr	r3, [pc, #40]	@ (80097a4 <prvAddCurrentTaskToDelayedList+0x94>)
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	3304      	adds	r3, #4
 8009780:	4619      	mov	r1, r3
 8009782:	4610      	mov	r0, r2
 8009784:	f7fe f801 	bl	800778a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009788:	4b0a      	ldr	r3, [pc, #40]	@ (80097b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	68ba      	ldr	r2, [r7, #8]
 800978e:	429a      	cmp	r2, r3
 8009790:	d202      	bcs.n	8009798 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009792:	4a08      	ldr	r2, [pc, #32]	@ (80097b4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	6013      	str	r3, [r2, #0]
}
 8009798:	bf00      	nop
 800979a:	3710      	adds	r7, #16
 800979c:	46bd      	mov	sp, r7
 800979e:	bd80      	pop	{r7, pc}
 80097a0:	20001374 	.word	0x20001374
 80097a4:	20000e9c 	.word	0x20000e9c
 80097a8:	2000135c 	.word	0x2000135c
 80097ac:	2000132c 	.word	0x2000132c
 80097b0:	20001328 	.word	0x20001328
 80097b4:	20001390 	.word	0x20001390

080097b8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b08a      	sub	sp, #40	@ 0x28
 80097bc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80097be:	2300      	movs	r3, #0
 80097c0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80097c2:	f000 fb13 	bl	8009dec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80097c6:	4b1d      	ldr	r3, [pc, #116]	@ (800983c <xTimerCreateTimerTask+0x84>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d021      	beq.n	8009812 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80097ce:	2300      	movs	r3, #0
 80097d0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80097d2:	2300      	movs	r3, #0
 80097d4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80097d6:	1d3a      	adds	r2, r7, #4
 80097d8:	f107 0108 	add.w	r1, r7, #8
 80097dc:	f107 030c 	add.w	r3, r7, #12
 80097e0:	4618      	mov	r0, r3
 80097e2:	f7fd ff67 	bl	80076b4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80097e6:	6879      	ldr	r1, [r7, #4]
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	68fa      	ldr	r2, [r7, #12]
 80097ec:	9202      	str	r2, [sp, #8]
 80097ee:	9301      	str	r3, [sp, #4]
 80097f0:	2302      	movs	r3, #2
 80097f2:	9300      	str	r3, [sp, #0]
 80097f4:	2300      	movs	r3, #0
 80097f6:	460a      	mov	r2, r1
 80097f8:	4911      	ldr	r1, [pc, #68]	@ (8009840 <xTimerCreateTimerTask+0x88>)
 80097fa:	4812      	ldr	r0, [pc, #72]	@ (8009844 <xTimerCreateTimerTask+0x8c>)
 80097fc:	f7fe ffc0 	bl	8008780 <xTaskCreateStatic>
 8009800:	4603      	mov	r3, r0
 8009802:	4a11      	ldr	r2, [pc, #68]	@ (8009848 <xTimerCreateTimerTask+0x90>)
 8009804:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009806:	4b10      	ldr	r3, [pc, #64]	@ (8009848 <xTimerCreateTimerTask+0x90>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d001      	beq.n	8009812 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800980e:	2301      	movs	r3, #1
 8009810:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009812:	697b      	ldr	r3, [r7, #20]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d10b      	bne.n	8009830 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800981c:	f383 8811 	msr	BASEPRI, r3
 8009820:	f3bf 8f6f 	isb	sy
 8009824:	f3bf 8f4f 	dsb	sy
 8009828:	613b      	str	r3, [r7, #16]
}
 800982a:	bf00      	nop
 800982c:	bf00      	nop
 800982e:	e7fd      	b.n	800982c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009830:	697b      	ldr	r3, [r7, #20]
}
 8009832:	4618      	mov	r0, r3
 8009834:	3718      	adds	r7, #24
 8009836:	46bd      	mov	sp, r7
 8009838:	bd80      	pop	{r7, pc}
 800983a:	bf00      	nop
 800983c:	200013cc 	.word	0x200013cc
 8009840:	0800d9c0 	.word	0x0800d9c0
 8009844:	08009985 	.word	0x08009985
 8009848:	200013d0 	.word	0x200013d0

0800984c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b08a      	sub	sp, #40	@ 0x28
 8009850:	af00      	add	r7, sp, #0
 8009852:	60f8      	str	r0, [r7, #12]
 8009854:	60b9      	str	r1, [r7, #8]
 8009856:	607a      	str	r2, [r7, #4]
 8009858:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800985a:	2300      	movs	r3, #0
 800985c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	2b00      	cmp	r3, #0
 8009862:	d10b      	bne.n	800987c <xTimerGenericCommand+0x30>
	__asm volatile
 8009864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009868:	f383 8811 	msr	BASEPRI, r3
 800986c:	f3bf 8f6f 	isb	sy
 8009870:	f3bf 8f4f 	dsb	sy
 8009874:	623b      	str	r3, [r7, #32]
}
 8009876:	bf00      	nop
 8009878:	bf00      	nop
 800987a:	e7fd      	b.n	8009878 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800987c:	4b19      	ldr	r3, [pc, #100]	@ (80098e4 <xTimerGenericCommand+0x98>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d02a      	beq.n	80098da <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009884:	68bb      	ldr	r3, [r7, #8]
 8009886:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	2b05      	cmp	r3, #5
 8009894:	dc18      	bgt.n	80098c8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009896:	f7ff fdad 	bl	80093f4 <xTaskGetSchedulerState>
 800989a:	4603      	mov	r3, r0
 800989c:	2b02      	cmp	r3, #2
 800989e:	d109      	bne.n	80098b4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80098a0:	4b10      	ldr	r3, [pc, #64]	@ (80098e4 <xTimerGenericCommand+0x98>)
 80098a2:	6818      	ldr	r0, [r3, #0]
 80098a4:	f107 0110 	add.w	r1, r7, #16
 80098a8:	2300      	movs	r3, #0
 80098aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098ac:	f7fe f9ce 	bl	8007c4c <xQueueGenericSend>
 80098b0:	6278      	str	r0, [r7, #36]	@ 0x24
 80098b2:	e012      	b.n	80098da <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80098b4:	4b0b      	ldr	r3, [pc, #44]	@ (80098e4 <xTimerGenericCommand+0x98>)
 80098b6:	6818      	ldr	r0, [r3, #0]
 80098b8:	f107 0110 	add.w	r1, r7, #16
 80098bc:	2300      	movs	r3, #0
 80098be:	2200      	movs	r2, #0
 80098c0:	f7fe f9c4 	bl	8007c4c <xQueueGenericSend>
 80098c4:	6278      	str	r0, [r7, #36]	@ 0x24
 80098c6:	e008      	b.n	80098da <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80098c8:	4b06      	ldr	r3, [pc, #24]	@ (80098e4 <xTimerGenericCommand+0x98>)
 80098ca:	6818      	ldr	r0, [r3, #0]
 80098cc:	f107 0110 	add.w	r1, r7, #16
 80098d0:	2300      	movs	r3, #0
 80098d2:	683a      	ldr	r2, [r7, #0]
 80098d4:	f7fe fabc 	bl	8007e50 <xQueueGenericSendFromISR>
 80098d8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80098da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3728      	adds	r7, #40	@ 0x28
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}
 80098e4:	200013cc 	.word	0x200013cc

080098e8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b088      	sub	sp, #32
 80098ec:	af02      	add	r7, sp, #8
 80098ee:	6078      	str	r0, [r7, #4]
 80098f0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098f2:	4b23      	ldr	r3, [pc, #140]	@ (8009980 <prvProcessExpiredTimer+0x98>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	68db      	ldr	r3, [r3, #12]
 80098f8:	68db      	ldr	r3, [r3, #12]
 80098fa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	3304      	adds	r3, #4
 8009900:	4618      	mov	r0, r3
 8009902:	f7fd ff7b 	bl	80077fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009906:	697b      	ldr	r3, [r7, #20]
 8009908:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800990c:	f003 0304 	and.w	r3, r3, #4
 8009910:	2b00      	cmp	r3, #0
 8009912:	d023      	beq.n	800995c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009914:	697b      	ldr	r3, [r7, #20]
 8009916:	699a      	ldr	r2, [r3, #24]
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	18d1      	adds	r1, r2, r3
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	683a      	ldr	r2, [r7, #0]
 8009920:	6978      	ldr	r0, [r7, #20]
 8009922:	f000 f8d5 	bl	8009ad0 <prvInsertTimerInActiveList>
 8009926:	4603      	mov	r3, r0
 8009928:	2b00      	cmp	r3, #0
 800992a:	d020      	beq.n	800996e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800992c:	2300      	movs	r3, #0
 800992e:	9300      	str	r3, [sp, #0]
 8009930:	2300      	movs	r3, #0
 8009932:	687a      	ldr	r2, [r7, #4]
 8009934:	2100      	movs	r1, #0
 8009936:	6978      	ldr	r0, [r7, #20]
 8009938:	f7ff ff88 	bl	800984c <xTimerGenericCommand>
 800993c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800993e:	693b      	ldr	r3, [r7, #16]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d114      	bne.n	800996e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009948:	f383 8811 	msr	BASEPRI, r3
 800994c:	f3bf 8f6f 	isb	sy
 8009950:	f3bf 8f4f 	dsb	sy
 8009954:	60fb      	str	r3, [r7, #12]
}
 8009956:	bf00      	nop
 8009958:	bf00      	nop
 800995a:	e7fd      	b.n	8009958 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009962:	f023 0301 	bic.w	r3, r3, #1
 8009966:	b2da      	uxtb	r2, r3
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	6a1b      	ldr	r3, [r3, #32]
 8009972:	6978      	ldr	r0, [r7, #20]
 8009974:	4798      	blx	r3
}
 8009976:	bf00      	nop
 8009978:	3718      	adds	r7, #24
 800997a:	46bd      	mov	sp, r7
 800997c:	bd80      	pop	{r7, pc}
 800997e:	bf00      	nop
 8009980:	200013c4 	.word	0x200013c4

08009984 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b084      	sub	sp, #16
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800998c:	f107 0308 	add.w	r3, r7, #8
 8009990:	4618      	mov	r0, r3
 8009992:	f000 f859 	bl	8009a48 <prvGetNextExpireTime>
 8009996:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009998:	68bb      	ldr	r3, [r7, #8]
 800999a:	4619      	mov	r1, r3
 800999c:	68f8      	ldr	r0, [r7, #12]
 800999e:	f000 f805 	bl	80099ac <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80099a2:	f000 f8d7 	bl	8009b54 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80099a6:	bf00      	nop
 80099a8:	e7f0      	b.n	800998c <prvTimerTask+0x8>
	...

080099ac <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b084      	sub	sp, #16
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
 80099b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80099b6:	f7ff f927 	bl	8008c08 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80099ba:	f107 0308 	add.w	r3, r7, #8
 80099be:	4618      	mov	r0, r3
 80099c0:	f000 f866 	bl	8009a90 <prvSampleTimeNow>
 80099c4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80099c6:	68bb      	ldr	r3, [r7, #8]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d130      	bne.n	8009a2e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80099cc:	683b      	ldr	r3, [r7, #0]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d10a      	bne.n	80099e8 <prvProcessTimerOrBlockTask+0x3c>
 80099d2:	687a      	ldr	r2, [r7, #4]
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	429a      	cmp	r2, r3
 80099d8:	d806      	bhi.n	80099e8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80099da:	f7ff f923 	bl	8008c24 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80099de:	68f9      	ldr	r1, [r7, #12]
 80099e0:	6878      	ldr	r0, [r7, #4]
 80099e2:	f7ff ff81 	bl	80098e8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80099e6:	e024      	b.n	8009a32 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d008      	beq.n	8009a00 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80099ee:	4b13      	ldr	r3, [pc, #76]	@ (8009a3c <prvProcessTimerOrBlockTask+0x90>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d101      	bne.n	80099fc <prvProcessTimerOrBlockTask+0x50>
 80099f8:	2301      	movs	r3, #1
 80099fa:	e000      	b.n	80099fe <prvProcessTimerOrBlockTask+0x52>
 80099fc:	2300      	movs	r3, #0
 80099fe:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009a00:	4b0f      	ldr	r3, [pc, #60]	@ (8009a40 <prvProcessTimerOrBlockTask+0x94>)
 8009a02:	6818      	ldr	r0, [r3, #0]
 8009a04:	687a      	ldr	r2, [r7, #4]
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	1ad3      	subs	r3, r2, r3
 8009a0a:	683a      	ldr	r2, [r7, #0]
 8009a0c:	4619      	mov	r1, r3
 8009a0e:	f7fe fe83 	bl	8008718 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009a12:	f7ff f907 	bl	8008c24 <xTaskResumeAll>
 8009a16:	4603      	mov	r3, r0
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d10a      	bne.n	8009a32 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009a1c:	4b09      	ldr	r3, [pc, #36]	@ (8009a44 <prvProcessTimerOrBlockTask+0x98>)
 8009a1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a22:	601a      	str	r2, [r3, #0]
 8009a24:	f3bf 8f4f 	dsb	sy
 8009a28:	f3bf 8f6f 	isb	sy
}
 8009a2c:	e001      	b.n	8009a32 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009a2e:	f7ff f8f9 	bl	8008c24 <xTaskResumeAll>
}
 8009a32:	bf00      	nop
 8009a34:	3710      	adds	r7, #16
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}
 8009a3a:	bf00      	nop
 8009a3c:	200013c8 	.word	0x200013c8
 8009a40:	200013cc 	.word	0x200013cc
 8009a44:	e000ed04 	.word	0xe000ed04

08009a48 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009a48:	b480      	push	{r7}
 8009a4a:	b085      	sub	sp, #20
 8009a4c:	af00      	add	r7, sp, #0
 8009a4e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009a50:	4b0e      	ldr	r3, [pc, #56]	@ (8009a8c <prvGetNextExpireTime+0x44>)
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d101      	bne.n	8009a5e <prvGetNextExpireTime+0x16>
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	e000      	b.n	8009a60 <prvGetNextExpireTime+0x18>
 8009a5e:	2200      	movs	r2, #0
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d105      	bne.n	8009a78 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009a6c:	4b07      	ldr	r3, [pc, #28]	@ (8009a8c <prvGetNextExpireTime+0x44>)
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	68db      	ldr	r3, [r3, #12]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	60fb      	str	r3, [r7, #12]
 8009a76:	e001      	b.n	8009a7c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	3714      	adds	r7, #20
 8009a82:	46bd      	mov	sp, r7
 8009a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a88:	4770      	bx	lr
 8009a8a:	bf00      	nop
 8009a8c:	200013c4 	.word	0x200013c4

08009a90 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b084      	sub	sp, #16
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009a98:	f7ff f962 	bl	8008d60 <xTaskGetTickCount>
 8009a9c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8009acc <prvSampleTimeNow+0x3c>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	68fa      	ldr	r2, [r7, #12]
 8009aa4:	429a      	cmp	r2, r3
 8009aa6:	d205      	bcs.n	8009ab4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009aa8:	f000 f93a 	bl	8009d20 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2201      	movs	r2, #1
 8009ab0:	601a      	str	r2, [r3, #0]
 8009ab2:	e002      	b.n	8009aba <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009aba:	4a04      	ldr	r2, [pc, #16]	@ (8009acc <prvSampleTimeNow+0x3c>)
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3710      	adds	r7, #16
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}
 8009aca:	bf00      	nop
 8009acc:	200013d4 	.word	0x200013d4

08009ad0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b086      	sub	sp, #24
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	60f8      	str	r0, [r7, #12]
 8009ad8:	60b9      	str	r1, [r7, #8]
 8009ada:	607a      	str	r2, [r7, #4]
 8009adc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009ade:	2300      	movs	r3, #0
 8009ae0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	68ba      	ldr	r2, [r7, #8]
 8009ae6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	68fa      	ldr	r2, [r7, #12]
 8009aec:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009aee:	68ba      	ldr	r2, [r7, #8]
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	429a      	cmp	r2, r3
 8009af4:	d812      	bhi.n	8009b1c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009af6:	687a      	ldr	r2, [r7, #4]
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	1ad2      	subs	r2, r2, r3
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	699b      	ldr	r3, [r3, #24]
 8009b00:	429a      	cmp	r2, r3
 8009b02:	d302      	bcc.n	8009b0a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009b04:	2301      	movs	r3, #1
 8009b06:	617b      	str	r3, [r7, #20]
 8009b08:	e01b      	b.n	8009b42 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009b0a:	4b10      	ldr	r3, [pc, #64]	@ (8009b4c <prvInsertTimerInActiveList+0x7c>)
 8009b0c:	681a      	ldr	r2, [r3, #0]
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	3304      	adds	r3, #4
 8009b12:	4619      	mov	r1, r3
 8009b14:	4610      	mov	r0, r2
 8009b16:	f7fd fe38 	bl	800778a <vListInsert>
 8009b1a:	e012      	b.n	8009b42 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009b1c:	687a      	ldr	r2, [r7, #4]
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	429a      	cmp	r2, r3
 8009b22:	d206      	bcs.n	8009b32 <prvInsertTimerInActiveList+0x62>
 8009b24:	68ba      	ldr	r2, [r7, #8]
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	429a      	cmp	r2, r3
 8009b2a:	d302      	bcc.n	8009b32 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	617b      	str	r3, [r7, #20]
 8009b30:	e007      	b.n	8009b42 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009b32:	4b07      	ldr	r3, [pc, #28]	@ (8009b50 <prvInsertTimerInActiveList+0x80>)
 8009b34:	681a      	ldr	r2, [r3, #0]
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	3304      	adds	r3, #4
 8009b3a:	4619      	mov	r1, r3
 8009b3c:	4610      	mov	r0, r2
 8009b3e:	f7fd fe24 	bl	800778a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009b42:	697b      	ldr	r3, [r7, #20]
}
 8009b44:	4618      	mov	r0, r3
 8009b46:	3718      	adds	r7, #24
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bd80      	pop	{r7, pc}
 8009b4c:	200013c8 	.word	0x200013c8
 8009b50:	200013c4 	.word	0x200013c4

08009b54 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b08e      	sub	sp, #56	@ 0x38
 8009b58:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009b5a:	e0ce      	b.n	8009cfa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	da19      	bge.n	8009b96 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009b62:	1d3b      	adds	r3, r7, #4
 8009b64:	3304      	adds	r3, #4
 8009b66:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d10b      	bne.n	8009b86 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b72:	f383 8811 	msr	BASEPRI, r3
 8009b76:	f3bf 8f6f 	isb	sy
 8009b7a:	f3bf 8f4f 	dsb	sy
 8009b7e:	61fb      	str	r3, [r7, #28]
}
 8009b80:	bf00      	nop
 8009b82:	bf00      	nop
 8009b84:	e7fd      	b.n	8009b82 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b8c:	6850      	ldr	r0, [r2, #4]
 8009b8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b90:	6892      	ldr	r2, [r2, #8]
 8009b92:	4611      	mov	r1, r2
 8009b94:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	f2c0 80ae 	blt.w	8009cfa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ba4:	695b      	ldr	r3, [r3, #20]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d004      	beq.n	8009bb4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bac:	3304      	adds	r3, #4
 8009bae:	4618      	mov	r0, r3
 8009bb0:	f7fd fe24 	bl	80077fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009bb4:	463b      	mov	r3, r7
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	f7ff ff6a 	bl	8009a90 <prvSampleTimeNow>
 8009bbc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2b09      	cmp	r3, #9
 8009bc2:	f200 8097 	bhi.w	8009cf4 <prvProcessReceivedCommands+0x1a0>
 8009bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8009bcc <prvProcessReceivedCommands+0x78>)
 8009bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bcc:	08009bf5 	.word	0x08009bf5
 8009bd0:	08009bf5 	.word	0x08009bf5
 8009bd4:	08009bf5 	.word	0x08009bf5
 8009bd8:	08009c6b 	.word	0x08009c6b
 8009bdc:	08009c7f 	.word	0x08009c7f
 8009be0:	08009ccb 	.word	0x08009ccb
 8009be4:	08009bf5 	.word	0x08009bf5
 8009be8:	08009bf5 	.word	0x08009bf5
 8009bec:	08009c6b 	.word	0x08009c6b
 8009bf0:	08009c7f 	.word	0x08009c7f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bf6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009bfa:	f043 0301 	orr.w	r3, r3, #1
 8009bfe:	b2da      	uxtb	r2, r3
 8009c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c02:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009c06:	68ba      	ldr	r2, [r7, #8]
 8009c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c0a:	699b      	ldr	r3, [r3, #24]
 8009c0c:	18d1      	adds	r1, r2, r3
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c12:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c14:	f7ff ff5c 	bl	8009ad0 <prvInsertTimerInActiveList>
 8009c18:	4603      	mov	r3, r0
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d06c      	beq.n	8009cf8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c20:	6a1b      	ldr	r3, [r3, #32]
 8009c22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c24:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c2c:	f003 0304 	and.w	r3, r3, #4
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d061      	beq.n	8009cf8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009c34:	68ba      	ldr	r2, [r7, #8]
 8009c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c38:	699b      	ldr	r3, [r3, #24]
 8009c3a:	441a      	add	r2, r3
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	9300      	str	r3, [sp, #0]
 8009c40:	2300      	movs	r3, #0
 8009c42:	2100      	movs	r1, #0
 8009c44:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c46:	f7ff fe01 	bl	800984c <xTimerGenericCommand>
 8009c4a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009c4c:	6a3b      	ldr	r3, [r7, #32]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d152      	bne.n	8009cf8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c56:	f383 8811 	msr	BASEPRI, r3
 8009c5a:	f3bf 8f6f 	isb	sy
 8009c5e:	f3bf 8f4f 	dsb	sy
 8009c62:	61bb      	str	r3, [r7, #24]
}
 8009c64:	bf00      	nop
 8009c66:	bf00      	nop
 8009c68:	e7fd      	b.n	8009c66 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c70:	f023 0301 	bic.w	r3, r3, #1
 8009c74:	b2da      	uxtb	r2, r3
 8009c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c78:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009c7c:	e03d      	b.n	8009cfa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c84:	f043 0301 	orr.w	r3, r3, #1
 8009c88:	b2da      	uxtb	r2, r3
 8009c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c8c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009c90:	68ba      	ldr	r2, [r7, #8]
 8009c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c94:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c98:	699b      	ldr	r3, [r3, #24]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d10b      	bne.n	8009cb6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ca2:	f383 8811 	msr	BASEPRI, r3
 8009ca6:	f3bf 8f6f 	isb	sy
 8009caa:	f3bf 8f4f 	dsb	sy
 8009cae:	617b      	str	r3, [r7, #20]
}
 8009cb0:	bf00      	nop
 8009cb2:	bf00      	nop
 8009cb4:	e7fd      	b.n	8009cb2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cb8:	699a      	ldr	r2, [r3, #24]
 8009cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cbc:	18d1      	adds	r1, r2, r3
 8009cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009cc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009cc4:	f7ff ff04 	bl	8009ad0 <prvInsertTimerInActiveList>
					break;
 8009cc8:	e017      	b.n	8009cfa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ccc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009cd0:	f003 0302 	and.w	r3, r3, #2
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d103      	bne.n	8009ce0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009cd8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009cda:	f000 fbe5 	bl	800a4a8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009cde:	e00c      	b.n	8009cfa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ce2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ce6:	f023 0301 	bic.w	r3, r3, #1
 8009cea:	b2da      	uxtb	r2, r3
 8009cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009cf2:	e002      	b.n	8009cfa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009cf4:	bf00      	nop
 8009cf6:	e000      	b.n	8009cfa <prvProcessReceivedCommands+0x1a6>
					break;
 8009cf8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009cfa:	4b08      	ldr	r3, [pc, #32]	@ (8009d1c <prvProcessReceivedCommands+0x1c8>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	1d39      	adds	r1, r7, #4
 8009d00:	2200      	movs	r2, #0
 8009d02:	4618      	mov	r0, r3
 8009d04:	f7fe f942 	bl	8007f8c <xQueueReceive>
 8009d08:	4603      	mov	r3, r0
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	f47f af26 	bne.w	8009b5c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009d10:	bf00      	nop
 8009d12:	bf00      	nop
 8009d14:	3730      	adds	r7, #48	@ 0x30
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}
 8009d1a:	bf00      	nop
 8009d1c:	200013cc 	.word	0x200013cc

08009d20 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b088      	sub	sp, #32
 8009d24:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009d26:	e049      	b.n	8009dbc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009d28:	4b2e      	ldr	r3, [pc, #184]	@ (8009de4 <prvSwitchTimerLists+0xc4>)
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	68db      	ldr	r3, [r3, #12]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d32:	4b2c      	ldr	r3, [pc, #176]	@ (8009de4 <prvSwitchTimerLists+0xc4>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	68db      	ldr	r3, [r3, #12]
 8009d38:	68db      	ldr	r3, [r3, #12]
 8009d3a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	3304      	adds	r3, #4
 8009d40:	4618      	mov	r0, r3
 8009d42:	f7fd fd5b 	bl	80077fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	6a1b      	ldr	r3, [r3, #32]
 8009d4a:	68f8      	ldr	r0, [r7, #12]
 8009d4c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009d54:	f003 0304 	and.w	r3, r3, #4
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d02f      	beq.n	8009dbc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	699b      	ldr	r3, [r3, #24]
 8009d60:	693a      	ldr	r2, [r7, #16]
 8009d62:	4413      	add	r3, r2
 8009d64:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009d66:	68ba      	ldr	r2, [r7, #8]
 8009d68:	693b      	ldr	r3, [r7, #16]
 8009d6a:	429a      	cmp	r2, r3
 8009d6c:	d90e      	bls.n	8009d8c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	68ba      	ldr	r2, [r7, #8]
 8009d72:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	68fa      	ldr	r2, [r7, #12]
 8009d78:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8009de4 <prvSwitchTimerLists+0xc4>)
 8009d7c:	681a      	ldr	r2, [r3, #0]
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	3304      	adds	r3, #4
 8009d82:	4619      	mov	r1, r3
 8009d84:	4610      	mov	r0, r2
 8009d86:	f7fd fd00 	bl	800778a <vListInsert>
 8009d8a:	e017      	b.n	8009dbc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	9300      	str	r3, [sp, #0]
 8009d90:	2300      	movs	r3, #0
 8009d92:	693a      	ldr	r2, [r7, #16]
 8009d94:	2100      	movs	r1, #0
 8009d96:	68f8      	ldr	r0, [r7, #12]
 8009d98:	f7ff fd58 	bl	800984c <xTimerGenericCommand>
 8009d9c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d10b      	bne.n	8009dbc <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009da8:	f383 8811 	msr	BASEPRI, r3
 8009dac:	f3bf 8f6f 	isb	sy
 8009db0:	f3bf 8f4f 	dsb	sy
 8009db4:	603b      	str	r3, [r7, #0]
}
 8009db6:	bf00      	nop
 8009db8:	bf00      	nop
 8009dba:	e7fd      	b.n	8009db8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009dbc:	4b09      	ldr	r3, [pc, #36]	@ (8009de4 <prvSwitchTimerLists+0xc4>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d1b0      	bne.n	8009d28 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009dc6:	4b07      	ldr	r3, [pc, #28]	@ (8009de4 <prvSwitchTimerLists+0xc4>)
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009dcc:	4b06      	ldr	r3, [pc, #24]	@ (8009de8 <prvSwitchTimerLists+0xc8>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	4a04      	ldr	r2, [pc, #16]	@ (8009de4 <prvSwitchTimerLists+0xc4>)
 8009dd2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009dd4:	4a04      	ldr	r2, [pc, #16]	@ (8009de8 <prvSwitchTimerLists+0xc8>)
 8009dd6:	697b      	ldr	r3, [r7, #20]
 8009dd8:	6013      	str	r3, [r2, #0]
}
 8009dda:	bf00      	nop
 8009ddc:	3718      	adds	r7, #24
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd80      	pop	{r7, pc}
 8009de2:	bf00      	nop
 8009de4:	200013c4 	.word	0x200013c4
 8009de8:	200013c8 	.word	0x200013c8

08009dec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b082      	sub	sp, #8
 8009df0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009df2:	f000 f969 	bl	800a0c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009df6:	4b15      	ldr	r3, [pc, #84]	@ (8009e4c <prvCheckForValidListAndQueue+0x60>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d120      	bne.n	8009e40 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009dfe:	4814      	ldr	r0, [pc, #80]	@ (8009e50 <prvCheckForValidListAndQueue+0x64>)
 8009e00:	f7fd fc72 	bl	80076e8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009e04:	4813      	ldr	r0, [pc, #76]	@ (8009e54 <prvCheckForValidListAndQueue+0x68>)
 8009e06:	f7fd fc6f 	bl	80076e8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009e0a:	4b13      	ldr	r3, [pc, #76]	@ (8009e58 <prvCheckForValidListAndQueue+0x6c>)
 8009e0c:	4a10      	ldr	r2, [pc, #64]	@ (8009e50 <prvCheckForValidListAndQueue+0x64>)
 8009e0e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009e10:	4b12      	ldr	r3, [pc, #72]	@ (8009e5c <prvCheckForValidListAndQueue+0x70>)
 8009e12:	4a10      	ldr	r2, [pc, #64]	@ (8009e54 <prvCheckForValidListAndQueue+0x68>)
 8009e14:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009e16:	2300      	movs	r3, #0
 8009e18:	9300      	str	r3, [sp, #0]
 8009e1a:	4b11      	ldr	r3, [pc, #68]	@ (8009e60 <prvCheckForValidListAndQueue+0x74>)
 8009e1c:	4a11      	ldr	r2, [pc, #68]	@ (8009e64 <prvCheckForValidListAndQueue+0x78>)
 8009e1e:	2110      	movs	r1, #16
 8009e20:	200a      	movs	r0, #10
 8009e22:	f7fd fd7f 	bl	8007924 <xQueueGenericCreateStatic>
 8009e26:	4603      	mov	r3, r0
 8009e28:	4a08      	ldr	r2, [pc, #32]	@ (8009e4c <prvCheckForValidListAndQueue+0x60>)
 8009e2a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009e2c:	4b07      	ldr	r3, [pc, #28]	@ (8009e4c <prvCheckForValidListAndQueue+0x60>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d005      	beq.n	8009e40 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009e34:	4b05      	ldr	r3, [pc, #20]	@ (8009e4c <prvCheckForValidListAndQueue+0x60>)
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	490b      	ldr	r1, [pc, #44]	@ (8009e68 <prvCheckForValidListAndQueue+0x7c>)
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	f7fe fc42 	bl	80086c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009e40:	f000 f974 	bl	800a12c <vPortExitCritical>
}
 8009e44:	bf00      	nop
 8009e46:	46bd      	mov	sp, r7
 8009e48:	bd80      	pop	{r7, pc}
 8009e4a:	bf00      	nop
 8009e4c:	200013cc 	.word	0x200013cc
 8009e50:	2000139c 	.word	0x2000139c
 8009e54:	200013b0 	.word	0x200013b0
 8009e58:	200013c4 	.word	0x200013c4
 8009e5c:	200013c8 	.word	0x200013c8
 8009e60:	20001478 	.word	0x20001478
 8009e64:	200013d8 	.word	0x200013d8
 8009e68:	0800d9c8 	.word	0x0800d9c8

08009e6c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009e6c:	b480      	push	{r7}
 8009e6e:	b085      	sub	sp, #20
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	60f8      	str	r0, [r7, #12]
 8009e74:	60b9      	str	r1, [r7, #8]
 8009e76:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	3b04      	subs	r3, #4
 8009e7c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009e84:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	3b04      	subs	r3, #4
 8009e8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	f023 0201 	bic.w	r2, r3, #1
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	3b04      	subs	r3, #4
 8009e9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009e9c:	4a0c      	ldr	r2, [pc, #48]	@ (8009ed0 <pxPortInitialiseStack+0x64>)
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	3b14      	subs	r3, #20
 8009ea6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009ea8:	687a      	ldr	r2, [r7, #4]
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	3b04      	subs	r3, #4
 8009eb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	f06f 0202 	mvn.w	r2, #2
 8009eba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	3b20      	subs	r3, #32
 8009ec0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	3714      	adds	r7, #20
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ece:	4770      	bx	lr
 8009ed0:	08009ed5 	.word	0x08009ed5

08009ed4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	b085      	sub	sp, #20
 8009ed8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009eda:	2300      	movs	r3, #0
 8009edc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009ede:	4b13      	ldr	r3, [pc, #76]	@ (8009f2c <prvTaskExitError+0x58>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ee6:	d00b      	beq.n	8009f00 <prvTaskExitError+0x2c>
	__asm volatile
 8009ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eec:	f383 8811 	msr	BASEPRI, r3
 8009ef0:	f3bf 8f6f 	isb	sy
 8009ef4:	f3bf 8f4f 	dsb	sy
 8009ef8:	60fb      	str	r3, [r7, #12]
}
 8009efa:	bf00      	nop
 8009efc:	bf00      	nop
 8009efe:	e7fd      	b.n	8009efc <prvTaskExitError+0x28>
	__asm volatile
 8009f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f04:	f383 8811 	msr	BASEPRI, r3
 8009f08:	f3bf 8f6f 	isb	sy
 8009f0c:	f3bf 8f4f 	dsb	sy
 8009f10:	60bb      	str	r3, [r7, #8]
}
 8009f12:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009f14:	bf00      	nop
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d0fc      	beq.n	8009f16 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009f1c:	bf00      	nop
 8009f1e:	bf00      	nop
 8009f20:	3714      	adds	r7, #20
 8009f22:	46bd      	mov	sp, r7
 8009f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f28:	4770      	bx	lr
 8009f2a:	bf00      	nop
 8009f2c:	20000014 	.word	0x20000014

08009f30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009f30:	4b07      	ldr	r3, [pc, #28]	@ (8009f50 <pxCurrentTCBConst2>)
 8009f32:	6819      	ldr	r1, [r3, #0]
 8009f34:	6808      	ldr	r0, [r1, #0]
 8009f36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f3a:	f380 8809 	msr	PSP, r0
 8009f3e:	f3bf 8f6f 	isb	sy
 8009f42:	f04f 0000 	mov.w	r0, #0
 8009f46:	f380 8811 	msr	BASEPRI, r0
 8009f4a:	4770      	bx	lr
 8009f4c:	f3af 8000 	nop.w

08009f50 <pxCurrentTCBConst2>:
 8009f50:	20000e9c 	.word	0x20000e9c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009f54:	bf00      	nop
 8009f56:	bf00      	nop

08009f58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009f58:	4808      	ldr	r0, [pc, #32]	@ (8009f7c <prvPortStartFirstTask+0x24>)
 8009f5a:	6800      	ldr	r0, [r0, #0]
 8009f5c:	6800      	ldr	r0, [r0, #0]
 8009f5e:	f380 8808 	msr	MSP, r0
 8009f62:	f04f 0000 	mov.w	r0, #0
 8009f66:	f380 8814 	msr	CONTROL, r0
 8009f6a:	b662      	cpsie	i
 8009f6c:	b661      	cpsie	f
 8009f6e:	f3bf 8f4f 	dsb	sy
 8009f72:	f3bf 8f6f 	isb	sy
 8009f76:	df00      	svc	0
 8009f78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009f7a:	bf00      	nop
 8009f7c:	e000ed08 	.word	0xe000ed08

08009f80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b086      	sub	sp, #24
 8009f84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009f86:	4b47      	ldr	r3, [pc, #284]	@ (800a0a4 <xPortStartScheduler+0x124>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	4a47      	ldr	r2, [pc, #284]	@ (800a0a8 <xPortStartScheduler+0x128>)
 8009f8c:	4293      	cmp	r3, r2
 8009f8e:	d10b      	bne.n	8009fa8 <xPortStartScheduler+0x28>
	__asm volatile
 8009f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f94:	f383 8811 	msr	BASEPRI, r3
 8009f98:	f3bf 8f6f 	isb	sy
 8009f9c:	f3bf 8f4f 	dsb	sy
 8009fa0:	613b      	str	r3, [r7, #16]
}
 8009fa2:	bf00      	nop
 8009fa4:	bf00      	nop
 8009fa6:	e7fd      	b.n	8009fa4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009fa8:	4b3e      	ldr	r3, [pc, #248]	@ (800a0a4 <xPortStartScheduler+0x124>)
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	4a3f      	ldr	r2, [pc, #252]	@ (800a0ac <xPortStartScheduler+0x12c>)
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	d10b      	bne.n	8009fca <xPortStartScheduler+0x4a>
	__asm volatile
 8009fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fb6:	f383 8811 	msr	BASEPRI, r3
 8009fba:	f3bf 8f6f 	isb	sy
 8009fbe:	f3bf 8f4f 	dsb	sy
 8009fc2:	60fb      	str	r3, [r7, #12]
}
 8009fc4:	bf00      	nop
 8009fc6:	bf00      	nop
 8009fc8:	e7fd      	b.n	8009fc6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009fca:	4b39      	ldr	r3, [pc, #228]	@ (800a0b0 <xPortStartScheduler+0x130>)
 8009fcc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009fce:	697b      	ldr	r3, [r7, #20]
 8009fd0:	781b      	ldrb	r3, [r3, #0]
 8009fd2:	b2db      	uxtb	r3, r3
 8009fd4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009fd6:	697b      	ldr	r3, [r7, #20]
 8009fd8:	22ff      	movs	r2, #255	@ 0xff
 8009fda:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	781b      	ldrb	r3, [r3, #0]
 8009fe0:	b2db      	uxtb	r3, r3
 8009fe2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009fe4:	78fb      	ldrb	r3, [r7, #3]
 8009fe6:	b2db      	uxtb	r3, r3
 8009fe8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009fec:	b2da      	uxtb	r2, r3
 8009fee:	4b31      	ldr	r3, [pc, #196]	@ (800a0b4 <xPortStartScheduler+0x134>)
 8009ff0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009ff2:	4b31      	ldr	r3, [pc, #196]	@ (800a0b8 <xPortStartScheduler+0x138>)
 8009ff4:	2207      	movs	r2, #7
 8009ff6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009ff8:	e009      	b.n	800a00e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009ffa:	4b2f      	ldr	r3, [pc, #188]	@ (800a0b8 <xPortStartScheduler+0x138>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	3b01      	subs	r3, #1
 800a000:	4a2d      	ldr	r2, [pc, #180]	@ (800a0b8 <xPortStartScheduler+0x138>)
 800a002:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a004:	78fb      	ldrb	r3, [r7, #3]
 800a006:	b2db      	uxtb	r3, r3
 800a008:	005b      	lsls	r3, r3, #1
 800a00a:	b2db      	uxtb	r3, r3
 800a00c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a00e:	78fb      	ldrb	r3, [r7, #3]
 800a010:	b2db      	uxtb	r3, r3
 800a012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a016:	2b80      	cmp	r3, #128	@ 0x80
 800a018:	d0ef      	beq.n	8009ffa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a01a:	4b27      	ldr	r3, [pc, #156]	@ (800a0b8 <xPortStartScheduler+0x138>)
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	f1c3 0307 	rsb	r3, r3, #7
 800a022:	2b04      	cmp	r3, #4
 800a024:	d00b      	beq.n	800a03e <xPortStartScheduler+0xbe>
	__asm volatile
 800a026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a02a:	f383 8811 	msr	BASEPRI, r3
 800a02e:	f3bf 8f6f 	isb	sy
 800a032:	f3bf 8f4f 	dsb	sy
 800a036:	60bb      	str	r3, [r7, #8]
}
 800a038:	bf00      	nop
 800a03a:	bf00      	nop
 800a03c:	e7fd      	b.n	800a03a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a03e:	4b1e      	ldr	r3, [pc, #120]	@ (800a0b8 <xPortStartScheduler+0x138>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	021b      	lsls	r3, r3, #8
 800a044:	4a1c      	ldr	r2, [pc, #112]	@ (800a0b8 <xPortStartScheduler+0x138>)
 800a046:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a048:	4b1b      	ldr	r3, [pc, #108]	@ (800a0b8 <xPortStartScheduler+0x138>)
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a050:	4a19      	ldr	r2, [pc, #100]	@ (800a0b8 <xPortStartScheduler+0x138>)
 800a052:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	b2da      	uxtb	r2, r3
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a05c:	4b17      	ldr	r3, [pc, #92]	@ (800a0bc <xPortStartScheduler+0x13c>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	4a16      	ldr	r2, [pc, #88]	@ (800a0bc <xPortStartScheduler+0x13c>)
 800a062:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a066:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a068:	4b14      	ldr	r3, [pc, #80]	@ (800a0bc <xPortStartScheduler+0x13c>)
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	4a13      	ldr	r2, [pc, #76]	@ (800a0bc <xPortStartScheduler+0x13c>)
 800a06e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a072:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a074:	f000 f8da 	bl	800a22c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a078:	4b11      	ldr	r3, [pc, #68]	@ (800a0c0 <xPortStartScheduler+0x140>)
 800a07a:	2200      	movs	r2, #0
 800a07c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a07e:	f000 f8f9 	bl	800a274 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a082:	4b10      	ldr	r3, [pc, #64]	@ (800a0c4 <xPortStartScheduler+0x144>)
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	4a0f      	ldr	r2, [pc, #60]	@ (800a0c4 <xPortStartScheduler+0x144>)
 800a088:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a08c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a08e:	f7ff ff63 	bl	8009f58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a092:	f7fe ff2f 	bl	8008ef4 <vTaskSwitchContext>
	prvTaskExitError();
 800a096:	f7ff ff1d 	bl	8009ed4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a09a:	2300      	movs	r3, #0
}
 800a09c:	4618      	mov	r0, r3
 800a09e:	3718      	adds	r7, #24
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd80      	pop	{r7, pc}
 800a0a4:	e000ed00 	.word	0xe000ed00
 800a0a8:	410fc271 	.word	0x410fc271
 800a0ac:	410fc270 	.word	0x410fc270
 800a0b0:	e000e400 	.word	0xe000e400
 800a0b4:	200014c8 	.word	0x200014c8
 800a0b8:	200014cc 	.word	0x200014cc
 800a0bc:	e000ed20 	.word	0xe000ed20
 800a0c0:	20000014 	.word	0x20000014
 800a0c4:	e000ef34 	.word	0xe000ef34

0800a0c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a0c8:	b480      	push	{r7}
 800a0ca:	b083      	sub	sp, #12
 800a0cc:	af00      	add	r7, sp, #0
	__asm volatile
 800a0ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0d2:	f383 8811 	msr	BASEPRI, r3
 800a0d6:	f3bf 8f6f 	isb	sy
 800a0da:	f3bf 8f4f 	dsb	sy
 800a0de:	607b      	str	r3, [r7, #4]
}
 800a0e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a0e2:	4b10      	ldr	r3, [pc, #64]	@ (800a124 <vPortEnterCritical+0x5c>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	3301      	adds	r3, #1
 800a0e8:	4a0e      	ldr	r2, [pc, #56]	@ (800a124 <vPortEnterCritical+0x5c>)
 800a0ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a0ec:	4b0d      	ldr	r3, [pc, #52]	@ (800a124 <vPortEnterCritical+0x5c>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	2b01      	cmp	r3, #1
 800a0f2:	d110      	bne.n	800a116 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a0f4:	4b0c      	ldr	r3, [pc, #48]	@ (800a128 <vPortEnterCritical+0x60>)
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	b2db      	uxtb	r3, r3
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d00b      	beq.n	800a116 <vPortEnterCritical+0x4e>
	__asm volatile
 800a0fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a102:	f383 8811 	msr	BASEPRI, r3
 800a106:	f3bf 8f6f 	isb	sy
 800a10a:	f3bf 8f4f 	dsb	sy
 800a10e:	603b      	str	r3, [r7, #0]
}
 800a110:	bf00      	nop
 800a112:	bf00      	nop
 800a114:	e7fd      	b.n	800a112 <vPortEnterCritical+0x4a>
	}
}
 800a116:	bf00      	nop
 800a118:	370c      	adds	r7, #12
 800a11a:	46bd      	mov	sp, r7
 800a11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a120:	4770      	bx	lr
 800a122:	bf00      	nop
 800a124:	20000014 	.word	0x20000014
 800a128:	e000ed04 	.word	0xe000ed04

0800a12c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a12c:	b480      	push	{r7}
 800a12e:	b083      	sub	sp, #12
 800a130:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a132:	4b12      	ldr	r3, [pc, #72]	@ (800a17c <vPortExitCritical+0x50>)
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d10b      	bne.n	800a152 <vPortExitCritical+0x26>
	__asm volatile
 800a13a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a13e:	f383 8811 	msr	BASEPRI, r3
 800a142:	f3bf 8f6f 	isb	sy
 800a146:	f3bf 8f4f 	dsb	sy
 800a14a:	607b      	str	r3, [r7, #4]
}
 800a14c:	bf00      	nop
 800a14e:	bf00      	nop
 800a150:	e7fd      	b.n	800a14e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a152:	4b0a      	ldr	r3, [pc, #40]	@ (800a17c <vPortExitCritical+0x50>)
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	3b01      	subs	r3, #1
 800a158:	4a08      	ldr	r2, [pc, #32]	@ (800a17c <vPortExitCritical+0x50>)
 800a15a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a15c:	4b07      	ldr	r3, [pc, #28]	@ (800a17c <vPortExitCritical+0x50>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d105      	bne.n	800a170 <vPortExitCritical+0x44>
 800a164:	2300      	movs	r3, #0
 800a166:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	f383 8811 	msr	BASEPRI, r3
}
 800a16e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a170:	bf00      	nop
 800a172:	370c      	adds	r7, #12
 800a174:	46bd      	mov	sp, r7
 800a176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17a:	4770      	bx	lr
 800a17c:	20000014 	.word	0x20000014

0800a180 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a180:	f3ef 8009 	mrs	r0, PSP
 800a184:	f3bf 8f6f 	isb	sy
 800a188:	4b15      	ldr	r3, [pc, #84]	@ (800a1e0 <pxCurrentTCBConst>)
 800a18a:	681a      	ldr	r2, [r3, #0]
 800a18c:	f01e 0f10 	tst.w	lr, #16
 800a190:	bf08      	it	eq
 800a192:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a196:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a19a:	6010      	str	r0, [r2, #0]
 800a19c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a1a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a1a4:	f380 8811 	msr	BASEPRI, r0
 800a1a8:	f3bf 8f4f 	dsb	sy
 800a1ac:	f3bf 8f6f 	isb	sy
 800a1b0:	f7fe fea0 	bl	8008ef4 <vTaskSwitchContext>
 800a1b4:	f04f 0000 	mov.w	r0, #0
 800a1b8:	f380 8811 	msr	BASEPRI, r0
 800a1bc:	bc09      	pop	{r0, r3}
 800a1be:	6819      	ldr	r1, [r3, #0]
 800a1c0:	6808      	ldr	r0, [r1, #0]
 800a1c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1c6:	f01e 0f10 	tst.w	lr, #16
 800a1ca:	bf08      	it	eq
 800a1cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a1d0:	f380 8809 	msr	PSP, r0
 800a1d4:	f3bf 8f6f 	isb	sy
 800a1d8:	4770      	bx	lr
 800a1da:	bf00      	nop
 800a1dc:	f3af 8000 	nop.w

0800a1e0 <pxCurrentTCBConst>:
 800a1e0:	20000e9c 	.word	0x20000e9c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a1e4:	bf00      	nop
 800a1e6:	bf00      	nop

0800a1e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b082      	sub	sp, #8
 800a1ec:	af00      	add	r7, sp, #0
	__asm volatile
 800a1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1f2:	f383 8811 	msr	BASEPRI, r3
 800a1f6:	f3bf 8f6f 	isb	sy
 800a1fa:	f3bf 8f4f 	dsb	sy
 800a1fe:	607b      	str	r3, [r7, #4]
}
 800a200:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a202:	f7fe fdbd 	bl	8008d80 <xTaskIncrementTick>
 800a206:	4603      	mov	r3, r0
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d003      	beq.n	800a214 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a20c:	4b06      	ldr	r3, [pc, #24]	@ (800a228 <xPortSysTickHandler+0x40>)
 800a20e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a212:	601a      	str	r2, [r3, #0]
 800a214:	2300      	movs	r3, #0
 800a216:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a218:	683b      	ldr	r3, [r7, #0]
 800a21a:	f383 8811 	msr	BASEPRI, r3
}
 800a21e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a220:	bf00      	nop
 800a222:	3708      	adds	r7, #8
 800a224:	46bd      	mov	sp, r7
 800a226:	bd80      	pop	{r7, pc}
 800a228:	e000ed04 	.word	0xe000ed04

0800a22c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a22c:	b480      	push	{r7}
 800a22e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a230:	4b0b      	ldr	r3, [pc, #44]	@ (800a260 <vPortSetupTimerInterrupt+0x34>)
 800a232:	2200      	movs	r2, #0
 800a234:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a236:	4b0b      	ldr	r3, [pc, #44]	@ (800a264 <vPortSetupTimerInterrupt+0x38>)
 800a238:	2200      	movs	r2, #0
 800a23a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a23c:	4b0a      	ldr	r3, [pc, #40]	@ (800a268 <vPortSetupTimerInterrupt+0x3c>)
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	4a0a      	ldr	r2, [pc, #40]	@ (800a26c <vPortSetupTimerInterrupt+0x40>)
 800a242:	fba2 2303 	umull	r2, r3, r2, r3
 800a246:	099b      	lsrs	r3, r3, #6
 800a248:	4a09      	ldr	r2, [pc, #36]	@ (800a270 <vPortSetupTimerInterrupt+0x44>)
 800a24a:	3b01      	subs	r3, #1
 800a24c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a24e:	4b04      	ldr	r3, [pc, #16]	@ (800a260 <vPortSetupTimerInterrupt+0x34>)
 800a250:	2207      	movs	r2, #7
 800a252:	601a      	str	r2, [r3, #0]
}
 800a254:	bf00      	nop
 800a256:	46bd      	mov	sp, r7
 800a258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25c:	4770      	bx	lr
 800a25e:	bf00      	nop
 800a260:	e000e010 	.word	0xe000e010
 800a264:	e000e018 	.word	0xe000e018
 800a268:	20000008 	.word	0x20000008
 800a26c:	10624dd3 	.word	0x10624dd3
 800a270:	e000e014 	.word	0xe000e014

0800a274 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a274:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a284 <vPortEnableVFP+0x10>
 800a278:	6801      	ldr	r1, [r0, #0]
 800a27a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a27e:	6001      	str	r1, [r0, #0]
 800a280:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a282:	bf00      	nop
 800a284:	e000ed88 	.word	0xe000ed88

0800a288 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a288:	b480      	push	{r7}
 800a28a:	b085      	sub	sp, #20
 800a28c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a28e:	f3ef 8305 	mrs	r3, IPSR
 800a292:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	2b0f      	cmp	r3, #15
 800a298:	d915      	bls.n	800a2c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a29a:	4a18      	ldr	r2, [pc, #96]	@ (800a2fc <vPortValidateInterruptPriority+0x74>)
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	4413      	add	r3, r2
 800a2a0:	781b      	ldrb	r3, [r3, #0]
 800a2a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a2a4:	4b16      	ldr	r3, [pc, #88]	@ (800a300 <vPortValidateInterruptPriority+0x78>)
 800a2a6:	781b      	ldrb	r3, [r3, #0]
 800a2a8:	7afa      	ldrb	r2, [r7, #11]
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d20b      	bcs.n	800a2c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a2ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2b2:	f383 8811 	msr	BASEPRI, r3
 800a2b6:	f3bf 8f6f 	isb	sy
 800a2ba:	f3bf 8f4f 	dsb	sy
 800a2be:	607b      	str	r3, [r7, #4]
}
 800a2c0:	bf00      	nop
 800a2c2:	bf00      	nop
 800a2c4:	e7fd      	b.n	800a2c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a2c6:	4b0f      	ldr	r3, [pc, #60]	@ (800a304 <vPortValidateInterruptPriority+0x7c>)
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a2ce:	4b0e      	ldr	r3, [pc, #56]	@ (800a308 <vPortValidateInterruptPriority+0x80>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	429a      	cmp	r2, r3
 800a2d4:	d90b      	bls.n	800a2ee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a2d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2da:	f383 8811 	msr	BASEPRI, r3
 800a2de:	f3bf 8f6f 	isb	sy
 800a2e2:	f3bf 8f4f 	dsb	sy
 800a2e6:	603b      	str	r3, [r7, #0]
}
 800a2e8:	bf00      	nop
 800a2ea:	bf00      	nop
 800a2ec:	e7fd      	b.n	800a2ea <vPortValidateInterruptPriority+0x62>
	}
 800a2ee:	bf00      	nop
 800a2f0:	3714      	adds	r7, #20
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f8:	4770      	bx	lr
 800a2fa:	bf00      	nop
 800a2fc:	e000e3f0 	.word	0xe000e3f0
 800a300:	200014c8 	.word	0x200014c8
 800a304:	e000ed0c 	.word	0xe000ed0c
 800a308:	200014cc 	.word	0x200014cc

0800a30c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b08a      	sub	sp, #40	@ 0x28
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a314:	2300      	movs	r3, #0
 800a316:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a318:	f7fe fc76 	bl	8008c08 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a31c:	4b5c      	ldr	r3, [pc, #368]	@ (800a490 <pvPortMalloc+0x184>)
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d101      	bne.n	800a328 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a324:	f000 f924 	bl	800a570 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a328:	4b5a      	ldr	r3, [pc, #360]	@ (800a494 <pvPortMalloc+0x188>)
 800a32a:	681a      	ldr	r2, [r3, #0]
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	4013      	ands	r3, r2
 800a330:	2b00      	cmp	r3, #0
 800a332:	f040 8095 	bne.w	800a460 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d01e      	beq.n	800a37a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a33c:	2208      	movs	r2, #8
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	4413      	add	r3, r2
 800a342:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f003 0307 	and.w	r3, r3, #7
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d015      	beq.n	800a37a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	f023 0307 	bic.w	r3, r3, #7
 800a354:	3308      	adds	r3, #8
 800a356:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f003 0307 	and.w	r3, r3, #7
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d00b      	beq.n	800a37a <pvPortMalloc+0x6e>
	__asm volatile
 800a362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a366:	f383 8811 	msr	BASEPRI, r3
 800a36a:	f3bf 8f6f 	isb	sy
 800a36e:	f3bf 8f4f 	dsb	sy
 800a372:	617b      	str	r3, [r7, #20]
}
 800a374:	bf00      	nop
 800a376:	bf00      	nop
 800a378:	e7fd      	b.n	800a376 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d06f      	beq.n	800a460 <pvPortMalloc+0x154>
 800a380:	4b45      	ldr	r3, [pc, #276]	@ (800a498 <pvPortMalloc+0x18c>)
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	687a      	ldr	r2, [r7, #4]
 800a386:	429a      	cmp	r2, r3
 800a388:	d86a      	bhi.n	800a460 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a38a:	4b44      	ldr	r3, [pc, #272]	@ (800a49c <pvPortMalloc+0x190>)
 800a38c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a38e:	4b43      	ldr	r3, [pc, #268]	@ (800a49c <pvPortMalloc+0x190>)
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a394:	e004      	b.n	800a3a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a398:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a39a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a3a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3a2:	685b      	ldr	r3, [r3, #4]
 800a3a4:	687a      	ldr	r2, [r7, #4]
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	d903      	bls.n	800a3b2 <pvPortMalloc+0xa6>
 800a3aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d1f1      	bne.n	800a396 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a3b2:	4b37      	ldr	r3, [pc, #220]	@ (800a490 <pvPortMalloc+0x184>)
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a3b8:	429a      	cmp	r2, r3
 800a3ba:	d051      	beq.n	800a460 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a3bc:	6a3b      	ldr	r3, [r7, #32]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	2208      	movs	r2, #8
 800a3c2:	4413      	add	r3, r2
 800a3c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a3c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3c8:	681a      	ldr	r2, [r3, #0]
 800a3ca:	6a3b      	ldr	r3, [r7, #32]
 800a3cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a3ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3d0:	685a      	ldr	r2, [r3, #4]
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	1ad2      	subs	r2, r2, r3
 800a3d6:	2308      	movs	r3, #8
 800a3d8:	005b      	lsls	r3, r3, #1
 800a3da:	429a      	cmp	r2, r3
 800a3dc:	d920      	bls.n	800a420 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a3de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	4413      	add	r3, r2
 800a3e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a3e6:	69bb      	ldr	r3, [r7, #24]
 800a3e8:	f003 0307 	and.w	r3, r3, #7
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d00b      	beq.n	800a408 <pvPortMalloc+0xfc>
	__asm volatile
 800a3f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3f4:	f383 8811 	msr	BASEPRI, r3
 800a3f8:	f3bf 8f6f 	isb	sy
 800a3fc:	f3bf 8f4f 	dsb	sy
 800a400:	613b      	str	r3, [r7, #16]
}
 800a402:	bf00      	nop
 800a404:	bf00      	nop
 800a406:	e7fd      	b.n	800a404 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a40a:	685a      	ldr	r2, [r3, #4]
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	1ad2      	subs	r2, r2, r3
 800a410:	69bb      	ldr	r3, [r7, #24]
 800a412:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a416:	687a      	ldr	r2, [r7, #4]
 800a418:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a41a:	69b8      	ldr	r0, [r7, #24]
 800a41c:	f000 f90a 	bl	800a634 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a420:	4b1d      	ldr	r3, [pc, #116]	@ (800a498 <pvPortMalloc+0x18c>)
 800a422:	681a      	ldr	r2, [r3, #0]
 800a424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a426:	685b      	ldr	r3, [r3, #4]
 800a428:	1ad3      	subs	r3, r2, r3
 800a42a:	4a1b      	ldr	r2, [pc, #108]	@ (800a498 <pvPortMalloc+0x18c>)
 800a42c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a42e:	4b1a      	ldr	r3, [pc, #104]	@ (800a498 <pvPortMalloc+0x18c>)
 800a430:	681a      	ldr	r2, [r3, #0]
 800a432:	4b1b      	ldr	r3, [pc, #108]	@ (800a4a0 <pvPortMalloc+0x194>)
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	429a      	cmp	r2, r3
 800a438:	d203      	bcs.n	800a442 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a43a:	4b17      	ldr	r3, [pc, #92]	@ (800a498 <pvPortMalloc+0x18c>)
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	4a18      	ldr	r2, [pc, #96]	@ (800a4a0 <pvPortMalloc+0x194>)
 800a440:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a444:	685a      	ldr	r2, [r3, #4]
 800a446:	4b13      	ldr	r3, [pc, #76]	@ (800a494 <pvPortMalloc+0x188>)
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	431a      	orrs	r2, r3
 800a44c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a44e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a452:	2200      	movs	r2, #0
 800a454:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a456:	4b13      	ldr	r3, [pc, #76]	@ (800a4a4 <pvPortMalloc+0x198>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	3301      	adds	r3, #1
 800a45c:	4a11      	ldr	r2, [pc, #68]	@ (800a4a4 <pvPortMalloc+0x198>)
 800a45e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a460:	f7fe fbe0 	bl	8008c24 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a464:	69fb      	ldr	r3, [r7, #28]
 800a466:	f003 0307 	and.w	r3, r3, #7
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d00b      	beq.n	800a486 <pvPortMalloc+0x17a>
	__asm volatile
 800a46e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a472:	f383 8811 	msr	BASEPRI, r3
 800a476:	f3bf 8f6f 	isb	sy
 800a47a:	f3bf 8f4f 	dsb	sy
 800a47e:	60fb      	str	r3, [r7, #12]
}
 800a480:	bf00      	nop
 800a482:	bf00      	nop
 800a484:	e7fd      	b.n	800a482 <pvPortMalloc+0x176>
	return pvReturn;
 800a486:	69fb      	ldr	r3, [r7, #28]
}
 800a488:	4618      	mov	r0, r3
 800a48a:	3728      	adds	r7, #40	@ 0x28
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}
 800a490:	200050d8 	.word	0x200050d8
 800a494:	200050ec 	.word	0x200050ec
 800a498:	200050dc 	.word	0x200050dc
 800a49c:	200050d0 	.word	0x200050d0
 800a4a0:	200050e0 	.word	0x200050e0
 800a4a4:	200050e4 	.word	0x200050e4

0800a4a8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b086      	sub	sp, #24
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d04f      	beq.n	800a55a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a4ba:	2308      	movs	r3, #8
 800a4bc:	425b      	negs	r3, r3
 800a4be:	697a      	ldr	r2, [r7, #20]
 800a4c0:	4413      	add	r3, r2
 800a4c2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a4c4:	697b      	ldr	r3, [r7, #20]
 800a4c6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a4c8:	693b      	ldr	r3, [r7, #16]
 800a4ca:	685a      	ldr	r2, [r3, #4]
 800a4cc:	4b25      	ldr	r3, [pc, #148]	@ (800a564 <vPortFree+0xbc>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	4013      	ands	r3, r2
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d10b      	bne.n	800a4ee <vPortFree+0x46>
	__asm volatile
 800a4d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4da:	f383 8811 	msr	BASEPRI, r3
 800a4de:	f3bf 8f6f 	isb	sy
 800a4e2:	f3bf 8f4f 	dsb	sy
 800a4e6:	60fb      	str	r3, [r7, #12]
}
 800a4e8:	bf00      	nop
 800a4ea:	bf00      	nop
 800a4ec:	e7fd      	b.n	800a4ea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a4ee:	693b      	ldr	r3, [r7, #16]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d00b      	beq.n	800a50e <vPortFree+0x66>
	__asm volatile
 800a4f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4fa:	f383 8811 	msr	BASEPRI, r3
 800a4fe:	f3bf 8f6f 	isb	sy
 800a502:	f3bf 8f4f 	dsb	sy
 800a506:	60bb      	str	r3, [r7, #8]
}
 800a508:	bf00      	nop
 800a50a:	bf00      	nop
 800a50c:	e7fd      	b.n	800a50a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a50e:	693b      	ldr	r3, [r7, #16]
 800a510:	685a      	ldr	r2, [r3, #4]
 800a512:	4b14      	ldr	r3, [pc, #80]	@ (800a564 <vPortFree+0xbc>)
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	4013      	ands	r3, r2
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d01e      	beq.n	800a55a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d11a      	bne.n	800a55a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a524:	693b      	ldr	r3, [r7, #16]
 800a526:	685a      	ldr	r2, [r3, #4]
 800a528:	4b0e      	ldr	r3, [pc, #56]	@ (800a564 <vPortFree+0xbc>)
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	43db      	mvns	r3, r3
 800a52e:	401a      	ands	r2, r3
 800a530:	693b      	ldr	r3, [r7, #16]
 800a532:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a534:	f7fe fb68 	bl	8008c08 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a538:	693b      	ldr	r3, [r7, #16]
 800a53a:	685a      	ldr	r2, [r3, #4]
 800a53c:	4b0a      	ldr	r3, [pc, #40]	@ (800a568 <vPortFree+0xc0>)
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	4413      	add	r3, r2
 800a542:	4a09      	ldr	r2, [pc, #36]	@ (800a568 <vPortFree+0xc0>)
 800a544:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a546:	6938      	ldr	r0, [r7, #16]
 800a548:	f000 f874 	bl	800a634 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a54c:	4b07      	ldr	r3, [pc, #28]	@ (800a56c <vPortFree+0xc4>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	3301      	adds	r3, #1
 800a552:	4a06      	ldr	r2, [pc, #24]	@ (800a56c <vPortFree+0xc4>)
 800a554:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a556:	f7fe fb65 	bl	8008c24 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a55a:	bf00      	nop
 800a55c:	3718      	adds	r7, #24
 800a55e:	46bd      	mov	sp, r7
 800a560:	bd80      	pop	{r7, pc}
 800a562:	bf00      	nop
 800a564:	200050ec 	.word	0x200050ec
 800a568:	200050dc 	.word	0x200050dc
 800a56c:	200050e8 	.word	0x200050e8

0800a570 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a570:	b480      	push	{r7}
 800a572:	b085      	sub	sp, #20
 800a574:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a576:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a57a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a57c:	4b27      	ldr	r3, [pc, #156]	@ (800a61c <prvHeapInit+0xac>)
 800a57e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	f003 0307 	and.w	r3, r3, #7
 800a586:	2b00      	cmp	r3, #0
 800a588:	d00c      	beq.n	800a5a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	3307      	adds	r3, #7
 800a58e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	f023 0307 	bic.w	r3, r3, #7
 800a596:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a598:	68ba      	ldr	r2, [r7, #8]
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	1ad3      	subs	r3, r2, r3
 800a59e:	4a1f      	ldr	r2, [pc, #124]	@ (800a61c <prvHeapInit+0xac>)
 800a5a0:	4413      	add	r3, r2
 800a5a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a5a8:	4a1d      	ldr	r2, [pc, #116]	@ (800a620 <prvHeapInit+0xb0>)
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a5ae:	4b1c      	ldr	r3, [pc, #112]	@ (800a620 <prvHeapInit+0xb0>)
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	68ba      	ldr	r2, [r7, #8]
 800a5b8:	4413      	add	r3, r2
 800a5ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a5bc:	2208      	movs	r2, #8
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	1a9b      	subs	r3, r3, r2
 800a5c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	f023 0307 	bic.w	r3, r3, #7
 800a5ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	4a15      	ldr	r2, [pc, #84]	@ (800a624 <prvHeapInit+0xb4>)
 800a5d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a5d2:	4b14      	ldr	r3, [pc, #80]	@ (800a624 <prvHeapInit+0xb4>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a5da:	4b12      	ldr	r3, [pc, #72]	@ (800a624 <prvHeapInit+0xb4>)
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	2200      	movs	r2, #0
 800a5e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	68fa      	ldr	r2, [r7, #12]
 800a5ea:	1ad2      	subs	r2, r2, r3
 800a5ec:	683b      	ldr	r3, [r7, #0]
 800a5ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a5f0:	4b0c      	ldr	r3, [pc, #48]	@ (800a624 <prvHeapInit+0xb4>)
 800a5f2:	681a      	ldr	r2, [r3, #0]
 800a5f4:	683b      	ldr	r3, [r7, #0]
 800a5f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	685b      	ldr	r3, [r3, #4]
 800a5fc:	4a0a      	ldr	r2, [pc, #40]	@ (800a628 <prvHeapInit+0xb8>)
 800a5fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a600:	683b      	ldr	r3, [r7, #0]
 800a602:	685b      	ldr	r3, [r3, #4]
 800a604:	4a09      	ldr	r2, [pc, #36]	@ (800a62c <prvHeapInit+0xbc>)
 800a606:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a608:	4b09      	ldr	r3, [pc, #36]	@ (800a630 <prvHeapInit+0xc0>)
 800a60a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a60e:	601a      	str	r2, [r3, #0]
}
 800a610:	bf00      	nop
 800a612:	3714      	adds	r7, #20
 800a614:	46bd      	mov	sp, r7
 800a616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61a:	4770      	bx	lr
 800a61c:	200014d0 	.word	0x200014d0
 800a620:	200050d0 	.word	0x200050d0
 800a624:	200050d8 	.word	0x200050d8
 800a628:	200050e0 	.word	0x200050e0
 800a62c:	200050dc 	.word	0x200050dc
 800a630:	200050ec 	.word	0x200050ec

0800a634 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a634:	b480      	push	{r7}
 800a636:	b085      	sub	sp, #20
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a63c:	4b28      	ldr	r3, [pc, #160]	@ (800a6e0 <prvInsertBlockIntoFreeList+0xac>)
 800a63e:	60fb      	str	r3, [r7, #12]
 800a640:	e002      	b.n	800a648 <prvInsertBlockIntoFreeList+0x14>
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	60fb      	str	r3, [r7, #12]
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	687a      	ldr	r2, [r7, #4]
 800a64e:	429a      	cmp	r2, r3
 800a650:	d8f7      	bhi.n	800a642 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	685b      	ldr	r3, [r3, #4]
 800a65a:	68ba      	ldr	r2, [r7, #8]
 800a65c:	4413      	add	r3, r2
 800a65e:	687a      	ldr	r2, [r7, #4]
 800a660:	429a      	cmp	r2, r3
 800a662:	d108      	bne.n	800a676 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	685a      	ldr	r2, [r3, #4]
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	685b      	ldr	r3, [r3, #4]
 800a66c:	441a      	add	r2, r3
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	685b      	ldr	r3, [r3, #4]
 800a67e:	68ba      	ldr	r2, [r7, #8]
 800a680:	441a      	add	r2, r3
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	429a      	cmp	r2, r3
 800a688:	d118      	bne.n	800a6bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	681a      	ldr	r2, [r3, #0]
 800a68e:	4b15      	ldr	r3, [pc, #84]	@ (800a6e4 <prvInsertBlockIntoFreeList+0xb0>)
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	429a      	cmp	r2, r3
 800a694:	d00d      	beq.n	800a6b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	685a      	ldr	r2, [r3, #4]
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	685b      	ldr	r3, [r3, #4]
 800a6a0:	441a      	add	r2, r3
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	681a      	ldr	r2, [r3, #0]
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	601a      	str	r2, [r3, #0]
 800a6b0:	e008      	b.n	800a6c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a6b2:	4b0c      	ldr	r3, [pc, #48]	@ (800a6e4 <prvInsertBlockIntoFreeList+0xb0>)
 800a6b4:	681a      	ldr	r2, [r3, #0]
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	601a      	str	r2, [r3, #0]
 800a6ba:	e003      	b.n	800a6c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681a      	ldr	r2, [r3, #0]
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a6c4:	68fa      	ldr	r2, [r7, #12]
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	d002      	beq.n	800a6d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	687a      	ldr	r2, [r7, #4]
 800a6d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a6d2:	bf00      	nop
 800a6d4:	3714      	adds	r7, #20
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6dc:	4770      	bx	lr
 800a6de:	bf00      	nop
 800a6e0:	200050d0 	.word	0x200050d0
 800a6e4:	200050d8 	.word	0x200050d8

0800a6e8 <malloc>:
 800a6e8:	4b02      	ldr	r3, [pc, #8]	@ (800a6f4 <malloc+0xc>)
 800a6ea:	4601      	mov	r1, r0
 800a6ec:	6818      	ldr	r0, [r3, #0]
 800a6ee:	f000 b82d 	b.w	800a74c <_malloc_r>
 800a6f2:	bf00      	nop
 800a6f4:	20000024 	.word	0x20000024

0800a6f8 <free>:
 800a6f8:	4b02      	ldr	r3, [pc, #8]	@ (800a704 <free+0xc>)
 800a6fa:	4601      	mov	r1, r0
 800a6fc:	6818      	ldr	r0, [r3, #0]
 800a6fe:	f001 be47 	b.w	800c390 <_free_r>
 800a702:	bf00      	nop
 800a704:	20000024 	.word	0x20000024

0800a708 <sbrk_aligned>:
 800a708:	b570      	push	{r4, r5, r6, lr}
 800a70a:	4e0f      	ldr	r6, [pc, #60]	@ (800a748 <sbrk_aligned+0x40>)
 800a70c:	460c      	mov	r4, r1
 800a70e:	6831      	ldr	r1, [r6, #0]
 800a710:	4605      	mov	r5, r0
 800a712:	b911      	cbnz	r1, 800a71a <sbrk_aligned+0x12>
 800a714:	f000 ff92 	bl	800b63c <_sbrk_r>
 800a718:	6030      	str	r0, [r6, #0]
 800a71a:	4621      	mov	r1, r4
 800a71c:	4628      	mov	r0, r5
 800a71e:	f000 ff8d 	bl	800b63c <_sbrk_r>
 800a722:	1c43      	adds	r3, r0, #1
 800a724:	d103      	bne.n	800a72e <sbrk_aligned+0x26>
 800a726:	f04f 34ff 	mov.w	r4, #4294967295
 800a72a:	4620      	mov	r0, r4
 800a72c:	bd70      	pop	{r4, r5, r6, pc}
 800a72e:	1cc4      	adds	r4, r0, #3
 800a730:	f024 0403 	bic.w	r4, r4, #3
 800a734:	42a0      	cmp	r0, r4
 800a736:	d0f8      	beq.n	800a72a <sbrk_aligned+0x22>
 800a738:	1a21      	subs	r1, r4, r0
 800a73a:	4628      	mov	r0, r5
 800a73c:	f000 ff7e 	bl	800b63c <_sbrk_r>
 800a740:	3001      	adds	r0, #1
 800a742:	d1f2      	bne.n	800a72a <sbrk_aligned+0x22>
 800a744:	e7ef      	b.n	800a726 <sbrk_aligned+0x1e>
 800a746:	bf00      	nop
 800a748:	200050f0 	.word	0x200050f0

0800a74c <_malloc_r>:
 800a74c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a750:	1ccd      	adds	r5, r1, #3
 800a752:	f025 0503 	bic.w	r5, r5, #3
 800a756:	3508      	adds	r5, #8
 800a758:	2d0c      	cmp	r5, #12
 800a75a:	bf38      	it	cc
 800a75c:	250c      	movcc	r5, #12
 800a75e:	2d00      	cmp	r5, #0
 800a760:	4606      	mov	r6, r0
 800a762:	db01      	blt.n	800a768 <_malloc_r+0x1c>
 800a764:	42a9      	cmp	r1, r5
 800a766:	d904      	bls.n	800a772 <_malloc_r+0x26>
 800a768:	230c      	movs	r3, #12
 800a76a:	6033      	str	r3, [r6, #0]
 800a76c:	2000      	movs	r0, #0
 800a76e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a772:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a848 <_malloc_r+0xfc>
 800a776:	f000 f869 	bl	800a84c <__malloc_lock>
 800a77a:	f8d8 3000 	ldr.w	r3, [r8]
 800a77e:	461c      	mov	r4, r3
 800a780:	bb44      	cbnz	r4, 800a7d4 <_malloc_r+0x88>
 800a782:	4629      	mov	r1, r5
 800a784:	4630      	mov	r0, r6
 800a786:	f7ff ffbf 	bl	800a708 <sbrk_aligned>
 800a78a:	1c43      	adds	r3, r0, #1
 800a78c:	4604      	mov	r4, r0
 800a78e:	d158      	bne.n	800a842 <_malloc_r+0xf6>
 800a790:	f8d8 4000 	ldr.w	r4, [r8]
 800a794:	4627      	mov	r7, r4
 800a796:	2f00      	cmp	r7, #0
 800a798:	d143      	bne.n	800a822 <_malloc_r+0xd6>
 800a79a:	2c00      	cmp	r4, #0
 800a79c:	d04b      	beq.n	800a836 <_malloc_r+0xea>
 800a79e:	6823      	ldr	r3, [r4, #0]
 800a7a0:	4639      	mov	r1, r7
 800a7a2:	4630      	mov	r0, r6
 800a7a4:	eb04 0903 	add.w	r9, r4, r3
 800a7a8:	f000 ff48 	bl	800b63c <_sbrk_r>
 800a7ac:	4581      	cmp	r9, r0
 800a7ae:	d142      	bne.n	800a836 <_malloc_r+0xea>
 800a7b0:	6821      	ldr	r1, [r4, #0]
 800a7b2:	1a6d      	subs	r5, r5, r1
 800a7b4:	4629      	mov	r1, r5
 800a7b6:	4630      	mov	r0, r6
 800a7b8:	f7ff ffa6 	bl	800a708 <sbrk_aligned>
 800a7bc:	3001      	adds	r0, #1
 800a7be:	d03a      	beq.n	800a836 <_malloc_r+0xea>
 800a7c0:	6823      	ldr	r3, [r4, #0]
 800a7c2:	442b      	add	r3, r5
 800a7c4:	6023      	str	r3, [r4, #0]
 800a7c6:	f8d8 3000 	ldr.w	r3, [r8]
 800a7ca:	685a      	ldr	r2, [r3, #4]
 800a7cc:	bb62      	cbnz	r2, 800a828 <_malloc_r+0xdc>
 800a7ce:	f8c8 7000 	str.w	r7, [r8]
 800a7d2:	e00f      	b.n	800a7f4 <_malloc_r+0xa8>
 800a7d4:	6822      	ldr	r2, [r4, #0]
 800a7d6:	1b52      	subs	r2, r2, r5
 800a7d8:	d420      	bmi.n	800a81c <_malloc_r+0xd0>
 800a7da:	2a0b      	cmp	r2, #11
 800a7dc:	d917      	bls.n	800a80e <_malloc_r+0xc2>
 800a7de:	1961      	adds	r1, r4, r5
 800a7e0:	42a3      	cmp	r3, r4
 800a7e2:	6025      	str	r5, [r4, #0]
 800a7e4:	bf18      	it	ne
 800a7e6:	6059      	strne	r1, [r3, #4]
 800a7e8:	6863      	ldr	r3, [r4, #4]
 800a7ea:	bf08      	it	eq
 800a7ec:	f8c8 1000 	streq.w	r1, [r8]
 800a7f0:	5162      	str	r2, [r4, r5]
 800a7f2:	604b      	str	r3, [r1, #4]
 800a7f4:	4630      	mov	r0, r6
 800a7f6:	f000 f82f 	bl	800a858 <__malloc_unlock>
 800a7fa:	f104 000b 	add.w	r0, r4, #11
 800a7fe:	1d23      	adds	r3, r4, #4
 800a800:	f020 0007 	bic.w	r0, r0, #7
 800a804:	1ac2      	subs	r2, r0, r3
 800a806:	bf1c      	itt	ne
 800a808:	1a1b      	subne	r3, r3, r0
 800a80a:	50a3      	strne	r3, [r4, r2]
 800a80c:	e7af      	b.n	800a76e <_malloc_r+0x22>
 800a80e:	6862      	ldr	r2, [r4, #4]
 800a810:	42a3      	cmp	r3, r4
 800a812:	bf0c      	ite	eq
 800a814:	f8c8 2000 	streq.w	r2, [r8]
 800a818:	605a      	strne	r2, [r3, #4]
 800a81a:	e7eb      	b.n	800a7f4 <_malloc_r+0xa8>
 800a81c:	4623      	mov	r3, r4
 800a81e:	6864      	ldr	r4, [r4, #4]
 800a820:	e7ae      	b.n	800a780 <_malloc_r+0x34>
 800a822:	463c      	mov	r4, r7
 800a824:	687f      	ldr	r7, [r7, #4]
 800a826:	e7b6      	b.n	800a796 <_malloc_r+0x4a>
 800a828:	461a      	mov	r2, r3
 800a82a:	685b      	ldr	r3, [r3, #4]
 800a82c:	42a3      	cmp	r3, r4
 800a82e:	d1fb      	bne.n	800a828 <_malloc_r+0xdc>
 800a830:	2300      	movs	r3, #0
 800a832:	6053      	str	r3, [r2, #4]
 800a834:	e7de      	b.n	800a7f4 <_malloc_r+0xa8>
 800a836:	230c      	movs	r3, #12
 800a838:	6033      	str	r3, [r6, #0]
 800a83a:	4630      	mov	r0, r6
 800a83c:	f000 f80c 	bl	800a858 <__malloc_unlock>
 800a840:	e794      	b.n	800a76c <_malloc_r+0x20>
 800a842:	6005      	str	r5, [r0, #0]
 800a844:	e7d6      	b.n	800a7f4 <_malloc_r+0xa8>
 800a846:	bf00      	nop
 800a848:	200050f4 	.word	0x200050f4

0800a84c <__malloc_lock>:
 800a84c:	4801      	ldr	r0, [pc, #4]	@ (800a854 <__malloc_lock+0x8>)
 800a84e:	f000 bf42 	b.w	800b6d6 <__retarget_lock_acquire_recursive>
 800a852:	bf00      	nop
 800a854:	20005238 	.word	0x20005238

0800a858 <__malloc_unlock>:
 800a858:	4801      	ldr	r0, [pc, #4]	@ (800a860 <__malloc_unlock+0x8>)
 800a85a:	f000 bf3d 	b.w	800b6d8 <__retarget_lock_release_recursive>
 800a85e:	bf00      	nop
 800a860:	20005238 	.word	0x20005238

0800a864 <__cvt>:
 800a864:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a868:	ec57 6b10 	vmov	r6, r7, d0
 800a86c:	2f00      	cmp	r7, #0
 800a86e:	460c      	mov	r4, r1
 800a870:	4619      	mov	r1, r3
 800a872:	463b      	mov	r3, r7
 800a874:	bfbb      	ittet	lt
 800a876:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a87a:	461f      	movlt	r7, r3
 800a87c:	2300      	movge	r3, #0
 800a87e:	232d      	movlt	r3, #45	@ 0x2d
 800a880:	700b      	strb	r3, [r1, #0]
 800a882:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a884:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a888:	4691      	mov	r9, r2
 800a88a:	f023 0820 	bic.w	r8, r3, #32
 800a88e:	bfbc      	itt	lt
 800a890:	4632      	movlt	r2, r6
 800a892:	4616      	movlt	r6, r2
 800a894:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a898:	d005      	beq.n	800a8a6 <__cvt+0x42>
 800a89a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a89e:	d100      	bne.n	800a8a2 <__cvt+0x3e>
 800a8a0:	3401      	adds	r4, #1
 800a8a2:	2102      	movs	r1, #2
 800a8a4:	e000      	b.n	800a8a8 <__cvt+0x44>
 800a8a6:	2103      	movs	r1, #3
 800a8a8:	ab03      	add	r3, sp, #12
 800a8aa:	9301      	str	r3, [sp, #4]
 800a8ac:	ab02      	add	r3, sp, #8
 800a8ae:	9300      	str	r3, [sp, #0]
 800a8b0:	ec47 6b10 	vmov	d0, r6, r7
 800a8b4:	4653      	mov	r3, sl
 800a8b6:	4622      	mov	r2, r4
 800a8b8:	f000 ffa6 	bl	800b808 <_dtoa_r>
 800a8bc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a8c0:	4605      	mov	r5, r0
 800a8c2:	d119      	bne.n	800a8f8 <__cvt+0x94>
 800a8c4:	f019 0f01 	tst.w	r9, #1
 800a8c8:	d00e      	beq.n	800a8e8 <__cvt+0x84>
 800a8ca:	eb00 0904 	add.w	r9, r0, r4
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	4630      	mov	r0, r6
 800a8d4:	4639      	mov	r1, r7
 800a8d6:	f7f6 f8f7 	bl	8000ac8 <__aeabi_dcmpeq>
 800a8da:	b108      	cbz	r0, 800a8e0 <__cvt+0x7c>
 800a8dc:	f8cd 900c 	str.w	r9, [sp, #12]
 800a8e0:	2230      	movs	r2, #48	@ 0x30
 800a8e2:	9b03      	ldr	r3, [sp, #12]
 800a8e4:	454b      	cmp	r3, r9
 800a8e6:	d31e      	bcc.n	800a926 <__cvt+0xc2>
 800a8e8:	9b03      	ldr	r3, [sp, #12]
 800a8ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a8ec:	1b5b      	subs	r3, r3, r5
 800a8ee:	4628      	mov	r0, r5
 800a8f0:	6013      	str	r3, [r2, #0]
 800a8f2:	b004      	add	sp, #16
 800a8f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a8fc:	eb00 0904 	add.w	r9, r0, r4
 800a900:	d1e5      	bne.n	800a8ce <__cvt+0x6a>
 800a902:	7803      	ldrb	r3, [r0, #0]
 800a904:	2b30      	cmp	r3, #48	@ 0x30
 800a906:	d10a      	bne.n	800a91e <__cvt+0xba>
 800a908:	2200      	movs	r2, #0
 800a90a:	2300      	movs	r3, #0
 800a90c:	4630      	mov	r0, r6
 800a90e:	4639      	mov	r1, r7
 800a910:	f7f6 f8da 	bl	8000ac8 <__aeabi_dcmpeq>
 800a914:	b918      	cbnz	r0, 800a91e <__cvt+0xba>
 800a916:	f1c4 0401 	rsb	r4, r4, #1
 800a91a:	f8ca 4000 	str.w	r4, [sl]
 800a91e:	f8da 3000 	ldr.w	r3, [sl]
 800a922:	4499      	add	r9, r3
 800a924:	e7d3      	b.n	800a8ce <__cvt+0x6a>
 800a926:	1c59      	adds	r1, r3, #1
 800a928:	9103      	str	r1, [sp, #12]
 800a92a:	701a      	strb	r2, [r3, #0]
 800a92c:	e7d9      	b.n	800a8e2 <__cvt+0x7e>

0800a92e <__exponent>:
 800a92e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a930:	2900      	cmp	r1, #0
 800a932:	bfba      	itte	lt
 800a934:	4249      	neglt	r1, r1
 800a936:	232d      	movlt	r3, #45	@ 0x2d
 800a938:	232b      	movge	r3, #43	@ 0x2b
 800a93a:	2909      	cmp	r1, #9
 800a93c:	7002      	strb	r2, [r0, #0]
 800a93e:	7043      	strb	r3, [r0, #1]
 800a940:	dd29      	ble.n	800a996 <__exponent+0x68>
 800a942:	f10d 0307 	add.w	r3, sp, #7
 800a946:	461d      	mov	r5, r3
 800a948:	270a      	movs	r7, #10
 800a94a:	461a      	mov	r2, r3
 800a94c:	fbb1 f6f7 	udiv	r6, r1, r7
 800a950:	fb07 1416 	mls	r4, r7, r6, r1
 800a954:	3430      	adds	r4, #48	@ 0x30
 800a956:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a95a:	460c      	mov	r4, r1
 800a95c:	2c63      	cmp	r4, #99	@ 0x63
 800a95e:	f103 33ff 	add.w	r3, r3, #4294967295
 800a962:	4631      	mov	r1, r6
 800a964:	dcf1      	bgt.n	800a94a <__exponent+0x1c>
 800a966:	3130      	adds	r1, #48	@ 0x30
 800a968:	1e94      	subs	r4, r2, #2
 800a96a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a96e:	1c41      	adds	r1, r0, #1
 800a970:	4623      	mov	r3, r4
 800a972:	42ab      	cmp	r3, r5
 800a974:	d30a      	bcc.n	800a98c <__exponent+0x5e>
 800a976:	f10d 0309 	add.w	r3, sp, #9
 800a97a:	1a9b      	subs	r3, r3, r2
 800a97c:	42ac      	cmp	r4, r5
 800a97e:	bf88      	it	hi
 800a980:	2300      	movhi	r3, #0
 800a982:	3302      	adds	r3, #2
 800a984:	4403      	add	r3, r0
 800a986:	1a18      	subs	r0, r3, r0
 800a988:	b003      	add	sp, #12
 800a98a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a98c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a990:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a994:	e7ed      	b.n	800a972 <__exponent+0x44>
 800a996:	2330      	movs	r3, #48	@ 0x30
 800a998:	3130      	adds	r1, #48	@ 0x30
 800a99a:	7083      	strb	r3, [r0, #2]
 800a99c:	70c1      	strb	r1, [r0, #3]
 800a99e:	1d03      	adds	r3, r0, #4
 800a9a0:	e7f1      	b.n	800a986 <__exponent+0x58>
	...

0800a9a4 <_printf_float>:
 800a9a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9a8:	b08d      	sub	sp, #52	@ 0x34
 800a9aa:	460c      	mov	r4, r1
 800a9ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a9b0:	4616      	mov	r6, r2
 800a9b2:	461f      	mov	r7, r3
 800a9b4:	4605      	mov	r5, r0
 800a9b6:	f000 fe09 	bl	800b5cc <_localeconv_r>
 800a9ba:	6803      	ldr	r3, [r0, #0]
 800a9bc:	9304      	str	r3, [sp, #16]
 800a9be:	4618      	mov	r0, r3
 800a9c0:	f7f5 fc56 	bl	8000270 <strlen>
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800a9c8:	f8d8 3000 	ldr.w	r3, [r8]
 800a9cc:	9005      	str	r0, [sp, #20]
 800a9ce:	3307      	adds	r3, #7
 800a9d0:	f023 0307 	bic.w	r3, r3, #7
 800a9d4:	f103 0208 	add.w	r2, r3, #8
 800a9d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a9dc:	f8d4 b000 	ldr.w	fp, [r4]
 800a9e0:	f8c8 2000 	str.w	r2, [r8]
 800a9e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a9e8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a9ec:	9307      	str	r3, [sp, #28]
 800a9ee:	f8cd 8018 	str.w	r8, [sp, #24]
 800a9f2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a9f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a9fa:	4b9c      	ldr	r3, [pc, #624]	@ (800ac6c <_printf_float+0x2c8>)
 800a9fc:	f04f 32ff 	mov.w	r2, #4294967295
 800aa00:	f7f6 f894 	bl	8000b2c <__aeabi_dcmpun>
 800aa04:	bb70      	cbnz	r0, 800aa64 <_printf_float+0xc0>
 800aa06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aa0a:	4b98      	ldr	r3, [pc, #608]	@ (800ac6c <_printf_float+0x2c8>)
 800aa0c:	f04f 32ff 	mov.w	r2, #4294967295
 800aa10:	f7f6 f86e 	bl	8000af0 <__aeabi_dcmple>
 800aa14:	bb30      	cbnz	r0, 800aa64 <_printf_float+0xc0>
 800aa16:	2200      	movs	r2, #0
 800aa18:	2300      	movs	r3, #0
 800aa1a:	4640      	mov	r0, r8
 800aa1c:	4649      	mov	r1, r9
 800aa1e:	f7f6 f85d 	bl	8000adc <__aeabi_dcmplt>
 800aa22:	b110      	cbz	r0, 800aa2a <_printf_float+0x86>
 800aa24:	232d      	movs	r3, #45	@ 0x2d
 800aa26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa2a:	4a91      	ldr	r2, [pc, #580]	@ (800ac70 <_printf_float+0x2cc>)
 800aa2c:	4b91      	ldr	r3, [pc, #580]	@ (800ac74 <_printf_float+0x2d0>)
 800aa2e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800aa32:	bf94      	ite	ls
 800aa34:	4690      	movls	r8, r2
 800aa36:	4698      	movhi	r8, r3
 800aa38:	2303      	movs	r3, #3
 800aa3a:	6123      	str	r3, [r4, #16]
 800aa3c:	f02b 0304 	bic.w	r3, fp, #4
 800aa40:	6023      	str	r3, [r4, #0]
 800aa42:	f04f 0900 	mov.w	r9, #0
 800aa46:	9700      	str	r7, [sp, #0]
 800aa48:	4633      	mov	r3, r6
 800aa4a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800aa4c:	4621      	mov	r1, r4
 800aa4e:	4628      	mov	r0, r5
 800aa50:	f000 f9d2 	bl	800adf8 <_printf_common>
 800aa54:	3001      	adds	r0, #1
 800aa56:	f040 808d 	bne.w	800ab74 <_printf_float+0x1d0>
 800aa5a:	f04f 30ff 	mov.w	r0, #4294967295
 800aa5e:	b00d      	add	sp, #52	@ 0x34
 800aa60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa64:	4642      	mov	r2, r8
 800aa66:	464b      	mov	r3, r9
 800aa68:	4640      	mov	r0, r8
 800aa6a:	4649      	mov	r1, r9
 800aa6c:	f7f6 f85e 	bl	8000b2c <__aeabi_dcmpun>
 800aa70:	b140      	cbz	r0, 800aa84 <_printf_float+0xe0>
 800aa72:	464b      	mov	r3, r9
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	bfbc      	itt	lt
 800aa78:	232d      	movlt	r3, #45	@ 0x2d
 800aa7a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800aa7e:	4a7e      	ldr	r2, [pc, #504]	@ (800ac78 <_printf_float+0x2d4>)
 800aa80:	4b7e      	ldr	r3, [pc, #504]	@ (800ac7c <_printf_float+0x2d8>)
 800aa82:	e7d4      	b.n	800aa2e <_printf_float+0x8a>
 800aa84:	6863      	ldr	r3, [r4, #4]
 800aa86:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800aa8a:	9206      	str	r2, [sp, #24]
 800aa8c:	1c5a      	adds	r2, r3, #1
 800aa8e:	d13b      	bne.n	800ab08 <_printf_float+0x164>
 800aa90:	2306      	movs	r3, #6
 800aa92:	6063      	str	r3, [r4, #4]
 800aa94:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800aa98:	2300      	movs	r3, #0
 800aa9a:	6022      	str	r2, [r4, #0]
 800aa9c:	9303      	str	r3, [sp, #12]
 800aa9e:	ab0a      	add	r3, sp, #40	@ 0x28
 800aaa0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800aaa4:	ab09      	add	r3, sp, #36	@ 0x24
 800aaa6:	9300      	str	r3, [sp, #0]
 800aaa8:	6861      	ldr	r1, [r4, #4]
 800aaaa:	ec49 8b10 	vmov	d0, r8, r9
 800aaae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800aab2:	4628      	mov	r0, r5
 800aab4:	f7ff fed6 	bl	800a864 <__cvt>
 800aab8:	9b06      	ldr	r3, [sp, #24]
 800aaba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800aabc:	2b47      	cmp	r3, #71	@ 0x47
 800aabe:	4680      	mov	r8, r0
 800aac0:	d129      	bne.n	800ab16 <_printf_float+0x172>
 800aac2:	1cc8      	adds	r0, r1, #3
 800aac4:	db02      	blt.n	800aacc <_printf_float+0x128>
 800aac6:	6863      	ldr	r3, [r4, #4]
 800aac8:	4299      	cmp	r1, r3
 800aaca:	dd41      	ble.n	800ab50 <_printf_float+0x1ac>
 800aacc:	f1aa 0a02 	sub.w	sl, sl, #2
 800aad0:	fa5f fa8a 	uxtb.w	sl, sl
 800aad4:	3901      	subs	r1, #1
 800aad6:	4652      	mov	r2, sl
 800aad8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800aadc:	9109      	str	r1, [sp, #36]	@ 0x24
 800aade:	f7ff ff26 	bl	800a92e <__exponent>
 800aae2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aae4:	1813      	adds	r3, r2, r0
 800aae6:	2a01      	cmp	r2, #1
 800aae8:	4681      	mov	r9, r0
 800aaea:	6123      	str	r3, [r4, #16]
 800aaec:	dc02      	bgt.n	800aaf4 <_printf_float+0x150>
 800aaee:	6822      	ldr	r2, [r4, #0]
 800aaf0:	07d2      	lsls	r2, r2, #31
 800aaf2:	d501      	bpl.n	800aaf8 <_printf_float+0x154>
 800aaf4:	3301      	adds	r3, #1
 800aaf6:	6123      	str	r3, [r4, #16]
 800aaf8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d0a2      	beq.n	800aa46 <_printf_float+0xa2>
 800ab00:	232d      	movs	r3, #45	@ 0x2d
 800ab02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab06:	e79e      	b.n	800aa46 <_printf_float+0xa2>
 800ab08:	9a06      	ldr	r2, [sp, #24]
 800ab0a:	2a47      	cmp	r2, #71	@ 0x47
 800ab0c:	d1c2      	bne.n	800aa94 <_printf_float+0xf0>
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d1c0      	bne.n	800aa94 <_printf_float+0xf0>
 800ab12:	2301      	movs	r3, #1
 800ab14:	e7bd      	b.n	800aa92 <_printf_float+0xee>
 800ab16:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ab1a:	d9db      	bls.n	800aad4 <_printf_float+0x130>
 800ab1c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ab20:	d118      	bne.n	800ab54 <_printf_float+0x1b0>
 800ab22:	2900      	cmp	r1, #0
 800ab24:	6863      	ldr	r3, [r4, #4]
 800ab26:	dd0b      	ble.n	800ab40 <_printf_float+0x19c>
 800ab28:	6121      	str	r1, [r4, #16]
 800ab2a:	b913      	cbnz	r3, 800ab32 <_printf_float+0x18e>
 800ab2c:	6822      	ldr	r2, [r4, #0]
 800ab2e:	07d0      	lsls	r0, r2, #31
 800ab30:	d502      	bpl.n	800ab38 <_printf_float+0x194>
 800ab32:	3301      	adds	r3, #1
 800ab34:	440b      	add	r3, r1
 800ab36:	6123      	str	r3, [r4, #16]
 800ab38:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ab3a:	f04f 0900 	mov.w	r9, #0
 800ab3e:	e7db      	b.n	800aaf8 <_printf_float+0x154>
 800ab40:	b913      	cbnz	r3, 800ab48 <_printf_float+0x1a4>
 800ab42:	6822      	ldr	r2, [r4, #0]
 800ab44:	07d2      	lsls	r2, r2, #31
 800ab46:	d501      	bpl.n	800ab4c <_printf_float+0x1a8>
 800ab48:	3302      	adds	r3, #2
 800ab4a:	e7f4      	b.n	800ab36 <_printf_float+0x192>
 800ab4c:	2301      	movs	r3, #1
 800ab4e:	e7f2      	b.n	800ab36 <_printf_float+0x192>
 800ab50:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ab54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab56:	4299      	cmp	r1, r3
 800ab58:	db05      	blt.n	800ab66 <_printf_float+0x1c2>
 800ab5a:	6823      	ldr	r3, [r4, #0]
 800ab5c:	6121      	str	r1, [r4, #16]
 800ab5e:	07d8      	lsls	r0, r3, #31
 800ab60:	d5ea      	bpl.n	800ab38 <_printf_float+0x194>
 800ab62:	1c4b      	adds	r3, r1, #1
 800ab64:	e7e7      	b.n	800ab36 <_printf_float+0x192>
 800ab66:	2900      	cmp	r1, #0
 800ab68:	bfd4      	ite	le
 800ab6a:	f1c1 0202 	rsble	r2, r1, #2
 800ab6e:	2201      	movgt	r2, #1
 800ab70:	4413      	add	r3, r2
 800ab72:	e7e0      	b.n	800ab36 <_printf_float+0x192>
 800ab74:	6823      	ldr	r3, [r4, #0]
 800ab76:	055a      	lsls	r2, r3, #21
 800ab78:	d407      	bmi.n	800ab8a <_printf_float+0x1e6>
 800ab7a:	6923      	ldr	r3, [r4, #16]
 800ab7c:	4642      	mov	r2, r8
 800ab7e:	4631      	mov	r1, r6
 800ab80:	4628      	mov	r0, r5
 800ab82:	47b8      	blx	r7
 800ab84:	3001      	adds	r0, #1
 800ab86:	d12b      	bne.n	800abe0 <_printf_float+0x23c>
 800ab88:	e767      	b.n	800aa5a <_printf_float+0xb6>
 800ab8a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ab8e:	f240 80dd 	bls.w	800ad4c <_printf_float+0x3a8>
 800ab92:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ab96:	2200      	movs	r2, #0
 800ab98:	2300      	movs	r3, #0
 800ab9a:	f7f5 ff95 	bl	8000ac8 <__aeabi_dcmpeq>
 800ab9e:	2800      	cmp	r0, #0
 800aba0:	d033      	beq.n	800ac0a <_printf_float+0x266>
 800aba2:	4a37      	ldr	r2, [pc, #220]	@ (800ac80 <_printf_float+0x2dc>)
 800aba4:	2301      	movs	r3, #1
 800aba6:	4631      	mov	r1, r6
 800aba8:	4628      	mov	r0, r5
 800abaa:	47b8      	blx	r7
 800abac:	3001      	adds	r0, #1
 800abae:	f43f af54 	beq.w	800aa5a <_printf_float+0xb6>
 800abb2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800abb6:	4543      	cmp	r3, r8
 800abb8:	db02      	blt.n	800abc0 <_printf_float+0x21c>
 800abba:	6823      	ldr	r3, [r4, #0]
 800abbc:	07d8      	lsls	r0, r3, #31
 800abbe:	d50f      	bpl.n	800abe0 <_printf_float+0x23c>
 800abc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800abc4:	4631      	mov	r1, r6
 800abc6:	4628      	mov	r0, r5
 800abc8:	47b8      	blx	r7
 800abca:	3001      	adds	r0, #1
 800abcc:	f43f af45 	beq.w	800aa5a <_printf_float+0xb6>
 800abd0:	f04f 0900 	mov.w	r9, #0
 800abd4:	f108 38ff 	add.w	r8, r8, #4294967295
 800abd8:	f104 0a1a 	add.w	sl, r4, #26
 800abdc:	45c8      	cmp	r8, r9
 800abde:	dc09      	bgt.n	800abf4 <_printf_float+0x250>
 800abe0:	6823      	ldr	r3, [r4, #0]
 800abe2:	079b      	lsls	r3, r3, #30
 800abe4:	f100 8103 	bmi.w	800adee <_printf_float+0x44a>
 800abe8:	68e0      	ldr	r0, [r4, #12]
 800abea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800abec:	4298      	cmp	r0, r3
 800abee:	bfb8      	it	lt
 800abf0:	4618      	movlt	r0, r3
 800abf2:	e734      	b.n	800aa5e <_printf_float+0xba>
 800abf4:	2301      	movs	r3, #1
 800abf6:	4652      	mov	r2, sl
 800abf8:	4631      	mov	r1, r6
 800abfa:	4628      	mov	r0, r5
 800abfc:	47b8      	blx	r7
 800abfe:	3001      	adds	r0, #1
 800ac00:	f43f af2b 	beq.w	800aa5a <_printf_float+0xb6>
 800ac04:	f109 0901 	add.w	r9, r9, #1
 800ac08:	e7e8      	b.n	800abdc <_printf_float+0x238>
 800ac0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	dc39      	bgt.n	800ac84 <_printf_float+0x2e0>
 800ac10:	4a1b      	ldr	r2, [pc, #108]	@ (800ac80 <_printf_float+0x2dc>)
 800ac12:	2301      	movs	r3, #1
 800ac14:	4631      	mov	r1, r6
 800ac16:	4628      	mov	r0, r5
 800ac18:	47b8      	blx	r7
 800ac1a:	3001      	adds	r0, #1
 800ac1c:	f43f af1d 	beq.w	800aa5a <_printf_float+0xb6>
 800ac20:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ac24:	ea59 0303 	orrs.w	r3, r9, r3
 800ac28:	d102      	bne.n	800ac30 <_printf_float+0x28c>
 800ac2a:	6823      	ldr	r3, [r4, #0]
 800ac2c:	07d9      	lsls	r1, r3, #31
 800ac2e:	d5d7      	bpl.n	800abe0 <_printf_float+0x23c>
 800ac30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac34:	4631      	mov	r1, r6
 800ac36:	4628      	mov	r0, r5
 800ac38:	47b8      	blx	r7
 800ac3a:	3001      	adds	r0, #1
 800ac3c:	f43f af0d 	beq.w	800aa5a <_printf_float+0xb6>
 800ac40:	f04f 0a00 	mov.w	sl, #0
 800ac44:	f104 0b1a 	add.w	fp, r4, #26
 800ac48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac4a:	425b      	negs	r3, r3
 800ac4c:	4553      	cmp	r3, sl
 800ac4e:	dc01      	bgt.n	800ac54 <_printf_float+0x2b0>
 800ac50:	464b      	mov	r3, r9
 800ac52:	e793      	b.n	800ab7c <_printf_float+0x1d8>
 800ac54:	2301      	movs	r3, #1
 800ac56:	465a      	mov	r2, fp
 800ac58:	4631      	mov	r1, r6
 800ac5a:	4628      	mov	r0, r5
 800ac5c:	47b8      	blx	r7
 800ac5e:	3001      	adds	r0, #1
 800ac60:	f43f aefb 	beq.w	800aa5a <_printf_float+0xb6>
 800ac64:	f10a 0a01 	add.w	sl, sl, #1
 800ac68:	e7ee      	b.n	800ac48 <_printf_float+0x2a4>
 800ac6a:	bf00      	nop
 800ac6c:	7fefffff 	.word	0x7fefffff
 800ac70:	0800e7fc 	.word	0x0800e7fc
 800ac74:	0800e800 	.word	0x0800e800
 800ac78:	0800e804 	.word	0x0800e804
 800ac7c:	0800e808 	.word	0x0800e808
 800ac80:	0800e80c 	.word	0x0800e80c
 800ac84:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ac86:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ac8a:	4553      	cmp	r3, sl
 800ac8c:	bfa8      	it	ge
 800ac8e:	4653      	movge	r3, sl
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	4699      	mov	r9, r3
 800ac94:	dc36      	bgt.n	800ad04 <_printf_float+0x360>
 800ac96:	f04f 0b00 	mov.w	fp, #0
 800ac9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ac9e:	f104 021a 	add.w	r2, r4, #26
 800aca2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aca4:	9306      	str	r3, [sp, #24]
 800aca6:	eba3 0309 	sub.w	r3, r3, r9
 800acaa:	455b      	cmp	r3, fp
 800acac:	dc31      	bgt.n	800ad12 <_printf_float+0x36e>
 800acae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acb0:	459a      	cmp	sl, r3
 800acb2:	dc3a      	bgt.n	800ad2a <_printf_float+0x386>
 800acb4:	6823      	ldr	r3, [r4, #0]
 800acb6:	07da      	lsls	r2, r3, #31
 800acb8:	d437      	bmi.n	800ad2a <_printf_float+0x386>
 800acba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acbc:	ebaa 0903 	sub.w	r9, sl, r3
 800acc0:	9b06      	ldr	r3, [sp, #24]
 800acc2:	ebaa 0303 	sub.w	r3, sl, r3
 800acc6:	4599      	cmp	r9, r3
 800acc8:	bfa8      	it	ge
 800acca:	4699      	movge	r9, r3
 800accc:	f1b9 0f00 	cmp.w	r9, #0
 800acd0:	dc33      	bgt.n	800ad3a <_printf_float+0x396>
 800acd2:	f04f 0800 	mov.w	r8, #0
 800acd6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800acda:	f104 0b1a 	add.w	fp, r4, #26
 800acde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ace0:	ebaa 0303 	sub.w	r3, sl, r3
 800ace4:	eba3 0309 	sub.w	r3, r3, r9
 800ace8:	4543      	cmp	r3, r8
 800acea:	f77f af79 	ble.w	800abe0 <_printf_float+0x23c>
 800acee:	2301      	movs	r3, #1
 800acf0:	465a      	mov	r2, fp
 800acf2:	4631      	mov	r1, r6
 800acf4:	4628      	mov	r0, r5
 800acf6:	47b8      	blx	r7
 800acf8:	3001      	adds	r0, #1
 800acfa:	f43f aeae 	beq.w	800aa5a <_printf_float+0xb6>
 800acfe:	f108 0801 	add.w	r8, r8, #1
 800ad02:	e7ec      	b.n	800acde <_printf_float+0x33a>
 800ad04:	4642      	mov	r2, r8
 800ad06:	4631      	mov	r1, r6
 800ad08:	4628      	mov	r0, r5
 800ad0a:	47b8      	blx	r7
 800ad0c:	3001      	adds	r0, #1
 800ad0e:	d1c2      	bne.n	800ac96 <_printf_float+0x2f2>
 800ad10:	e6a3      	b.n	800aa5a <_printf_float+0xb6>
 800ad12:	2301      	movs	r3, #1
 800ad14:	4631      	mov	r1, r6
 800ad16:	4628      	mov	r0, r5
 800ad18:	9206      	str	r2, [sp, #24]
 800ad1a:	47b8      	blx	r7
 800ad1c:	3001      	adds	r0, #1
 800ad1e:	f43f ae9c 	beq.w	800aa5a <_printf_float+0xb6>
 800ad22:	9a06      	ldr	r2, [sp, #24]
 800ad24:	f10b 0b01 	add.w	fp, fp, #1
 800ad28:	e7bb      	b.n	800aca2 <_printf_float+0x2fe>
 800ad2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad2e:	4631      	mov	r1, r6
 800ad30:	4628      	mov	r0, r5
 800ad32:	47b8      	blx	r7
 800ad34:	3001      	adds	r0, #1
 800ad36:	d1c0      	bne.n	800acba <_printf_float+0x316>
 800ad38:	e68f      	b.n	800aa5a <_printf_float+0xb6>
 800ad3a:	9a06      	ldr	r2, [sp, #24]
 800ad3c:	464b      	mov	r3, r9
 800ad3e:	4442      	add	r2, r8
 800ad40:	4631      	mov	r1, r6
 800ad42:	4628      	mov	r0, r5
 800ad44:	47b8      	blx	r7
 800ad46:	3001      	adds	r0, #1
 800ad48:	d1c3      	bne.n	800acd2 <_printf_float+0x32e>
 800ad4a:	e686      	b.n	800aa5a <_printf_float+0xb6>
 800ad4c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ad50:	f1ba 0f01 	cmp.w	sl, #1
 800ad54:	dc01      	bgt.n	800ad5a <_printf_float+0x3b6>
 800ad56:	07db      	lsls	r3, r3, #31
 800ad58:	d536      	bpl.n	800adc8 <_printf_float+0x424>
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	4642      	mov	r2, r8
 800ad5e:	4631      	mov	r1, r6
 800ad60:	4628      	mov	r0, r5
 800ad62:	47b8      	blx	r7
 800ad64:	3001      	adds	r0, #1
 800ad66:	f43f ae78 	beq.w	800aa5a <_printf_float+0xb6>
 800ad6a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad6e:	4631      	mov	r1, r6
 800ad70:	4628      	mov	r0, r5
 800ad72:	47b8      	blx	r7
 800ad74:	3001      	adds	r0, #1
 800ad76:	f43f ae70 	beq.w	800aa5a <_printf_float+0xb6>
 800ad7a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ad7e:	2200      	movs	r2, #0
 800ad80:	2300      	movs	r3, #0
 800ad82:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad86:	f7f5 fe9f 	bl	8000ac8 <__aeabi_dcmpeq>
 800ad8a:	b9c0      	cbnz	r0, 800adbe <_printf_float+0x41a>
 800ad8c:	4653      	mov	r3, sl
 800ad8e:	f108 0201 	add.w	r2, r8, #1
 800ad92:	4631      	mov	r1, r6
 800ad94:	4628      	mov	r0, r5
 800ad96:	47b8      	blx	r7
 800ad98:	3001      	adds	r0, #1
 800ad9a:	d10c      	bne.n	800adb6 <_printf_float+0x412>
 800ad9c:	e65d      	b.n	800aa5a <_printf_float+0xb6>
 800ad9e:	2301      	movs	r3, #1
 800ada0:	465a      	mov	r2, fp
 800ada2:	4631      	mov	r1, r6
 800ada4:	4628      	mov	r0, r5
 800ada6:	47b8      	blx	r7
 800ada8:	3001      	adds	r0, #1
 800adaa:	f43f ae56 	beq.w	800aa5a <_printf_float+0xb6>
 800adae:	f108 0801 	add.w	r8, r8, #1
 800adb2:	45d0      	cmp	r8, sl
 800adb4:	dbf3      	blt.n	800ad9e <_printf_float+0x3fa>
 800adb6:	464b      	mov	r3, r9
 800adb8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800adbc:	e6df      	b.n	800ab7e <_printf_float+0x1da>
 800adbe:	f04f 0800 	mov.w	r8, #0
 800adc2:	f104 0b1a 	add.w	fp, r4, #26
 800adc6:	e7f4      	b.n	800adb2 <_printf_float+0x40e>
 800adc8:	2301      	movs	r3, #1
 800adca:	4642      	mov	r2, r8
 800adcc:	e7e1      	b.n	800ad92 <_printf_float+0x3ee>
 800adce:	2301      	movs	r3, #1
 800add0:	464a      	mov	r2, r9
 800add2:	4631      	mov	r1, r6
 800add4:	4628      	mov	r0, r5
 800add6:	47b8      	blx	r7
 800add8:	3001      	adds	r0, #1
 800adda:	f43f ae3e 	beq.w	800aa5a <_printf_float+0xb6>
 800adde:	f108 0801 	add.w	r8, r8, #1
 800ade2:	68e3      	ldr	r3, [r4, #12]
 800ade4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ade6:	1a5b      	subs	r3, r3, r1
 800ade8:	4543      	cmp	r3, r8
 800adea:	dcf0      	bgt.n	800adce <_printf_float+0x42a>
 800adec:	e6fc      	b.n	800abe8 <_printf_float+0x244>
 800adee:	f04f 0800 	mov.w	r8, #0
 800adf2:	f104 0919 	add.w	r9, r4, #25
 800adf6:	e7f4      	b.n	800ade2 <_printf_float+0x43e>

0800adf8 <_printf_common>:
 800adf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800adfc:	4616      	mov	r6, r2
 800adfe:	4698      	mov	r8, r3
 800ae00:	688a      	ldr	r2, [r1, #8]
 800ae02:	690b      	ldr	r3, [r1, #16]
 800ae04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ae08:	4293      	cmp	r3, r2
 800ae0a:	bfb8      	it	lt
 800ae0c:	4613      	movlt	r3, r2
 800ae0e:	6033      	str	r3, [r6, #0]
 800ae10:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ae14:	4607      	mov	r7, r0
 800ae16:	460c      	mov	r4, r1
 800ae18:	b10a      	cbz	r2, 800ae1e <_printf_common+0x26>
 800ae1a:	3301      	adds	r3, #1
 800ae1c:	6033      	str	r3, [r6, #0]
 800ae1e:	6823      	ldr	r3, [r4, #0]
 800ae20:	0699      	lsls	r1, r3, #26
 800ae22:	bf42      	ittt	mi
 800ae24:	6833      	ldrmi	r3, [r6, #0]
 800ae26:	3302      	addmi	r3, #2
 800ae28:	6033      	strmi	r3, [r6, #0]
 800ae2a:	6825      	ldr	r5, [r4, #0]
 800ae2c:	f015 0506 	ands.w	r5, r5, #6
 800ae30:	d106      	bne.n	800ae40 <_printf_common+0x48>
 800ae32:	f104 0a19 	add.w	sl, r4, #25
 800ae36:	68e3      	ldr	r3, [r4, #12]
 800ae38:	6832      	ldr	r2, [r6, #0]
 800ae3a:	1a9b      	subs	r3, r3, r2
 800ae3c:	42ab      	cmp	r3, r5
 800ae3e:	dc26      	bgt.n	800ae8e <_printf_common+0x96>
 800ae40:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ae44:	6822      	ldr	r2, [r4, #0]
 800ae46:	3b00      	subs	r3, #0
 800ae48:	bf18      	it	ne
 800ae4a:	2301      	movne	r3, #1
 800ae4c:	0692      	lsls	r2, r2, #26
 800ae4e:	d42b      	bmi.n	800aea8 <_printf_common+0xb0>
 800ae50:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ae54:	4641      	mov	r1, r8
 800ae56:	4638      	mov	r0, r7
 800ae58:	47c8      	blx	r9
 800ae5a:	3001      	adds	r0, #1
 800ae5c:	d01e      	beq.n	800ae9c <_printf_common+0xa4>
 800ae5e:	6823      	ldr	r3, [r4, #0]
 800ae60:	6922      	ldr	r2, [r4, #16]
 800ae62:	f003 0306 	and.w	r3, r3, #6
 800ae66:	2b04      	cmp	r3, #4
 800ae68:	bf02      	ittt	eq
 800ae6a:	68e5      	ldreq	r5, [r4, #12]
 800ae6c:	6833      	ldreq	r3, [r6, #0]
 800ae6e:	1aed      	subeq	r5, r5, r3
 800ae70:	68a3      	ldr	r3, [r4, #8]
 800ae72:	bf0c      	ite	eq
 800ae74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ae78:	2500      	movne	r5, #0
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	bfc4      	itt	gt
 800ae7e:	1a9b      	subgt	r3, r3, r2
 800ae80:	18ed      	addgt	r5, r5, r3
 800ae82:	2600      	movs	r6, #0
 800ae84:	341a      	adds	r4, #26
 800ae86:	42b5      	cmp	r5, r6
 800ae88:	d11a      	bne.n	800aec0 <_printf_common+0xc8>
 800ae8a:	2000      	movs	r0, #0
 800ae8c:	e008      	b.n	800aea0 <_printf_common+0xa8>
 800ae8e:	2301      	movs	r3, #1
 800ae90:	4652      	mov	r2, sl
 800ae92:	4641      	mov	r1, r8
 800ae94:	4638      	mov	r0, r7
 800ae96:	47c8      	blx	r9
 800ae98:	3001      	adds	r0, #1
 800ae9a:	d103      	bne.n	800aea4 <_printf_common+0xac>
 800ae9c:	f04f 30ff 	mov.w	r0, #4294967295
 800aea0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aea4:	3501      	adds	r5, #1
 800aea6:	e7c6      	b.n	800ae36 <_printf_common+0x3e>
 800aea8:	18e1      	adds	r1, r4, r3
 800aeaa:	1c5a      	adds	r2, r3, #1
 800aeac:	2030      	movs	r0, #48	@ 0x30
 800aeae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aeb2:	4422      	add	r2, r4
 800aeb4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aeb8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aebc:	3302      	adds	r3, #2
 800aebe:	e7c7      	b.n	800ae50 <_printf_common+0x58>
 800aec0:	2301      	movs	r3, #1
 800aec2:	4622      	mov	r2, r4
 800aec4:	4641      	mov	r1, r8
 800aec6:	4638      	mov	r0, r7
 800aec8:	47c8      	blx	r9
 800aeca:	3001      	adds	r0, #1
 800aecc:	d0e6      	beq.n	800ae9c <_printf_common+0xa4>
 800aece:	3601      	adds	r6, #1
 800aed0:	e7d9      	b.n	800ae86 <_printf_common+0x8e>
	...

0800aed4 <_printf_i>:
 800aed4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aed8:	7e0f      	ldrb	r7, [r1, #24]
 800aeda:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aedc:	2f78      	cmp	r7, #120	@ 0x78
 800aede:	4691      	mov	r9, r2
 800aee0:	4680      	mov	r8, r0
 800aee2:	460c      	mov	r4, r1
 800aee4:	469a      	mov	sl, r3
 800aee6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800aeea:	d807      	bhi.n	800aefc <_printf_i+0x28>
 800aeec:	2f62      	cmp	r7, #98	@ 0x62
 800aeee:	d80a      	bhi.n	800af06 <_printf_i+0x32>
 800aef0:	2f00      	cmp	r7, #0
 800aef2:	f000 80d2 	beq.w	800b09a <_printf_i+0x1c6>
 800aef6:	2f58      	cmp	r7, #88	@ 0x58
 800aef8:	f000 80b9 	beq.w	800b06e <_printf_i+0x19a>
 800aefc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800af00:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800af04:	e03a      	b.n	800af7c <_printf_i+0xa8>
 800af06:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800af0a:	2b15      	cmp	r3, #21
 800af0c:	d8f6      	bhi.n	800aefc <_printf_i+0x28>
 800af0e:	a101      	add	r1, pc, #4	@ (adr r1, 800af14 <_printf_i+0x40>)
 800af10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800af14:	0800af6d 	.word	0x0800af6d
 800af18:	0800af81 	.word	0x0800af81
 800af1c:	0800aefd 	.word	0x0800aefd
 800af20:	0800aefd 	.word	0x0800aefd
 800af24:	0800aefd 	.word	0x0800aefd
 800af28:	0800aefd 	.word	0x0800aefd
 800af2c:	0800af81 	.word	0x0800af81
 800af30:	0800aefd 	.word	0x0800aefd
 800af34:	0800aefd 	.word	0x0800aefd
 800af38:	0800aefd 	.word	0x0800aefd
 800af3c:	0800aefd 	.word	0x0800aefd
 800af40:	0800b081 	.word	0x0800b081
 800af44:	0800afab 	.word	0x0800afab
 800af48:	0800b03b 	.word	0x0800b03b
 800af4c:	0800aefd 	.word	0x0800aefd
 800af50:	0800aefd 	.word	0x0800aefd
 800af54:	0800b0a3 	.word	0x0800b0a3
 800af58:	0800aefd 	.word	0x0800aefd
 800af5c:	0800afab 	.word	0x0800afab
 800af60:	0800aefd 	.word	0x0800aefd
 800af64:	0800aefd 	.word	0x0800aefd
 800af68:	0800b043 	.word	0x0800b043
 800af6c:	6833      	ldr	r3, [r6, #0]
 800af6e:	1d1a      	adds	r2, r3, #4
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	6032      	str	r2, [r6, #0]
 800af74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800af78:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800af7c:	2301      	movs	r3, #1
 800af7e:	e09d      	b.n	800b0bc <_printf_i+0x1e8>
 800af80:	6833      	ldr	r3, [r6, #0]
 800af82:	6820      	ldr	r0, [r4, #0]
 800af84:	1d19      	adds	r1, r3, #4
 800af86:	6031      	str	r1, [r6, #0]
 800af88:	0606      	lsls	r6, r0, #24
 800af8a:	d501      	bpl.n	800af90 <_printf_i+0xbc>
 800af8c:	681d      	ldr	r5, [r3, #0]
 800af8e:	e003      	b.n	800af98 <_printf_i+0xc4>
 800af90:	0645      	lsls	r5, r0, #25
 800af92:	d5fb      	bpl.n	800af8c <_printf_i+0xb8>
 800af94:	f9b3 5000 	ldrsh.w	r5, [r3]
 800af98:	2d00      	cmp	r5, #0
 800af9a:	da03      	bge.n	800afa4 <_printf_i+0xd0>
 800af9c:	232d      	movs	r3, #45	@ 0x2d
 800af9e:	426d      	negs	r5, r5
 800afa0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afa4:	4859      	ldr	r0, [pc, #356]	@ (800b10c <_printf_i+0x238>)
 800afa6:	230a      	movs	r3, #10
 800afa8:	e011      	b.n	800afce <_printf_i+0xfa>
 800afaa:	6821      	ldr	r1, [r4, #0]
 800afac:	6833      	ldr	r3, [r6, #0]
 800afae:	0608      	lsls	r0, r1, #24
 800afb0:	f853 5b04 	ldr.w	r5, [r3], #4
 800afb4:	d402      	bmi.n	800afbc <_printf_i+0xe8>
 800afb6:	0649      	lsls	r1, r1, #25
 800afb8:	bf48      	it	mi
 800afba:	b2ad      	uxthmi	r5, r5
 800afbc:	2f6f      	cmp	r7, #111	@ 0x6f
 800afbe:	4853      	ldr	r0, [pc, #332]	@ (800b10c <_printf_i+0x238>)
 800afc0:	6033      	str	r3, [r6, #0]
 800afc2:	bf14      	ite	ne
 800afc4:	230a      	movne	r3, #10
 800afc6:	2308      	moveq	r3, #8
 800afc8:	2100      	movs	r1, #0
 800afca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800afce:	6866      	ldr	r6, [r4, #4]
 800afd0:	60a6      	str	r6, [r4, #8]
 800afd2:	2e00      	cmp	r6, #0
 800afd4:	bfa2      	ittt	ge
 800afd6:	6821      	ldrge	r1, [r4, #0]
 800afd8:	f021 0104 	bicge.w	r1, r1, #4
 800afdc:	6021      	strge	r1, [r4, #0]
 800afde:	b90d      	cbnz	r5, 800afe4 <_printf_i+0x110>
 800afe0:	2e00      	cmp	r6, #0
 800afe2:	d04b      	beq.n	800b07c <_printf_i+0x1a8>
 800afe4:	4616      	mov	r6, r2
 800afe6:	fbb5 f1f3 	udiv	r1, r5, r3
 800afea:	fb03 5711 	mls	r7, r3, r1, r5
 800afee:	5dc7      	ldrb	r7, [r0, r7]
 800aff0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aff4:	462f      	mov	r7, r5
 800aff6:	42bb      	cmp	r3, r7
 800aff8:	460d      	mov	r5, r1
 800affa:	d9f4      	bls.n	800afe6 <_printf_i+0x112>
 800affc:	2b08      	cmp	r3, #8
 800affe:	d10b      	bne.n	800b018 <_printf_i+0x144>
 800b000:	6823      	ldr	r3, [r4, #0]
 800b002:	07df      	lsls	r7, r3, #31
 800b004:	d508      	bpl.n	800b018 <_printf_i+0x144>
 800b006:	6923      	ldr	r3, [r4, #16]
 800b008:	6861      	ldr	r1, [r4, #4]
 800b00a:	4299      	cmp	r1, r3
 800b00c:	bfde      	ittt	le
 800b00e:	2330      	movle	r3, #48	@ 0x30
 800b010:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b014:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b018:	1b92      	subs	r2, r2, r6
 800b01a:	6122      	str	r2, [r4, #16]
 800b01c:	f8cd a000 	str.w	sl, [sp]
 800b020:	464b      	mov	r3, r9
 800b022:	aa03      	add	r2, sp, #12
 800b024:	4621      	mov	r1, r4
 800b026:	4640      	mov	r0, r8
 800b028:	f7ff fee6 	bl	800adf8 <_printf_common>
 800b02c:	3001      	adds	r0, #1
 800b02e:	d14a      	bne.n	800b0c6 <_printf_i+0x1f2>
 800b030:	f04f 30ff 	mov.w	r0, #4294967295
 800b034:	b004      	add	sp, #16
 800b036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b03a:	6823      	ldr	r3, [r4, #0]
 800b03c:	f043 0320 	orr.w	r3, r3, #32
 800b040:	6023      	str	r3, [r4, #0]
 800b042:	4833      	ldr	r0, [pc, #204]	@ (800b110 <_printf_i+0x23c>)
 800b044:	2778      	movs	r7, #120	@ 0x78
 800b046:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b04a:	6823      	ldr	r3, [r4, #0]
 800b04c:	6831      	ldr	r1, [r6, #0]
 800b04e:	061f      	lsls	r7, r3, #24
 800b050:	f851 5b04 	ldr.w	r5, [r1], #4
 800b054:	d402      	bmi.n	800b05c <_printf_i+0x188>
 800b056:	065f      	lsls	r7, r3, #25
 800b058:	bf48      	it	mi
 800b05a:	b2ad      	uxthmi	r5, r5
 800b05c:	6031      	str	r1, [r6, #0]
 800b05e:	07d9      	lsls	r1, r3, #31
 800b060:	bf44      	itt	mi
 800b062:	f043 0320 	orrmi.w	r3, r3, #32
 800b066:	6023      	strmi	r3, [r4, #0]
 800b068:	b11d      	cbz	r5, 800b072 <_printf_i+0x19e>
 800b06a:	2310      	movs	r3, #16
 800b06c:	e7ac      	b.n	800afc8 <_printf_i+0xf4>
 800b06e:	4827      	ldr	r0, [pc, #156]	@ (800b10c <_printf_i+0x238>)
 800b070:	e7e9      	b.n	800b046 <_printf_i+0x172>
 800b072:	6823      	ldr	r3, [r4, #0]
 800b074:	f023 0320 	bic.w	r3, r3, #32
 800b078:	6023      	str	r3, [r4, #0]
 800b07a:	e7f6      	b.n	800b06a <_printf_i+0x196>
 800b07c:	4616      	mov	r6, r2
 800b07e:	e7bd      	b.n	800affc <_printf_i+0x128>
 800b080:	6833      	ldr	r3, [r6, #0]
 800b082:	6825      	ldr	r5, [r4, #0]
 800b084:	6961      	ldr	r1, [r4, #20]
 800b086:	1d18      	adds	r0, r3, #4
 800b088:	6030      	str	r0, [r6, #0]
 800b08a:	062e      	lsls	r6, r5, #24
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	d501      	bpl.n	800b094 <_printf_i+0x1c0>
 800b090:	6019      	str	r1, [r3, #0]
 800b092:	e002      	b.n	800b09a <_printf_i+0x1c6>
 800b094:	0668      	lsls	r0, r5, #25
 800b096:	d5fb      	bpl.n	800b090 <_printf_i+0x1bc>
 800b098:	8019      	strh	r1, [r3, #0]
 800b09a:	2300      	movs	r3, #0
 800b09c:	6123      	str	r3, [r4, #16]
 800b09e:	4616      	mov	r6, r2
 800b0a0:	e7bc      	b.n	800b01c <_printf_i+0x148>
 800b0a2:	6833      	ldr	r3, [r6, #0]
 800b0a4:	1d1a      	adds	r2, r3, #4
 800b0a6:	6032      	str	r2, [r6, #0]
 800b0a8:	681e      	ldr	r6, [r3, #0]
 800b0aa:	6862      	ldr	r2, [r4, #4]
 800b0ac:	2100      	movs	r1, #0
 800b0ae:	4630      	mov	r0, r6
 800b0b0:	f7f5 f88e 	bl	80001d0 <memchr>
 800b0b4:	b108      	cbz	r0, 800b0ba <_printf_i+0x1e6>
 800b0b6:	1b80      	subs	r0, r0, r6
 800b0b8:	6060      	str	r0, [r4, #4]
 800b0ba:	6863      	ldr	r3, [r4, #4]
 800b0bc:	6123      	str	r3, [r4, #16]
 800b0be:	2300      	movs	r3, #0
 800b0c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0c4:	e7aa      	b.n	800b01c <_printf_i+0x148>
 800b0c6:	6923      	ldr	r3, [r4, #16]
 800b0c8:	4632      	mov	r2, r6
 800b0ca:	4649      	mov	r1, r9
 800b0cc:	4640      	mov	r0, r8
 800b0ce:	47d0      	blx	sl
 800b0d0:	3001      	adds	r0, #1
 800b0d2:	d0ad      	beq.n	800b030 <_printf_i+0x15c>
 800b0d4:	6823      	ldr	r3, [r4, #0]
 800b0d6:	079b      	lsls	r3, r3, #30
 800b0d8:	d413      	bmi.n	800b102 <_printf_i+0x22e>
 800b0da:	68e0      	ldr	r0, [r4, #12]
 800b0dc:	9b03      	ldr	r3, [sp, #12]
 800b0de:	4298      	cmp	r0, r3
 800b0e0:	bfb8      	it	lt
 800b0e2:	4618      	movlt	r0, r3
 800b0e4:	e7a6      	b.n	800b034 <_printf_i+0x160>
 800b0e6:	2301      	movs	r3, #1
 800b0e8:	4632      	mov	r2, r6
 800b0ea:	4649      	mov	r1, r9
 800b0ec:	4640      	mov	r0, r8
 800b0ee:	47d0      	blx	sl
 800b0f0:	3001      	adds	r0, #1
 800b0f2:	d09d      	beq.n	800b030 <_printf_i+0x15c>
 800b0f4:	3501      	adds	r5, #1
 800b0f6:	68e3      	ldr	r3, [r4, #12]
 800b0f8:	9903      	ldr	r1, [sp, #12]
 800b0fa:	1a5b      	subs	r3, r3, r1
 800b0fc:	42ab      	cmp	r3, r5
 800b0fe:	dcf2      	bgt.n	800b0e6 <_printf_i+0x212>
 800b100:	e7eb      	b.n	800b0da <_printf_i+0x206>
 800b102:	2500      	movs	r5, #0
 800b104:	f104 0619 	add.w	r6, r4, #25
 800b108:	e7f5      	b.n	800b0f6 <_printf_i+0x222>
 800b10a:	bf00      	nop
 800b10c:	0800e80e 	.word	0x0800e80e
 800b110:	0800e81f 	.word	0x0800e81f

0800b114 <std>:
 800b114:	2300      	movs	r3, #0
 800b116:	b510      	push	{r4, lr}
 800b118:	4604      	mov	r4, r0
 800b11a:	e9c0 3300 	strd	r3, r3, [r0]
 800b11e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b122:	6083      	str	r3, [r0, #8]
 800b124:	8181      	strh	r1, [r0, #12]
 800b126:	6643      	str	r3, [r0, #100]	@ 0x64
 800b128:	81c2      	strh	r2, [r0, #14]
 800b12a:	6183      	str	r3, [r0, #24]
 800b12c:	4619      	mov	r1, r3
 800b12e:	2208      	movs	r2, #8
 800b130:	305c      	adds	r0, #92	@ 0x5c
 800b132:	f000 fa2d 	bl	800b590 <memset>
 800b136:	4b0d      	ldr	r3, [pc, #52]	@ (800b16c <std+0x58>)
 800b138:	6263      	str	r3, [r4, #36]	@ 0x24
 800b13a:	4b0d      	ldr	r3, [pc, #52]	@ (800b170 <std+0x5c>)
 800b13c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b13e:	4b0d      	ldr	r3, [pc, #52]	@ (800b174 <std+0x60>)
 800b140:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b142:	4b0d      	ldr	r3, [pc, #52]	@ (800b178 <std+0x64>)
 800b144:	6323      	str	r3, [r4, #48]	@ 0x30
 800b146:	4b0d      	ldr	r3, [pc, #52]	@ (800b17c <std+0x68>)
 800b148:	6224      	str	r4, [r4, #32]
 800b14a:	429c      	cmp	r4, r3
 800b14c:	d006      	beq.n	800b15c <std+0x48>
 800b14e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b152:	4294      	cmp	r4, r2
 800b154:	d002      	beq.n	800b15c <std+0x48>
 800b156:	33d0      	adds	r3, #208	@ 0xd0
 800b158:	429c      	cmp	r4, r3
 800b15a:	d105      	bne.n	800b168 <std+0x54>
 800b15c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b160:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b164:	f000 bab6 	b.w	800b6d4 <__retarget_lock_init_recursive>
 800b168:	bd10      	pop	{r4, pc}
 800b16a:	bf00      	nop
 800b16c:	0800b3e1 	.word	0x0800b3e1
 800b170:	0800b403 	.word	0x0800b403
 800b174:	0800b43b 	.word	0x0800b43b
 800b178:	0800b45f 	.word	0x0800b45f
 800b17c:	200050f8 	.word	0x200050f8

0800b180 <stdio_exit_handler>:
 800b180:	4a02      	ldr	r2, [pc, #8]	@ (800b18c <stdio_exit_handler+0xc>)
 800b182:	4903      	ldr	r1, [pc, #12]	@ (800b190 <stdio_exit_handler+0x10>)
 800b184:	4803      	ldr	r0, [pc, #12]	@ (800b194 <stdio_exit_handler+0x14>)
 800b186:	f000 b869 	b.w	800b25c <_fwalk_sglue>
 800b18a:	bf00      	nop
 800b18c:	20000018 	.word	0x20000018
 800b190:	0800d165 	.word	0x0800d165
 800b194:	20000028 	.word	0x20000028

0800b198 <cleanup_stdio>:
 800b198:	6841      	ldr	r1, [r0, #4]
 800b19a:	4b0c      	ldr	r3, [pc, #48]	@ (800b1cc <cleanup_stdio+0x34>)
 800b19c:	4299      	cmp	r1, r3
 800b19e:	b510      	push	{r4, lr}
 800b1a0:	4604      	mov	r4, r0
 800b1a2:	d001      	beq.n	800b1a8 <cleanup_stdio+0x10>
 800b1a4:	f001 ffde 	bl	800d164 <_fflush_r>
 800b1a8:	68a1      	ldr	r1, [r4, #8]
 800b1aa:	4b09      	ldr	r3, [pc, #36]	@ (800b1d0 <cleanup_stdio+0x38>)
 800b1ac:	4299      	cmp	r1, r3
 800b1ae:	d002      	beq.n	800b1b6 <cleanup_stdio+0x1e>
 800b1b0:	4620      	mov	r0, r4
 800b1b2:	f001 ffd7 	bl	800d164 <_fflush_r>
 800b1b6:	68e1      	ldr	r1, [r4, #12]
 800b1b8:	4b06      	ldr	r3, [pc, #24]	@ (800b1d4 <cleanup_stdio+0x3c>)
 800b1ba:	4299      	cmp	r1, r3
 800b1bc:	d004      	beq.n	800b1c8 <cleanup_stdio+0x30>
 800b1be:	4620      	mov	r0, r4
 800b1c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1c4:	f001 bfce 	b.w	800d164 <_fflush_r>
 800b1c8:	bd10      	pop	{r4, pc}
 800b1ca:	bf00      	nop
 800b1cc:	200050f8 	.word	0x200050f8
 800b1d0:	20005160 	.word	0x20005160
 800b1d4:	200051c8 	.word	0x200051c8

0800b1d8 <global_stdio_init.part.0>:
 800b1d8:	b510      	push	{r4, lr}
 800b1da:	4b0b      	ldr	r3, [pc, #44]	@ (800b208 <global_stdio_init.part.0+0x30>)
 800b1dc:	4c0b      	ldr	r4, [pc, #44]	@ (800b20c <global_stdio_init.part.0+0x34>)
 800b1de:	4a0c      	ldr	r2, [pc, #48]	@ (800b210 <global_stdio_init.part.0+0x38>)
 800b1e0:	601a      	str	r2, [r3, #0]
 800b1e2:	4620      	mov	r0, r4
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	2104      	movs	r1, #4
 800b1e8:	f7ff ff94 	bl	800b114 <std>
 800b1ec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b1f0:	2201      	movs	r2, #1
 800b1f2:	2109      	movs	r1, #9
 800b1f4:	f7ff ff8e 	bl	800b114 <std>
 800b1f8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b1fc:	2202      	movs	r2, #2
 800b1fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b202:	2112      	movs	r1, #18
 800b204:	f7ff bf86 	b.w	800b114 <std>
 800b208:	20005230 	.word	0x20005230
 800b20c:	200050f8 	.word	0x200050f8
 800b210:	0800b181 	.word	0x0800b181

0800b214 <__sfp_lock_acquire>:
 800b214:	4801      	ldr	r0, [pc, #4]	@ (800b21c <__sfp_lock_acquire+0x8>)
 800b216:	f000 ba5e 	b.w	800b6d6 <__retarget_lock_acquire_recursive>
 800b21a:	bf00      	nop
 800b21c:	20005239 	.word	0x20005239

0800b220 <__sfp_lock_release>:
 800b220:	4801      	ldr	r0, [pc, #4]	@ (800b228 <__sfp_lock_release+0x8>)
 800b222:	f000 ba59 	b.w	800b6d8 <__retarget_lock_release_recursive>
 800b226:	bf00      	nop
 800b228:	20005239 	.word	0x20005239

0800b22c <__sinit>:
 800b22c:	b510      	push	{r4, lr}
 800b22e:	4604      	mov	r4, r0
 800b230:	f7ff fff0 	bl	800b214 <__sfp_lock_acquire>
 800b234:	6a23      	ldr	r3, [r4, #32]
 800b236:	b11b      	cbz	r3, 800b240 <__sinit+0x14>
 800b238:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b23c:	f7ff bff0 	b.w	800b220 <__sfp_lock_release>
 800b240:	4b04      	ldr	r3, [pc, #16]	@ (800b254 <__sinit+0x28>)
 800b242:	6223      	str	r3, [r4, #32]
 800b244:	4b04      	ldr	r3, [pc, #16]	@ (800b258 <__sinit+0x2c>)
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d1f5      	bne.n	800b238 <__sinit+0xc>
 800b24c:	f7ff ffc4 	bl	800b1d8 <global_stdio_init.part.0>
 800b250:	e7f2      	b.n	800b238 <__sinit+0xc>
 800b252:	bf00      	nop
 800b254:	0800b199 	.word	0x0800b199
 800b258:	20005230 	.word	0x20005230

0800b25c <_fwalk_sglue>:
 800b25c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b260:	4607      	mov	r7, r0
 800b262:	4688      	mov	r8, r1
 800b264:	4614      	mov	r4, r2
 800b266:	2600      	movs	r6, #0
 800b268:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b26c:	f1b9 0901 	subs.w	r9, r9, #1
 800b270:	d505      	bpl.n	800b27e <_fwalk_sglue+0x22>
 800b272:	6824      	ldr	r4, [r4, #0]
 800b274:	2c00      	cmp	r4, #0
 800b276:	d1f7      	bne.n	800b268 <_fwalk_sglue+0xc>
 800b278:	4630      	mov	r0, r6
 800b27a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b27e:	89ab      	ldrh	r3, [r5, #12]
 800b280:	2b01      	cmp	r3, #1
 800b282:	d907      	bls.n	800b294 <_fwalk_sglue+0x38>
 800b284:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b288:	3301      	adds	r3, #1
 800b28a:	d003      	beq.n	800b294 <_fwalk_sglue+0x38>
 800b28c:	4629      	mov	r1, r5
 800b28e:	4638      	mov	r0, r7
 800b290:	47c0      	blx	r8
 800b292:	4306      	orrs	r6, r0
 800b294:	3568      	adds	r5, #104	@ 0x68
 800b296:	e7e9      	b.n	800b26c <_fwalk_sglue+0x10>

0800b298 <iprintf>:
 800b298:	b40f      	push	{r0, r1, r2, r3}
 800b29a:	b507      	push	{r0, r1, r2, lr}
 800b29c:	4906      	ldr	r1, [pc, #24]	@ (800b2b8 <iprintf+0x20>)
 800b29e:	ab04      	add	r3, sp, #16
 800b2a0:	6808      	ldr	r0, [r1, #0]
 800b2a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2a6:	6881      	ldr	r1, [r0, #8]
 800b2a8:	9301      	str	r3, [sp, #4]
 800b2aa:	f001 fdbf 	bl	800ce2c <_vfiprintf_r>
 800b2ae:	b003      	add	sp, #12
 800b2b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b2b4:	b004      	add	sp, #16
 800b2b6:	4770      	bx	lr
 800b2b8:	20000024 	.word	0x20000024

0800b2bc <_puts_r>:
 800b2bc:	6a03      	ldr	r3, [r0, #32]
 800b2be:	b570      	push	{r4, r5, r6, lr}
 800b2c0:	6884      	ldr	r4, [r0, #8]
 800b2c2:	4605      	mov	r5, r0
 800b2c4:	460e      	mov	r6, r1
 800b2c6:	b90b      	cbnz	r3, 800b2cc <_puts_r+0x10>
 800b2c8:	f7ff ffb0 	bl	800b22c <__sinit>
 800b2cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b2ce:	07db      	lsls	r3, r3, #31
 800b2d0:	d405      	bmi.n	800b2de <_puts_r+0x22>
 800b2d2:	89a3      	ldrh	r3, [r4, #12]
 800b2d4:	0598      	lsls	r0, r3, #22
 800b2d6:	d402      	bmi.n	800b2de <_puts_r+0x22>
 800b2d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b2da:	f000 f9fc 	bl	800b6d6 <__retarget_lock_acquire_recursive>
 800b2de:	89a3      	ldrh	r3, [r4, #12]
 800b2e0:	0719      	lsls	r1, r3, #28
 800b2e2:	d502      	bpl.n	800b2ea <_puts_r+0x2e>
 800b2e4:	6923      	ldr	r3, [r4, #16]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d135      	bne.n	800b356 <_puts_r+0x9a>
 800b2ea:	4621      	mov	r1, r4
 800b2ec:	4628      	mov	r0, r5
 800b2ee:	f000 f8f9 	bl	800b4e4 <__swsetup_r>
 800b2f2:	b380      	cbz	r0, 800b356 <_puts_r+0x9a>
 800b2f4:	f04f 35ff 	mov.w	r5, #4294967295
 800b2f8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b2fa:	07da      	lsls	r2, r3, #31
 800b2fc:	d405      	bmi.n	800b30a <_puts_r+0x4e>
 800b2fe:	89a3      	ldrh	r3, [r4, #12]
 800b300:	059b      	lsls	r3, r3, #22
 800b302:	d402      	bmi.n	800b30a <_puts_r+0x4e>
 800b304:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b306:	f000 f9e7 	bl	800b6d8 <__retarget_lock_release_recursive>
 800b30a:	4628      	mov	r0, r5
 800b30c:	bd70      	pop	{r4, r5, r6, pc}
 800b30e:	2b00      	cmp	r3, #0
 800b310:	da04      	bge.n	800b31c <_puts_r+0x60>
 800b312:	69a2      	ldr	r2, [r4, #24]
 800b314:	429a      	cmp	r2, r3
 800b316:	dc17      	bgt.n	800b348 <_puts_r+0x8c>
 800b318:	290a      	cmp	r1, #10
 800b31a:	d015      	beq.n	800b348 <_puts_r+0x8c>
 800b31c:	6823      	ldr	r3, [r4, #0]
 800b31e:	1c5a      	adds	r2, r3, #1
 800b320:	6022      	str	r2, [r4, #0]
 800b322:	7019      	strb	r1, [r3, #0]
 800b324:	68a3      	ldr	r3, [r4, #8]
 800b326:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b32a:	3b01      	subs	r3, #1
 800b32c:	60a3      	str	r3, [r4, #8]
 800b32e:	2900      	cmp	r1, #0
 800b330:	d1ed      	bne.n	800b30e <_puts_r+0x52>
 800b332:	2b00      	cmp	r3, #0
 800b334:	da11      	bge.n	800b35a <_puts_r+0x9e>
 800b336:	4622      	mov	r2, r4
 800b338:	210a      	movs	r1, #10
 800b33a:	4628      	mov	r0, r5
 800b33c:	f000 f893 	bl	800b466 <__swbuf_r>
 800b340:	3001      	adds	r0, #1
 800b342:	d0d7      	beq.n	800b2f4 <_puts_r+0x38>
 800b344:	250a      	movs	r5, #10
 800b346:	e7d7      	b.n	800b2f8 <_puts_r+0x3c>
 800b348:	4622      	mov	r2, r4
 800b34a:	4628      	mov	r0, r5
 800b34c:	f000 f88b 	bl	800b466 <__swbuf_r>
 800b350:	3001      	adds	r0, #1
 800b352:	d1e7      	bne.n	800b324 <_puts_r+0x68>
 800b354:	e7ce      	b.n	800b2f4 <_puts_r+0x38>
 800b356:	3e01      	subs	r6, #1
 800b358:	e7e4      	b.n	800b324 <_puts_r+0x68>
 800b35a:	6823      	ldr	r3, [r4, #0]
 800b35c:	1c5a      	adds	r2, r3, #1
 800b35e:	6022      	str	r2, [r4, #0]
 800b360:	220a      	movs	r2, #10
 800b362:	701a      	strb	r2, [r3, #0]
 800b364:	e7ee      	b.n	800b344 <_puts_r+0x88>
	...

0800b368 <puts>:
 800b368:	4b02      	ldr	r3, [pc, #8]	@ (800b374 <puts+0xc>)
 800b36a:	4601      	mov	r1, r0
 800b36c:	6818      	ldr	r0, [r3, #0]
 800b36e:	f7ff bfa5 	b.w	800b2bc <_puts_r>
 800b372:	bf00      	nop
 800b374:	20000024 	.word	0x20000024

0800b378 <sniprintf>:
 800b378:	b40c      	push	{r2, r3}
 800b37a:	b530      	push	{r4, r5, lr}
 800b37c:	4b17      	ldr	r3, [pc, #92]	@ (800b3dc <sniprintf+0x64>)
 800b37e:	1e0c      	subs	r4, r1, #0
 800b380:	681d      	ldr	r5, [r3, #0]
 800b382:	b09d      	sub	sp, #116	@ 0x74
 800b384:	da08      	bge.n	800b398 <sniprintf+0x20>
 800b386:	238b      	movs	r3, #139	@ 0x8b
 800b388:	602b      	str	r3, [r5, #0]
 800b38a:	f04f 30ff 	mov.w	r0, #4294967295
 800b38e:	b01d      	add	sp, #116	@ 0x74
 800b390:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b394:	b002      	add	sp, #8
 800b396:	4770      	bx	lr
 800b398:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b39c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b3a0:	bf14      	ite	ne
 800b3a2:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b3a6:	4623      	moveq	r3, r4
 800b3a8:	9304      	str	r3, [sp, #16]
 800b3aa:	9307      	str	r3, [sp, #28]
 800b3ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b3b0:	9002      	str	r0, [sp, #8]
 800b3b2:	9006      	str	r0, [sp, #24]
 800b3b4:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b3b8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b3ba:	ab21      	add	r3, sp, #132	@ 0x84
 800b3bc:	a902      	add	r1, sp, #8
 800b3be:	4628      	mov	r0, r5
 800b3c0:	9301      	str	r3, [sp, #4]
 800b3c2:	f001 fc0d 	bl	800cbe0 <_svfiprintf_r>
 800b3c6:	1c43      	adds	r3, r0, #1
 800b3c8:	bfbc      	itt	lt
 800b3ca:	238b      	movlt	r3, #139	@ 0x8b
 800b3cc:	602b      	strlt	r3, [r5, #0]
 800b3ce:	2c00      	cmp	r4, #0
 800b3d0:	d0dd      	beq.n	800b38e <sniprintf+0x16>
 800b3d2:	9b02      	ldr	r3, [sp, #8]
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	701a      	strb	r2, [r3, #0]
 800b3d8:	e7d9      	b.n	800b38e <sniprintf+0x16>
 800b3da:	bf00      	nop
 800b3dc:	20000024 	.word	0x20000024

0800b3e0 <__sread>:
 800b3e0:	b510      	push	{r4, lr}
 800b3e2:	460c      	mov	r4, r1
 800b3e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3e8:	f000 f916 	bl	800b618 <_read_r>
 800b3ec:	2800      	cmp	r0, #0
 800b3ee:	bfab      	itete	ge
 800b3f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b3f2:	89a3      	ldrhlt	r3, [r4, #12]
 800b3f4:	181b      	addge	r3, r3, r0
 800b3f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b3fa:	bfac      	ite	ge
 800b3fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b3fe:	81a3      	strhlt	r3, [r4, #12]
 800b400:	bd10      	pop	{r4, pc}

0800b402 <__swrite>:
 800b402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b406:	461f      	mov	r7, r3
 800b408:	898b      	ldrh	r3, [r1, #12]
 800b40a:	05db      	lsls	r3, r3, #23
 800b40c:	4605      	mov	r5, r0
 800b40e:	460c      	mov	r4, r1
 800b410:	4616      	mov	r6, r2
 800b412:	d505      	bpl.n	800b420 <__swrite+0x1e>
 800b414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b418:	2302      	movs	r3, #2
 800b41a:	2200      	movs	r2, #0
 800b41c:	f000 f8ea 	bl	800b5f4 <_lseek_r>
 800b420:	89a3      	ldrh	r3, [r4, #12]
 800b422:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b426:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b42a:	81a3      	strh	r3, [r4, #12]
 800b42c:	4632      	mov	r2, r6
 800b42e:	463b      	mov	r3, r7
 800b430:	4628      	mov	r0, r5
 800b432:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b436:	f000 b911 	b.w	800b65c <_write_r>

0800b43a <__sseek>:
 800b43a:	b510      	push	{r4, lr}
 800b43c:	460c      	mov	r4, r1
 800b43e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b442:	f000 f8d7 	bl	800b5f4 <_lseek_r>
 800b446:	1c43      	adds	r3, r0, #1
 800b448:	89a3      	ldrh	r3, [r4, #12]
 800b44a:	bf15      	itete	ne
 800b44c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b44e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b452:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b456:	81a3      	strheq	r3, [r4, #12]
 800b458:	bf18      	it	ne
 800b45a:	81a3      	strhne	r3, [r4, #12]
 800b45c:	bd10      	pop	{r4, pc}

0800b45e <__sclose>:
 800b45e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b462:	f000 b8b7 	b.w	800b5d4 <_close_r>

0800b466 <__swbuf_r>:
 800b466:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b468:	460e      	mov	r6, r1
 800b46a:	4614      	mov	r4, r2
 800b46c:	4605      	mov	r5, r0
 800b46e:	b118      	cbz	r0, 800b478 <__swbuf_r+0x12>
 800b470:	6a03      	ldr	r3, [r0, #32]
 800b472:	b90b      	cbnz	r3, 800b478 <__swbuf_r+0x12>
 800b474:	f7ff feda 	bl	800b22c <__sinit>
 800b478:	69a3      	ldr	r3, [r4, #24]
 800b47a:	60a3      	str	r3, [r4, #8]
 800b47c:	89a3      	ldrh	r3, [r4, #12]
 800b47e:	071a      	lsls	r2, r3, #28
 800b480:	d501      	bpl.n	800b486 <__swbuf_r+0x20>
 800b482:	6923      	ldr	r3, [r4, #16]
 800b484:	b943      	cbnz	r3, 800b498 <__swbuf_r+0x32>
 800b486:	4621      	mov	r1, r4
 800b488:	4628      	mov	r0, r5
 800b48a:	f000 f82b 	bl	800b4e4 <__swsetup_r>
 800b48e:	b118      	cbz	r0, 800b498 <__swbuf_r+0x32>
 800b490:	f04f 37ff 	mov.w	r7, #4294967295
 800b494:	4638      	mov	r0, r7
 800b496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b498:	6823      	ldr	r3, [r4, #0]
 800b49a:	6922      	ldr	r2, [r4, #16]
 800b49c:	1a98      	subs	r0, r3, r2
 800b49e:	6963      	ldr	r3, [r4, #20]
 800b4a0:	b2f6      	uxtb	r6, r6
 800b4a2:	4283      	cmp	r3, r0
 800b4a4:	4637      	mov	r7, r6
 800b4a6:	dc05      	bgt.n	800b4b4 <__swbuf_r+0x4e>
 800b4a8:	4621      	mov	r1, r4
 800b4aa:	4628      	mov	r0, r5
 800b4ac:	f001 fe5a 	bl	800d164 <_fflush_r>
 800b4b0:	2800      	cmp	r0, #0
 800b4b2:	d1ed      	bne.n	800b490 <__swbuf_r+0x2a>
 800b4b4:	68a3      	ldr	r3, [r4, #8]
 800b4b6:	3b01      	subs	r3, #1
 800b4b8:	60a3      	str	r3, [r4, #8]
 800b4ba:	6823      	ldr	r3, [r4, #0]
 800b4bc:	1c5a      	adds	r2, r3, #1
 800b4be:	6022      	str	r2, [r4, #0]
 800b4c0:	701e      	strb	r6, [r3, #0]
 800b4c2:	6962      	ldr	r2, [r4, #20]
 800b4c4:	1c43      	adds	r3, r0, #1
 800b4c6:	429a      	cmp	r2, r3
 800b4c8:	d004      	beq.n	800b4d4 <__swbuf_r+0x6e>
 800b4ca:	89a3      	ldrh	r3, [r4, #12]
 800b4cc:	07db      	lsls	r3, r3, #31
 800b4ce:	d5e1      	bpl.n	800b494 <__swbuf_r+0x2e>
 800b4d0:	2e0a      	cmp	r6, #10
 800b4d2:	d1df      	bne.n	800b494 <__swbuf_r+0x2e>
 800b4d4:	4621      	mov	r1, r4
 800b4d6:	4628      	mov	r0, r5
 800b4d8:	f001 fe44 	bl	800d164 <_fflush_r>
 800b4dc:	2800      	cmp	r0, #0
 800b4de:	d0d9      	beq.n	800b494 <__swbuf_r+0x2e>
 800b4e0:	e7d6      	b.n	800b490 <__swbuf_r+0x2a>
	...

0800b4e4 <__swsetup_r>:
 800b4e4:	b538      	push	{r3, r4, r5, lr}
 800b4e6:	4b29      	ldr	r3, [pc, #164]	@ (800b58c <__swsetup_r+0xa8>)
 800b4e8:	4605      	mov	r5, r0
 800b4ea:	6818      	ldr	r0, [r3, #0]
 800b4ec:	460c      	mov	r4, r1
 800b4ee:	b118      	cbz	r0, 800b4f8 <__swsetup_r+0x14>
 800b4f0:	6a03      	ldr	r3, [r0, #32]
 800b4f2:	b90b      	cbnz	r3, 800b4f8 <__swsetup_r+0x14>
 800b4f4:	f7ff fe9a 	bl	800b22c <__sinit>
 800b4f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4fc:	0719      	lsls	r1, r3, #28
 800b4fe:	d422      	bmi.n	800b546 <__swsetup_r+0x62>
 800b500:	06da      	lsls	r2, r3, #27
 800b502:	d407      	bmi.n	800b514 <__swsetup_r+0x30>
 800b504:	2209      	movs	r2, #9
 800b506:	602a      	str	r2, [r5, #0]
 800b508:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b50c:	81a3      	strh	r3, [r4, #12]
 800b50e:	f04f 30ff 	mov.w	r0, #4294967295
 800b512:	e033      	b.n	800b57c <__swsetup_r+0x98>
 800b514:	0758      	lsls	r0, r3, #29
 800b516:	d512      	bpl.n	800b53e <__swsetup_r+0x5a>
 800b518:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b51a:	b141      	cbz	r1, 800b52e <__swsetup_r+0x4a>
 800b51c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b520:	4299      	cmp	r1, r3
 800b522:	d002      	beq.n	800b52a <__swsetup_r+0x46>
 800b524:	4628      	mov	r0, r5
 800b526:	f000 ff33 	bl	800c390 <_free_r>
 800b52a:	2300      	movs	r3, #0
 800b52c:	6363      	str	r3, [r4, #52]	@ 0x34
 800b52e:	89a3      	ldrh	r3, [r4, #12]
 800b530:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b534:	81a3      	strh	r3, [r4, #12]
 800b536:	2300      	movs	r3, #0
 800b538:	6063      	str	r3, [r4, #4]
 800b53a:	6923      	ldr	r3, [r4, #16]
 800b53c:	6023      	str	r3, [r4, #0]
 800b53e:	89a3      	ldrh	r3, [r4, #12]
 800b540:	f043 0308 	orr.w	r3, r3, #8
 800b544:	81a3      	strh	r3, [r4, #12]
 800b546:	6923      	ldr	r3, [r4, #16]
 800b548:	b94b      	cbnz	r3, 800b55e <__swsetup_r+0x7a>
 800b54a:	89a3      	ldrh	r3, [r4, #12]
 800b54c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b550:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b554:	d003      	beq.n	800b55e <__swsetup_r+0x7a>
 800b556:	4621      	mov	r1, r4
 800b558:	4628      	mov	r0, r5
 800b55a:	f001 fe51 	bl	800d200 <__smakebuf_r>
 800b55e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b562:	f013 0201 	ands.w	r2, r3, #1
 800b566:	d00a      	beq.n	800b57e <__swsetup_r+0x9a>
 800b568:	2200      	movs	r2, #0
 800b56a:	60a2      	str	r2, [r4, #8]
 800b56c:	6962      	ldr	r2, [r4, #20]
 800b56e:	4252      	negs	r2, r2
 800b570:	61a2      	str	r2, [r4, #24]
 800b572:	6922      	ldr	r2, [r4, #16]
 800b574:	b942      	cbnz	r2, 800b588 <__swsetup_r+0xa4>
 800b576:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b57a:	d1c5      	bne.n	800b508 <__swsetup_r+0x24>
 800b57c:	bd38      	pop	{r3, r4, r5, pc}
 800b57e:	0799      	lsls	r1, r3, #30
 800b580:	bf58      	it	pl
 800b582:	6962      	ldrpl	r2, [r4, #20]
 800b584:	60a2      	str	r2, [r4, #8]
 800b586:	e7f4      	b.n	800b572 <__swsetup_r+0x8e>
 800b588:	2000      	movs	r0, #0
 800b58a:	e7f7      	b.n	800b57c <__swsetup_r+0x98>
 800b58c:	20000024 	.word	0x20000024

0800b590 <memset>:
 800b590:	4402      	add	r2, r0
 800b592:	4603      	mov	r3, r0
 800b594:	4293      	cmp	r3, r2
 800b596:	d100      	bne.n	800b59a <memset+0xa>
 800b598:	4770      	bx	lr
 800b59a:	f803 1b01 	strb.w	r1, [r3], #1
 800b59e:	e7f9      	b.n	800b594 <memset+0x4>

0800b5a0 <strstr>:
 800b5a0:	780a      	ldrb	r2, [r1, #0]
 800b5a2:	b570      	push	{r4, r5, r6, lr}
 800b5a4:	b96a      	cbnz	r2, 800b5c2 <strstr+0x22>
 800b5a6:	bd70      	pop	{r4, r5, r6, pc}
 800b5a8:	429a      	cmp	r2, r3
 800b5aa:	d109      	bne.n	800b5c0 <strstr+0x20>
 800b5ac:	460c      	mov	r4, r1
 800b5ae:	4605      	mov	r5, r0
 800b5b0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d0f6      	beq.n	800b5a6 <strstr+0x6>
 800b5b8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b5bc:	429e      	cmp	r6, r3
 800b5be:	d0f7      	beq.n	800b5b0 <strstr+0x10>
 800b5c0:	3001      	adds	r0, #1
 800b5c2:	7803      	ldrb	r3, [r0, #0]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d1ef      	bne.n	800b5a8 <strstr+0x8>
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	e7ec      	b.n	800b5a6 <strstr+0x6>

0800b5cc <_localeconv_r>:
 800b5cc:	4800      	ldr	r0, [pc, #0]	@ (800b5d0 <_localeconv_r+0x4>)
 800b5ce:	4770      	bx	lr
 800b5d0:	20000164 	.word	0x20000164

0800b5d4 <_close_r>:
 800b5d4:	b538      	push	{r3, r4, r5, lr}
 800b5d6:	4d06      	ldr	r5, [pc, #24]	@ (800b5f0 <_close_r+0x1c>)
 800b5d8:	2300      	movs	r3, #0
 800b5da:	4604      	mov	r4, r0
 800b5dc:	4608      	mov	r0, r1
 800b5de:	602b      	str	r3, [r5, #0]
 800b5e0:	f7f8 fb7e 	bl	8003ce0 <_close>
 800b5e4:	1c43      	adds	r3, r0, #1
 800b5e6:	d102      	bne.n	800b5ee <_close_r+0x1a>
 800b5e8:	682b      	ldr	r3, [r5, #0]
 800b5ea:	b103      	cbz	r3, 800b5ee <_close_r+0x1a>
 800b5ec:	6023      	str	r3, [r4, #0]
 800b5ee:	bd38      	pop	{r3, r4, r5, pc}
 800b5f0:	20005234 	.word	0x20005234

0800b5f4 <_lseek_r>:
 800b5f4:	b538      	push	{r3, r4, r5, lr}
 800b5f6:	4d07      	ldr	r5, [pc, #28]	@ (800b614 <_lseek_r+0x20>)
 800b5f8:	4604      	mov	r4, r0
 800b5fa:	4608      	mov	r0, r1
 800b5fc:	4611      	mov	r1, r2
 800b5fe:	2200      	movs	r2, #0
 800b600:	602a      	str	r2, [r5, #0]
 800b602:	461a      	mov	r2, r3
 800b604:	f7f8 fb93 	bl	8003d2e <_lseek>
 800b608:	1c43      	adds	r3, r0, #1
 800b60a:	d102      	bne.n	800b612 <_lseek_r+0x1e>
 800b60c:	682b      	ldr	r3, [r5, #0]
 800b60e:	b103      	cbz	r3, 800b612 <_lseek_r+0x1e>
 800b610:	6023      	str	r3, [r4, #0]
 800b612:	bd38      	pop	{r3, r4, r5, pc}
 800b614:	20005234 	.word	0x20005234

0800b618 <_read_r>:
 800b618:	b538      	push	{r3, r4, r5, lr}
 800b61a:	4d07      	ldr	r5, [pc, #28]	@ (800b638 <_read_r+0x20>)
 800b61c:	4604      	mov	r4, r0
 800b61e:	4608      	mov	r0, r1
 800b620:	4611      	mov	r1, r2
 800b622:	2200      	movs	r2, #0
 800b624:	602a      	str	r2, [r5, #0]
 800b626:	461a      	mov	r2, r3
 800b628:	f7f8 fb3d 	bl	8003ca6 <_read>
 800b62c:	1c43      	adds	r3, r0, #1
 800b62e:	d102      	bne.n	800b636 <_read_r+0x1e>
 800b630:	682b      	ldr	r3, [r5, #0]
 800b632:	b103      	cbz	r3, 800b636 <_read_r+0x1e>
 800b634:	6023      	str	r3, [r4, #0]
 800b636:	bd38      	pop	{r3, r4, r5, pc}
 800b638:	20005234 	.word	0x20005234

0800b63c <_sbrk_r>:
 800b63c:	b538      	push	{r3, r4, r5, lr}
 800b63e:	4d06      	ldr	r5, [pc, #24]	@ (800b658 <_sbrk_r+0x1c>)
 800b640:	2300      	movs	r3, #0
 800b642:	4604      	mov	r4, r0
 800b644:	4608      	mov	r0, r1
 800b646:	602b      	str	r3, [r5, #0]
 800b648:	f7f8 fb7e 	bl	8003d48 <_sbrk>
 800b64c:	1c43      	adds	r3, r0, #1
 800b64e:	d102      	bne.n	800b656 <_sbrk_r+0x1a>
 800b650:	682b      	ldr	r3, [r5, #0]
 800b652:	b103      	cbz	r3, 800b656 <_sbrk_r+0x1a>
 800b654:	6023      	str	r3, [r4, #0]
 800b656:	bd38      	pop	{r3, r4, r5, pc}
 800b658:	20005234 	.word	0x20005234

0800b65c <_write_r>:
 800b65c:	b538      	push	{r3, r4, r5, lr}
 800b65e:	4d07      	ldr	r5, [pc, #28]	@ (800b67c <_write_r+0x20>)
 800b660:	4604      	mov	r4, r0
 800b662:	4608      	mov	r0, r1
 800b664:	4611      	mov	r1, r2
 800b666:	2200      	movs	r2, #0
 800b668:	602a      	str	r2, [r5, #0]
 800b66a:	461a      	mov	r2, r3
 800b66c:	f7f7 fad6 	bl	8002c1c <_write>
 800b670:	1c43      	adds	r3, r0, #1
 800b672:	d102      	bne.n	800b67a <_write_r+0x1e>
 800b674:	682b      	ldr	r3, [r5, #0]
 800b676:	b103      	cbz	r3, 800b67a <_write_r+0x1e>
 800b678:	6023      	str	r3, [r4, #0]
 800b67a:	bd38      	pop	{r3, r4, r5, pc}
 800b67c:	20005234 	.word	0x20005234

0800b680 <__errno>:
 800b680:	4b01      	ldr	r3, [pc, #4]	@ (800b688 <__errno+0x8>)
 800b682:	6818      	ldr	r0, [r3, #0]
 800b684:	4770      	bx	lr
 800b686:	bf00      	nop
 800b688:	20000024 	.word	0x20000024

0800b68c <__libc_init_array>:
 800b68c:	b570      	push	{r4, r5, r6, lr}
 800b68e:	4d0d      	ldr	r5, [pc, #52]	@ (800b6c4 <__libc_init_array+0x38>)
 800b690:	4c0d      	ldr	r4, [pc, #52]	@ (800b6c8 <__libc_init_array+0x3c>)
 800b692:	1b64      	subs	r4, r4, r5
 800b694:	10a4      	asrs	r4, r4, #2
 800b696:	2600      	movs	r6, #0
 800b698:	42a6      	cmp	r6, r4
 800b69a:	d109      	bne.n	800b6b0 <__libc_init_array+0x24>
 800b69c:	4d0b      	ldr	r5, [pc, #44]	@ (800b6cc <__libc_init_array+0x40>)
 800b69e:	4c0c      	ldr	r4, [pc, #48]	@ (800b6d0 <__libc_init_array+0x44>)
 800b6a0:	f001 ff0c 	bl	800d4bc <_init>
 800b6a4:	1b64      	subs	r4, r4, r5
 800b6a6:	10a4      	asrs	r4, r4, #2
 800b6a8:	2600      	movs	r6, #0
 800b6aa:	42a6      	cmp	r6, r4
 800b6ac:	d105      	bne.n	800b6ba <__libc_init_array+0x2e>
 800b6ae:	bd70      	pop	{r4, r5, r6, pc}
 800b6b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6b4:	4798      	blx	r3
 800b6b6:	3601      	adds	r6, #1
 800b6b8:	e7ee      	b.n	800b698 <__libc_init_array+0xc>
 800b6ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6be:	4798      	blx	r3
 800b6c0:	3601      	adds	r6, #1
 800b6c2:	e7f2      	b.n	800b6aa <__libc_init_array+0x1e>
 800b6c4:	0800eb78 	.word	0x0800eb78
 800b6c8:	0800eb78 	.word	0x0800eb78
 800b6cc:	0800eb78 	.word	0x0800eb78
 800b6d0:	0800eb7c 	.word	0x0800eb7c

0800b6d4 <__retarget_lock_init_recursive>:
 800b6d4:	4770      	bx	lr

0800b6d6 <__retarget_lock_acquire_recursive>:
 800b6d6:	4770      	bx	lr

0800b6d8 <__retarget_lock_release_recursive>:
 800b6d8:	4770      	bx	lr

0800b6da <memcpy>:
 800b6da:	440a      	add	r2, r1
 800b6dc:	4291      	cmp	r1, r2
 800b6de:	f100 33ff 	add.w	r3, r0, #4294967295
 800b6e2:	d100      	bne.n	800b6e6 <memcpy+0xc>
 800b6e4:	4770      	bx	lr
 800b6e6:	b510      	push	{r4, lr}
 800b6e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b6ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b6f0:	4291      	cmp	r1, r2
 800b6f2:	d1f9      	bne.n	800b6e8 <memcpy+0xe>
 800b6f4:	bd10      	pop	{r4, pc}

0800b6f6 <quorem>:
 800b6f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6fa:	6903      	ldr	r3, [r0, #16]
 800b6fc:	690c      	ldr	r4, [r1, #16]
 800b6fe:	42a3      	cmp	r3, r4
 800b700:	4607      	mov	r7, r0
 800b702:	db7e      	blt.n	800b802 <quorem+0x10c>
 800b704:	3c01      	subs	r4, #1
 800b706:	f101 0814 	add.w	r8, r1, #20
 800b70a:	00a3      	lsls	r3, r4, #2
 800b70c:	f100 0514 	add.w	r5, r0, #20
 800b710:	9300      	str	r3, [sp, #0]
 800b712:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b716:	9301      	str	r3, [sp, #4]
 800b718:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b71c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b720:	3301      	adds	r3, #1
 800b722:	429a      	cmp	r2, r3
 800b724:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b728:	fbb2 f6f3 	udiv	r6, r2, r3
 800b72c:	d32e      	bcc.n	800b78c <quorem+0x96>
 800b72e:	f04f 0a00 	mov.w	sl, #0
 800b732:	46c4      	mov	ip, r8
 800b734:	46ae      	mov	lr, r5
 800b736:	46d3      	mov	fp, sl
 800b738:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b73c:	b298      	uxth	r0, r3
 800b73e:	fb06 a000 	mla	r0, r6, r0, sl
 800b742:	0c02      	lsrs	r2, r0, #16
 800b744:	0c1b      	lsrs	r3, r3, #16
 800b746:	fb06 2303 	mla	r3, r6, r3, r2
 800b74a:	f8de 2000 	ldr.w	r2, [lr]
 800b74e:	b280      	uxth	r0, r0
 800b750:	b292      	uxth	r2, r2
 800b752:	1a12      	subs	r2, r2, r0
 800b754:	445a      	add	r2, fp
 800b756:	f8de 0000 	ldr.w	r0, [lr]
 800b75a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b75e:	b29b      	uxth	r3, r3
 800b760:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b764:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b768:	b292      	uxth	r2, r2
 800b76a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b76e:	45e1      	cmp	r9, ip
 800b770:	f84e 2b04 	str.w	r2, [lr], #4
 800b774:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b778:	d2de      	bcs.n	800b738 <quorem+0x42>
 800b77a:	9b00      	ldr	r3, [sp, #0]
 800b77c:	58eb      	ldr	r3, [r5, r3]
 800b77e:	b92b      	cbnz	r3, 800b78c <quorem+0x96>
 800b780:	9b01      	ldr	r3, [sp, #4]
 800b782:	3b04      	subs	r3, #4
 800b784:	429d      	cmp	r5, r3
 800b786:	461a      	mov	r2, r3
 800b788:	d32f      	bcc.n	800b7ea <quorem+0xf4>
 800b78a:	613c      	str	r4, [r7, #16]
 800b78c:	4638      	mov	r0, r7
 800b78e:	f001 f8c3 	bl	800c918 <__mcmp>
 800b792:	2800      	cmp	r0, #0
 800b794:	db25      	blt.n	800b7e2 <quorem+0xec>
 800b796:	4629      	mov	r1, r5
 800b798:	2000      	movs	r0, #0
 800b79a:	f858 2b04 	ldr.w	r2, [r8], #4
 800b79e:	f8d1 c000 	ldr.w	ip, [r1]
 800b7a2:	fa1f fe82 	uxth.w	lr, r2
 800b7a6:	fa1f f38c 	uxth.w	r3, ip
 800b7aa:	eba3 030e 	sub.w	r3, r3, lr
 800b7ae:	4403      	add	r3, r0
 800b7b0:	0c12      	lsrs	r2, r2, #16
 800b7b2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b7b6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b7ba:	b29b      	uxth	r3, r3
 800b7bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b7c0:	45c1      	cmp	r9, r8
 800b7c2:	f841 3b04 	str.w	r3, [r1], #4
 800b7c6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b7ca:	d2e6      	bcs.n	800b79a <quorem+0xa4>
 800b7cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b7d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b7d4:	b922      	cbnz	r2, 800b7e0 <quorem+0xea>
 800b7d6:	3b04      	subs	r3, #4
 800b7d8:	429d      	cmp	r5, r3
 800b7da:	461a      	mov	r2, r3
 800b7dc:	d30b      	bcc.n	800b7f6 <quorem+0x100>
 800b7de:	613c      	str	r4, [r7, #16]
 800b7e0:	3601      	adds	r6, #1
 800b7e2:	4630      	mov	r0, r6
 800b7e4:	b003      	add	sp, #12
 800b7e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7ea:	6812      	ldr	r2, [r2, #0]
 800b7ec:	3b04      	subs	r3, #4
 800b7ee:	2a00      	cmp	r2, #0
 800b7f0:	d1cb      	bne.n	800b78a <quorem+0x94>
 800b7f2:	3c01      	subs	r4, #1
 800b7f4:	e7c6      	b.n	800b784 <quorem+0x8e>
 800b7f6:	6812      	ldr	r2, [r2, #0]
 800b7f8:	3b04      	subs	r3, #4
 800b7fa:	2a00      	cmp	r2, #0
 800b7fc:	d1ef      	bne.n	800b7de <quorem+0xe8>
 800b7fe:	3c01      	subs	r4, #1
 800b800:	e7ea      	b.n	800b7d8 <quorem+0xe2>
 800b802:	2000      	movs	r0, #0
 800b804:	e7ee      	b.n	800b7e4 <quorem+0xee>
	...

0800b808 <_dtoa_r>:
 800b808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b80c:	69c7      	ldr	r7, [r0, #28]
 800b80e:	b099      	sub	sp, #100	@ 0x64
 800b810:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b814:	ec55 4b10 	vmov	r4, r5, d0
 800b818:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b81a:	9109      	str	r1, [sp, #36]	@ 0x24
 800b81c:	4683      	mov	fp, r0
 800b81e:	920e      	str	r2, [sp, #56]	@ 0x38
 800b820:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b822:	b97f      	cbnz	r7, 800b844 <_dtoa_r+0x3c>
 800b824:	2010      	movs	r0, #16
 800b826:	f7fe ff5f 	bl	800a6e8 <malloc>
 800b82a:	4602      	mov	r2, r0
 800b82c:	f8cb 001c 	str.w	r0, [fp, #28]
 800b830:	b920      	cbnz	r0, 800b83c <_dtoa_r+0x34>
 800b832:	4ba7      	ldr	r3, [pc, #668]	@ (800bad0 <_dtoa_r+0x2c8>)
 800b834:	21ef      	movs	r1, #239	@ 0xef
 800b836:	48a7      	ldr	r0, [pc, #668]	@ (800bad4 <_dtoa_r+0x2cc>)
 800b838:	f001 fd5a 	bl	800d2f0 <__assert_func>
 800b83c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b840:	6007      	str	r7, [r0, #0]
 800b842:	60c7      	str	r7, [r0, #12]
 800b844:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b848:	6819      	ldr	r1, [r3, #0]
 800b84a:	b159      	cbz	r1, 800b864 <_dtoa_r+0x5c>
 800b84c:	685a      	ldr	r2, [r3, #4]
 800b84e:	604a      	str	r2, [r1, #4]
 800b850:	2301      	movs	r3, #1
 800b852:	4093      	lsls	r3, r2
 800b854:	608b      	str	r3, [r1, #8]
 800b856:	4658      	mov	r0, fp
 800b858:	f000 fe24 	bl	800c4a4 <_Bfree>
 800b85c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b860:	2200      	movs	r2, #0
 800b862:	601a      	str	r2, [r3, #0]
 800b864:	1e2b      	subs	r3, r5, #0
 800b866:	bfb9      	ittee	lt
 800b868:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b86c:	9303      	strlt	r3, [sp, #12]
 800b86e:	2300      	movge	r3, #0
 800b870:	6033      	strge	r3, [r6, #0]
 800b872:	9f03      	ldr	r7, [sp, #12]
 800b874:	4b98      	ldr	r3, [pc, #608]	@ (800bad8 <_dtoa_r+0x2d0>)
 800b876:	bfbc      	itt	lt
 800b878:	2201      	movlt	r2, #1
 800b87a:	6032      	strlt	r2, [r6, #0]
 800b87c:	43bb      	bics	r3, r7
 800b87e:	d112      	bne.n	800b8a6 <_dtoa_r+0x9e>
 800b880:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b882:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b886:	6013      	str	r3, [r2, #0]
 800b888:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b88c:	4323      	orrs	r3, r4
 800b88e:	f000 854d 	beq.w	800c32c <_dtoa_r+0xb24>
 800b892:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b894:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800baec <_dtoa_r+0x2e4>
 800b898:	2b00      	cmp	r3, #0
 800b89a:	f000 854f 	beq.w	800c33c <_dtoa_r+0xb34>
 800b89e:	f10a 0303 	add.w	r3, sl, #3
 800b8a2:	f000 bd49 	b.w	800c338 <_dtoa_r+0xb30>
 800b8a6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	ec51 0b17 	vmov	r0, r1, d7
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b8b6:	f7f5 f907 	bl	8000ac8 <__aeabi_dcmpeq>
 800b8ba:	4680      	mov	r8, r0
 800b8bc:	b158      	cbz	r0, 800b8d6 <_dtoa_r+0xce>
 800b8be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b8c0:	2301      	movs	r3, #1
 800b8c2:	6013      	str	r3, [r2, #0]
 800b8c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b8c6:	b113      	cbz	r3, 800b8ce <_dtoa_r+0xc6>
 800b8c8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b8ca:	4b84      	ldr	r3, [pc, #528]	@ (800badc <_dtoa_r+0x2d4>)
 800b8cc:	6013      	str	r3, [r2, #0]
 800b8ce:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800baf0 <_dtoa_r+0x2e8>
 800b8d2:	f000 bd33 	b.w	800c33c <_dtoa_r+0xb34>
 800b8d6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b8da:	aa16      	add	r2, sp, #88	@ 0x58
 800b8dc:	a917      	add	r1, sp, #92	@ 0x5c
 800b8de:	4658      	mov	r0, fp
 800b8e0:	f001 f8ca 	bl	800ca78 <__d2b>
 800b8e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b8e8:	4681      	mov	r9, r0
 800b8ea:	2e00      	cmp	r6, #0
 800b8ec:	d077      	beq.n	800b9de <_dtoa_r+0x1d6>
 800b8ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b8f0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b8f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b8f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b8fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b900:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b904:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b908:	4619      	mov	r1, r3
 800b90a:	2200      	movs	r2, #0
 800b90c:	4b74      	ldr	r3, [pc, #464]	@ (800bae0 <_dtoa_r+0x2d8>)
 800b90e:	f7f4 fcbb 	bl	8000288 <__aeabi_dsub>
 800b912:	a369      	add	r3, pc, #420	@ (adr r3, 800bab8 <_dtoa_r+0x2b0>)
 800b914:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b918:	f7f4 fe6e 	bl	80005f8 <__aeabi_dmul>
 800b91c:	a368      	add	r3, pc, #416	@ (adr r3, 800bac0 <_dtoa_r+0x2b8>)
 800b91e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b922:	f7f4 fcb3 	bl	800028c <__adddf3>
 800b926:	4604      	mov	r4, r0
 800b928:	4630      	mov	r0, r6
 800b92a:	460d      	mov	r5, r1
 800b92c:	f7f4 fdfa 	bl	8000524 <__aeabi_i2d>
 800b930:	a365      	add	r3, pc, #404	@ (adr r3, 800bac8 <_dtoa_r+0x2c0>)
 800b932:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b936:	f7f4 fe5f 	bl	80005f8 <__aeabi_dmul>
 800b93a:	4602      	mov	r2, r0
 800b93c:	460b      	mov	r3, r1
 800b93e:	4620      	mov	r0, r4
 800b940:	4629      	mov	r1, r5
 800b942:	f7f4 fca3 	bl	800028c <__adddf3>
 800b946:	4604      	mov	r4, r0
 800b948:	460d      	mov	r5, r1
 800b94a:	f7f5 f905 	bl	8000b58 <__aeabi_d2iz>
 800b94e:	2200      	movs	r2, #0
 800b950:	4607      	mov	r7, r0
 800b952:	2300      	movs	r3, #0
 800b954:	4620      	mov	r0, r4
 800b956:	4629      	mov	r1, r5
 800b958:	f7f5 f8c0 	bl	8000adc <__aeabi_dcmplt>
 800b95c:	b140      	cbz	r0, 800b970 <_dtoa_r+0x168>
 800b95e:	4638      	mov	r0, r7
 800b960:	f7f4 fde0 	bl	8000524 <__aeabi_i2d>
 800b964:	4622      	mov	r2, r4
 800b966:	462b      	mov	r3, r5
 800b968:	f7f5 f8ae 	bl	8000ac8 <__aeabi_dcmpeq>
 800b96c:	b900      	cbnz	r0, 800b970 <_dtoa_r+0x168>
 800b96e:	3f01      	subs	r7, #1
 800b970:	2f16      	cmp	r7, #22
 800b972:	d851      	bhi.n	800ba18 <_dtoa_r+0x210>
 800b974:	4b5b      	ldr	r3, [pc, #364]	@ (800bae4 <_dtoa_r+0x2dc>)
 800b976:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b97a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b97e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b982:	f7f5 f8ab 	bl	8000adc <__aeabi_dcmplt>
 800b986:	2800      	cmp	r0, #0
 800b988:	d048      	beq.n	800ba1c <_dtoa_r+0x214>
 800b98a:	3f01      	subs	r7, #1
 800b98c:	2300      	movs	r3, #0
 800b98e:	9312      	str	r3, [sp, #72]	@ 0x48
 800b990:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b992:	1b9b      	subs	r3, r3, r6
 800b994:	1e5a      	subs	r2, r3, #1
 800b996:	bf44      	itt	mi
 800b998:	f1c3 0801 	rsbmi	r8, r3, #1
 800b99c:	2300      	movmi	r3, #0
 800b99e:	9208      	str	r2, [sp, #32]
 800b9a0:	bf54      	ite	pl
 800b9a2:	f04f 0800 	movpl.w	r8, #0
 800b9a6:	9308      	strmi	r3, [sp, #32]
 800b9a8:	2f00      	cmp	r7, #0
 800b9aa:	db39      	blt.n	800ba20 <_dtoa_r+0x218>
 800b9ac:	9b08      	ldr	r3, [sp, #32]
 800b9ae:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b9b0:	443b      	add	r3, r7
 800b9b2:	9308      	str	r3, [sp, #32]
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	930a      	str	r3, [sp, #40]	@ 0x28
 800b9b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9ba:	2b09      	cmp	r3, #9
 800b9bc:	d864      	bhi.n	800ba88 <_dtoa_r+0x280>
 800b9be:	2b05      	cmp	r3, #5
 800b9c0:	bfc4      	itt	gt
 800b9c2:	3b04      	subgt	r3, #4
 800b9c4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b9c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9c8:	f1a3 0302 	sub.w	r3, r3, #2
 800b9cc:	bfcc      	ite	gt
 800b9ce:	2400      	movgt	r4, #0
 800b9d0:	2401      	movle	r4, #1
 800b9d2:	2b03      	cmp	r3, #3
 800b9d4:	d863      	bhi.n	800ba9e <_dtoa_r+0x296>
 800b9d6:	e8df f003 	tbb	[pc, r3]
 800b9da:	372a      	.short	0x372a
 800b9dc:	5535      	.short	0x5535
 800b9de:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b9e2:	441e      	add	r6, r3
 800b9e4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b9e8:	2b20      	cmp	r3, #32
 800b9ea:	bfc1      	itttt	gt
 800b9ec:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b9f0:	409f      	lslgt	r7, r3
 800b9f2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b9f6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b9fa:	bfd6      	itet	le
 800b9fc:	f1c3 0320 	rsble	r3, r3, #32
 800ba00:	ea47 0003 	orrgt.w	r0, r7, r3
 800ba04:	fa04 f003 	lslle.w	r0, r4, r3
 800ba08:	f7f4 fd7c 	bl	8000504 <__aeabi_ui2d>
 800ba0c:	2201      	movs	r2, #1
 800ba0e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ba12:	3e01      	subs	r6, #1
 800ba14:	9214      	str	r2, [sp, #80]	@ 0x50
 800ba16:	e777      	b.n	800b908 <_dtoa_r+0x100>
 800ba18:	2301      	movs	r3, #1
 800ba1a:	e7b8      	b.n	800b98e <_dtoa_r+0x186>
 800ba1c:	9012      	str	r0, [sp, #72]	@ 0x48
 800ba1e:	e7b7      	b.n	800b990 <_dtoa_r+0x188>
 800ba20:	427b      	negs	r3, r7
 800ba22:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba24:	2300      	movs	r3, #0
 800ba26:	eba8 0807 	sub.w	r8, r8, r7
 800ba2a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ba2c:	e7c4      	b.n	800b9b8 <_dtoa_r+0x1b0>
 800ba2e:	2300      	movs	r3, #0
 800ba30:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	dc35      	bgt.n	800baa4 <_dtoa_r+0x29c>
 800ba38:	2301      	movs	r3, #1
 800ba3a:	9300      	str	r3, [sp, #0]
 800ba3c:	9307      	str	r3, [sp, #28]
 800ba3e:	461a      	mov	r2, r3
 800ba40:	920e      	str	r2, [sp, #56]	@ 0x38
 800ba42:	e00b      	b.n	800ba5c <_dtoa_r+0x254>
 800ba44:	2301      	movs	r3, #1
 800ba46:	e7f3      	b.n	800ba30 <_dtoa_r+0x228>
 800ba48:	2300      	movs	r3, #0
 800ba4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba4c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ba4e:	18fb      	adds	r3, r7, r3
 800ba50:	9300      	str	r3, [sp, #0]
 800ba52:	3301      	adds	r3, #1
 800ba54:	2b01      	cmp	r3, #1
 800ba56:	9307      	str	r3, [sp, #28]
 800ba58:	bfb8      	it	lt
 800ba5a:	2301      	movlt	r3, #1
 800ba5c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800ba60:	2100      	movs	r1, #0
 800ba62:	2204      	movs	r2, #4
 800ba64:	f102 0514 	add.w	r5, r2, #20
 800ba68:	429d      	cmp	r5, r3
 800ba6a:	d91f      	bls.n	800baac <_dtoa_r+0x2a4>
 800ba6c:	6041      	str	r1, [r0, #4]
 800ba6e:	4658      	mov	r0, fp
 800ba70:	f000 fcd8 	bl	800c424 <_Balloc>
 800ba74:	4682      	mov	sl, r0
 800ba76:	2800      	cmp	r0, #0
 800ba78:	d13c      	bne.n	800baf4 <_dtoa_r+0x2ec>
 800ba7a:	4b1b      	ldr	r3, [pc, #108]	@ (800bae8 <_dtoa_r+0x2e0>)
 800ba7c:	4602      	mov	r2, r0
 800ba7e:	f240 11af 	movw	r1, #431	@ 0x1af
 800ba82:	e6d8      	b.n	800b836 <_dtoa_r+0x2e>
 800ba84:	2301      	movs	r3, #1
 800ba86:	e7e0      	b.n	800ba4a <_dtoa_r+0x242>
 800ba88:	2401      	movs	r4, #1
 800ba8a:	2300      	movs	r3, #0
 800ba8c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba8e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ba90:	f04f 33ff 	mov.w	r3, #4294967295
 800ba94:	9300      	str	r3, [sp, #0]
 800ba96:	9307      	str	r3, [sp, #28]
 800ba98:	2200      	movs	r2, #0
 800ba9a:	2312      	movs	r3, #18
 800ba9c:	e7d0      	b.n	800ba40 <_dtoa_r+0x238>
 800ba9e:	2301      	movs	r3, #1
 800baa0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800baa2:	e7f5      	b.n	800ba90 <_dtoa_r+0x288>
 800baa4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800baa6:	9300      	str	r3, [sp, #0]
 800baa8:	9307      	str	r3, [sp, #28]
 800baaa:	e7d7      	b.n	800ba5c <_dtoa_r+0x254>
 800baac:	3101      	adds	r1, #1
 800baae:	0052      	lsls	r2, r2, #1
 800bab0:	e7d8      	b.n	800ba64 <_dtoa_r+0x25c>
 800bab2:	bf00      	nop
 800bab4:	f3af 8000 	nop.w
 800bab8:	636f4361 	.word	0x636f4361
 800babc:	3fd287a7 	.word	0x3fd287a7
 800bac0:	8b60c8b3 	.word	0x8b60c8b3
 800bac4:	3fc68a28 	.word	0x3fc68a28
 800bac8:	509f79fb 	.word	0x509f79fb
 800bacc:	3fd34413 	.word	0x3fd34413
 800bad0:	0800e83d 	.word	0x0800e83d
 800bad4:	0800e854 	.word	0x0800e854
 800bad8:	7ff00000 	.word	0x7ff00000
 800badc:	0800e80d 	.word	0x0800e80d
 800bae0:	3ff80000 	.word	0x3ff80000
 800bae4:	0800e950 	.word	0x0800e950
 800bae8:	0800e8ac 	.word	0x0800e8ac
 800baec:	0800e839 	.word	0x0800e839
 800baf0:	0800e80c 	.word	0x0800e80c
 800baf4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800baf8:	6018      	str	r0, [r3, #0]
 800bafa:	9b07      	ldr	r3, [sp, #28]
 800bafc:	2b0e      	cmp	r3, #14
 800bafe:	f200 80a4 	bhi.w	800bc4a <_dtoa_r+0x442>
 800bb02:	2c00      	cmp	r4, #0
 800bb04:	f000 80a1 	beq.w	800bc4a <_dtoa_r+0x442>
 800bb08:	2f00      	cmp	r7, #0
 800bb0a:	dd33      	ble.n	800bb74 <_dtoa_r+0x36c>
 800bb0c:	4bad      	ldr	r3, [pc, #692]	@ (800bdc4 <_dtoa_r+0x5bc>)
 800bb0e:	f007 020f 	and.w	r2, r7, #15
 800bb12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb16:	ed93 7b00 	vldr	d7, [r3]
 800bb1a:	05f8      	lsls	r0, r7, #23
 800bb1c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800bb20:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bb24:	d516      	bpl.n	800bb54 <_dtoa_r+0x34c>
 800bb26:	4ba8      	ldr	r3, [pc, #672]	@ (800bdc8 <_dtoa_r+0x5c0>)
 800bb28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bb2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bb30:	f7f4 fe8c 	bl	800084c <__aeabi_ddiv>
 800bb34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb38:	f004 040f 	and.w	r4, r4, #15
 800bb3c:	2603      	movs	r6, #3
 800bb3e:	4da2      	ldr	r5, [pc, #648]	@ (800bdc8 <_dtoa_r+0x5c0>)
 800bb40:	b954      	cbnz	r4, 800bb58 <_dtoa_r+0x350>
 800bb42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb4a:	f7f4 fe7f 	bl	800084c <__aeabi_ddiv>
 800bb4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb52:	e028      	b.n	800bba6 <_dtoa_r+0x39e>
 800bb54:	2602      	movs	r6, #2
 800bb56:	e7f2      	b.n	800bb3e <_dtoa_r+0x336>
 800bb58:	07e1      	lsls	r1, r4, #31
 800bb5a:	d508      	bpl.n	800bb6e <_dtoa_r+0x366>
 800bb5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb60:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bb64:	f7f4 fd48 	bl	80005f8 <__aeabi_dmul>
 800bb68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb6c:	3601      	adds	r6, #1
 800bb6e:	1064      	asrs	r4, r4, #1
 800bb70:	3508      	adds	r5, #8
 800bb72:	e7e5      	b.n	800bb40 <_dtoa_r+0x338>
 800bb74:	f000 80d2 	beq.w	800bd1c <_dtoa_r+0x514>
 800bb78:	427c      	negs	r4, r7
 800bb7a:	4b92      	ldr	r3, [pc, #584]	@ (800bdc4 <_dtoa_r+0x5bc>)
 800bb7c:	4d92      	ldr	r5, [pc, #584]	@ (800bdc8 <_dtoa_r+0x5c0>)
 800bb7e:	f004 020f 	and.w	r2, r4, #15
 800bb82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bb8e:	f7f4 fd33 	bl	80005f8 <__aeabi_dmul>
 800bb92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb96:	1124      	asrs	r4, r4, #4
 800bb98:	2300      	movs	r3, #0
 800bb9a:	2602      	movs	r6, #2
 800bb9c:	2c00      	cmp	r4, #0
 800bb9e:	f040 80b2 	bne.w	800bd06 <_dtoa_r+0x4fe>
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d1d3      	bne.n	800bb4e <_dtoa_r+0x346>
 800bba6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bba8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	f000 80b7 	beq.w	800bd20 <_dtoa_r+0x518>
 800bbb2:	4b86      	ldr	r3, [pc, #536]	@ (800bdcc <_dtoa_r+0x5c4>)
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	4620      	mov	r0, r4
 800bbb8:	4629      	mov	r1, r5
 800bbba:	f7f4 ff8f 	bl	8000adc <__aeabi_dcmplt>
 800bbbe:	2800      	cmp	r0, #0
 800bbc0:	f000 80ae 	beq.w	800bd20 <_dtoa_r+0x518>
 800bbc4:	9b07      	ldr	r3, [sp, #28]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	f000 80aa 	beq.w	800bd20 <_dtoa_r+0x518>
 800bbcc:	9b00      	ldr	r3, [sp, #0]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	dd37      	ble.n	800bc42 <_dtoa_r+0x43a>
 800bbd2:	1e7b      	subs	r3, r7, #1
 800bbd4:	9304      	str	r3, [sp, #16]
 800bbd6:	4620      	mov	r0, r4
 800bbd8:	4b7d      	ldr	r3, [pc, #500]	@ (800bdd0 <_dtoa_r+0x5c8>)
 800bbda:	2200      	movs	r2, #0
 800bbdc:	4629      	mov	r1, r5
 800bbde:	f7f4 fd0b 	bl	80005f8 <__aeabi_dmul>
 800bbe2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bbe6:	9c00      	ldr	r4, [sp, #0]
 800bbe8:	3601      	adds	r6, #1
 800bbea:	4630      	mov	r0, r6
 800bbec:	f7f4 fc9a 	bl	8000524 <__aeabi_i2d>
 800bbf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bbf4:	f7f4 fd00 	bl	80005f8 <__aeabi_dmul>
 800bbf8:	4b76      	ldr	r3, [pc, #472]	@ (800bdd4 <_dtoa_r+0x5cc>)
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	f7f4 fb46 	bl	800028c <__adddf3>
 800bc00:	4605      	mov	r5, r0
 800bc02:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bc06:	2c00      	cmp	r4, #0
 800bc08:	f040 808d 	bne.w	800bd26 <_dtoa_r+0x51e>
 800bc0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc10:	4b71      	ldr	r3, [pc, #452]	@ (800bdd8 <_dtoa_r+0x5d0>)
 800bc12:	2200      	movs	r2, #0
 800bc14:	f7f4 fb38 	bl	8000288 <__aeabi_dsub>
 800bc18:	4602      	mov	r2, r0
 800bc1a:	460b      	mov	r3, r1
 800bc1c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bc20:	462a      	mov	r2, r5
 800bc22:	4633      	mov	r3, r6
 800bc24:	f7f4 ff78 	bl	8000b18 <__aeabi_dcmpgt>
 800bc28:	2800      	cmp	r0, #0
 800bc2a:	f040 828b 	bne.w	800c144 <_dtoa_r+0x93c>
 800bc2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc32:	462a      	mov	r2, r5
 800bc34:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bc38:	f7f4 ff50 	bl	8000adc <__aeabi_dcmplt>
 800bc3c:	2800      	cmp	r0, #0
 800bc3e:	f040 8128 	bne.w	800be92 <_dtoa_r+0x68a>
 800bc42:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800bc46:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800bc4a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	f2c0 815a 	blt.w	800bf06 <_dtoa_r+0x6fe>
 800bc52:	2f0e      	cmp	r7, #14
 800bc54:	f300 8157 	bgt.w	800bf06 <_dtoa_r+0x6fe>
 800bc58:	4b5a      	ldr	r3, [pc, #360]	@ (800bdc4 <_dtoa_r+0x5bc>)
 800bc5a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bc5e:	ed93 7b00 	vldr	d7, [r3]
 800bc62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	ed8d 7b00 	vstr	d7, [sp]
 800bc6a:	da03      	bge.n	800bc74 <_dtoa_r+0x46c>
 800bc6c:	9b07      	ldr	r3, [sp, #28]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	f340 8101 	ble.w	800be76 <_dtoa_r+0x66e>
 800bc74:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bc78:	4656      	mov	r6, sl
 800bc7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc7e:	4620      	mov	r0, r4
 800bc80:	4629      	mov	r1, r5
 800bc82:	f7f4 fde3 	bl	800084c <__aeabi_ddiv>
 800bc86:	f7f4 ff67 	bl	8000b58 <__aeabi_d2iz>
 800bc8a:	4680      	mov	r8, r0
 800bc8c:	f7f4 fc4a 	bl	8000524 <__aeabi_i2d>
 800bc90:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc94:	f7f4 fcb0 	bl	80005f8 <__aeabi_dmul>
 800bc98:	4602      	mov	r2, r0
 800bc9a:	460b      	mov	r3, r1
 800bc9c:	4620      	mov	r0, r4
 800bc9e:	4629      	mov	r1, r5
 800bca0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bca4:	f7f4 faf0 	bl	8000288 <__aeabi_dsub>
 800bca8:	f806 4b01 	strb.w	r4, [r6], #1
 800bcac:	9d07      	ldr	r5, [sp, #28]
 800bcae:	eba6 040a 	sub.w	r4, r6, sl
 800bcb2:	42a5      	cmp	r5, r4
 800bcb4:	4602      	mov	r2, r0
 800bcb6:	460b      	mov	r3, r1
 800bcb8:	f040 8117 	bne.w	800beea <_dtoa_r+0x6e2>
 800bcbc:	f7f4 fae6 	bl	800028c <__adddf3>
 800bcc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bcc4:	4604      	mov	r4, r0
 800bcc6:	460d      	mov	r5, r1
 800bcc8:	f7f4 ff26 	bl	8000b18 <__aeabi_dcmpgt>
 800bccc:	2800      	cmp	r0, #0
 800bcce:	f040 80f9 	bne.w	800bec4 <_dtoa_r+0x6bc>
 800bcd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bcd6:	4620      	mov	r0, r4
 800bcd8:	4629      	mov	r1, r5
 800bcda:	f7f4 fef5 	bl	8000ac8 <__aeabi_dcmpeq>
 800bcde:	b118      	cbz	r0, 800bce8 <_dtoa_r+0x4e0>
 800bce0:	f018 0f01 	tst.w	r8, #1
 800bce4:	f040 80ee 	bne.w	800bec4 <_dtoa_r+0x6bc>
 800bce8:	4649      	mov	r1, r9
 800bcea:	4658      	mov	r0, fp
 800bcec:	f000 fbda 	bl	800c4a4 <_Bfree>
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	7033      	strb	r3, [r6, #0]
 800bcf4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bcf6:	3701      	adds	r7, #1
 800bcf8:	601f      	str	r7, [r3, #0]
 800bcfa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	f000 831d 	beq.w	800c33c <_dtoa_r+0xb34>
 800bd02:	601e      	str	r6, [r3, #0]
 800bd04:	e31a      	b.n	800c33c <_dtoa_r+0xb34>
 800bd06:	07e2      	lsls	r2, r4, #31
 800bd08:	d505      	bpl.n	800bd16 <_dtoa_r+0x50e>
 800bd0a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bd0e:	f7f4 fc73 	bl	80005f8 <__aeabi_dmul>
 800bd12:	3601      	adds	r6, #1
 800bd14:	2301      	movs	r3, #1
 800bd16:	1064      	asrs	r4, r4, #1
 800bd18:	3508      	adds	r5, #8
 800bd1a:	e73f      	b.n	800bb9c <_dtoa_r+0x394>
 800bd1c:	2602      	movs	r6, #2
 800bd1e:	e742      	b.n	800bba6 <_dtoa_r+0x39e>
 800bd20:	9c07      	ldr	r4, [sp, #28]
 800bd22:	9704      	str	r7, [sp, #16]
 800bd24:	e761      	b.n	800bbea <_dtoa_r+0x3e2>
 800bd26:	4b27      	ldr	r3, [pc, #156]	@ (800bdc4 <_dtoa_r+0x5bc>)
 800bd28:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bd2a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bd2e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bd32:	4454      	add	r4, sl
 800bd34:	2900      	cmp	r1, #0
 800bd36:	d053      	beq.n	800bde0 <_dtoa_r+0x5d8>
 800bd38:	4928      	ldr	r1, [pc, #160]	@ (800bddc <_dtoa_r+0x5d4>)
 800bd3a:	2000      	movs	r0, #0
 800bd3c:	f7f4 fd86 	bl	800084c <__aeabi_ddiv>
 800bd40:	4633      	mov	r3, r6
 800bd42:	462a      	mov	r2, r5
 800bd44:	f7f4 faa0 	bl	8000288 <__aeabi_dsub>
 800bd48:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bd4c:	4656      	mov	r6, sl
 800bd4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd52:	f7f4 ff01 	bl	8000b58 <__aeabi_d2iz>
 800bd56:	4605      	mov	r5, r0
 800bd58:	f7f4 fbe4 	bl	8000524 <__aeabi_i2d>
 800bd5c:	4602      	mov	r2, r0
 800bd5e:	460b      	mov	r3, r1
 800bd60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd64:	f7f4 fa90 	bl	8000288 <__aeabi_dsub>
 800bd68:	3530      	adds	r5, #48	@ 0x30
 800bd6a:	4602      	mov	r2, r0
 800bd6c:	460b      	mov	r3, r1
 800bd6e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bd72:	f806 5b01 	strb.w	r5, [r6], #1
 800bd76:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bd7a:	f7f4 feaf 	bl	8000adc <__aeabi_dcmplt>
 800bd7e:	2800      	cmp	r0, #0
 800bd80:	d171      	bne.n	800be66 <_dtoa_r+0x65e>
 800bd82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bd86:	4911      	ldr	r1, [pc, #68]	@ (800bdcc <_dtoa_r+0x5c4>)
 800bd88:	2000      	movs	r0, #0
 800bd8a:	f7f4 fa7d 	bl	8000288 <__aeabi_dsub>
 800bd8e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bd92:	f7f4 fea3 	bl	8000adc <__aeabi_dcmplt>
 800bd96:	2800      	cmp	r0, #0
 800bd98:	f040 8095 	bne.w	800bec6 <_dtoa_r+0x6be>
 800bd9c:	42a6      	cmp	r6, r4
 800bd9e:	f43f af50 	beq.w	800bc42 <_dtoa_r+0x43a>
 800bda2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bda6:	4b0a      	ldr	r3, [pc, #40]	@ (800bdd0 <_dtoa_r+0x5c8>)
 800bda8:	2200      	movs	r2, #0
 800bdaa:	f7f4 fc25 	bl	80005f8 <__aeabi_dmul>
 800bdae:	4b08      	ldr	r3, [pc, #32]	@ (800bdd0 <_dtoa_r+0x5c8>)
 800bdb0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bdb4:	2200      	movs	r2, #0
 800bdb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdba:	f7f4 fc1d 	bl	80005f8 <__aeabi_dmul>
 800bdbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bdc2:	e7c4      	b.n	800bd4e <_dtoa_r+0x546>
 800bdc4:	0800e950 	.word	0x0800e950
 800bdc8:	0800e928 	.word	0x0800e928
 800bdcc:	3ff00000 	.word	0x3ff00000
 800bdd0:	40240000 	.word	0x40240000
 800bdd4:	401c0000 	.word	0x401c0000
 800bdd8:	40140000 	.word	0x40140000
 800bddc:	3fe00000 	.word	0x3fe00000
 800bde0:	4631      	mov	r1, r6
 800bde2:	4628      	mov	r0, r5
 800bde4:	f7f4 fc08 	bl	80005f8 <__aeabi_dmul>
 800bde8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bdec:	9415      	str	r4, [sp, #84]	@ 0x54
 800bdee:	4656      	mov	r6, sl
 800bdf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdf4:	f7f4 feb0 	bl	8000b58 <__aeabi_d2iz>
 800bdf8:	4605      	mov	r5, r0
 800bdfa:	f7f4 fb93 	bl	8000524 <__aeabi_i2d>
 800bdfe:	4602      	mov	r2, r0
 800be00:	460b      	mov	r3, r1
 800be02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be06:	f7f4 fa3f 	bl	8000288 <__aeabi_dsub>
 800be0a:	3530      	adds	r5, #48	@ 0x30
 800be0c:	f806 5b01 	strb.w	r5, [r6], #1
 800be10:	4602      	mov	r2, r0
 800be12:	460b      	mov	r3, r1
 800be14:	42a6      	cmp	r6, r4
 800be16:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800be1a:	f04f 0200 	mov.w	r2, #0
 800be1e:	d124      	bne.n	800be6a <_dtoa_r+0x662>
 800be20:	4bac      	ldr	r3, [pc, #688]	@ (800c0d4 <_dtoa_r+0x8cc>)
 800be22:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800be26:	f7f4 fa31 	bl	800028c <__adddf3>
 800be2a:	4602      	mov	r2, r0
 800be2c:	460b      	mov	r3, r1
 800be2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be32:	f7f4 fe71 	bl	8000b18 <__aeabi_dcmpgt>
 800be36:	2800      	cmp	r0, #0
 800be38:	d145      	bne.n	800bec6 <_dtoa_r+0x6be>
 800be3a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800be3e:	49a5      	ldr	r1, [pc, #660]	@ (800c0d4 <_dtoa_r+0x8cc>)
 800be40:	2000      	movs	r0, #0
 800be42:	f7f4 fa21 	bl	8000288 <__aeabi_dsub>
 800be46:	4602      	mov	r2, r0
 800be48:	460b      	mov	r3, r1
 800be4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be4e:	f7f4 fe45 	bl	8000adc <__aeabi_dcmplt>
 800be52:	2800      	cmp	r0, #0
 800be54:	f43f aef5 	beq.w	800bc42 <_dtoa_r+0x43a>
 800be58:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800be5a:	1e73      	subs	r3, r6, #1
 800be5c:	9315      	str	r3, [sp, #84]	@ 0x54
 800be5e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800be62:	2b30      	cmp	r3, #48	@ 0x30
 800be64:	d0f8      	beq.n	800be58 <_dtoa_r+0x650>
 800be66:	9f04      	ldr	r7, [sp, #16]
 800be68:	e73e      	b.n	800bce8 <_dtoa_r+0x4e0>
 800be6a:	4b9b      	ldr	r3, [pc, #620]	@ (800c0d8 <_dtoa_r+0x8d0>)
 800be6c:	f7f4 fbc4 	bl	80005f8 <__aeabi_dmul>
 800be70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800be74:	e7bc      	b.n	800bdf0 <_dtoa_r+0x5e8>
 800be76:	d10c      	bne.n	800be92 <_dtoa_r+0x68a>
 800be78:	4b98      	ldr	r3, [pc, #608]	@ (800c0dc <_dtoa_r+0x8d4>)
 800be7a:	2200      	movs	r2, #0
 800be7c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800be80:	f7f4 fbba 	bl	80005f8 <__aeabi_dmul>
 800be84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800be88:	f7f4 fe3c 	bl	8000b04 <__aeabi_dcmpge>
 800be8c:	2800      	cmp	r0, #0
 800be8e:	f000 8157 	beq.w	800c140 <_dtoa_r+0x938>
 800be92:	2400      	movs	r4, #0
 800be94:	4625      	mov	r5, r4
 800be96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be98:	43db      	mvns	r3, r3
 800be9a:	9304      	str	r3, [sp, #16]
 800be9c:	4656      	mov	r6, sl
 800be9e:	2700      	movs	r7, #0
 800bea0:	4621      	mov	r1, r4
 800bea2:	4658      	mov	r0, fp
 800bea4:	f000 fafe 	bl	800c4a4 <_Bfree>
 800bea8:	2d00      	cmp	r5, #0
 800beaa:	d0dc      	beq.n	800be66 <_dtoa_r+0x65e>
 800beac:	b12f      	cbz	r7, 800beba <_dtoa_r+0x6b2>
 800beae:	42af      	cmp	r7, r5
 800beb0:	d003      	beq.n	800beba <_dtoa_r+0x6b2>
 800beb2:	4639      	mov	r1, r7
 800beb4:	4658      	mov	r0, fp
 800beb6:	f000 faf5 	bl	800c4a4 <_Bfree>
 800beba:	4629      	mov	r1, r5
 800bebc:	4658      	mov	r0, fp
 800bebe:	f000 faf1 	bl	800c4a4 <_Bfree>
 800bec2:	e7d0      	b.n	800be66 <_dtoa_r+0x65e>
 800bec4:	9704      	str	r7, [sp, #16]
 800bec6:	4633      	mov	r3, r6
 800bec8:	461e      	mov	r6, r3
 800beca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bece:	2a39      	cmp	r2, #57	@ 0x39
 800bed0:	d107      	bne.n	800bee2 <_dtoa_r+0x6da>
 800bed2:	459a      	cmp	sl, r3
 800bed4:	d1f8      	bne.n	800bec8 <_dtoa_r+0x6c0>
 800bed6:	9a04      	ldr	r2, [sp, #16]
 800bed8:	3201      	adds	r2, #1
 800beda:	9204      	str	r2, [sp, #16]
 800bedc:	2230      	movs	r2, #48	@ 0x30
 800bede:	f88a 2000 	strb.w	r2, [sl]
 800bee2:	781a      	ldrb	r2, [r3, #0]
 800bee4:	3201      	adds	r2, #1
 800bee6:	701a      	strb	r2, [r3, #0]
 800bee8:	e7bd      	b.n	800be66 <_dtoa_r+0x65e>
 800beea:	4b7b      	ldr	r3, [pc, #492]	@ (800c0d8 <_dtoa_r+0x8d0>)
 800beec:	2200      	movs	r2, #0
 800beee:	f7f4 fb83 	bl	80005f8 <__aeabi_dmul>
 800bef2:	2200      	movs	r2, #0
 800bef4:	2300      	movs	r3, #0
 800bef6:	4604      	mov	r4, r0
 800bef8:	460d      	mov	r5, r1
 800befa:	f7f4 fde5 	bl	8000ac8 <__aeabi_dcmpeq>
 800befe:	2800      	cmp	r0, #0
 800bf00:	f43f aebb 	beq.w	800bc7a <_dtoa_r+0x472>
 800bf04:	e6f0      	b.n	800bce8 <_dtoa_r+0x4e0>
 800bf06:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bf08:	2a00      	cmp	r2, #0
 800bf0a:	f000 80db 	beq.w	800c0c4 <_dtoa_r+0x8bc>
 800bf0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf10:	2a01      	cmp	r2, #1
 800bf12:	f300 80bf 	bgt.w	800c094 <_dtoa_r+0x88c>
 800bf16:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800bf18:	2a00      	cmp	r2, #0
 800bf1a:	f000 80b7 	beq.w	800c08c <_dtoa_r+0x884>
 800bf1e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bf22:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bf24:	4646      	mov	r6, r8
 800bf26:	9a08      	ldr	r2, [sp, #32]
 800bf28:	2101      	movs	r1, #1
 800bf2a:	441a      	add	r2, r3
 800bf2c:	4658      	mov	r0, fp
 800bf2e:	4498      	add	r8, r3
 800bf30:	9208      	str	r2, [sp, #32]
 800bf32:	f000 fb6b 	bl	800c60c <__i2b>
 800bf36:	4605      	mov	r5, r0
 800bf38:	b15e      	cbz	r6, 800bf52 <_dtoa_r+0x74a>
 800bf3a:	9b08      	ldr	r3, [sp, #32]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	dd08      	ble.n	800bf52 <_dtoa_r+0x74a>
 800bf40:	42b3      	cmp	r3, r6
 800bf42:	9a08      	ldr	r2, [sp, #32]
 800bf44:	bfa8      	it	ge
 800bf46:	4633      	movge	r3, r6
 800bf48:	eba8 0803 	sub.w	r8, r8, r3
 800bf4c:	1af6      	subs	r6, r6, r3
 800bf4e:	1ad3      	subs	r3, r2, r3
 800bf50:	9308      	str	r3, [sp, #32]
 800bf52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf54:	b1f3      	cbz	r3, 800bf94 <_dtoa_r+0x78c>
 800bf56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	f000 80b7 	beq.w	800c0cc <_dtoa_r+0x8c4>
 800bf5e:	b18c      	cbz	r4, 800bf84 <_dtoa_r+0x77c>
 800bf60:	4629      	mov	r1, r5
 800bf62:	4622      	mov	r2, r4
 800bf64:	4658      	mov	r0, fp
 800bf66:	f000 fc11 	bl	800c78c <__pow5mult>
 800bf6a:	464a      	mov	r2, r9
 800bf6c:	4601      	mov	r1, r0
 800bf6e:	4605      	mov	r5, r0
 800bf70:	4658      	mov	r0, fp
 800bf72:	f000 fb61 	bl	800c638 <__multiply>
 800bf76:	4649      	mov	r1, r9
 800bf78:	9004      	str	r0, [sp, #16]
 800bf7a:	4658      	mov	r0, fp
 800bf7c:	f000 fa92 	bl	800c4a4 <_Bfree>
 800bf80:	9b04      	ldr	r3, [sp, #16]
 800bf82:	4699      	mov	r9, r3
 800bf84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf86:	1b1a      	subs	r2, r3, r4
 800bf88:	d004      	beq.n	800bf94 <_dtoa_r+0x78c>
 800bf8a:	4649      	mov	r1, r9
 800bf8c:	4658      	mov	r0, fp
 800bf8e:	f000 fbfd 	bl	800c78c <__pow5mult>
 800bf92:	4681      	mov	r9, r0
 800bf94:	2101      	movs	r1, #1
 800bf96:	4658      	mov	r0, fp
 800bf98:	f000 fb38 	bl	800c60c <__i2b>
 800bf9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf9e:	4604      	mov	r4, r0
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	f000 81cf 	beq.w	800c344 <_dtoa_r+0xb3c>
 800bfa6:	461a      	mov	r2, r3
 800bfa8:	4601      	mov	r1, r0
 800bfaa:	4658      	mov	r0, fp
 800bfac:	f000 fbee 	bl	800c78c <__pow5mult>
 800bfb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfb2:	2b01      	cmp	r3, #1
 800bfb4:	4604      	mov	r4, r0
 800bfb6:	f300 8095 	bgt.w	800c0e4 <_dtoa_r+0x8dc>
 800bfba:	9b02      	ldr	r3, [sp, #8]
 800bfbc:	2b00      	cmp	r3, #0
 800bfbe:	f040 8087 	bne.w	800c0d0 <_dtoa_r+0x8c8>
 800bfc2:	9b03      	ldr	r3, [sp, #12]
 800bfc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	f040 8089 	bne.w	800c0e0 <_dtoa_r+0x8d8>
 800bfce:	9b03      	ldr	r3, [sp, #12]
 800bfd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bfd4:	0d1b      	lsrs	r3, r3, #20
 800bfd6:	051b      	lsls	r3, r3, #20
 800bfd8:	b12b      	cbz	r3, 800bfe6 <_dtoa_r+0x7de>
 800bfda:	9b08      	ldr	r3, [sp, #32]
 800bfdc:	3301      	adds	r3, #1
 800bfde:	9308      	str	r3, [sp, #32]
 800bfe0:	f108 0801 	add.w	r8, r8, #1
 800bfe4:	2301      	movs	r3, #1
 800bfe6:	930a      	str	r3, [sp, #40]	@ 0x28
 800bfe8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	f000 81b0 	beq.w	800c350 <_dtoa_r+0xb48>
 800bff0:	6923      	ldr	r3, [r4, #16]
 800bff2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bff6:	6918      	ldr	r0, [r3, #16]
 800bff8:	f000 fabc 	bl	800c574 <__hi0bits>
 800bffc:	f1c0 0020 	rsb	r0, r0, #32
 800c000:	9b08      	ldr	r3, [sp, #32]
 800c002:	4418      	add	r0, r3
 800c004:	f010 001f 	ands.w	r0, r0, #31
 800c008:	d077      	beq.n	800c0fa <_dtoa_r+0x8f2>
 800c00a:	f1c0 0320 	rsb	r3, r0, #32
 800c00e:	2b04      	cmp	r3, #4
 800c010:	dd6b      	ble.n	800c0ea <_dtoa_r+0x8e2>
 800c012:	9b08      	ldr	r3, [sp, #32]
 800c014:	f1c0 001c 	rsb	r0, r0, #28
 800c018:	4403      	add	r3, r0
 800c01a:	4480      	add	r8, r0
 800c01c:	4406      	add	r6, r0
 800c01e:	9308      	str	r3, [sp, #32]
 800c020:	f1b8 0f00 	cmp.w	r8, #0
 800c024:	dd05      	ble.n	800c032 <_dtoa_r+0x82a>
 800c026:	4649      	mov	r1, r9
 800c028:	4642      	mov	r2, r8
 800c02a:	4658      	mov	r0, fp
 800c02c:	f000 fc08 	bl	800c840 <__lshift>
 800c030:	4681      	mov	r9, r0
 800c032:	9b08      	ldr	r3, [sp, #32]
 800c034:	2b00      	cmp	r3, #0
 800c036:	dd05      	ble.n	800c044 <_dtoa_r+0x83c>
 800c038:	4621      	mov	r1, r4
 800c03a:	461a      	mov	r2, r3
 800c03c:	4658      	mov	r0, fp
 800c03e:	f000 fbff 	bl	800c840 <__lshift>
 800c042:	4604      	mov	r4, r0
 800c044:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c046:	2b00      	cmp	r3, #0
 800c048:	d059      	beq.n	800c0fe <_dtoa_r+0x8f6>
 800c04a:	4621      	mov	r1, r4
 800c04c:	4648      	mov	r0, r9
 800c04e:	f000 fc63 	bl	800c918 <__mcmp>
 800c052:	2800      	cmp	r0, #0
 800c054:	da53      	bge.n	800c0fe <_dtoa_r+0x8f6>
 800c056:	1e7b      	subs	r3, r7, #1
 800c058:	9304      	str	r3, [sp, #16]
 800c05a:	4649      	mov	r1, r9
 800c05c:	2300      	movs	r3, #0
 800c05e:	220a      	movs	r2, #10
 800c060:	4658      	mov	r0, fp
 800c062:	f000 fa41 	bl	800c4e8 <__multadd>
 800c066:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c068:	4681      	mov	r9, r0
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	f000 8172 	beq.w	800c354 <_dtoa_r+0xb4c>
 800c070:	2300      	movs	r3, #0
 800c072:	4629      	mov	r1, r5
 800c074:	220a      	movs	r2, #10
 800c076:	4658      	mov	r0, fp
 800c078:	f000 fa36 	bl	800c4e8 <__multadd>
 800c07c:	9b00      	ldr	r3, [sp, #0]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	4605      	mov	r5, r0
 800c082:	dc67      	bgt.n	800c154 <_dtoa_r+0x94c>
 800c084:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c086:	2b02      	cmp	r3, #2
 800c088:	dc41      	bgt.n	800c10e <_dtoa_r+0x906>
 800c08a:	e063      	b.n	800c154 <_dtoa_r+0x94c>
 800c08c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c08e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c092:	e746      	b.n	800bf22 <_dtoa_r+0x71a>
 800c094:	9b07      	ldr	r3, [sp, #28]
 800c096:	1e5c      	subs	r4, r3, #1
 800c098:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c09a:	42a3      	cmp	r3, r4
 800c09c:	bfbf      	itttt	lt
 800c09e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c0a0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800c0a2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c0a4:	1ae3      	sublt	r3, r4, r3
 800c0a6:	bfb4      	ite	lt
 800c0a8:	18d2      	addlt	r2, r2, r3
 800c0aa:	1b1c      	subge	r4, r3, r4
 800c0ac:	9b07      	ldr	r3, [sp, #28]
 800c0ae:	bfbc      	itt	lt
 800c0b0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800c0b2:	2400      	movlt	r4, #0
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	bfb5      	itete	lt
 800c0b8:	eba8 0603 	sublt.w	r6, r8, r3
 800c0bc:	9b07      	ldrge	r3, [sp, #28]
 800c0be:	2300      	movlt	r3, #0
 800c0c0:	4646      	movge	r6, r8
 800c0c2:	e730      	b.n	800bf26 <_dtoa_r+0x71e>
 800c0c4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c0c6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c0c8:	4646      	mov	r6, r8
 800c0ca:	e735      	b.n	800bf38 <_dtoa_r+0x730>
 800c0cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c0ce:	e75c      	b.n	800bf8a <_dtoa_r+0x782>
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	e788      	b.n	800bfe6 <_dtoa_r+0x7de>
 800c0d4:	3fe00000 	.word	0x3fe00000
 800c0d8:	40240000 	.word	0x40240000
 800c0dc:	40140000 	.word	0x40140000
 800c0e0:	9b02      	ldr	r3, [sp, #8]
 800c0e2:	e780      	b.n	800bfe6 <_dtoa_r+0x7de>
 800c0e4:	2300      	movs	r3, #0
 800c0e6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c0e8:	e782      	b.n	800bff0 <_dtoa_r+0x7e8>
 800c0ea:	d099      	beq.n	800c020 <_dtoa_r+0x818>
 800c0ec:	9a08      	ldr	r2, [sp, #32]
 800c0ee:	331c      	adds	r3, #28
 800c0f0:	441a      	add	r2, r3
 800c0f2:	4498      	add	r8, r3
 800c0f4:	441e      	add	r6, r3
 800c0f6:	9208      	str	r2, [sp, #32]
 800c0f8:	e792      	b.n	800c020 <_dtoa_r+0x818>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	e7f6      	b.n	800c0ec <_dtoa_r+0x8e4>
 800c0fe:	9b07      	ldr	r3, [sp, #28]
 800c100:	9704      	str	r7, [sp, #16]
 800c102:	2b00      	cmp	r3, #0
 800c104:	dc20      	bgt.n	800c148 <_dtoa_r+0x940>
 800c106:	9300      	str	r3, [sp, #0]
 800c108:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c10a:	2b02      	cmp	r3, #2
 800c10c:	dd1e      	ble.n	800c14c <_dtoa_r+0x944>
 800c10e:	9b00      	ldr	r3, [sp, #0]
 800c110:	2b00      	cmp	r3, #0
 800c112:	f47f aec0 	bne.w	800be96 <_dtoa_r+0x68e>
 800c116:	4621      	mov	r1, r4
 800c118:	2205      	movs	r2, #5
 800c11a:	4658      	mov	r0, fp
 800c11c:	f000 f9e4 	bl	800c4e8 <__multadd>
 800c120:	4601      	mov	r1, r0
 800c122:	4604      	mov	r4, r0
 800c124:	4648      	mov	r0, r9
 800c126:	f000 fbf7 	bl	800c918 <__mcmp>
 800c12a:	2800      	cmp	r0, #0
 800c12c:	f77f aeb3 	ble.w	800be96 <_dtoa_r+0x68e>
 800c130:	4656      	mov	r6, sl
 800c132:	2331      	movs	r3, #49	@ 0x31
 800c134:	f806 3b01 	strb.w	r3, [r6], #1
 800c138:	9b04      	ldr	r3, [sp, #16]
 800c13a:	3301      	adds	r3, #1
 800c13c:	9304      	str	r3, [sp, #16]
 800c13e:	e6ae      	b.n	800be9e <_dtoa_r+0x696>
 800c140:	9c07      	ldr	r4, [sp, #28]
 800c142:	9704      	str	r7, [sp, #16]
 800c144:	4625      	mov	r5, r4
 800c146:	e7f3      	b.n	800c130 <_dtoa_r+0x928>
 800c148:	9b07      	ldr	r3, [sp, #28]
 800c14a:	9300      	str	r3, [sp, #0]
 800c14c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c14e:	2b00      	cmp	r3, #0
 800c150:	f000 8104 	beq.w	800c35c <_dtoa_r+0xb54>
 800c154:	2e00      	cmp	r6, #0
 800c156:	dd05      	ble.n	800c164 <_dtoa_r+0x95c>
 800c158:	4629      	mov	r1, r5
 800c15a:	4632      	mov	r2, r6
 800c15c:	4658      	mov	r0, fp
 800c15e:	f000 fb6f 	bl	800c840 <__lshift>
 800c162:	4605      	mov	r5, r0
 800c164:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c166:	2b00      	cmp	r3, #0
 800c168:	d05a      	beq.n	800c220 <_dtoa_r+0xa18>
 800c16a:	6869      	ldr	r1, [r5, #4]
 800c16c:	4658      	mov	r0, fp
 800c16e:	f000 f959 	bl	800c424 <_Balloc>
 800c172:	4606      	mov	r6, r0
 800c174:	b928      	cbnz	r0, 800c182 <_dtoa_r+0x97a>
 800c176:	4b84      	ldr	r3, [pc, #528]	@ (800c388 <_dtoa_r+0xb80>)
 800c178:	4602      	mov	r2, r0
 800c17a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c17e:	f7ff bb5a 	b.w	800b836 <_dtoa_r+0x2e>
 800c182:	692a      	ldr	r2, [r5, #16]
 800c184:	3202      	adds	r2, #2
 800c186:	0092      	lsls	r2, r2, #2
 800c188:	f105 010c 	add.w	r1, r5, #12
 800c18c:	300c      	adds	r0, #12
 800c18e:	f7ff faa4 	bl	800b6da <memcpy>
 800c192:	2201      	movs	r2, #1
 800c194:	4631      	mov	r1, r6
 800c196:	4658      	mov	r0, fp
 800c198:	f000 fb52 	bl	800c840 <__lshift>
 800c19c:	f10a 0301 	add.w	r3, sl, #1
 800c1a0:	9307      	str	r3, [sp, #28]
 800c1a2:	9b00      	ldr	r3, [sp, #0]
 800c1a4:	4453      	add	r3, sl
 800c1a6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c1a8:	9b02      	ldr	r3, [sp, #8]
 800c1aa:	f003 0301 	and.w	r3, r3, #1
 800c1ae:	462f      	mov	r7, r5
 800c1b0:	930a      	str	r3, [sp, #40]	@ 0x28
 800c1b2:	4605      	mov	r5, r0
 800c1b4:	9b07      	ldr	r3, [sp, #28]
 800c1b6:	4621      	mov	r1, r4
 800c1b8:	3b01      	subs	r3, #1
 800c1ba:	4648      	mov	r0, r9
 800c1bc:	9300      	str	r3, [sp, #0]
 800c1be:	f7ff fa9a 	bl	800b6f6 <quorem>
 800c1c2:	4639      	mov	r1, r7
 800c1c4:	9002      	str	r0, [sp, #8]
 800c1c6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c1ca:	4648      	mov	r0, r9
 800c1cc:	f000 fba4 	bl	800c918 <__mcmp>
 800c1d0:	462a      	mov	r2, r5
 800c1d2:	9008      	str	r0, [sp, #32]
 800c1d4:	4621      	mov	r1, r4
 800c1d6:	4658      	mov	r0, fp
 800c1d8:	f000 fbba 	bl	800c950 <__mdiff>
 800c1dc:	68c2      	ldr	r2, [r0, #12]
 800c1de:	4606      	mov	r6, r0
 800c1e0:	bb02      	cbnz	r2, 800c224 <_dtoa_r+0xa1c>
 800c1e2:	4601      	mov	r1, r0
 800c1e4:	4648      	mov	r0, r9
 800c1e6:	f000 fb97 	bl	800c918 <__mcmp>
 800c1ea:	4602      	mov	r2, r0
 800c1ec:	4631      	mov	r1, r6
 800c1ee:	4658      	mov	r0, fp
 800c1f0:	920e      	str	r2, [sp, #56]	@ 0x38
 800c1f2:	f000 f957 	bl	800c4a4 <_Bfree>
 800c1f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1f8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c1fa:	9e07      	ldr	r6, [sp, #28]
 800c1fc:	ea43 0102 	orr.w	r1, r3, r2
 800c200:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c202:	4319      	orrs	r1, r3
 800c204:	d110      	bne.n	800c228 <_dtoa_r+0xa20>
 800c206:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c20a:	d029      	beq.n	800c260 <_dtoa_r+0xa58>
 800c20c:	9b08      	ldr	r3, [sp, #32]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	dd02      	ble.n	800c218 <_dtoa_r+0xa10>
 800c212:	9b02      	ldr	r3, [sp, #8]
 800c214:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c218:	9b00      	ldr	r3, [sp, #0]
 800c21a:	f883 8000 	strb.w	r8, [r3]
 800c21e:	e63f      	b.n	800bea0 <_dtoa_r+0x698>
 800c220:	4628      	mov	r0, r5
 800c222:	e7bb      	b.n	800c19c <_dtoa_r+0x994>
 800c224:	2201      	movs	r2, #1
 800c226:	e7e1      	b.n	800c1ec <_dtoa_r+0x9e4>
 800c228:	9b08      	ldr	r3, [sp, #32]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	db04      	blt.n	800c238 <_dtoa_r+0xa30>
 800c22e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c230:	430b      	orrs	r3, r1
 800c232:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c234:	430b      	orrs	r3, r1
 800c236:	d120      	bne.n	800c27a <_dtoa_r+0xa72>
 800c238:	2a00      	cmp	r2, #0
 800c23a:	dded      	ble.n	800c218 <_dtoa_r+0xa10>
 800c23c:	4649      	mov	r1, r9
 800c23e:	2201      	movs	r2, #1
 800c240:	4658      	mov	r0, fp
 800c242:	f000 fafd 	bl	800c840 <__lshift>
 800c246:	4621      	mov	r1, r4
 800c248:	4681      	mov	r9, r0
 800c24a:	f000 fb65 	bl	800c918 <__mcmp>
 800c24e:	2800      	cmp	r0, #0
 800c250:	dc03      	bgt.n	800c25a <_dtoa_r+0xa52>
 800c252:	d1e1      	bne.n	800c218 <_dtoa_r+0xa10>
 800c254:	f018 0f01 	tst.w	r8, #1
 800c258:	d0de      	beq.n	800c218 <_dtoa_r+0xa10>
 800c25a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c25e:	d1d8      	bne.n	800c212 <_dtoa_r+0xa0a>
 800c260:	9a00      	ldr	r2, [sp, #0]
 800c262:	2339      	movs	r3, #57	@ 0x39
 800c264:	7013      	strb	r3, [r2, #0]
 800c266:	4633      	mov	r3, r6
 800c268:	461e      	mov	r6, r3
 800c26a:	3b01      	subs	r3, #1
 800c26c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c270:	2a39      	cmp	r2, #57	@ 0x39
 800c272:	d052      	beq.n	800c31a <_dtoa_r+0xb12>
 800c274:	3201      	adds	r2, #1
 800c276:	701a      	strb	r2, [r3, #0]
 800c278:	e612      	b.n	800bea0 <_dtoa_r+0x698>
 800c27a:	2a00      	cmp	r2, #0
 800c27c:	dd07      	ble.n	800c28e <_dtoa_r+0xa86>
 800c27e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c282:	d0ed      	beq.n	800c260 <_dtoa_r+0xa58>
 800c284:	9a00      	ldr	r2, [sp, #0]
 800c286:	f108 0301 	add.w	r3, r8, #1
 800c28a:	7013      	strb	r3, [r2, #0]
 800c28c:	e608      	b.n	800bea0 <_dtoa_r+0x698>
 800c28e:	9b07      	ldr	r3, [sp, #28]
 800c290:	9a07      	ldr	r2, [sp, #28]
 800c292:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c296:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c298:	4293      	cmp	r3, r2
 800c29a:	d028      	beq.n	800c2ee <_dtoa_r+0xae6>
 800c29c:	4649      	mov	r1, r9
 800c29e:	2300      	movs	r3, #0
 800c2a0:	220a      	movs	r2, #10
 800c2a2:	4658      	mov	r0, fp
 800c2a4:	f000 f920 	bl	800c4e8 <__multadd>
 800c2a8:	42af      	cmp	r7, r5
 800c2aa:	4681      	mov	r9, r0
 800c2ac:	f04f 0300 	mov.w	r3, #0
 800c2b0:	f04f 020a 	mov.w	r2, #10
 800c2b4:	4639      	mov	r1, r7
 800c2b6:	4658      	mov	r0, fp
 800c2b8:	d107      	bne.n	800c2ca <_dtoa_r+0xac2>
 800c2ba:	f000 f915 	bl	800c4e8 <__multadd>
 800c2be:	4607      	mov	r7, r0
 800c2c0:	4605      	mov	r5, r0
 800c2c2:	9b07      	ldr	r3, [sp, #28]
 800c2c4:	3301      	adds	r3, #1
 800c2c6:	9307      	str	r3, [sp, #28]
 800c2c8:	e774      	b.n	800c1b4 <_dtoa_r+0x9ac>
 800c2ca:	f000 f90d 	bl	800c4e8 <__multadd>
 800c2ce:	4629      	mov	r1, r5
 800c2d0:	4607      	mov	r7, r0
 800c2d2:	2300      	movs	r3, #0
 800c2d4:	220a      	movs	r2, #10
 800c2d6:	4658      	mov	r0, fp
 800c2d8:	f000 f906 	bl	800c4e8 <__multadd>
 800c2dc:	4605      	mov	r5, r0
 800c2de:	e7f0      	b.n	800c2c2 <_dtoa_r+0xaba>
 800c2e0:	9b00      	ldr	r3, [sp, #0]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	bfcc      	ite	gt
 800c2e6:	461e      	movgt	r6, r3
 800c2e8:	2601      	movle	r6, #1
 800c2ea:	4456      	add	r6, sl
 800c2ec:	2700      	movs	r7, #0
 800c2ee:	4649      	mov	r1, r9
 800c2f0:	2201      	movs	r2, #1
 800c2f2:	4658      	mov	r0, fp
 800c2f4:	f000 faa4 	bl	800c840 <__lshift>
 800c2f8:	4621      	mov	r1, r4
 800c2fa:	4681      	mov	r9, r0
 800c2fc:	f000 fb0c 	bl	800c918 <__mcmp>
 800c300:	2800      	cmp	r0, #0
 800c302:	dcb0      	bgt.n	800c266 <_dtoa_r+0xa5e>
 800c304:	d102      	bne.n	800c30c <_dtoa_r+0xb04>
 800c306:	f018 0f01 	tst.w	r8, #1
 800c30a:	d1ac      	bne.n	800c266 <_dtoa_r+0xa5e>
 800c30c:	4633      	mov	r3, r6
 800c30e:	461e      	mov	r6, r3
 800c310:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c314:	2a30      	cmp	r2, #48	@ 0x30
 800c316:	d0fa      	beq.n	800c30e <_dtoa_r+0xb06>
 800c318:	e5c2      	b.n	800bea0 <_dtoa_r+0x698>
 800c31a:	459a      	cmp	sl, r3
 800c31c:	d1a4      	bne.n	800c268 <_dtoa_r+0xa60>
 800c31e:	9b04      	ldr	r3, [sp, #16]
 800c320:	3301      	adds	r3, #1
 800c322:	9304      	str	r3, [sp, #16]
 800c324:	2331      	movs	r3, #49	@ 0x31
 800c326:	f88a 3000 	strb.w	r3, [sl]
 800c32a:	e5b9      	b.n	800bea0 <_dtoa_r+0x698>
 800c32c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c32e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c38c <_dtoa_r+0xb84>
 800c332:	b11b      	cbz	r3, 800c33c <_dtoa_r+0xb34>
 800c334:	f10a 0308 	add.w	r3, sl, #8
 800c338:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c33a:	6013      	str	r3, [r2, #0]
 800c33c:	4650      	mov	r0, sl
 800c33e:	b019      	add	sp, #100	@ 0x64
 800c340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c344:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c346:	2b01      	cmp	r3, #1
 800c348:	f77f ae37 	ble.w	800bfba <_dtoa_r+0x7b2>
 800c34c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c34e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c350:	2001      	movs	r0, #1
 800c352:	e655      	b.n	800c000 <_dtoa_r+0x7f8>
 800c354:	9b00      	ldr	r3, [sp, #0]
 800c356:	2b00      	cmp	r3, #0
 800c358:	f77f aed6 	ble.w	800c108 <_dtoa_r+0x900>
 800c35c:	4656      	mov	r6, sl
 800c35e:	4621      	mov	r1, r4
 800c360:	4648      	mov	r0, r9
 800c362:	f7ff f9c8 	bl	800b6f6 <quorem>
 800c366:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c36a:	f806 8b01 	strb.w	r8, [r6], #1
 800c36e:	9b00      	ldr	r3, [sp, #0]
 800c370:	eba6 020a 	sub.w	r2, r6, sl
 800c374:	4293      	cmp	r3, r2
 800c376:	ddb3      	ble.n	800c2e0 <_dtoa_r+0xad8>
 800c378:	4649      	mov	r1, r9
 800c37a:	2300      	movs	r3, #0
 800c37c:	220a      	movs	r2, #10
 800c37e:	4658      	mov	r0, fp
 800c380:	f000 f8b2 	bl	800c4e8 <__multadd>
 800c384:	4681      	mov	r9, r0
 800c386:	e7ea      	b.n	800c35e <_dtoa_r+0xb56>
 800c388:	0800e8ac 	.word	0x0800e8ac
 800c38c:	0800e830 	.word	0x0800e830

0800c390 <_free_r>:
 800c390:	b538      	push	{r3, r4, r5, lr}
 800c392:	4605      	mov	r5, r0
 800c394:	2900      	cmp	r1, #0
 800c396:	d041      	beq.n	800c41c <_free_r+0x8c>
 800c398:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c39c:	1f0c      	subs	r4, r1, #4
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	bfb8      	it	lt
 800c3a2:	18e4      	addlt	r4, r4, r3
 800c3a4:	f7fe fa52 	bl	800a84c <__malloc_lock>
 800c3a8:	4a1d      	ldr	r2, [pc, #116]	@ (800c420 <_free_r+0x90>)
 800c3aa:	6813      	ldr	r3, [r2, #0]
 800c3ac:	b933      	cbnz	r3, 800c3bc <_free_r+0x2c>
 800c3ae:	6063      	str	r3, [r4, #4]
 800c3b0:	6014      	str	r4, [r2, #0]
 800c3b2:	4628      	mov	r0, r5
 800c3b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c3b8:	f7fe ba4e 	b.w	800a858 <__malloc_unlock>
 800c3bc:	42a3      	cmp	r3, r4
 800c3be:	d908      	bls.n	800c3d2 <_free_r+0x42>
 800c3c0:	6820      	ldr	r0, [r4, #0]
 800c3c2:	1821      	adds	r1, r4, r0
 800c3c4:	428b      	cmp	r3, r1
 800c3c6:	bf01      	itttt	eq
 800c3c8:	6819      	ldreq	r1, [r3, #0]
 800c3ca:	685b      	ldreq	r3, [r3, #4]
 800c3cc:	1809      	addeq	r1, r1, r0
 800c3ce:	6021      	streq	r1, [r4, #0]
 800c3d0:	e7ed      	b.n	800c3ae <_free_r+0x1e>
 800c3d2:	461a      	mov	r2, r3
 800c3d4:	685b      	ldr	r3, [r3, #4]
 800c3d6:	b10b      	cbz	r3, 800c3dc <_free_r+0x4c>
 800c3d8:	42a3      	cmp	r3, r4
 800c3da:	d9fa      	bls.n	800c3d2 <_free_r+0x42>
 800c3dc:	6811      	ldr	r1, [r2, #0]
 800c3de:	1850      	adds	r0, r2, r1
 800c3e0:	42a0      	cmp	r0, r4
 800c3e2:	d10b      	bne.n	800c3fc <_free_r+0x6c>
 800c3e4:	6820      	ldr	r0, [r4, #0]
 800c3e6:	4401      	add	r1, r0
 800c3e8:	1850      	adds	r0, r2, r1
 800c3ea:	4283      	cmp	r3, r0
 800c3ec:	6011      	str	r1, [r2, #0]
 800c3ee:	d1e0      	bne.n	800c3b2 <_free_r+0x22>
 800c3f0:	6818      	ldr	r0, [r3, #0]
 800c3f2:	685b      	ldr	r3, [r3, #4]
 800c3f4:	6053      	str	r3, [r2, #4]
 800c3f6:	4408      	add	r0, r1
 800c3f8:	6010      	str	r0, [r2, #0]
 800c3fa:	e7da      	b.n	800c3b2 <_free_r+0x22>
 800c3fc:	d902      	bls.n	800c404 <_free_r+0x74>
 800c3fe:	230c      	movs	r3, #12
 800c400:	602b      	str	r3, [r5, #0]
 800c402:	e7d6      	b.n	800c3b2 <_free_r+0x22>
 800c404:	6820      	ldr	r0, [r4, #0]
 800c406:	1821      	adds	r1, r4, r0
 800c408:	428b      	cmp	r3, r1
 800c40a:	bf04      	itt	eq
 800c40c:	6819      	ldreq	r1, [r3, #0]
 800c40e:	685b      	ldreq	r3, [r3, #4]
 800c410:	6063      	str	r3, [r4, #4]
 800c412:	bf04      	itt	eq
 800c414:	1809      	addeq	r1, r1, r0
 800c416:	6021      	streq	r1, [r4, #0]
 800c418:	6054      	str	r4, [r2, #4]
 800c41a:	e7ca      	b.n	800c3b2 <_free_r+0x22>
 800c41c:	bd38      	pop	{r3, r4, r5, pc}
 800c41e:	bf00      	nop
 800c420:	200050f4 	.word	0x200050f4

0800c424 <_Balloc>:
 800c424:	b570      	push	{r4, r5, r6, lr}
 800c426:	69c6      	ldr	r6, [r0, #28]
 800c428:	4604      	mov	r4, r0
 800c42a:	460d      	mov	r5, r1
 800c42c:	b976      	cbnz	r6, 800c44c <_Balloc+0x28>
 800c42e:	2010      	movs	r0, #16
 800c430:	f7fe f95a 	bl	800a6e8 <malloc>
 800c434:	4602      	mov	r2, r0
 800c436:	61e0      	str	r0, [r4, #28]
 800c438:	b920      	cbnz	r0, 800c444 <_Balloc+0x20>
 800c43a:	4b18      	ldr	r3, [pc, #96]	@ (800c49c <_Balloc+0x78>)
 800c43c:	4818      	ldr	r0, [pc, #96]	@ (800c4a0 <_Balloc+0x7c>)
 800c43e:	216b      	movs	r1, #107	@ 0x6b
 800c440:	f000 ff56 	bl	800d2f0 <__assert_func>
 800c444:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c448:	6006      	str	r6, [r0, #0]
 800c44a:	60c6      	str	r6, [r0, #12]
 800c44c:	69e6      	ldr	r6, [r4, #28]
 800c44e:	68f3      	ldr	r3, [r6, #12]
 800c450:	b183      	cbz	r3, 800c474 <_Balloc+0x50>
 800c452:	69e3      	ldr	r3, [r4, #28]
 800c454:	68db      	ldr	r3, [r3, #12]
 800c456:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c45a:	b9b8      	cbnz	r0, 800c48c <_Balloc+0x68>
 800c45c:	2101      	movs	r1, #1
 800c45e:	fa01 f605 	lsl.w	r6, r1, r5
 800c462:	1d72      	adds	r2, r6, #5
 800c464:	0092      	lsls	r2, r2, #2
 800c466:	4620      	mov	r0, r4
 800c468:	f000 ff60 	bl	800d32c <_calloc_r>
 800c46c:	b160      	cbz	r0, 800c488 <_Balloc+0x64>
 800c46e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c472:	e00e      	b.n	800c492 <_Balloc+0x6e>
 800c474:	2221      	movs	r2, #33	@ 0x21
 800c476:	2104      	movs	r1, #4
 800c478:	4620      	mov	r0, r4
 800c47a:	f000 ff57 	bl	800d32c <_calloc_r>
 800c47e:	69e3      	ldr	r3, [r4, #28]
 800c480:	60f0      	str	r0, [r6, #12]
 800c482:	68db      	ldr	r3, [r3, #12]
 800c484:	2b00      	cmp	r3, #0
 800c486:	d1e4      	bne.n	800c452 <_Balloc+0x2e>
 800c488:	2000      	movs	r0, #0
 800c48a:	bd70      	pop	{r4, r5, r6, pc}
 800c48c:	6802      	ldr	r2, [r0, #0]
 800c48e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c492:	2300      	movs	r3, #0
 800c494:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c498:	e7f7      	b.n	800c48a <_Balloc+0x66>
 800c49a:	bf00      	nop
 800c49c:	0800e83d 	.word	0x0800e83d
 800c4a0:	0800e8bd 	.word	0x0800e8bd

0800c4a4 <_Bfree>:
 800c4a4:	b570      	push	{r4, r5, r6, lr}
 800c4a6:	69c6      	ldr	r6, [r0, #28]
 800c4a8:	4605      	mov	r5, r0
 800c4aa:	460c      	mov	r4, r1
 800c4ac:	b976      	cbnz	r6, 800c4cc <_Bfree+0x28>
 800c4ae:	2010      	movs	r0, #16
 800c4b0:	f7fe f91a 	bl	800a6e8 <malloc>
 800c4b4:	4602      	mov	r2, r0
 800c4b6:	61e8      	str	r0, [r5, #28]
 800c4b8:	b920      	cbnz	r0, 800c4c4 <_Bfree+0x20>
 800c4ba:	4b09      	ldr	r3, [pc, #36]	@ (800c4e0 <_Bfree+0x3c>)
 800c4bc:	4809      	ldr	r0, [pc, #36]	@ (800c4e4 <_Bfree+0x40>)
 800c4be:	218f      	movs	r1, #143	@ 0x8f
 800c4c0:	f000 ff16 	bl	800d2f0 <__assert_func>
 800c4c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c4c8:	6006      	str	r6, [r0, #0]
 800c4ca:	60c6      	str	r6, [r0, #12]
 800c4cc:	b13c      	cbz	r4, 800c4de <_Bfree+0x3a>
 800c4ce:	69eb      	ldr	r3, [r5, #28]
 800c4d0:	6862      	ldr	r2, [r4, #4]
 800c4d2:	68db      	ldr	r3, [r3, #12]
 800c4d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c4d8:	6021      	str	r1, [r4, #0]
 800c4da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c4de:	bd70      	pop	{r4, r5, r6, pc}
 800c4e0:	0800e83d 	.word	0x0800e83d
 800c4e4:	0800e8bd 	.word	0x0800e8bd

0800c4e8 <__multadd>:
 800c4e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4ec:	690d      	ldr	r5, [r1, #16]
 800c4ee:	4607      	mov	r7, r0
 800c4f0:	460c      	mov	r4, r1
 800c4f2:	461e      	mov	r6, r3
 800c4f4:	f101 0c14 	add.w	ip, r1, #20
 800c4f8:	2000      	movs	r0, #0
 800c4fa:	f8dc 3000 	ldr.w	r3, [ip]
 800c4fe:	b299      	uxth	r1, r3
 800c500:	fb02 6101 	mla	r1, r2, r1, r6
 800c504:	0c1e      	lsrs	r6, r3, #16
 800c506:	0c0b      	lsrs	r3, r1, #16
 800c508:	fb02 3306 	mla	r3, r2, r6, r3
 800c50c:	b289      	uxth	r1, r1
 800c50e:	3001      	adds	r0, #1
 800c510:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c514:	4285      	cmp	r5, r0
 800c516:	f84c 1b04 	str.w	r1, [ip], #4
 800c51a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c51e:	dcec      	bgt.n	800c4fa <__multadd+0x12>
 800c520:	b30e      	cbz	r6, 800c566 <__multadd+0x7e>
 800c522:	68a3      	ldr	r3, [r4, #8]
 800c524:	42ab      	cmp	r3, r5
 800c526:	dc19      	bgt.n	800c55c <__multadd+0x74>
 800c528:	6861      	ldr	r1, [r4, #4]
 800c52a:	4638      	mov	r0, r7
 800c52c:	3101      	adds	r1, #1
 800c52e:	f7ff ff79 	bl	800c424 <_Balloc>
 800c532:	4680      	mov	r8, r0
 800c534:	b928      	cbnz	r0, 800c542 <__multadd+0x5a>
 800c536:	4602      	mov	r2, r0
 800c538:	4b0c      	ldr	r3, [pc, #48]	@ (800c56c <__multadd+0x84>)
 800c53a:	480d      	ldr	r0, [pc, #52]	@ (800c570 <__multadd+0x88>)
 800c53c:	21ba      	movs	r1, #186	@ 0xba
 800c53e:	f000 fed7 	bl	800d2f0 <__assert_func>
 800c542:	6922      	ldr	r2, [r4, #16]
 800c544:	3202      	adds	r2, #2
 800c546:	f104 010c 	add.w	r1, r4, #12
 800c54a:	0092      	lsls	r2, r2, #2
 800c54c:	300c      	adds	r0, #12
 800c54e:	f7ff f8c4 	bl	800b6da <memcpy>
 800c552:	4621      	mov	r1, r4
 800c554:	4638      	mov	r0, r7
 800c556:	f7ff ffa5 	bl	800c4a4 <_Bfree>
 800c55a:	4644      	mov	r4, r8
 800c55c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c560:	3501      	adds	r5, #1
 800c562:	615e      	str	r6, [r3, #20]
 800c564:	6125      	str	r5, [r4, #16]
 800c566:	4620      	mov	r0, r4
 800c568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c56c:	0800e8ac 	.word	0x0800e8ac
 800c570:	0800e8bd 	.word	0x0800e8bd

0800c574 <__hi0bits>:
 800c574:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c578:	4603      	mov	r3, r0
 800c57a:	bf36      	itet	cc
 800c57c:	0403      	lslcc	r3, r0, #16
 800c57e:	2000      	movcs	r0, #0
 800c580:	2010      	movcc	r0, #16
 800c582:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c586:	bf3c      	itt	cc
 800c588:	021b      	lslcc	r3, r3, #8
 800c58a:	3008      	addcc	r0, #8
 800c58c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c590:	bf3c      	itt	cc
 800c592:	011b      	lslcc	r3, r3, #4
 800c594:	3004      	addcc	r0, #4
 800c596:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c59a:	bf3c      	itt	cc
 800c59c:	009b      	lslcc	r3, r3, #2
 800c59e:	3002      	addcc	r0, #2
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	db05      	blt.n	800c5b0 <__hi0bits+0x3c>
 800c5a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c5a8:	f100 0001 	add.w	r0, r0, #1
 800c5ac:	bf08      	it	eq
 800c5ae:	2020      	moveq	r0, #32
 800c5b0:	4770      	bx	lr

0800c5b2 <__lo0bits>:
 800c5b2:	6803      	ldr	r3, [r0, #0]
 800c5b4:	4602      	mov	r2, r0
 800c5b6:	f013 0007 	ands.w	r0, r3, #7
 800c5ba:	d00b      	beq.n	800c5d4 <__lo0bits+0x22>
 800c5bc:	07d9      	lsls	r1, r3, #31
 800c5be:	d421      	bmi.n	800c604 <__lo0bits+0x52>
 800c5c0:	0798      	lsls	r0, r3, #30
 800c5c2:	bf49      	itett	mi
 800c5c4:	085b      	lsrmi	r3, r3, #1
 800c5c6:	089b      	lsrpl	r3, r3, #2
 800c5c8:	2001      	movmi	r0, #1
 800c5ca:	6013      	strmi	r3, [r2, #0]
 800c5cc:	bf5c      	itt	pl
 800c5ce:	6013      	strpl	r3, [r2, #0]
 800c5d0:	2002      	movpl	r0, #2
 800c5d2:	4770      	bx	lr
 800c5d4:	b299      	uxth	r1, r3
 800c5d6:	b909      	cbnz	r1, 800c5dc <__lo0bits+0x2a>
 800c5d8:	0c1b      	lsrs	r3, r3, #16
 800c5da:	2010      	movs	r0, #16
 800c5dc:	b2d9      	uxtb	r1, r3
 800c5de:	b909      	cbnz	r1, 800c5e4 <__lo0bits+0x32>
 800c5e0:	3008      	adds	r0, #8
 800c5e2:	0a1b      	lsrs	r3, r3, #8
 800c5e4:	0719      	lsls	r1, r3, #28
 800c5e6:	bf04      	itt	eq
 800c5e8:	091b      	lsreq	r3, r3, #4
 800c5ea:	3004      	addeq	r0, #4
 800c5ec:	0799      	lsls	r1, r3, #30
 800c5ee:	bf04      	itt	eq
 800c5f0:	089b      	lsreq	r3, r3, #2
 800c5f2:	3002      	addeq	r0, #2
 800c5f4:	07d9      	lsls	r1, r3, #31
 800c5f6:	d403      	bmi.n	800c600 <__lo0bits+0x4e>
 800c5f8:	085b      	lsrs	r3, r3, #1
 800c5fa:	f100 0001 	add.w	r0, r0, #1
 800c5fe:	d003      	beq.n	800c608 <__lo0bits+0x56>
 800c600:	6013      	str	r3, [r2, #0]
 800c602:	4770      	bx	lr
 800c604:	2000      	movs	r0, #0
 800c606:	4770      	bx	lr
 800c608:	2020      	movs	r0, #32
 800c60a:	4770      	bx	lr

0800c60c <__i2b>:
 800c60c:	b510      	push	{r4, lr}
 800c60e:	460c      	mov	r4, r1
 800c610:	2101      	movs	r1, #1
 800c612:	f7ff ff07 	bl	800c424 <_Balloc>
 800c616:	4602      	mov	r2, r0
 800c618:	b928      	cbnz	r0, 800c626 <__i2b+0x1a>
 800c61a:	4b05      	ldr	r3, [pc, #20]	@ (800c630 <__i2b+0x24>)
 800c61c:	4805      	ldr	r0, [pc, #20]	@ (800c634 <__i2b+0x28>)
 800c61e:	f240 1145 	movw	r1, #325	@ 0x145
 800c622:	f000 fe65 	bl	800d2f0 <__assert_func>
 800c626:	2301      	movs	r3, #1
 800c628:	6144      	str	r4, [r0, #20]
 800c62a:	6103      	str	r3, [r0, #16]
 800c62c:	bd10      	pop	{r4, pc}
 800c62e:	bf00      	nop
 800c630:	0800e8ac 	.word	0x0800e8ac
 800c634:	0800e8bd 	.word	0x0800e8bd

0800c638 <__multiply>:
 800c638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c63c:	4614      	mov	r4, r2
 800c63e:	690a      	ldr	r2, [r1, #16]
 800c640:	6923      	ldr	r3, [r4, #16]
 800c642:	429a      	cmp	r2, r3
 800c644:	bfa8      	it	ge
 800c646:	4623      	movge	r3, r4
 800c648:	460f      	mov	r7, r1
 800c64a:	bfa4      	itt	ge
 800c64c:	460c      	movge	r4, r1
 800c64e:	461f      	movge	r7, r3
 800c650:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c654:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c658:	68a3      	ldr	r3, [r4, #8]
 800c65a:	6861      	ldr	r1, [r4, #4]
 800c65c:	eb0a 0609 	add.w	r6, sl, r9
 800c660:	42b3      	cmp	r3, r6
 800c662:	b085      	sub	sp, #20
 800c664:	bfb8      	it	lt
 800c666:	3101      	addlt	r1, #1
 800c668:	f7ff fedc 	bl	800c424 <_Balloc>
 800c66c:	b930      	cbnz	r0, 800c67c <__multiply+0x44>
 800c66e:	4602      	mov	r2, r0
 800c670:	4b44      	ldr	r3, [pc, #272]	@ (800c784 <__multiply+0x14c>)
 800c672:	4845      	ldr	r0, [pc, #276]	@ (800c788 <__multiply+0x150>)
 800c674:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c678:	f000 fe3a 	bl	800d2f0 <__assert_func>
 800c67c:	f100 0514 	add.w	r5, r0, #20
 800c680:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c684:	462b      	mov	r3, r5
 800c686:	2200      	movs	r2, #0
 800c688:	4543      	cmp	r3, r8
 800c68a:	d321      	bcc.n	800c6d0 <__multiply+0x98>
 800c68c:	f107 0114 	add.w	r1, r7, #20
 800c690:	f104 0214 	add.w	r2, r4, #20
 800c694:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c698:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c69c:	9302      	str	r3, [sp, #8]
 800c69e:	1b13      	subs	r3, r2, r4
 800c6a0:	3b15      	subs	r3, #21
 800c6a2:	f023 0303 	bic.w	r3, r3, #3
 800c6a6:	3304      	adds	r3, #4
 800c6a8:	f104 0715 	add.w	r7, r4, #21
 800c6ac:	42ba      	cmp	r2, r7
 800c6ae:	bf38      	it	cc
 800c6b0:	2304      	movcc	r3, #4
 800c6b2:	9301      	str	r3, [sp, #4]
 800c6b4:	9b02      	ldr	r3, [sp, #8]
 800c6b6:	9103      	str	r1, [sp, #12]
 800c6b8:	428b      	cmp	r3, r1
 800c6ba:	d80c      	bhi.n	800c6d6 <__multiply+0x9e>
 800c6bc:	2e00      	cmp	r6, #0
 800c6be:	dd03      	ble.n	800c6c8 <__multiply+0x90>
 800c6c0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d05b      	beq.n	800c780 <__multiply+0x148>
 800c6c8:	6106      	str	r6, [r0, #16]
 800c6ca:	b005      	add	sp, #20
 800c6cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6d0:	f843 2b04 	str.w	r2, [r3], #4
 800c6d4:	e7d8      	b.n	800c688 <__multiply+0x50>
 800c6d6:	f8b1 a000 	ldrh.w	sl, [r1]
 800c6da:	f1ba 0f00 	cmp.w	sl, #0
 800c6de:	d024      	beq.n	800c72a <__multiply+0xf2>
 800c6e0:	f104 0e14 	add.w	lr, r4, #20
 800c6e4:	46a9      	mov	r9, r5
 800c6e6:	f04f 0c00 	mov.w	ip, #0
 800c6ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c6ee:	f8d9 3000 	ldr.w	r3, [r9]
 800c6f2:	fa1f fb87 	uxth.w	fp, r7
 800c6f6:	b29b      	uxth	r3, r3
 800c6f8:	fb0a 330b 	mla	r3, sl, fp, r3
 800c6fc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800c700:	f8d9 7000 	ldr.w	r7, [r9]
 800c704:	4463      	add	r3, ip
 800c706:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c70a:	fb0a c70b 	mla	r7, sl, fp, ip
 800c70e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c712:	b29b      	uxth	r3, r3
 800c714:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c718:	4572      	cmp	r2, lr
 800c71a:	f849 3b04 	str.w	r3, [r9], #4
 800c71e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c722:	d8e2      	bhi.n	800c6ea <__multiply+0xb2>
 800c724:	9b01      	ldr	r3, [sp, #4]
 800c726:	f845 c003 	str.w	ip, [r5, r3]
 800c72a:	9b03      	ldr	r3, [sp, #12]
 800c72c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c730:	3104      	adds	r1, #4
 800c732:	f1b9 0f00 	cmp.w	r9, #0
 800c736:	d021      	beq.n	800c77c <__multiply+0x144>
 800c738:	682b      	ldr	r3, [r5, #0]
 800c73a:	f104 0c14 	add.w	ip, r4, #20
 800c73e:	46ae      	mov	lr, r5
 800c740:	f04f 0a00 	mov.w	sl, #0
 800c744:	f8bc b000 	ldrh.w	fp, [ip]
 800c748:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c74c:	fb09 770b 	mla	r7, r9, fp, r7
 800c750:	4457      	add	r7, sl
 800c752:	b29b      	uxth	r3, r3
 800c754:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c758:	f84e 3b04 	str.w	r3, [lr], #4
 800c75c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c760:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c764:	f8be 3000 	ldrh.w	r3, [lr]
 800c768:	fb09 330a 	mla	r3, r9, sl, r3
 800c76c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c770:	4562      	cmp	r2, ip
 800c772:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c776:	d8e5      	bhi.n	800c744 <__multiply+0x10c>
 800c778:	9f01      	ldr	r7, [sp, #4]
 800c77a:	51eb      	str	r3, [r5, r7]
 800c77c:	3504      	adds	r5, #4
 800c77e:	e799      	b.n	800c6b4 <__multiply+0x7c>
 800c780:	3e01      	subs	r6, #1
 800c782:	e79b      	b.n	800c6bc <__multiply+0x84>
 800c784:	0800e8ac 	.word	0x0800e8ac
 800c788:	0800e8bd 	.word	0x0800e8bd

0800c78c <__pow5mult>:
 800c78c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c790:	4615      	mov	r5, r2
 800c792:	f012 0203 	ands.w	r2, r2, #3
 800c796:	4607      	mov	r7, r0
 800c798:	460e      	mov	r6, r1
 800c79a:	d007      	beq.n	800c7ac <__pow5mult+0x20>
 800c79c:	4c25      	ldr	r4, [pc, #148]	@ (800c834 <__pow5mult+0xa8>)
 800c79e:	3a01      	subs	r2, #1
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c7a6:	f7ff fe9f 	bl	800c4e8 <__multadd>
 800c7aa:	4606      	mov	r6, r0
 800c7ac:	10ad      	asrs	r5, r5, #2
 800c7ae:	d03d      	beq.n	800c82c <__pow5mult+0xa0>
 800c7b0:	69fc      	ldr	r4, [r7, #28]
 800c7b2:	b97c      	cbnz	r4, 800c7d4 <__pow5mult+0x48>
 800c7b4:	2010      	movs	r0, #16
 800c7b6:	f7fd ff97 	bl	800a6e8 <malloc>
 800c7ba:	4602      	mov	r2, r0
 800c7bc:	61f8      	str	r0, [r7, #28]
 800c7be:	b928      	cbnz	r0, 800c7cc <__pow5mult+0x40>
 800c7c0:	4b1d      	ldr	r3, [pc, #116]	@ (800c838 <__pow5mult+0xac>)
 800c7c2:	481e      	ldr	r0, [pc, #120]	@ (800c83c <__pow5mult+0xb0>)
 800c7c4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c7c8:	f000 fd92 	bl	800d2f0 <__assert_func>
 800c7cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c7d0:	6004      	str	r4, [r0, #0]
 800c7d2:	60c4      	str	r4, [r0, #12]
 800c7d4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c7d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c7dc:	b94c      	cbnz	r4, 800c7f2 <__pow5mult+0x66>
 800c7de:	f240 2171 	movw	r1, #625	@ 0x271
 800c7e2:	4638      	mov	r0, r7
 800c7e4:	f7ff ff12 	bl	800c60c <__i2b>
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	f8c8 0008 	str.w	r0, [r8, #8]
 800c7ee:	4604      	mov	r4, r0
 800c7f0:	6003      	str	r3, [r0, #0]
 800c7f2:	f04f 0900 	mov.w	r9, #0
 800c7f6:	07eb      	lsls	r3, r5, #31
 800c7f8:	d50a      	bpl.n	800c810 <__pow5mult+0x84>
 800c7fa:	4631      	mov	r1, r6
 800c7fc:	4622      	mov	r2, r4
 800c7fe:	4638      	mov	r0, r7
 800c800:	f7ff ff1a 	bl	800c638 <__multiply>
 800c804:	4631      	mov	r1, r6
 800c806:	4680      	mov	r8, r0
 800c808:	4638      	mov	r0, r7
 800c80a:	f7ff fe4b 	bl	800c4a4 <_Bfree>
 800c80e:	4646      	mov	r6, r8
 800c810:	106d      	asrs	r5, r5, #1
 800c812:	d00b      	beq.n	800c82c <__pow5mult+0xa0>
 800c814:	6820      	ldr	r0, [r4, #0]
 800c816:	b938      	cbnz	r0, 800c828 <__pow5mult+0x9c>
 800c818:	4622      	mov	r2, r4
 800c81a:	4621      	mov	r1, r4
 800c81c:	4638      	mov	r0, r7
 800c81e:	f7ff ff0b 	bl	800c638 <__multiply>
 800c822:	6020      	str	r0, [r4, #0]
 800c824:	f8c0 9000 	str.w	r9, [r0]
 800c828:	4604      	mov	r4, r0
 800c82a:	e7e4      	b.n	800c7f6 <__pow5mult+0x6a>
 800c82c:	4630      	mov	r0, r6
 800c82e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c832:	bf00      	nop
 800c834:	0800e918 	.word	0x0800e918
 800c838:	0800e83d 	.word	0x0800e83d
 800c83c:	0800e8bd 	.word	0x0800e8bd

0800c840 <__lshift>:
 800c840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c844:	460c      	mov	r4, r1
 800c846:	6849      	ldr	r1, [r1, #4]
 800c848:	6923      	ldr	r3, [r4, #16]
 800c84a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c84e:	68a3      	ldr	r3, [r4, #8]
 800c850:	4607      	mov	r7, r0
 800c852:	4691      	mov	r9, r2
 800c854:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c858:	f108 0601 	add.w	r6, r8, #1
 800c85c:	42b3      	cmp	r3, r6
 800c85e:	db0b      	blt.n	800c878 <__lshift+0x38>
 800c860:	4638      	mov	r0, r7
 800c862:	f7ff fddf 	bl	800c424 <_Balloc>
 800c866:	4605      	mov	r5, r0
 800c868:	b948      	cbnz	r0, 800c87e <__lshift+0x3e>
 800c86a:	4602      	mov	r2, r0
 800c86c:	4b28      	ldr	r3, [pc, #160]	@ (800c910 <__lshift+0xd0>)
 800c86e:	4829      	ldr	r0, [pc, #164]	@ (800c914 <__lshift+0xd4>)
 800c870:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c874:	f000 fd3c 	bl	800d2f0 <__assert_func>
 800c878:	3101      	adds	r1, #1
 800c87a:	005b      	lsls	r3, r3, #1
 800c87c:	e7ee      	b.n	800c85c <__lshift+0x1c>
 800c87e:	2300      	movs	r3, #0
 800c880:	f100 0114 	add.w	r1, r0, #20
 800c884:	f100 0210 	add.w	r2, r0, #16
 800c888:	4618      	mov	r0, r3
 800c88a:	4553      	cmp	r3, sl
 800c88c:	db33      	blt.n	800c8f6 <__lshift+0xb6>
 800c88e:	6920      	ldr	r0, [r4, #16]
 800c890:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c894:	f104 0314 	add.w	r3, r4, #20
 800c898:	f019 091f 	ands.w	r9, r9, #31
 800c89c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c8a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c8a4:	d02b      	beq.n	800c8fe <__lshift+0xbe>
 800c8a6:	f1c9 0e20 	rsb	lr, r9, #32
 800c8aa:	468a      	mov	sl, r1
 800c8ac:	2200      	movs	r2, #0
 800c8ae:	6818      	ldr	r0, [r3, #0]
 800c8b0:	fa00 f009 	lsl.w	r0, r0, r9
 800c8b4:	4310      	orrs	r0, r2
 800c8b6:	f84a 0b04 	str.w	r0, [sl], #4
 800c8ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800c8be:	459c      	cmp	ip, r3
 800c8c0:	fa22 f20e 	lsr.w	r2, r2, lr
 800c8c4:	d8f3      	bhi.n	800c8ae <__lshift+0x6e>
 800c8c6:	ebac 0304 	sub.w	r3, ip, r4
 800c8ca:	3b15      	subs	r3, #21
 800c8cc:	f023 0303 	bic.w	r3, r3, #3
 800c8d0:	3304      	adds	r3, #4
 800c8d2:	f104 0015 	add.w	r0, r4, #21
 800c8d6:	4584      	cmp	ip, r0
 800c8d8:	bf38      	it	cc
 800c8da:	2304      	movcc	r3, #4
 800c8dc:	50ca      	str	r2, [r1, r3]
 800c8de:	b10a      	cbz	r2, 800c8e4 <__lshift+0xa4>
 800c8e0:	f108 0602 	add.w	r6, r8, #2
 800c8e4:	3e01      	subs	r6, #1
 800c8e6:	4638      	mov	r0, r7
 800c8e8:	612e      	str	r6, [r5, #16]
 800c8ea:	4621      	mov	r1, r4
 800c8ec:	f7ff fdda 	bl	800c4a4 <_Bfree>
 800c8f0:	4628      	mov	r0, r5
 800c8f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c8f6:	f842 0f04 	str.w	r0, [r2, #4]!
 800c8fa:	3301      	adds	r3, #1
 800c8fc:	e7c5      	b.n	800c88a <__lshift+0x4a>
 800c8fe:	3904      	subs	r1, #4
 800c900:	f853 2b04 	ldr.w	r2, [r3], #4
 800c904:	f841 2f04 	str.w	r2, [r1, #4]!
 800c908:	459c      	cmp	ip, r3
 800c90a:	d8f9      	bhi.n	800c900 <__lshift+0xc0>
 800c90c:	e7ea      	b.n	800c8e4 <__lshift+0xa4>
 800c90e:	bf00      	nop
 800c910:	0800e8ac 	.word	0x0800e8ac
 800c914:	0800e8bd 	.word	0x0800e8bd

0800c918 <__mcmp>:
 800c918:	690a      	ldr	r2, [r1, #16]
 800c91a:	4603      	mov	r3, r0
 800c91c:	6900      	ldr	r0, [r0, #16]
 800c91e:	1a80      	subs	r0, r0, r2
 800c920:	b530      	push	{r4, r5, lr}
 800c922:	d10e      	bne.n	800c942 <__mcmp+0x2a>
 800c924:	3314      	adds	r3, #20
 800c926:	3114      	adds	r1, #20
 800c928:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c92c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c930:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c934:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c938:	4295      	cmp	r5, r2
 800c93a:	d003      	beq.n	800c944 <__mcmp+0x2c>
 800c93c:	d205      	bcs.n	800c94a <__mcmp+0x32>
 800c93e:	f04f 30ff 	mov.w	r0, #4294967295
 800c942:	bd30      	pop	{r4, r5, pc}
 800c944:	42a3      	cmp	r3, r4
 800c946:	d3f3      	bcc.n	800c930 <__mcmp+0x18>
 800c948:	e7fb      	b.n	800c942 <__mcmp+0x2a>
 800c94a:	2001      	movs	r0, #1
 800c94c:	e7f9      	b.n	800c942 <__mcmp+0x2a>
	...

0800c950 <__mdiff>:
 800c950:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c954:	4689      	mov	r9, r1
 800c956:	4606      	mov	r6, r0
 800c958:	4611      	mov	r1, r2
 800c95a:	4648      	mov	r0, r9
 800c95c:	4614      	mov	r4, r2
 800c95e:	f7ff ffdb 	bl	800c918 <__mcmp>
 800c962:	1e05      	subs	r5, r0, #0
 800c964:	d112      	bne.n	800c98c <__mdiff+0x3c>
 800c966:	4629      	mov	r1, r5
 800c968:	4630      	mov	r0, r6
 800c96a:	f7ff fd5b 	bl	800c424 <_Balloc>
 800c96e:	4602      	mov	r2, r0
 800c970:	b928      	cbnz	r0, 800c97e <__mdiff+0x2e>
 800c972:	4b3f      	ldr	r3, [pc, #252]	@ (800ca70 <__mdiff+0x120>)
 800c974:	f240 2137 	movw	r1, #567	@ 0x237
 800c978:	483e      	ldr	r0, [pc, #248]	@ (800ca74 <__mdiff+0x124>)
 800c97a:	f000 fcb9 	bl	800d2f0 <__assert_func>
 800c97e:	2301      	movs	r3, #1
 800c980:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c984:	4610      	mov	r0, r2
 800c986:	b003      	add	sp, #12
 800c988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c98c:	bfbc      	itt	lt
 800c98e:	464b      	movlt	r3, r9
 800c990:	46a1      	movlt	r9, r4
 800c992:	4630      	mov	r0, r6
 800c994:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c998:	bfba      	itte	lt
 800c99a:	461c      	movlt	r4, r3
 800c99c:	2501      	movlt	r5, #1
 800c99e:	2500      	movge	r5, #0
 800c9a0:	f7ff fd40 	bl	800c424 <_Balloc>
 800c9a4:	4602      	mov	r2, r0
 800c9a6:	b918      	cbnz	r0, 800c9b0 <__mdiff+0x60>
 800c9a8:	4b31      	ldr	r3, [pc, #196]	@ (800ca70 <__mdiff+0x120>)
 800c9aa:	f240 2145 	movw	r1, #581	@ 0x245
 800c9ae:	e7e3      	b.n	800c978 <__mdiff+0x28>
 800c9b0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c9b4:	6926      	ldr	r6, [r4, #16]
 800c9b6:	60c5      	str	r5, [r0, #12]
 800c9b8:	f109 0310 	add.w	r3, r9, #16
 800c9bc:	f109 0514 	add.w	r5, r9, #20
 800c9c0:	f104 0e14 	add.w	lr, r4, #20
 800c9c4:	f100 0b14 	add.w	fp, r0, #20
 800c9c8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c9cc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c9d0:	9301      	str	r3, [sp, #4]
 800c9d2:	46d9      	mov	r9, fp
 800c9d4:	f04f 0c00 	mov.w	ip, #0
 800c9d8:	9b01      	ldr	r3, [sp, #4]
 800c9da:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c9de:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c9e2:	9301      	str	r3, [sp, #4]
 800c9e4:	fa1f f38a 	uxth.w	r3, sl
 800c9e8:	4619      	mov	r1, r3
 800c9ea:	b283      	uxth	r3, r0
 800c9ec:	1acb      	subs	r3, r1, r3
 800c9ee:	0c00      	lsrs	r0, r0, #16
 800c9f0:	4463      	add	r3, ip
 800c9f2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c9f6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c9fa:	b29b      	uxth	r3, r3
 800c9fc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ca00:	4576      	cmp	r6, lr
 800ca02:	f849 3b04 	str.w	r3, [r9], #4
 800ca06:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ca0a:	d8e5      	bhi.n	800c9d8 <__mdiff+0x88>
 800ca0c:	1b33      	subs	r3, r6, r4
 800ca0e:	3b15      	subs	r3, #21
 800ca10:	f023 0303 	bic.w	r3, r3, #3
 800ca14:	3415      	adds	r4, #21
 800ca16:	3304      	adds	r3, #4
 800ca18:	42a6      	cmp	r6, r4
 800ca1a:	bf38      	it	cc
 800ca1c:	2304      	movcc	r3, #4
 800ca1e:	441d      	add	r5, r3
 800ca20:	445b      	add	r3, fp
 800ca22:	461e      	mov	r6, r3
 800ca24:	462c      	mov	r4, r5
 800ca26:	4544      	cmp	r4, r8
 800ca28:	d30e      	bcc.n	800ca48 <__mdiff+0xf8>
 800ca2a:	f108 0103 	add.w	r1, r8, #3
 800ca2e:	1b49      	subs	r1, r1, r5
 800ca30:	f021 0103 	bic.w	r1, r1, #3
 800ca34:	3d03      	subs	r5, #3
 800ca36:	45a8      	cmp	r8, r5
 800ca38:	bf38      	it	cc
 800ca3a:	2100      	movcc	r1, #0
 800ca3c:	440b      	add	r3, r1
 800ca3e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ca42:	b191      	cbz	r1, 800ca6a <__mdiff+0x11a>
 800ca44:	6117      	str	r7, [r2, #16]
 800ca46:	e79d      	b.n	800c984 <__mdiff+0x34>
 800ca48:	f854 1b04 	ldr.w	r1, [r4], #4
 800ca4c:	46e6      	mov	lr, ip
 800ca4e:	0c08      	lsrs	r0, r1, #16
 800ca50:	fa1c fc81 	uxtah	ip, ip, r1
 800ca54:	4471      	add	r1, lr
 800ca56:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ca5a:	b289      	uxth	r1, r1
 800ca5c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ca60:	f846 1b04 	str.w	r1, [r6], #4
 800ca64:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ca68:	e7dd      	b.n	800ca26 <__mdiff+0xd6>
 800ca6a:	3f01      	subs	r7, #1
 800ca6c:	e7e7      	b.n	800ca3e <__mdiff+0xee>
 800ca6e:	bf00      	nop
 800ca70:	0800e8ac 	.word	0x0800e8ac
 800ca74:	0800e8bd 	.word	0x0800e8bd

0800ca78 <__d2b>:
 800ca78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ca7c:	460f      	mov	r7, r1
 800ca7e:	2101      	movs	r1, #1
 800ca80:	ec59 8b10 	vmov	r8, r9, d0
 800ca84:	4616      	mov	r6, r2
 800ca86:	f7ff fccd 	bl	800c424 <_Balloc>
 800ca8a:	4604      	mov	r4, r0
 800ca8c:	b930      	cbnz	r0, 800ca9c <__d2b+0x24>
 800ca8e:	4602      	mov	r2, r0
 800ca90:	4b23      	ldr	r3, [pc, #140]	@ (800cb20 <__d2b+0xa8>)
 800ca92:	4824      	ldr	r0, [pc, #144]	@ (800cb24 <__d2b+0xac>)
 800ca94:	f240 310f 	movw	r1, #783	@ 0x30f
 800ca98:	f000 fc2a 	bl	800d2f0 <__assert_func>
 800ca9c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800caa0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800caa4:	b10d      	cbz	r5, 800caaa <__d2b+0x32>
 800caa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800caaa:	9301      	str	r3, [sp, #4]
 800caac:	f1b8 0300 	subs.w	r3, r8, #0
 800cab0:	d023      	beq.n	800cafa <__d2b+0x82>
 800cab2:	4668      	mov	r0, sp
 800cab4:	9300      	str	r3, [sp, #0]
 800cab6:	f7ff fd7c 	bl	800c5b2 <__lo0bits>
 800caba:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cabe:	b1d0      	cbz	r0, 800caf6 <__d2b+0x7e>
 800cac0:	f1c0 0320 	rsb	r3, r0, #32
 800cac4:	fa02 f303 	lsl.w	r3, r2, r3
 800cac8:	430b      	orrs	r3, r1
 800caca:	40c2      	lsrs	r2, r0
 800cacc:	6163      	str	r3, [r4, #20]
 800cace:	9201      	str	r2, [sp, #4]
 800cad0:	9b01      	ldr	r3, [sp, #4]
 800cad2:	61a3      	str	r3, [r4, #24]
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	bf0c      	ite	eq
 800cad8:	2201      	moveq	r2, #1
 800cada:	2202      	movne	r2, #2
 800cadc:	6122      	str	r2, [r4, #16]
 800cade:	b1a5      	cbz	r5, 800cb0a <__d2b+0x92>
 800cae0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cae4:	4405      	add	r5, r0
 800cae6:	603d      	str	r5, [r7, #0]
 800cae8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800caec:	6030      	str	r0, [r6, #0]
 800caee:	4620      	mov	r0, r4
 800caf0:	b003      	add	sp, #12
 800caf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800caf6:	6161      	str	r1, [r4, #20]
 800caf8:	e7ea      	b.n	800cad0 <__d2b+0x58>
 800cafa:	a801      	add	r0, sp, #4
 800cafc:	f7ff fd59 	bl	800c5b2 <__lo0bits>
 800cb00:	9b01      	ldr	r3, [sp, #4]
 800cb02:	6163      	str	r3, [r4, #20]
 800cb04:	3020      	adds	r0, #32
 800cb06:	2201      	movs	r2, #1
 800cb08:	e7e8      	b.n	800cadc <__d2b+0x64>
 800cb0a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cb0e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cb12:	6038      	str	r0, [r7, #0]
 800cb14:	6918      	ldr	r0, [r3, #16]
 800cb16:	f7ff fd2d 	bl	800c574 <__hi0bits>
 800cb1a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cb1e:	e7e5      	b.n	800caec <__d2b+0x74>
 800cb20:	0800e8ac 	.word	0x0800e8ac
 800cb24:	0800e8bd 	.word	0x0800e8bd

0800cb28 <__ssputs_r>:
 800cb28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb2c:	688e      	ldr	r6, [r1, #8]
 800cb2e:	461f      	mov	r7, r3
 800cb30:	42be      	cmp	r6, r7
 800cb32:	680b      	ldr	r3, [r1, #0]
 800cb34:	4682      	mov	sl, r0
 800cb36:	460c      	mov	r4, r1
 800cb38:	4690      	mov	r8, r2
 800cb3a:	d82d      	bhi.n	800cb98 <__ssputs_r+0x70>
 800cb3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cb40:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cb44:	d026      	beq.n	800cb94 <__ssputs_r+0x6c>
 800cb46:	6965      	ldr	r5, [r4, #20]
 800cb48:	6909      	ldr	r1, [r1, #16]
 800cb4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cb4e:	eba3 0901 	sub.w	r9, r3, r1
 800cb52:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cb56:	1c7b      	adds	r3, r7, #1
 800cb58:	444b      	add	r3, r9
 800cb5a:	106d      	asrs	r5, r5, #1
 800cb5c:	429d      	cmp	r5, r3
 800cb5e:	bf38      	it	cc
 800cb60:	461d      	movcc	r5, r3
 800cb62:	0553      	lsls	r3, r2, #21
 800cb64:	d527      	bpl.n	800cbb6 <__ssputs_r+0x8e>
 800cb66:	4629      	mov	r1, r5
 800cb68:	f7fd fdf0 	bl	800a74c <_malloc_r>
 800cb6c:	4606      	mov	r6, r0
 800cb6e:	b360      	cbz	r0, 800cbca <__ssputs_r+0xa2>
 800cb70:	6921      	ldr	r1, [r4, #16]
 800cb72:	464a      	mov	r2, r9
 800cb74:	f7fe fdb1 	bl	800b6da <memcpy>
 800cb78:	89a3      	ldrh	r3, [r4, #12]
 800cb7a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cb7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb82:	81a3      	strh	r3, [r4, #12]
 800cb84:	6126      	str	r6, [r4, #16]
 800cb86:	6165      	str	r5, [r4, #20]
 800cb88:	444e      	add	r6, r9
 800cb8a:	eba5 0509 	sub.w	r5, r5, r9
 800cb8e:	6026      	str	r6, [r4, #0]
 800cb90:	60a5      	str	r5, [r4, #8]
 800cb92:	463e      	mov	r6, r7
 800cb94:	42be      	cmp	r6, r7
 800cb96:	d900      	bls.n	800cb9a <__ssputs_r+0x72>
 800cb98:	463e      	mov	r6, r7
 800cb9a:	6820      	ldr	r0, [r4, #0]
 800cb9c:	4632      	mov	r2, r6
 800cb9e:	4641      	mov	r1, r8
 800cba0:	f000 fb6a 	bl	800d278 <memmove>
 800cba4:	68a3      	ldr	r3, [r4, #8]
 800cba6:	1b9b      	subs	r3, r3, r6
 800cba8:	60a3      	str	r3, [r4, #8]
 800cbaa:	6823      	ldr	r3, [r4, #0]
 800cbac:	4433      	add	r3, r6
 800cbae:	6023      	str	r3, [r4, #0]
 800cbb0:	2000      	movs	r0, #0
 800cbb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbb6:	462a      	mov	r2, r5
 800cbb8:	f000 fbde 	bl	800d378 <_realloc_r>
 800cbbc:	4606      	mov	r6, r0
 800cbbe:	2800      	cmp	r0, #0
 800cbc0:	d1e0      	bne.n	800cb84 <__ssputs_r+0x5c>
 800cbc2:	6921      	ldr	r1, [r4, #16]
 800cbc4:	4650      	mov	r0, sl
 800cbc6:	f7ff fbe3 	bl	800c390 <_free_r>
 800cbca:	230c      	movs	r3, #12
 800cbcc:	f8ca 3000 	str.w	r3, [sl]
 800cbd0:	89a3      	ldrh	r3, [r4, #12]
 800cbd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cbd6:	81a3      	strh	r3, [r4, #12]
 800cbd8:	f04f 30ff 	mov.w	r0, #4294967295
 800cbdc:	e7e9      	b.n	800cbb2 <__ssputs_r+0x8a>
	...

0800cbe0 <_svfiprintf_r>:
 800cbe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbe4:	4698      	mov	r8, r3
 800cbe6:	898b      	ldrh	r3, [r1, #12]
 800cbe8:	061b      	lsls	r3, r3, #24
 800cbea:	b09d      	sub	sp, #116	@ 0x74
 800cbec:	4607      	mov	r7, r0
 800cbee:	460d      	mov	r5, r1
 800cbf0:	4614      	mov	r4, r2
 800cbf2:	d510      	bpl.n	800cc16 <_svfiprintf_r+0x36>
 800cbf4:	690b      	ldr	r3, [r1, #16]
 800cbf6:	b973      	cbnz	r3, 800cc16 <_svfiprintf_r+0x36>
 800cbf8:	2140      	movs	r1, #64	@ 0x40
 800cbfa:	f7fd fda7 	bl	800a74c <_malloc_r>
 800cbfe:	6028      	str	r0, [r5, #0]
 800cc00:	6128      	str	r0, [r5, #16]
 800cc02:	b930      	cbnz	r0, 800cc12 <_svfiprintf_r+0x32>
 800cc04:	230c      	movs	r3, #12
 800cc06:	603b      	str	r3, [r7, #0]
 800cc08:	f04f 30ff 	mov.w	r0, #4294967295
 800cc0c:	b01d      	add	sp, #116	@ 0x74
 800cc0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc12:	2340      	movs	r3, #64	@ 0x40
 800cc14:	616b      	str	r3, [r5, #20]
 800cc16:	2300      	movs	r3, #0
 800cc18:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc1a:	2320      	movs	r3, #32
 800cc1c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cc20:	f8cd 800c 	str.w	r8, [sp, #12]
 800cc24:	2330      	movs	r3, #48	@ 0x30
 800cc26:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800cdc4 <_svfiprintf_r+0x1e4>
 800cc2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cc2e:	f04f 0901 	mov.w	r9, #1
 800cc32:	4623      	mov	r3, r4
 800cc34:	469a      	mov	sl, r3
 800cc36:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc3a:	b10a      	cbz	r2, 800cc40 <_svfiprintf_r+0x60>
 800cc3c:	2a25      	cmp	r2, #37	@ 0x25
 800cc3e:	d1f9      	bne.n	800cc34 <_svfiprintf_r+0x54>
 800cc40:	ebba 0b04 	subs.w	fp, sl, r4
 800cc44:	d00b      	beq.n	800cc5e <_svfiprintf_r+0x7e>
 800cc46:	465b      	mov	r3, fp
 800cc48:	4622      	mov	r2, r4
 800cc4a:	4629      	mov	r1, r5
 800cc4c:	4638      	mov	r0, r7
 800cc4e:	f7ff ff6b 	bl	800cb28 <__ssputs_r>
 800cc52:	3001      	adds	r0, #1
 800cc54:	f000 80a7 	beq.w	800cda6 <_svfiprintf_r+0x1c6>
 800cc58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc5a:	445a      	add	r2, fp
 800cc5c:	9209      	str	r2, [sp, #36]	@ 0x24
 800cc5e:	f89a 3000 	ldrb.w	r3, [sl]
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	f000 809f 	beq.w	800cda6 <_svfiprintf_r+0x1c6>
 800cc68:	2300      	movs	r3, #0
 800cc6a:	f04f 32ff 	mov.w	r2, #4294967295
 800cc6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cc72:	f10a 0a01 	add.w	sl, sl, #1
 800cc76:	9304      	str	r3, [sp, #16]
 800cc78:	9307      	str	r3, [sp, #28]
 800cc7a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cc7e:	931a      	str	r3, [sp, #104]	@ 0x68
 800cc80:	4654      	mov	r4, sl
 800cc82:	2205      	movs	r2, #5
 800cc84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc88:	484e      	ldr	r0, [pc, #312]	@ (800cdc4 <_svfiprintf_r+0x1e4>)
 800cc8a:	f7f3 faa1 	bl	80001d0 <memchr>
 800cc8e:	9a04      	ldr	r2, [sp, #16]
 800cc90:	b9d8      	cbnz	r0, 800ccca <_svfiprintf_r+0xea>
 800cc92:	06d0      	lsls	r0, r2, #27
 800cc94:	bf44      	itt	mi
 800cc96:	2320      	movmi	r3, #32
 800cc98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cc9c:	0711      	lsls	r1, r2, #28
 800cc9e:	bf44      	itt	mi
 800cca0:	232b      	movmi	r3, #43	@ 0x2b
 800cca2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cca6:	f89a 3000 	ldrb.w	r3, [sl]
 800ccaa:	2b2a      	cmp	r3, #42	@ 0x2a
 800ccac:	d015      	beq.n	800ccda <_svfiprintf_r+0xfa>
 800ccae:	9a07      	ldr	r2, [sp, #28]
 800ccb0:	4654      	mov	r4, sl
 800ccb2:	2000      	movs	r0, #0
 800ccb4:	f04f 0c0a 	mov.w	ip, #10
 800ccb8:	4621      	mov	r1, r4
 800ccba:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ccbe:	3b30      	subs	r3, #48	@ 0x30
 800ccc0:	2b09      	cmp	r3, #9
 800ccc2:	d94b      	bls.n	800cd5c <_svfiprintf_r+0x17c>
 800ccc4:	b1b0      	cbz	r0, 800ccf4 <_svfiprintf_r+0x114>
 800ccc6:	9207      	str	r2, [sp, #28]
 800ccc8:	e014      	b.n	800ccf4 <_svfiprintf_r+0x114>
 800ccca:	eba0 0308 	sub.w	r3, r0, r8
 800ccce:	fa09 f303 	lsl.w	r3, r9, r3
 800ccd2:	4313      	orrs	r3, r2
 800ccd4:	9304      	str	r3, [sp, #16]
 800ccd6:	46a2      	mov	sl, r4
 800ccd8:	e7d2      	b.n	800cc80 <_svfiprintf_r+0xa0>
 800ccda:	9b03      	ldr	r3, [sp, #12]
 800ccdc:	1d19      	adds	r1, r3, #4
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	9103      	str	r1, [sp, #12]
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	bfbb      	ittet	lt
 800cce6:	425b      	neglt	r3, r3
 800cce8:	f042 0202 	orrlt.w	r2, r2, #2
 800ccec:	9307      	strge	r3, [sp, #28]
 800ccee:	9307      	strlt	r3, [sp, #28]
 800ccf0:	bfb8      	it	lt
 800ccf2:	9204      	strlt	r2, [sp, #16]
 800ccf4:	7823      	ldrb	r3, [r4, #0]
 800ccf6:	2b2e      	cmp	r3, #46	@ 0x2e
 800ccf8:	d10a      	bne.n	800cd10 <_svfiprintf_r+0x130>
 800ccfa:	7863      	ldrb	r3, [r4, #1]
 800ccfc:	2b2a      	cmp	r3, #42	@ 0x2a
 800ccfe:	d132      	bne.n	800cd66 <_svfiprintf_r+0x186>
 800cd00:	9b03      	ldr	r3, [sp, #12]
 800cd02:	1d1a      	adds	r2, r3, #4
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	9203      	str	r2, [sp, #12]
 800cd08:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cd0c:	3402      	adds	r4, #2
 800cd0e:	9305      	str	r3, [sp, #20]
 800cd10:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800cdd4 <_svfiprintf_r+0x1f4>
 800cd14:	7821      	ldrb	r1, [r4, #0]
 800cd16:	2203      	movs	r2, #3
 800cd18:	4650      	mov	r0, sl
 800cd1a:	f7f3 fa59 	bl	80001d0 <memchr>
 800cd1e:	b138      	cbz	r0, 800cd30 <_svfiprintf_r+0x150>
 800cd20:	9b04      	ldr	r3, [sp, #16]
 800cd22:	eba0 000a 	sub.w	r0, r0, sl
 800cd26:	2240      	movs	r2, #64	@ 0x40
 800cd28:	4082      	lsls	r2, r0
 800cd2a:	4313      	orrs	r3, r2
 800cd2c:	3401      	adds	r4, #1
 800cd2e:	9304      	str	r3, [sp, #16]
 800cd30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd34:	4824      	ldr	r0, [pc, #144]	@ (800cdc8 <_svfiprintf_r+0x1e8>)
 800cd36:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cd3a:	2206      	movs	r2, #6
 800cd3c:	f7f3 fa48 	bl	80001d0 <memchr>
 800cd40:	2800      	cmp	r0, #0
 800cd42:	d036      	beq.n	800cdb2 <_svfiprintf_r+0x1d2>
 800cd44:	4b21      	ldr	r3, [pc, #132]	@ (800cdcc <_svfiprintf_r+0x1ec>)
 800cd46:	bb1b      	cbnz	r3, 800cd90 <_svfiprintf_r+0x1b0>
 800cd48:	9b03      	ldr	r3, [sp, #12]
 800cd4a:	3307      	adds	r3, #7
 800cd4c:	f023 0307 	bic.w	r3, r3, #7
 800cd50:	3308      	adds	r3, #8
 800cd52:	9303      	str	r3, [sp, #12]
 800cd54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd56:	4433      	add	r3, r6
 800cd58:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd5a:	e76a      	b.n	800cc32 <_svfiprintf_r+0x52>
 800cd5c:	fb0c 3202 	mla	r2, ip, r2, r3
 800cd60:	460c      	mov	r4, r1
 800cd62:	2001      	movs	r0, #1
 800cd64:	e7a8      	b.n	800ccb8 <_svfiprintf_r+0xd8>
 800cd66:	2300      	movs	r3, #0
 800cd68:	3401      	adds	r4, #1
 800cd6a:	9305      	str	r3, [sp, #20]
 800cd6c:	4619      	mov	r1, r3
 800cd6e:	f04f 0c0a 	mov.w	ip, #10
 800cd72:	4620      	mov	r0, r4
 800cd74:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cd78:	3a30      	subs	r2, #48	@ 0x30
 800cd7a:	2a09      	cmp	r2, #9
 800cd7c:	d903      	bls.n	800cd86 <_svfiprintf_r+0x1a6>
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d0c6      	beq.n	800cd10 <_svfiprintf_r+0x130>
 800cd82:	9105      	str	r1, [sp, #20]
 800cd84:	e7c4      	b.n	800cd10 <_svfiprintf_r+0x130>
 800cd86:	fb0c 2101 	mla	r1, ip, r1, r2
 800cd8a:	4604      	mov	r4, r0
 800cd8c:	2301      	movs	r3, #1
 800cd8e:	e7f0      	b.n	800cd72 <_svfiprintf_r+0x192>
 800cd90:	ab03      	add	r3, sp, #12
 800cd92:	9300      	str	r3, [sp, #0]
 800cd94:	462a      	mov	r2, r5
 800cd96:	4b0e      	ldr	r3, [pc, #56]	@ (800cdd0 <_svfiprintf_r+0x1f0>)
 800cd98:	a904      	add	r1, sp, #16
 800cd9a:	4638      	mov	r0, r7
 800cd9c:	f7fd fe02 	bl	800a9a4 <_printf_float>
 800cda0:	1c42      	adds	r2, r0, #1
 800cda2:	4606      	mov	r6, r0
 800cda4:	d1d6      	bne.n	800cd54 <_svfiprintf_r+0x174>
 800cda6:	89ab      	ldrh	r3, [r5, #12]
 800cda8:	065b      	lsls	r3, r3, #25
 800cdaa:	f53f af2d 	bmi.w	800cc08 <_svfiprintf_r+0x28>
 800cdae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cdb0:	e72c      	b.n	800cc0c <_svfiprintf_r+0x2c>
 800cdb2:	ab03      	add	r3, sp, #12
 800cdb4:	9300      	str	r3, [sp, #0]
 800cdb6:	462a      	mov	r2, r5
 800cdb8:	4b05      	ldr	r3, [pc, #20]	@ (800cdd0 <_svfiprintf_r+0x1f0>)
 800cdba:	a904      	add	r1, sp, #16
 800cdbc:	4638      	mov	r0, r7
 800cdbe:	f7fe f889 	bl	800aed4 <_printf_i>
 800cdc2:	e7ed      	b.n	800cda0 <_svfiprintf_r+0x1c0>
 800cdc4:	0800ea18 	.word	0x0800ea18
 800cdc8:	0800ea22 	.word	0x0800ea22
 800cdcc:	0800a9a5 	.word	0x0800a9a5
 800cdd0:	0800cb29 	.word	0x0800cb29
 800cdd4:	0800ea1e 	.word	0x0800ea1e

0800cdd8 <__sfputc_r>:
 800cdd8:	6893      	ldr	r3, [r2, #8]
 800cdda:	3b01      	subs	r3, #1
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	b410      	push	{r4}
 800cde0:	6093      	str	r3, [r2, #8]
 800cde2:	da08      	bge.n	800cdf6 <__sfputc_r+0x1e>
 800cde4:	6994      	ldr	r4, [r2, #24]
 800cde6:	42a3      	cmp	r3, r4
 800cde8:	db01      	blt.n	800cdee <__sfputc_r+0x16>
 800cdea:	290a      	cmp	r1, #10
 800cdec:	d103      	bne.n	800cdf6 <__sfputc_r+0x1e>
 800cdee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cdf2:	f7fe bb38 	b.w	800b466 <__swbuf_r>
 800cdf6:	6813      	ldr	r3, [r2, #0]
 800cdf8:	1c58      	adds	r0, r3, #1
 800cdfa:	6010      	str	r0, [r2, #0]
 800cdfc:	7019      	strb	r1, [r3, #0]
 800cdfe:	4608      	mov	r0, r1
 800ce00:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ce04:	4770      	bx	lr

0800ce06 <__sfputs_r>:
 800ce06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce08:	4606      	mov	r6, r0
 800ce0a:	460f      	mov	r7, r1
 800ce0c:	4614      	mov	r4, r2
 800ce0e:	18d5      	adds	r5, r2, r3
 800ce10:	42ac      	cmp	r4, r5
 800ce12:	d101      	bne.n	800ce18 <__sfputs_r+0x12>
 800ce14:	2000      	movs	r0, #0
 800ce16:	e007      	b.n	800ce28 <__sfputs_r+0x22>
 800ce18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce1c:	463a      	mov	r2, r7
 800ce1e:	4630      	mov	r0, r6
 800ce20:	f7ff ffda 	bl	800cdd8 <__sfputc_r>
 800ce24:	1c43      	adds	r3, r0, #1
 800ce26:	d1f3      	bne.n	800ce10 <__sfputs_r+0xa>
 800ce28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ce2c <_vfiprintf_r>:
 800ce2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce30:	460d      	mov	r5, r1
 800ce32:	b09d      	sub	sp, #116	@ 0x74
 800ce34:	4614      	mov	r4, r2
 800ce36:	4698      	mov	r8, r3
 800ce38:	4606      	mov	r6, r0
 800ce3a:	b118      	cbz	r0, 800ce44 <_vfiprintf_r+0x18>
 800ce3c:	6a03      	ldr	r3, [r0, #32]
 800ce3e:	b90b      	cbnz	r3, 800ce44 <_vfiprintf_r+0x18>
 800ce40:	f7fe f9f4 	bl	800b22c <__sinit>
 800ce44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ce46:	07d9      	lsls	r1, r3, #31
 800ce48:	d405      	bmi.n	800ce56 <_vfiprintf_r+0x2a>
 800ce4a:	89ab      	ldrh	r3, [r5, #12]
 800ce4c:	059a      	lsls	r2, r3, #22
 800ce4e:	d402      	bmi.n	800ce56 <_vfiprintf_r+0x2a>
 800ce50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ce52:	f7fe fc40 	bl	800b6d6 <__retarget_lock_acquire_recursive>
 800ce56:	89ab      	ldrh	r3, [r5, #12]
 800ce58:	071b      	lsls	r3, r3, #28
 800ce5a:	d501      	bpl.n	800ce60 <_vfiprintf_r+0x34>
 800ce5c:	692b      	ldr	r3, [r5, #16]
 800ce5e:	b99b      	cbnz	r3, 800ce88 <_vfiprintf_r+0x5c>
 800ce60:	4629      	mov	r1, r5
 800ce62:	4630      	mov	r0, r6
 800ce64:	f7fe fb3e 	bl	800b4e4 <__swsetup_r>
 800ce68:	b170      	cbz	r0, 800ce88 <_vfiprintf_r+0x5c>
 800ce6a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ce6c:	07dc      	lsls	r4, r3, #31
 800ce6e:	d504      	bpl.n	800ce7a <_vfiprintf_r+0x4e>
 800ce70:	f04f 30ff 	mov.w	r0, #4294967295
 800ce74:	b01d      	add	sp, #116	@ 0x74
 800ce76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce7a:	89ab      	ldrh	r3, [r5, #12]
 800ce7c:	0598      	lsls	r0, r3, #22
 800ce7e:	d4f7      	bmi.n	800ce70 <_vfiprintf_r+0x44>
 800ce80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ce82:	f7fe fc29 	bl	800b6d8 <__retarget_lock_release_recursive>
 800ce86:	e7f3      	b.n	800ce70 <_vfiprintf_r+0x44>
 800ce88:	2300      	movs	r3, #0
 800ce8a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce8c:	2320      	movs	r3, #32
 800ce8e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ce92:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce96:	2330      	movs	r3, #48	@ 0x30
 800ce98:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d048 <_vfiprintf_r+0x21c>
 800ce9c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cea0:	f04f 0901 	mov.w	r9, #1
 800cea4:	4623      	mov	r3, r4
 800cea6:	469a      	mov	sl, r3
 800cea8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ceac:	b10a      	cbz	r2, 800ceb2 <_vfiprintf_r+0x86>
 800ceae:	2a25      	cmp	r2, #37	@ 0x25
 800ceb0:	d1f9      	bne.n	800cea6 <_vfiprintf_r+0x7a>
 800ceb2:	ebba 0b04 	subs.w	fp, sl, r4
 800ceb6:	d00b      	beq.n	800ced0 <_vfiprintf_r+0xa4>
 800ceb8:	465b      	mov	r3, fp
 800ceba:	4622      	mov	r2, r4
 800cebc:	4629      	mov	r1, r5
 800cebe:	4630      	mov	r0, r6
 800cec0:	f7ff ffa1 	bl	800ce06 <__sfputs_r>
 800cec4:	3001      	adds	r0, #1
 800cec6:	f000 80a7 	beq.w	800d018 <_vfiprintf_r+0x1ec>
 800ceca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cecc:	445a      	add	r2, fp
 800cece:	9209      	str	r2, [sp, #36]	@ 0x24
 800ced0:	f89a 3000 	ldrb.w	r3, [sl]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	f000 809f 	beq.w	800d018 <_vfiprintf_r+0x1ec>
 800ceda:	2300      	movs	r3, #0
 800cedc:	f04f 32ff 	mov.w	r2, #4294967295
 800cee0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cee4:	f10a 0a01 	add.w	sl, sl, #1
 800cee8:	9304      	str	r3, [sp, #16]
 800ceea:	9307      	str	r3, [sp, #28]
 800ceec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cef0:	931a      	str	r3, [sp, #104]	@ 0x68
 800cef2:	4654      	mov	r4, sl
 800cef4:	2205      	movs	r2, #5
 800cef6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cefa:	4853      	ldr	r0, [pc, #332]	@ (800d048 <_vfiprintf_r+0x21c>)
 800cefc:	f7f3 f968 	bl	80001d0 <memchr>
 800cf00:	9a04      	ldr	r2, [sp, #16]
 800cf02:	b9d8      	cbnz	r0, 800cf3c <_vfiprintf_r+0x110>
 800cf04:	06d1      	lsls	r1, r2, #27
 800cf06:	bf44      	itt	mi
 800cf08:	2320      	movmi	r3, #32
 800cf0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cf0e:	0713      	lsls	r3, r2, #28
 800cf10:	bf44      	itt	mi
 800cf12:	232b      	movmi	r3, #43	@ 0x2b
 800cf14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cf18:	f89a 3000 	ldrb.w	r3, [sl]
 800cf1c:	2b2a      	cmp	r3, #42	@ 0x2a
 800cf1e:	d015      	beq.n	800cf4c <_vfiprintf_r+0x120>
 800cf20:	9a07      	ldr	r2, [sp, #28]
 800cf22:	4654      	mov	r4, sl
 800cf24:	2000      	movs	r0, #0
 800cf26:	f04f 0c0a 	mov.w	ip, #10
 800cf2a:	4621      	mov	r1, r4
 800cf2c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cf30:	3b30      	subs	r3, #48	@ 0x30
 800cf32:	2b09      	cmp	r3, #9
 800cf34:	d94b      	bls.n	800cfce <_vfiprintf_r+0x1a2>
 800cf36:	b1b0      	cbz	r0, 800cf66 <_vfiprintf_r+0x13a>
 800cf38:	9207      	str	r2, [sp, #28]
 800cf3a:	e014      	b.n	800cf66 <_vfiprintf_r+0x13a>
 800cf3c:	eba0 0308 	sub.w	r3, r0, r8
 800cf40:	fa09 f303 	lsl.w	r3, r9, r3
 800cf44:	4313      	orrs	r3, r2
 800cf46:	9304      	str	r3, [sp, #16]
 800cf48:	46a2      	mov	sl, r4
 800cf4a:	e7d2      	b.n	800cef2 <_vfiprintf_r+0xc6>
 800cf4c:	9b03      	ldr	r3, [sp, #12]
 800cf4e:	1d19      	adds	r1, r3, #4
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	9103      	str	r1, [sp, #12]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	bfbb      	ittet	lt
 800cf58:	425b      	neglt	r3, r3
 800cf5a:	f042 0202 	orrlt.w	r2, r2, #2
 800cf5e:	9307      	strge	r3, [sp, #28]
 800cf60:	9307      	strlt	r3, [sp, #28]
 800cf62:	bfb8      	it	lt
 800cf64:	9204      	strlt	r2, [sp, #16]
 800cf66:	7823      	ldrb	r3, [r4, #0]
 800cf68:	2b2e      	cmp	r3, #46	@ 0x2e
 800cf6a:	d10a      	bne.n	800cf82 <_vfiprintf_r+0x156>
 800cf6c:	7863      	ldrb	r3, [r4, #1]
 800cf6e:	2b2a      	cmp	r3, #42	@ 0x2a
 800cf70:	d132      	bne.n	800cfd8 <_vfiprintf_r+0x1ac>
 800cf72:	9b03      	ldr	r3, [sp, #12]
 800cf74:	1d1a      	adds	r2, r3, #4
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	9203      	str	r2, [sp, #12]
 800cf7a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cf7e:	3402      	adds	r4, #2
 800cf80:	9305      	str	r3, [sp, #20]
 800cf82:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d058 <_vfiprintf_r+0x22c>
 800cf86:	7821      	ldrb	r1, [r4, #0]
 800cf88:	2203      	movs	r2, #3
 800cf8a:	4650      	mov	r0, sl
 800cf8c:	f7f3 f920 	bl	80001d0 <memchr>
 800cf90:	b138      	cbz	r0, 800cfa2 <_vfiprintf_r+0x176>
 800cf92:	9b04      	ldr	r3, [sp, #16]
 800cf94:	eba0 000a 	sub.w	r0, r0, sl
 800cf98:	2240      	movs	r2, #64	@ 0x40
 800cf9a:	4082      	lsls	r2, r0
 800cf9c:	4313      	orrs	r3, r2
 800cf9e:	3401      	adds	r4, #1
 800cfa0:	9304      	str	r3, [sp, #16]
 800cfa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfa6:	4829      	ldr	r0, [pc, #164]	@ (800d04c <_vfiprintf_r+0x220>)
 800cfa8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cfac:	2206      	movs	r2, #6
 800cfae:	f7f3 f90f 	bl	80001d0 <memchr>
 800cfb2:	2800      	cmp	r0, #0
 800cfb4:	d03f      	beq.n	800d036 <_vfiprintf_r+0x20a>
 800cfb6:	4b26      	ldr	r3, [pc, #152]	@ (800d050 <_vfiprintf_r+0x224>)
 800cfb8:	bb1b      	cbnz	r3, 800d002 <_vfiprintf_r+0x1d6>
 800cfba:	9b03      	ldr	r3, [sp, #12]
 800cfbc:	3307      	adds	r3, #7
 800cfbe:	f023 0307 	bic.w	r3, r3, #7
 800cfc2:	3308      	adds	r3, #8
 800cfc4:	9303      	str	r3, [sp, #12]
 800cfc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfc8:	443b      	add	r3, r7
 800cfca:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfcc:	e76a      	b.n	800cea4 <_vfiprintf_r+0x78>
 800cfce:	fb0c 3202 	mla	r2, ip, r2, r3
 800cfd2:	460c      	mov	r4, r1
 800cfd4:	2001      	movs	r0, #1
 800cfd6:	e7a8      	b.n	800cf2a <_vfiprintf_r+0xfe>
 800cfd8:	2300      	movs	r3, #0
 800cfda:	3401      	adds	r4, #1
 800cfdc:	9305      	str	r3, [sp, #20]
 800cfde:	4619      	mov	r1, r3
 800cfe0:	f04f 0c0a 	mov.w	ip, #10
 800cfe4:	4620      	mov	r0, r4
 800cfe6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cfea:	3a30      	subs	r2, #48	@ 0x30
 800cfec:	2a09      	cmp	r2, #9
 800cfee:	d903      	bls.n	800cff8 <_vfiprintf_r+0x1cc>
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d0c6      	beq.n	800cf82 <_vfiprintf_r+0x156>
 800cff4:	9105      	str	r1, [sp, #20]
 800cff6:	e7c4      	b.n	800cf82 <_vfiprintf_r+0x156>
 800cff8:	fb0c 2101 	mla	r1, ip, r1, r2
 800cffc:	4604      	mov	r4, r0
 800cffe:	2301      	movs	r3, #1
 800d000:	e7f0      	b.n	800cfe4 <_vfiprintf_r+0x1b8>
 800d002:	ab03      	add	r3, sp, #12
 800d004:	9300      	str	r3, [sp, #0]
 800d006:	462a      	mov	r2, r5
 800d008:	4b12      	ldr	r3, [pc, #72]	@ (800d054 <_vfiprintf_r+0x228>)
 800d00a:	a904      	add	r1, sp, #16
 800d00c:	4630      	mov	r0, r6
 800d00e:	f7fd fcc9 	bl	800a9a4 <_printf_float>
 800d012:	4607      	mov	r7, r0
 800d014:	1c78      	adds	r0, r7, #1
 800d016:	d1d6      	bne.n	800cfc6 <_vfiprintf_r+0x19a>
 800d018:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d01a:	07d9      	lsls	r1, r3, #31
 800d01c:	d405      	bmi.n	800d02a <_vfiprintf_r+0x1fe>
 800d01e:	89ab      	ldrh	r3, [r5, #12]
 800d020:	059a      	lsls	r2, r3, #22
 800d022:	d402      	bmi.n	800d02a <_vfiprintf_r+0x1fe>
 800d024:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d026:	f7fe fb57 	bl	800b6d8 <__retarget_lock_release_recursive>
 800d02a:	89ab      	ldrh	r3, [r5, #12]
 800d02c:	065b      	lsls	r3, r3, #25
 800d02e:	f53f af1f 	bmi.w	800ce70 <_vfiprintf_r+0x44>
 800d032:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d034:	e71e      	b.n	800ce74 <_vfiprintf_r+0x48>
 800d036:	ab03      	add	r3, sp, #12
 800d038:	9300      	str	r3, [sp, #0]
 800d03a:	462a      	mov	r2, r5
 800d03c:	4b05      	ldr	r3, [pc, #20]	@ (800d054 <_vfiprintf_r+0x228>)
 800d03e:	a904      	add	r1, sp, #16
 800d040:	4630      	mov	r0, r6
 800d042:	f7fd ff47 	bl	800aed4 <_printf_i>
 800d046:	e7e4      	b.n	800d012 <_vfiprintf_r+0x1e6>
 800d048:	0800ea18 	.word	0x0800ea18
 800d04c:	0800ea22 	.word	0x0800ea22
 800d050:	0800a9a5 	.word	0x0800a9a5
 800d054:	0800ce07 	.word	0x0800ce07
 800d058:	0800ea1e 	.word	0x0800ea1e

0800d05c <__sflush_r>:
 800d05c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d064:	0716      	lsls	r6, r2, #28
 800d066:	4605      	mov	r5, r0
 800d068:	460c      	mov	r4, r1
 800d06a:	d454      	bmi.n	800d116 <__sflush_r+0xba>
 800d06c:	684b      	ldr	r3, [r1, #4]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	dc02      	bgt.n	800d078 <__sflush_r+0x1c>
 800d072:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d074:	2b00      	cmp	r3, #0
 800d076:	dd48      	ble.n	800d10a <__sflush_r+0xae>
 800d078:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d07a:	2e00      	cmp	r6, #0
 800d07c:	d045      	beq.n	800d10a <__sflush_r+0xae>
 800d07e:	2300      	movs	r3, #0
 800d080:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d084:	682f      	ldr	r7, [r5, #0]
 800d086:	6a21      	ldr	r1, [r4, #32]
 800d088:	602b      	str	r3, [r5, #0]
 800d08a:	d030      	beq.n	800d0ee <__sflush_r+0x92>
 800d08c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d08e:	89a3      	ldrh	r3, [r4, #12]
 800d090:	0759      	lsls	r1, r3, #29
 800d092:	d505      	bpl.n	800d0a0 <__sflush_r+0x44>
 800d094:	6863      	ldr	r3, [r4, #4]
 800d096:	1ad2      	subs	r2, r2, r3
 800d098:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d09a:	b10b      	cbz	r3, 800d0a0 <__sflush_r+0x44>
 800d09c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d09e:	1ad2      	subs	r2, r2, r3
 800d0a0:	2300      	movs	r3, #0
 800d0a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d0a4:	6a21      	ldr	r1, [r4, #32]
 800d0a6:	4628      	mov	r0, r5
 800d0a8:	47b0      	blx	r6
 800d0aa:	1c43      	adds	r3, r0, #1
 800d0ac:	89a3      	ldrh	r3, [r4, #12]
 800d0ae:	d106      	bne.n	800d0be <__sflush_r+0x62>
 800d0b0:	6829      	ldr	r1, [r5, #0]
 800d0b2:	291d      	cmp	r1, #29
 800d0b4:	d82b      	bhi.n	800d10e <__sflush_r+0xb2>
 800d0b6:	4a2a      	ldr	r2, [pc, #168]	@ (800d160 <__sflush_r+0x104>)
 800d0b8:	410a      	asrs	r2, r1
 800d0ba:	07d6      	lsls	r6, r2, #31
 800d0bc:	d427      	bmi.n	800d10e <__sflush_r+0xb2>
 800d0be:	2200      	movs	r2, #0
 800d0c0:	6062      	str	r2, [r4, #4]
 800d0c2:	04d9      	lsls	r1, r3, #19
 800d0c4:	6922      	ldr	r2, [r4, #16]
 800d0c6:	6022      	str	r2, [r4, #0]
 800d0c8:	d504      	bpl.n	800d0d4 <__sflush_r+0x78>
 800d0ca:	1c42      	adds	r2, r0, #1
 800d0cc:	d101      	bne.n	800d0d2 <__sflush_r+0x76>
 800d0ce:	682b      	ldr	r3, [r5, #0]
 800d0d0:	b903      	cbnz	r3, 800d0d4 <__sflush_r+0x78>
 800d0d2:	6560      	str	r0, [r4, #84]	@ 0x54
 800d0d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d0d6:	602f      	str	r7, [r5, #0]
 800d0d8:	b1b9      	cbz	r1, 800d10a <__sflush_r+0xae>
 800d0da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d0de:	4299      	cmp	r1, r3
 800d0e0:	d002      	beq.n	800d0e8 <__sflush_r+0x8c>
 800d0e2:	4628      	mov	r0, r5
 800d0e4:	f7ff f954 	bl	800c390 <_free_r>
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	6363      	str	r3, [r4, #52]	@ 0x34
 800d0ec:	e00d      	b.n	800d10a <__sflush_r+0xae>
 800d0ee:	2301      	movs	r3, #1
 800d0f0:	4628      	mov	r0, r5
 800d0f2:	47b0      	blx	r6
 800d0f4:	4602      	mov	r2, r0
 800d0f6:	1c50      	adds	r0, r2, #1
 800d0f8:	d1c9      	bne.n	800d08e <__sflush_r+0x32>
 800d0fa:	682b      	ldr	r3, [r5, #0]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	d0c6      	beq.n	800d08e <__sflush_r+0x32>
 800d100:	2b1d      	cmp	r3, #29
 800d102:	d001      	beq.n	800d108 <__sflush_r+0xac>
 800d104:	2b16      	cmp	r3, #22
 800d106:	d11e      	bne.n	800d146 <__sflush_r+0xea>
 800d108:	602f      	str	r7, [r5, #0]
 800d10a:	2000      	movs	r0, #0
 800d10c:	e022      	b.n	800d154 <__sflush_r+0xf8>
 800d10e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d112:	b21b      	sxth	r3, r3
 800d114:	e01b      	b.n	800d14e <__sflush_r+0xf2>
 800d116:	690f      	ldr	r7, [r1, #16]
 800d118:	2f00      	cmp	r7, #0
 800d11a:	d0f6      	beq.n	800d10a <__sflush_r+0xae>
 800d11c:	0793      	lsls	r3, r2, #30
 800d11e:	680e      	ldr	r6, [r1, #0]
 800d120:	bf08      	it	eq
 800d122:	694b      	ldreq	r3, [r1, #20]
 800d124:	600f      	str	r7, [r1, #0]
 800d126:	bf18      	it	ne
 800d128:	2300      	movne	r3, #0
 800d12a:	eba6 0807 	sub.w	r8, r6, r7
 800d12e:	608b      	str	r3, [r1, #8]
 800d130:	f1b8 0f00 	cmp.w	r8, #0
 800d134:	dde9      	ble.n	800d10a <__sflush_r+0xae>
 800d136:	6a21      	ldr	r1, [r4, #32]
 800d138:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d13a:	4643      	mov	r3, r8
 800d13c:	463a      	mov	r2, r7
 800d13e:	4628      	mov	r0, r5
 800d140:	47b0      	blx	r6
 800d142:	2800      	cmp	r0, #0
 800d144:	dc08      	bgt.n	800d158 <__sflush_r+0xfc>
 800d146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d14a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d14e:	81a3      	strh	r3, [r4, #12]
 800d150:	f04f 30ff 	mov.w	r0, #4294967295
 800d154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d158:	4407      	add	r7, r0
 800d15a:	eba8 0800 	sub.w	r8, r8, r0
 800d15e:	e7e7      	b.n	800d130 <__sflush_r+0xd4>
 800d160:	dfbffffe 	.word	0xdfbffffe

0800d164 <_fflush_r>:
 800d164:	b538      	push	{r3, r4, r5, lr}
 800d166:	690b      	ldr	r3, [r1, #16]
 800d168:	4605      	mov	r5, r0
 800d16a:	460c      	mov	r4, r1
 800d16c:	b913      	cbnz	r3, 800d174 <_fflush_r+0x10>
 800d16e:	2500      	movs	r5, #0
 800d170:	4628      	mov	r0, r5
 800d172:	bd38      	pop	{r3, r4, r5, pc}
 800d174:	b118      	cbz	r0, 800d17e <_fflush_r+0x1a>
 800d176:	6a03      	ldr	r3, [r0, #32]
 800d178:	b90b      	cbnz	r3, 800d17e <_fflush_r+0x1a>
 800d17a:	f7fe f857 	bl	800b22c <__sinit>
 800d17e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d182:	2b00      	cmp	r3, #0
 800d184:	d0f3      	beq.n	800d16e <_fflush_r+0xa>
 800d186:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d188:	07d0      	lsls	r0, r2, #31
 800d18a:	d404      	bmi.n	800d196 <_fflush_r+0x32>
 800d18c:	0599      	lsls	r1, r3, #22
 800d18e:	d402      	bmi.n	800d196 <_fflush_r+0x32>
 800d190:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d192:	f7fe faa0 	bl	800b6d6 <__retarget_lock_acquire_recursive>
 800d196:	4628      	mov	r0, r5
 800d198:	4621      	mov	r1, r4
 800d19a:	f7ff ff5f 	bl	800d05c <__sflush_r>
 800d19e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d1a0:	07da      	lsls	r2, r3, #31
 800d1a2:	4605      	mov	r5, r0
 800d1a4:	d4e4      	bmi.n	800d170 <_fflush_r+0xc>
 800d1a6:	89a3      	ldrh	r3, [r4, #12]
 800d1a8:	059b      	lsls	r3, r3, #22
 800d1aa:	d4e1      	bmi.n	800d170 <_fflush_r+0xc>
 800d1ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d1ae:	f7fe fa93 	bl	800b6d8 <__retarget_lock_release_recursive>
 800d1b2:	e7dd      	b.n	800d170 <_fflush_r+0xc>

0800d1b4 <__swhatbuf_r>:
 800d1b4:	b570      	push	{r4, r5, r6, lr}
 800d1b6:	460c      	mov	r4, r1
 800d1b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d1bc:	2900      	cmp	r1, #0
 800d1be:	b096      	sub	sp, #88	@ 0x58
 800d1c0:	4615      	mov	r5, r2
 800d1c2:	461e      	mov	r6, r3
 800d1c4:	da0d      	bge.n	800d1e2 <__swhatbuf_r+0x2e>
 800d1c6:	89a3      	ldrh	r3, [r4, #12]
 800d1c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d1cc:	f04f 0100 	mov.w	r1, #0
 800d1d0:	bf14      	ite	ne
 800d1d2:	2340      	movne	r3, #64	@ 0x40
 800d1d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d1d8:	2000      	movs	r0, #0
 800d1da:	6031      	str	r1, [r6, #0]
 800d1dc:	602b      	str	r3, [r5, #0]
 800d1de:	b016      	add	sp, #88	@ 0x58
 800d1e0:	bd70      	pop	{r4, r5, r6, pc}
 800d1e2:	466a      	mov	r2, sp
 800d1e4:	f000 f862 	bl	800d2ac <_fstat_r>
 800d1e8:	2800      	cmp	r0, #0
 800d1ea:	dbec      	blt.n	800d1c6 <__swhatbuf_r+0x12>
 800d1ec:	9901      	ldr	r1, [sp, #4]
 800d1ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d1f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d1f6:	4259      	negs	r1, r3
 800d1f8:	4159      	adcs	r1, r3
 800d1fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d1fe:	e7eb      	b.n	800d1d8 <__swhatbuf_r+0x24>

0800d200 <__smakebuf_r>:
 800d200:	898b      	ldrh	r3, [r1, #12]
 800d202:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d204:	079d      	lsls	r5, r3, #30
 800d206:	4606      	mov	r6, r0
 800d208:	460c      	mov	r4, r1
 800d20a:	d507      	bpl.n	800d21c <__smakebuf_r+0x1c>
 800d20c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d210:	6023      	str	r3, [r4, #0]
 800d212:	6123      	str	r3, [r4, #16]
 800d214:	2301      	movs	r3, #1
 800d216:	6163      	str	r3, [r4, #20]
 800d218:	b003      	add	sp, #12
 800d21a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d21c:	ab01      	add	r3, sp, #4
 800d21e:	466a      	mov	r2, sp
 800d220:	f7ff ffc8 	bl	800d1b4 <__swhatbuf_r>
 800d224:	9f00      	ldr	r7, [sp, #0]
 800d226:	4605      	mov	r5, r0
 800d228:	4639      	mov	r1, r7
 800d22a:	4630      	mov	r0, r6
 800d22c:	f7fd fa8e 	bl	800a74c <_malloc_r>
 800d230:	b948      	cbnz	r0, 800d246 <__smakebuf_r+0x46>
 800d232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d236:	059a      	lsls	r2, r3, #22
 800d238:	d4ee      	bmi.n	800d218 <__smakebuf_r+0x18>
 800d23a:	f023 0303 	bic.w	r3, r3, #3
 800d23e:	f043 0302 	orr.w	r3, r3, #2
 800d242:	81a3      	strh	r3, [r4, #12]
 800d244:	e7e2      	b.n	800d20c <__smakebuf_r+0xc>
 800d246:	89a3      	ldrh	r3, [r4, #12]
 800d248:	6020      	str	r0, [r4, #0]
 800d24a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d24e:	81a3      	strh	r3, [r4, #12]
 800d250:	9b01      	ldr	r3, [sp, #4]
 800d252:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d256:	b15b      	cbz	r3, 800d270 <__smakebuf_r+0x70>
 800d258:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d25c:	4630      	mov	r0, r6
 800d25e:	f000 f837 	bl	800d2d0 <_isatty_r>
 800d262:	b128      	cbz	r0, 800d270 <__smakebuf_r+0x70>
 800d264:	89a3      	ldrh	r3, [r4, #12]
 800d266:	f023 0303 	bic.w	r3, r3, #3
 800d26a:	f043 0301 	orr.w	r3, r3, #1
 800d26e:	81a3      	strh	r3, [r4, #12]
 800d270:	89a3      	ldrh	r3, [r4, #12]
 800d272:	431d      	orrs	r5, r3
 800d274:	81a5      	strh	r5, [r4, #12]
 800d276:	e7cf      	b.n	800d218 <__smakebuf_r+0x18>

0800d278 <memmove>:
 800d278:	4288      	cmp	r0, r1
 800d27a:	b510      	push	{r4, lr}
 800d27c:	eb01 0402 	add.w	r4, r1, r2
 800d280:	d902      	bls.n	800d288 <memmove+0x10>
 800d282:	4284      	cmp	r4, r0
 800d284:	4623      	mov	r3, r4
 800d286:	d807      	bhi.n	800d298 <memmove+0x20>
 800d288:	1e43      	subs	r3, r0, #1
 800d28a:	42a1      	cmp	r1, r4
 800d28c:	d008      	beq.n	800d2a0 <memmove+0x28>
 800d28e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d292:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d296:	e7f8      	b.n	800d28a <memmove+0x12>
 800d298:	4402      	add	r2, r0
 800d29a:	4601      	mov	r1, r0
 800d29c:	428a      	cmp	r2, r1
 800d29e:	d100      	bne.n	800d2a2 <memmove+0x2a>
 800d2a0:	bd10      	pop	{r4, pc}
 800d2a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d2a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d2aa:	e7f7      	b.n	800d29c <memmove+0x24>

0800d2ac <_fstat_r>:
 800d2ac:	b538      	push	{r3, r4, r5, lr}
 800d2ae:	4d07      	ldr	r5, [pc, #28]	@ (800d2cc <_fstat_r+0x20>)
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	4604      	mov	r4, r0
 800d2b4:	4608      	mov	r0, r1
 800d2b6:	4611      	mov	r1, r2
 800d2b8:	602b      	str	r3, [r5, #0]
 800d2ba:	f7f6 fd1d 	bl	8003cf8 <_fstat>
 800d2be:	1c43      	adds	r3, r0, #1
 800d2c0:	d102      	bne.n	800d2c8 <_fstat_r+0x1c>
 800d2c2:	682b      	ldr	r3, [r5, #0]
 800d2c4:	b103      	cbz	r3, 800d2c8 <_fstat_r+0x1c>
 800d2c6:	6023      	str	r3, [r4, #0]
 800d2c8:	bd38      	pop	{r3, r4, r5, pc}
 800d2ca:	bf00      	nop
 800d2cc:	20005234 	.word	0x20005234

0800d2d0 <_isatty_r>:
 800d2d0:	b538      	push	{r3, r4, r5, lr}
 800d2d2:	4d06      	ldr	r5, [pc, #24]	@ (800d2ec <_isatty_r+0x1c>)
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	4604      	mov	r4, r0
 800d2d8:	4608      	mov	r0, r1
 800d2da:	602b      	str	r3, [r5, #0]
 800d2dc:	f7f6 fd1c 	bl	8003d18 <_isatty>
 800d2e0:	1c43      	adds	r3, r0, #1
 800d2e2:	d102      	bne.n	800d2ea <_isatty_r+0x1a>
 800d2e4:	682b      	ldr	r3, [r5, #0]
 800d2e6:	b103      	cbz	r3, 800d2ea <_isatty_r+0x1a>
 800d2e8:	6023      	str	r3, [r4, #0]
 800d2ea:	bd38      	pop	{r3, r4, r5, pc}
 800d2ec:	20005234 	.word	0x20005234

0800d2f0 <__assert_func>:
 800d2f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d2f2:	4614      	mov	r4, r2
 800d2f4:	461a      	mov	r2, r3
 800d2f6:	4b09      	ldr	r3, [pc, #36]	@ (800d31c <__assert_func+0x2c>)
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	4605      	mov	r5, r0
 800d2fc:	68d8      	ldr	r0, [r3, #12]
 800d2fe:	b954      	cbnz	r4, 800d316 <__assert_func+0x26>
 800d300:	4b07      	ldr	r3, [pc, #28]	@ (800d320 <__assert_func+0x30>)
 800d302:	461c      	mov	r4, r3
 800d304:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d308:	9100      	str	r1, [sp, #0]
 800d30a:	462b      	mov	r3, r5
 800d30c:	4905      	ldr	r1, [pc, #20]	@ (800d324 <__assert_func+0x34>)
 800d30e:	f000 f86f 	bl	800d3f0 <fiprintf>
 800d312:	f000 f87f 	bl	800d414 <abort>
 800d316:	4b04      	ldr	r3, [pc, #16]	@ (800d328 <__assert_func+0x38>)
 800d318:	e7f4      	b.n	800d304 <__assert_func+0x14>
 800d31a:	bf00      	nop
 800d31c:	20000024 	.word	0x20000024
 800d320:	0800ea6e 	.word	0x0800ea6e
 800d324:	0800ea40 	.word	0x0800ea40
 800d328:	0800ea33 	.word	0x0800ea33

0800d32c <_calloc_r>:
 800d32c:	b570      	push	{r4, r5, r6, lr}
 800d32e:	fba1 5402 	umull	r5, r4, r1, r2
 800d332:	b93c      	cbnz	r4, 800d344 <_calloc_r+0x18>
 800d334:	4629      	mov	r1, r5
 800d336:	f7fd fa09 	bl	800a74c <_malloc_r>
 800d33a:	4606      	mov	r6, r0
 800d33c:	b928      	cbnz	r0, 800d34a <_calloc_r+0x1e>
 800d33e:	2600      	movs	r6, #0
 800d340:	4630      	mov	r0, r6
 800d342:	bd70      	pop	{r4, r5, r6, pc}
 800d344:	220c      	movs	r2, #12
 800d346:	6002      	str	r2, [r0, #0]
 800d348:	e7f9      	b.n	800d33e <_calloc_r+0x12>
 800d34a:	462a      	mov	r2, r5
 800d34c:	4621      	mov	r1, r4
 800d34e:	f7fe f91f 	bl	800b590 <memset>
 800d352:	e7f5      	b.n	800d340 <_calloc_r+0x14>

0800d354 <__ascii_mbtowc>:
 800d354:	b082      	sub	sp, #8
 800d356:	b901      	cbnz	r1, 800d35a <__ascii_mbtowc+0x6>
 800d358:	a901      	add	r1, sp, #4
 800d35a:	b142      	cbz	r2, 800d36e <__ascii_mbtowc+0x1a>
 800d35c:	b14b      	cbz	r3, 800d372 <__ascii_mbtowc+0x1e>
 800d35e:	7813      	ldrb	r3, [r2, #0]
 800d360:	600b      	str	r3, [r1, #0]
 800d362:	7812      	ldrb	r2, [r2, #0]
 800d364:	1e10      	subs	r0, r2, #0
 800d366:	bf18      	it	ne
 800d368:	2001      	movne	r0, #1
 800d36a:	b002      	add	sp, #8
 800d36c:	4770      	bx	lr
 800d36e:	4610      	mov	r0, r2
 800d370:	e7fb      	b.n	800d36a <__ascii_mbtowc+0x16>
 800d372:	f06f 0001 	mvn.w	r0, #1
 800d376:	e7f8      	b.n	800d36a <__ascii_mbtowc+0x16>

0800d378 <_realloc_r>:
 800d378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d37c:	4680      	mov	r8, r0
 800d37e:	4615      	mov	r5, r2
 800d380:	460c      	mov	r4, r1
 800d382:	b921      	cbnz	r1, 800d38e <_realloc_r+0x16>
 800d384:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d388:	4611      	mov	r1, r2
 800d38a:	f7fd b9df 	b.w	800a74c <_malloc_r>
 800d38e:	b92a      	cbnz	r2, 800d39c <_realloc_r+0x24>
 800d390:	f7fe fffe 	bl	800c390 <_free_r>
 800d394:	2400      	movs	r4, #0
 800d396:	4620      	mov	r0, r4
 800d398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d39c:	f000 f841 	bl	800d422 <_malloc_usable_size_r>
 800d3a0:	4285      	cmp	r5, r0
 800d3a2:	4606      	mov	r6, r0
 800d3a4:	d802      	bhi.n	800d3ac <_realloc_r+0x34>
 800d3a6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d3aa:	d8f4      	bhi.n	800d396 <_realloc_r+0x1e>
 800d3ac:	4629      	mov	r1, r5
 800d3ae:	4640      	mov	r0, r8
 800d3b0:	f7fd f9cc 	bl	800a74c <_malloc_r>
 800d3b4:	4607      	mov	r7, r0
 800d3b6:	2800      	cmp	r0, #0
 800d3b8:	d0ec      	beq.n	800d394 <_realloc_r+0x1c>
 800d3ba:	42b5      	cmp	r5, r6
 800d3bc:	462a      	mov	r2, r5
 800d3be:	4621      	mov	r1, r4
 800d3c0:	bf28      	it	cs
 800d3c2:	4632      	movcs	r2, r6
 800d3c4:	f7fe f989 	bl	800b6da <memcpy>
 800d3c8:	4621      	mov	r1, r4
 800d3ca:	4640      	mov	r0, r8
 800d3cc:	f7fe ffe0 	bl	800c390 <_free_r>
 800d3d0:	463c      	mov	r4, r7
 800d3d2:	e7e0      	b.n	800d396 <_realloc_r+0x1e>

0800d3d4 <__ascii_wctomb>:
 800d3d4:	4603      	mov	r3, r0
 800d3d6:	4608      	mov	r0, r1
 800d3d8:	b141      	cbz	r1, 800d3ec <__ascii_wctomb+0x18>
 800d3da:	2aff      	cmp	r2, #255	@ 0xff
 800d3dc:	d904      	bls.n	800d3e8 <__ascii_wctomb+0x14>
 800d3de:	228a      	movs	r2, #138	@ 0x8a
 800d3e0:	601a      	str	r2, [r3, #0]
 800d3e2:	f04f 30ff 	mov.w	r0, #4294967295
 800d3e6:	4770      	bx	lr
 800d3e8:	700a      	strb	r2, [r1, #0]
 800d3ea:	2001      	movs	r0, #1
 800d3ec:	4770      	bx	lr
	...

0800d3f0 <fiprintf>:
 800d3f0:	b40e      	push	{r1, r2, r3}
 800d3f2:	b503      	push	{r0, r1, lr}
 800d3f4:	4601      	mov	r1, r0
 800d3f6:	ab03      	add	r3, sp, #12
 800d3f8:	4805      	ldr	r0, [pc, #20]	@ (800d410 <fiprintf+0x20>)
 800d3fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3fe:	6800      	ldr	r0, [r0, #0]
 800d400:	9301      	str	r3, [sp, #4]
 800d402:	f7ff fd13 	bl	800ce2c <_vfiprintf_r>
 800d406:	b002      	add	sp, #8
 800d408:	f85d eb04 	ldr.w	lr, [sp], #4
 800d40c:	b003      	add	sp, #12
 800d40e:	4770      	bx	lr
 800d410:	20000024 	.word	0x20000024

0800d414 <abort>:
 800d414:	b508      	push	{r3, lr}
 800d416:	2006      	movs	r0, #6
 800d418:	f000 f834 	bl	800d484 <raise>
 800d41c:	2001      	movs	r0, #1
 800d41e:	f7f6 fc37 	bl	8003c90 <_exit>

0800d422 <_malloc_usable_size_r>:
 800d422:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d426:	1f18      	subs	r0, r3, #4
 800d428:	2b00      	cmp	r3, #0
 800d42a:	bfbc      	itt	lt
 800d42c:	580b      	ldrlt	r3, [r1, r0]
 800d42e:	18c0      	addlt	r0, r0, r3
 800d430:	4770      	bx	lr

0800d432 <_raise_r>:
 800d432:	291f      	cmp	r1, #31
 800d434:	b538      	push	{r3, r4, r5, lr}
 800d436:	4605      	mov	r5, r0
 800d438:	460c      	mov	r4, r1
 800d43a:	d904      	bls.n	800d446 <_raise_r+0x14>
 800d43c:	2316      	movs	r3, #22
 800d43e:	6003      	str	r3, [r0, #0]
 800d440:	f04f 30ff 	mov.w	r0, #4294967295
 800d444:	bd38      	pop	{r3, r4, r5, pc}
 800d446:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d448:	b112      	cbz	r2, 800d450 <_raise_r+0x1e>
 800d44a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d44e:	b94b      	cbnz	r3, 800d464 <_raise_r+0x32>
 800d450:	4628      	mov	r0, r5
 800d452:	f000 f831 	bl	800d4b8 <_getpid_r>
 800d456:	4622      	mov	r2, r4
 800d458:	4601      	mov	r1, r0
 800d45a:	4628      	mov	r0, r5
 800d45c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d460:	f000 b818 	b.w	800d494 <_kill_r>
 800d464:	2b01      	cmp	r3, #1
 800d466:	d00a      	beq.n	800d47e <_raise_r+0x4c>
 800d468:	1c59      	adds	r1, r3, #1
 800d46a:	d103      	bne.n	800d474 <_raise_r+0x42>
 800d46c:	2316      	movs	r3, #22
 800d46e:	6003      	str	r3, [r0, #0]
 800d470:	2001      	movs	r0, #1
 800d472:	e7e7      	b.n	800d444 <_raise_r+0x12>
 800d474:	2100      	movs	r1, #0
 800d476:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d47a:	4620      	mov	r0, r4
 800d47c:	4798      	blx	r3
 800d47e:	2000      	movs	r0, #0
 800d480:	e7e0      	b.n	800d444 <_raise_r+0x12>
	...

0800d484 <raise>:
 800d484:	4b02      	ldr	r3, [pc, #8]	@ (800d490 <raise+0xc>)
 800d486:	4601      	mov	r1, r0
 800d488:	6818      	ldr	r0, [r3, #0]
 800d48a:	f7ff bfd2 	b.w	800d432 <_raise_r>
 800d48e:	bf00      	nop
 800d490:	20000024 	.word	0x20000024

0800d494 <_kill_r>:
 800d494:	b538      	push	{r3, r4, r5, lr}
 800d496:	4d07      	ldr	r5, [pc, #28]	@ (800d4b4 <_kill_r+0x20>)
 800d498:	2300      	movs	r3, #0
 800d49a:	4604      	mov	r4, r0
 800d49c:	4608      	mov	r0, r1
 800d49e:	4611      	mov	r1, r2
 800d4a0:	602b      	str	r3, [r5, #0]
 800d4a2:	f7f6 fbe5 	bl	8003c70 <_kill>
 800d4a6:	1c43      	adds	r3, r0, #1
 800d4a8:	d102      	bne.n	800d4b0 <_kill_r+0x1c>
 800d4aa:	682b      	ldr	r3, [r5, #0]
 800d4ac:	b103      	cbz	r3, 800d4b0 <_kill_r+0x1c>
 800d4ae:	6023      	str	r3, [r4, #0]
 800d4b0:	bd38      	pop	{r3, r4, r5, pc}
 800d4b2:	bf00      	nop
 800d4b4:	20005234 	.word	0x20005234

0800d4b8 <_getpid_r>:
 800d4b8:	f7f6 bbd2 	b.w	8003c60 <_getpid>

0800d4bc <_init>:
 800d4bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4be:	bf00      	nop
 800d4c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4c2:	bc08      	pop	{r3}
 800d4c4:	469e      	mov	lr, r3
 800d4c6:	4770      	bx	lr

0800d4c8 <_fini>:
 800d4c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4ca:	bf00      	nop
 800d4cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4ce:	bc08      	pop	{r3}
 800d4d0:	469e      	mov	lr, r3
 800d4d2:	4770      	bx	lr
