Source Block: hdl/library/axi_dmac/request_arb.v@287:297@HdlIdDef
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;

wire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;
wire                             dest_burst_info_partial;
wire [ID_WIDTH-1:0] dest_burst_info_id;
wire                dest_burst_info_write;

reg src_dest_valid_hs = 1'b0;
wire src_dest_valid_hs_masked;
wire src_dest_ready_hs;

Diff Content:
- 292 wire [ID_WIDTH-1:0] dest_burst_info_id;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/request_arb.v@286:296
wire                                 src_bl_valid;
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;

wire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;
wire                             dest_burst_info_partial;
wire [ID_WIDTH-1:0] dest_burst_info_id;
wire                dest_burst_info_write;

reg src_dest_valid_hs = 1'b0;
wire src_dest_valid_hs_masked;

Clone Blocks 2:
hdl/library/axi_dmac/request_arb.v@285:295

wire                                 src_bl_valid;
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;

wire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;
wire                             dest_burst_info_partial;
wire [ID_WIDTH-1:0] dest_burst_info_id;
wire                dest_burst_info_write;

reg src_dest_valid_hs = 1'b0;

Clone Blocks 3:
hdl/library/axi_dmac/request_arb.v@290:300
wire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;
wire                             dest_burst_info_partial;
wire [ID_WIDTH-1:0] dest_burst_info_id;
wire                dest_burst_info_write;

reg src_dest_valid_hs = 1'b0;
wire src_dest_valid_hs_masked;
wire src_dest_ready_hs;

wire req_rewind_req_valid;
wire req_rewind_req_ready;

Clone Blocks 4:
hdl/library/axi_dmac/request_arb.v@288:298
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;

wire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;
wire                             dest_burst_info_partial;
wire [ID_WIDTH-1:0] dest_burst_info_id;
wire                dest_burst_info_write;

reg src_dest_valid_hs = 1'b0;
wire src_dest_valid_hs_masked;
wire src_dest_ready_hs;


Clone Blocks 5:
hdl/library/axi_dmac/request_arb.v@292:302
wire [ID_WIDTH-1:0] dest_burst_info_id;
wire                dest_burst_info_write;

reg src_dest_valid_hs = 1'b0;
wire src_dest_valid_hs_masked;
wire src_dest_ready_hs;

wire req_rewind_req_valid;
wire req_rewind_req_ready;
wire [ID_WIDTH+3-1:0] req_rewind_req_data;


Clone Blocks 6:
hdl/library/axi_dmac/request_arb.v@282:292
wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;
wire src_fifo_last;
wire src_fifo_partial_burst;

wire                                 src_bl_valid;
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;

wire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;
wire                             dest_burst_info_partial;
wire [ID_WIDTH-1:0] dest_burst_info_id;

Clone Blocks 7:
hdl/library/axi_dmac/request_arb.v@281:291
wire [DMA_DATA_WIDTH_SRC-1:0] src_fifo_data;
wire [BYTES_PER_BEAT_WIDTH_SRC-1:0] src_fifo_valid_bytes;
wire src_fifo_last;
wire src_fifo_partial_burst;

wire                                 src_bl_valid;
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;

wire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;
wire                             dest_burst_info_partial;

Clone Blocks 8:
hdl/library/axi_dmac/request_arb.v@283:293
wire src_fifo_last;
wire src_fifo_partial_burst;

wire                                 src_bl_valid;
wire                                 src_bl_ready;
wire [BEATS_PER_BURST_WIDTH_SRC-1:0] src_burst_length;

wire [BYTES_PER_BURST_WIDTH-1:0] dest_burst_info_length;
wire                             dest_burst_info_partial;
wire [ID_WIDTH-1:0] dest_burst_info_id;
wire                dest_burst_info_write;

Clone Blocks 9:
hdl/library/axi_dmac/request_arb.v@291:301
wire                             dest_burst_info_partial;
wire [ID_WIDTH-1:0] dest_burst_info_id;
wire                dest_burst_info_write;

reg src_dest_valid_hs = 1'b0;
wire src_dest_valid_hs_masked;
wire src_dest_ready_hs;

wire req_rewind_req_valid;
wire req_rewind_req_ready;
wire [ID_WIDTH+3-1:0] req_rewind_req_data;

