
STM32F446_bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000313c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  0800330c  0800330c  0000430c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003450  08003450  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003450  08003450  00004450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003458  08003458  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003458  08003458  00004458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800345c  0800345c  0000445c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003460  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002cc  2000005c  080034bc  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  080034bc  00005328  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008828  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000186f  00000000  00000000  0000d8b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007b8  00000000  00000000  0000f128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005d9  00000000  00000000  0000f8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002129c  00000000  00000000  0000feb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009f95  00000000  00000000  00031155  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8cf8  00000000  00000000  0003b0ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00103de2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023b8  00000000  00000000  00103e28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  001061e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080032f4 	.word	0x080032f4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	080032f4 	.word	0x080032f4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b4:	f000 fbf6 	bl	8000da4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b8:	f000 f8e0 	bl	800077c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005bc:	f000 f9b4 	bl	8000928 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005c0:	f000 f95e 	bl	8000880 <MX_USART2_UART_Init>
  MX_CRC_Init();
 80005c4:	f000 f948 	bl	8000858 <MX_CRC_Init>
  MX_USART3_UART_Init();
 80005c8:	f000 f984 	bl	80008d4 <MX_USART3_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
 if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)==GPIO_PIN_RESET){
 80005cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005d0:	4809      	ldr	r0, [pc, #36]	@ (80005f8 <main+0x48>)
 80005d2:	f000 ff19 	bl	8001408 <HAL_GPIO_ReadPin>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d105      	bne.n	80005e8 <main+0x38>
	 uart_printf("Reset button pressed...Transition to BL mode\n\r");
 80005dc:	4807      	ldr	r0, [pc, #28]	@ (80005fc <main+0x4c>)
 80005de:	f000 f86d 	bl	80006bc <uart_printf>
	 BL_UART_read_data();
 80005e2:	f000 f80f 	bl	8000604 <BL_UART_read_data>
 80005e6:	e004      	b.n	80005f2 <main+0x42>
 }
 else{
	 uart_printf("Executing user app\n\r");
 80005e8:	4805      	ldr	r0, [pc, #20]	@ (8000600 <main+0x50>)
 80005ea:	f000 f867 	bl	80006bc <uart_printf>
	 userApp();
 80005ee:	f000 f839 	bl	8000664 <userApp>
 80005f2:	2300      	movs	r3, #0
 }
  /* USER CODE END 3 */
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40020800 	.word	0x40020800
 80005fc:	0800330c 	.word	0x0800330c
 8000600:	0800333c 	.word	0x0800333c

08000604 <BL_UART_read_data>:

void BL_UART_read_data(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
	uint8_t packet_len = 0;
 800060a:	2300      	movs	r3, #0
 800060c:	71fb      	strb	r3, [r7, #7]
	while (1)
	{
		memset(BL_rx_buff, 0 , BL_RX_SIZE); //initialize with 0s
 800060e:	22c8      	movs	r2, #200	@ 0xc8
 8000610:	2100      	movs	r1, #0
 8000612:	4810      	ldr	r0, [pc, #64]	@ (8000654 <BL_UART_read_data+0x50>)
 8000614:	f002 f9ee 	bl	80029f4 <memset>

		// read and decode the commands coming from host
		HAL_UART_Receive(Command_UART, BL_rx_buff, 1, HAL_MAX_DELAY); //read one byte from the host, which is the length field of the command packet
 8000618:	f04f 33ff 	mov.w	r3, #4294967295
 800061c:	2201      	movs	r2, #1
 800061e:	490d      	ldr	r1, [pc, #52]	@ (8000654 <BL_UART_read_data+0x50>)
 8000620:	480d      	ldr	r0, [pc, #52]	@ (8000658 <BL_UART_read_data+0x54>)
 8000622:	f001 fde6 	bl	80021f2 <HAL_UART_Receive>
		packet_len = BL_rx_buff[0];
 8000626:	4b0b      	ldr	r3, [pc, #44]	@ (8000654 <BL_UART_read_data+0x50>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	71fb      	strb	r3, [r7, #7]
		HAL_UART_Receive(Command_UART, &BL_rx_buff[1], packet_len, HAL_MAX_DELAY);
 800062c:	79fb      	ldrb	r3, [r7, #7]
 800062e:	b29a      	uxth	r2, r3
 8000630:	f04f 33ff 	mov.w	r3, #4294967295
 8000634:	4909      	ldr	r1, [pc, #36]	@ (800065c <BL_UART_read_data+0x58>)
 8000636:	4808      	ldr	r0, [pc, #32]	@ (8000658 <BL_UART_read_data+0x54>)
 8000638:	f001 fddb 	bl	80021f2 <HAL_UART_Receive>

		switch (BL_rx_buff[1])
 800063c:	4b05      	ldr	r3, [pc, #20]	@ (8000654 <BL_UART_read_data+0x50>)
 800063e:	785b      	ldrb	r3, [r3, #1]
 8000640:	2b51      	cmp	r3, #81	@ 0x51
 8000642:	d103      	bne.n	800064c <BL_UART_read_data+0x48>
		{
			case BL_GET_VER:
				BL_getver_handler(BL_rx_buff);
 8000644:	4803      	ldr	r0, [pc, #12]	@ (8000654 <BL_UART_read_data+0x50>)
 8000646:	f000 f85f 	bl	8000708 <BL_getver_handler>
				break;
 800064a:	e002      	b.n	8000652 <BL_UART_read_data+0x4e>
			default:
				uart_printf("Invalid command received from host\r\n");
 800064c:	4804      	ldr	r0, [pc, #16]	@ (8000660 <BL_UART_read_data+0x5c>)
 800064e:	f000 f835 	bl	80006bc <uart_printf>
		memset(BL_rx_buff, 0 , BL_RX_SIZE); //initialize with 0s
 8000652:	e7dc      	b.n	800060e <BL_UART_read_data+0xa>
 8000654:	20000110 	.word	0x20000110
 8000658:	20000080 	.word	0x20000080
 800065c:	20000111 	.word	0x20000111
 8000660:	08003354 	.word	0x08003354

08000664 <userApp>:
		}

	}
}

void userApp(void){
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
	uart_printf("Running userApp func\n\r");
 800066a:	480f      	ldr	r0, [pc, #60]	@ (80006a8 <userApp+0x44>)
 800066c:	f000 f826 	bl	80006bc <uart_printf>

	// function pointer to hold the address of the reset handler of the user application
	void (*app_reset_handler)(void);

	// configure the MSP by reading the value from the base address of the sector 2
	uint32_t MSP = *(volatile uint32_t *) FLASH_SECTOR2_BASE_ADDRESS;
 8000670:	4b0e      	ldr	r3, [pc, #56]	@ (80006ac <userApp+0x48>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	60fb      	str	r3, [r7, #12]
	uart_printf("MSP value: %#x\n\r", MSP);
 8000676:	68f9      	ldr	r1, [r7, #12]
 8000678:	480d      	ldr	r0, [pc, #52]	@ (80006b0 <userApp+0x4c>)
 800067a:	f000 f81f 	bl	80006bc <uart_printf>
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	f383 8808 	msr	MSP, r3
}
 8000688:	bf00      	nop

	//set the MSP value
	__set_MSP(MSP);

	//fetch the reset handler address of the user application
	uint32_t resethandler_address  = *(volatile uint32_t * ) (FLASH_SECTOR2_BASE_ADDRESS + 4);
 800068a:	4b0a      	ldr	r3, [pc, #40]	@ (80006b4 <userApp+0x50>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	60bb      	str	r3, [r7, #8]

	// jump to reset handler of user application
	app_reset_handler = (void *) resethandler_address;
 8000690:	68bb      	ldr	r3, [r7, #8]
 8000692:	607b      	str	r3, [r7, #4]
	uart_printf("Application reset handler addr: %#x\n\r", app_reset_handler);
 8000694:	6879      	ldr	r1, [r7, #4]
 8000696:	4808      	ldr	r0, [pc, #32]	@ (80006b8 <userApp+0x54>)
 8000698:	f000 f810 	bl	80006bc <uart_printf>

	app_reset_handler();
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	4798      	blx	r3
}
 80006a0:	bf00      	nop
 80006a2:	3710      	adds	r7, #16
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	0800337c 	.word	0x0800337c
 80006ac:	08008000 	.word	0x08008000
 80006b0:	08003394 	.word	0x08003394
 80006b4:	08008004 	.word	0x08008004
 80006b8:	080033a8 	.word	0x080033a8

080006bc <uart_printf>:

void uart_printf (const char *fmt, ...) {
 80006bc:	b40f      	push	{r0, r1, r2, r3}
 80006be:	b580      	push	{r7, lr}
 80006c0:	b0a2      	sub	sp, #136	@ 0x88
 80006c2:	af00      	add	r7, sp, #0
    char buffer[128];  // Adjust size as needed
    va_list args;
    va_start(args, fmt);
 80006c4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80006c8:	607b      	str	r3, [r7, #4]
    vsnprintf(buffer, sizeof(buffer), fmt, args);
 80006ca:	f107 0008 	add.w	r0, r7, #8
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80006d4:	2180      	movs	r1, #128	@ 0x80
 80006d6:	f002 f97f 	bl	80029d8 <vsniprintf>
    va_end(args);
    HAL_UART_Transmit(&huart2, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 80006da:	f107 0308 	add.w	r3, r7, #8
 80006de:	4618      	mov	r0, r3
 80006e0:	f7ff fd96 	bl	8000210 <strlen>
 80006e4:	4603      	mov	r3, r0
 80006e6:	b29a      	uxth	r2, r3
 80006e8:	f107 0108 	add.w	r1, r7, #8
 80006ec:	f04f 33ff 	mov.w	r3, #4294967295
 80006f0:	4804      	ldr	r0, [pc, #16]	@ (8000704 <uart_printf+0x48>)
 80006f2:	f001 fcf3 	bl	80020dc <HAL_UART_Transmit>
}
 80006f6:	bf00      	nop
 80006f8:	3788      	adds	r7, #136	@ 0x88
 80006fa:	46bd      	mov	sp, r7
 80006fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000700:	b004      	add	sp, #16
 8000702:	4770      	bx	lr
 8000704:	20000080 	.word	0x20000080

08000708 <BL_getver_handler>:



/*Bootloader handler function implementations*/
void BL_getver_handler(uint8_t *rx_buffer)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b086      	sub	sp, #24
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
	uint32_t cmd_packet_len = BL_rx_buff[0] + 1;
 8000710:	4b17      	ldr	r3, [pc, #92]	@ (8000770 <BL_getver_handler+0x68>)
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	3301      	adds	r3, #1
 8000716:	617b      	str	r3, [r7, #20]
	uint8_t BL_version;
	// extract CRC sent by host
	uint32_t host_crc = *((uint32_t*)(BL_rx_buff + cmd_packet_len - 4));
 8000718:	697b      	ldr	r3, [r7, #20]
 800071a:	3b04      	subs	r3, #4
 800071c:	4a14      	ldr	r2, [pc, #80]	@ (8000770 <BL_getver_handler+0x68>)
 800071e:	4413      	add	r3, r2
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	613b      	str	r3, [r7, #16]

	if (!BL_CRC_check(&BL_rx_buff[0], cmd_packet_len-4, host_crc)){
 8000724:	697b      	ldr	r3, [r7, #20]
 8000726:	3b04      	subs	r3, #4
 8000728:	693a      	ldr	r2, [r7, #16]
 800072a:	4619      	mov	r1, r3
 800072c:	4810      	ldr	r0, [pc, #64]	@ (8000770 <BL_getver_handler+0x68>)
 800072e:	f000 f995 	bl	8000a5c <BL_CRC_check>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d111      	bne.n	800075c <BL_getver_handler+0x54>
		uart_printf("Check sum success\r\n");
 8000738:	480e      	ldr	r0, [pc, #56]	@ (8000774 <BL_getver_handler+0x6c>)
 800073a:	f7ff ffbf 	bl	80006bc <uart_printf>
		BL_version = (uint8_t)BL_VERSION;
 800073e:	2310      	movs	r3, #16
 8000740:	73fb      	strb	r3, [r7, #15]
		BL_send_ack(BL_rx_buff[0], 1);
 8000742:	4b0b      	ldr	r3, [pc, #44]	@ (8000770 <BL_getver_handler+0x68>)
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	2101      	movs	r1, #1
 8000748:	4618      	mov	r0, r3
 800074a:	f000 f95b 	bl	8000a04 <BL_send_ack>
		uart_printf("Bootloader version: %d %#x\r\n",BL_version,BL_version );
 800074e:	7bfb      	ldrb	r3, [r7, #15]
 8000750:	7bfa      	ldrb	r2, [r7, #15]
 8000752:	4619      	mov	r1, r3
 8000754:	4808      	ldr	r0, [pc, #32]	@ (8000778 <BL_getver_handler+0x70>)
 8000756:	f7ff ffb1 	bl	80006bc <uart_printf>

	}else{
		uart_printf("Check sum success\r\n");
		BL_send_nack();
	}
}
 800075a:	e004      	b.n	8000766 <BL_getver_handler+0x5e>
		uart_printf("Check sum success\r\n");
 800075c:	4805      	ldr	r0, [pc, #20]	@ (8000774 <BL_getver_handler+0x6c>)
 800075e:	f7ff ffad 	bl	80006bc <uart_printf>
		BL_send_nack();
 8000762:	f000 f969 	bl	8000a38 <BL_send_nack>
}
 8000766:	bf00      	nop
 8000768:	3718      	adds	r7, #24
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	20000110 	.word	0x20000110
 8000774:	080033d0 	.word	0x080033d0
 8000778:	080033e4 	.word	0x080033e4

0800077c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b094      	sub	sp, #80	@ 0x50
 8000780:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000782:	f107 031c 	add.w	r3, r7, #28
 8000786:	2234      	movs	r2, #52	@ 0x34
 8000788:	2100      	movs	r1, #0
 800078a:	4618      	mov	r0, r3
 800078c:	f002 f932 	bl	80029f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000790:	f107 0308 	add.w	r3, r7, #8
 8000794:	2200      	movs	r2, #0
 8000796:	601a      	str	r2, [r3, #0]
 8000798:	605a      	str	r2, [r3, #4]
 800079a:	609a      	str	r2, [r3, #8]
 800079c:	60da      	str	r2, [r3, #12]
 800079e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a0:	2300      	movs	r3, #0
 80007a2:	607b      	str	r3, [r7, #4]
 80007a4:	4b2a      	ldr	r3, [pc, #168]	@ (8000850 <SystemClock_Config+0xd4>)
 80007a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007a8:	4a29      	ldr	r2, [pc, #164]	@ (8000850 <SystemClock_Config+0xd4>)
 80007aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80007b0:	4b27      	ldr	r3, [pc, #156]	@ (8000850 <SystemClock_Config+0xd4>)
 80007b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007b8:	607b      	str	r3, [r7, #4]
 80007ba:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007bc:	2300      	movs	r3, #0
 80007be:	603b      	str	r3, [r7, #0]
 80007c0:	4b24      	ldr	r3, [pc, #144]	@ (8000854 <SystemClock_Config+0xd8>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007c8:	4a22      	ldr	r2, [pc, #136]	@ (8000854 <SystemClock_Config+0xd8>)
 80007ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007ce:	6013      	str	r3, [r2, #0]
 80007d0:	4b20      	ldr	r3, [pc, #128]	@ (8000854 <SystemClock_Config+0xd8>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007d8:	603b      	str	r3, [r7, #0]
 80007da:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007dc:	2302      	movs	r3, #2
 80007de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007e0:	2301      	movs	r3, #1
 80007e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007e4:	2310      	movs	r3, #16
 80007e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007e8:	2302      	movs	r3, #2
 80007ea:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007ec:	2300      	movs	r3, #0
 80007ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80007f0:	2310      	movs	r3, #16
 80007f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007f4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80007f8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80007fa:	2304      	movs	r3, #4
 80007fc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007fe:	2302      	movs	r3, #2
 8000800:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000802:	2302      	movs	r3, #2
 8000804:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000806:	f107 031c 	add.w	r3, r7, #28
 800080a:	4618      	mov	r0, r3
 800080c:	f001 f978 	bl	8001b00 <HAL_RCC_OscConfig>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d001      	beq.n	800081a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000816:	f000 f955 	bl	8000ac4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800081a:	230f      	movs	r3, #15
 800081c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800081e:	2302      	movs	r3, #2
 8000820:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000822:	2300      	movs	r3, #0
 8000824:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000826:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800082a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800082c:	2300      	movs	r3, #0
 800082e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000830:	f107 0308 	add.w	r3, r7, #8
 8000834:	2102      	movs	r1, #2
 8000836:	4618      	mov	r0, r3
 8000838:	f000 fe18 	bl	800146c <HAL_RCC_ClockConfig>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000842:	f000 f93f 	bl	8000ac4 <Error_Handler>
  }
}
 8000846:	bf00      	nop
 8000848:	3750      	adds	r7, #80	@ 0x50
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	40023800 	.word	0x40023800
 8000854:	40007000 	.word	0x40007000

08000858 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800085c:	4b06      	ldr	r3, [pc, #24]	@ (8000878 <MX_CRC_Init+0x20>)
 800085e:	4a07      	ldr	r2, [pc, #28]	@ (800087c <MX_CRC_Init+0x24>)
 8000860:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000862:	4805      	ldr	r0, [pc, #20]	@ (8000878 <MX_CRC_Init+0x20>)
 8000864:	f000 fbf5 	bl	8001052 <HAL_CRC_Init>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800086e:	f000 f929 	bl	8000ac4 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	20000078 	.word	0x20000078
 800087c:	40023000 	.word	0x40023000

08000880 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000884:	4b11      	ldr	r3, [pc, #68]	@ (80008cc <MX_USART2_UART_Init+0x4c>)
 8000886:	4a12      	ldr	r2, [pc, #72]	@ (80008d0 <MX_USART2_UART_Init+0x50>)
 8000888:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800088a:	4b10      	ldr	r3, [pc, #64]	@ (80008cc <MX_USART2_UART_Init+0x4c>)
 800088c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000890:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000892:	4b0e      	ldr	r3, [pc, #56]	@ (80008cc <MX_USART2_UART_Init+0x4c>)
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000898:	4b0c      	ldr	r3, [pc, #48]	@ (80008cc <MX_USART2_UART_Init+0x4c>)
 800089a:	2200      	movs	r2, #0
 800089c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800089e:	4b0b      	ldr	r3, [pc, #44]	@ (80008cc <MX_USART2_UART_Init+0x4c>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008a4:	4b09      	ldr	r3, [pc, #36]	@ (80008cc <MX_USART2_UART_Init+0x4c>)
 80008a6:	220c      	movs	r2, #12
 80008a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008aa:	4b08      	ldr	r3, [pc, #32]	@ (80008cc <MX_USART2_UART_Init+0x4c>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008b0:	4b06      	ldr	r3, [pc, #24]	@ (80008cc <MX_USART2_UART_Init+0x4c>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008b6:	4805      	ldr	r0, [pc, #20]	@ (80008cc <MX_USART2_UART_Init+0x4c>)
 80008b8:	f001 fbc0 	bl	800203c <HAL_UART_Init>
 80008bc:	4603      	mov	r3, r0
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80008c2:	f000 f8ff 	bl	8000ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008c6:	bf00      	nop
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	20000080 	.word	0x20000080
 80008d0:	40004400 	.word	0x40004400

080008d4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008d8:	4b11      	ldr	r3, [pc, #68]	@ (8000920 <MX_USART3_UART_Init+0x4c>)
 80008da:	4a12      	ldr	r2, [pc, #72]	@ (8000924 <MX_USART3_UART_Init+0x50>)
 80008dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80008de:	4b10      	ldr	r3, [pc, #64]	@ (8000920 <MX_USART3_UART_Init+0x4c>)
 80008e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000920 <MX_USART3_UART_Init+0x4c>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000920 <MX_USART3_UART_Init+0x4c>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000920 <MX_USART3_UART_Init+0x4c>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008f8:	4b09      	ldr	r3, [pc, #36]	@ (8000920 <MX_USART3_UART_Init+0x4c>)
 80008fa:	220c      	movs	r2, #12
 80008fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008fe:	4b08      	ldr	r3, [pc, #32]	@ (8000920 <MX_USART3_UART_Init+0x4c>)
 8000900:	2200      	movs	r2, #0
 8000902:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000904:	4b06      	ldr	r3, [pc, #24]	@ (8000920 <MX_USART3_UART_Init+0x4c>)
 8000906:	2200      	movs	r2, #0
 8000908:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800090a:	4805      	ldr	r0, [pc, #20]	@ (8000920 <MX_USART3_UART_Init+0x4c>)
 800090c:	f001 fb96 	bl	800203c <HAL_UART_Init>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000916:	f000 f8d5 	bl	8000ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	200000c8 	.word	0x200000c8
 8000924:	40004800 	.word	0x40004800

08000928 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b08a      	sub	sp, #40	@ 0x28
 800092c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800092e:	f107 0314 	add.w	r3, r7, #20
 8000932:	2200      	movs	r2, #0
 8000934:	601a      	str	r2, [r3, #0]
 8000936:	605a      	str	r2, [r3, #4]
 8000938:	609a      	str	r2, [r3, #8]
 800093a:	60da      	str	r2, [r3, #12]
 800093c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800093e:	2300      	movs	r3, #0
 8000940:	613b      	str	r3, [r7, #16]
 8000942:	4b2d      	ldr	r3, [pc, #180]	@ (80009f8 <MX_GPIO_Init+0xd0>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000946:	4a2c      	ldr	r2, [pc, #176]	@ (80009f8 <MX_GPIO_Init+0xd0>)
 8000948:	f043 0304 	orr.w	r3, r3, #4
 800094c:	6313      	str	r3, [r2, #48]	@ 0x30
 800094e:	4b2a      	ldr	r3, [pc, #168]	@ (80009f8 <MX_GPIO_Init+0xd0>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000952:	f003 0304 	and.w	r3, r3, #4
 8000956:	613b      	str	r3, [r7, #16]
 8000958:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800095a:	2300      	movs	r3, #0
 800095c:	60fb      	str	r3, [r7, #12]
 800095e:	4b26      	ldr	r3, [pc, #152]	@ (80009f8 <MX_GPIO_Init+0xd0>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000962:	4a25      	ldr	r2, [pc, #148]	@ (80009f8 <MX_GPIO_Init+0xd0>)
 8000964:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000968:	6313      	str	r3, [r2, #48]	@ 0x30
 800096a:	4b23      	ldr	r3, [pc, #140]	@ (80009f8 <MX_GPIO_Init+0xd0>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000972:	60fb      	str	r3, [r7, #12]
 8000974:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000976:	2300      	movs	r3, #0
 8000978:	60bb      	str	r3, [r7, #8]
 800097a:	4b1f      	ldr	r3, [pc, #124]	@ (80009f8 <MX_GPIO_Init+0xd0>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097e:	4a1e      	ldr	r2, [pc, #120]	@ (80009f8 <MX_GPIO_Init+0xd0>)
 8000980:	f043 0301 	orr.w	r3, r3, #1
 8000984:	6313      	str	r3, [r2, #48]	@ 0x30
 8000986:	4b1c      	ldr	r3, [pc, #112]	@ (80009f8 <MX_GPIO_Init+0xd0>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098a:	f003 0301 	and.w	r3, r3, #1
 800098e:	60bb      	str	r3, [r7, #8]
 8000990:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000992:	2300      	movs	r3, #0
 8000994:	607b      	str	r3, [r7, #4]
 8000996:	4b18      	ldr	r3, [pc, #96]	@ (80009f8 <MX_GPIO_Init+0xd0>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099a:	4a17      	ldr	r2, [pc, #92]	@ (80009f8 <MX_GPIO_Init+0xd0>)
 800099c:	f043 0302 	orr.w	r3, r3, #2
 80009a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a2:	4b15      	ldr	r3, [pc, #84]	@ (80009f8 <MX_GPIO_Init+0xd0>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a6:	f003 0302 	and.w	r3, r3, #2
 80009aa:	607b      	str	r3, [r7, #4]
 80009ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009ae:	2200      	movs	r2, #0
 80009b0:	2120      	movs	r1, #32
 80009b2:	4812      	ldr	r0, [pc, #72]	@ (80009fc <MX_GPIO_Init+0xd4>)
 80009b4:	f000 fd40 	bl	8001438 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80009be:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80009c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009c8:	f107 0314 	add.w	r3, r7, #20
 80009cc:	4619      	mov	r1, r3
 80009ce:	480c      	ldr	r0, [pc, #48]	@ (8000a00 <MX_GPIO_Init+0xd8>)
 80009d0:	f000 fb86 	bl	80010e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009d4:	2320      	movs	r3, #32
 80009d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d8:	2301      	movs	r3, #1
 80009da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009dc:	2300      	movs	r3, #0
 80009de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e0:	2300      	movs	r3, #0
 80009e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009e4:	f107 0314 	add.w	r3, r7, #20
 80009e8:	4619      	mov	r1, r3
 80009ea:	4804      	ldr	r0, [pc, #16]	@ (80009fc <MX_GPIO_Init+0xd4>)
 80009ec:	f000 fb78 	bl	80010e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009f0:	bf00      	nop
 80009f2:	3728      	adds	r7, #40	@ 0x28
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	40023800 	.word	0x40023800
 80009fc:	40020000 	.word	0x40020000
 8000a00:	40020800 	.word	0x40020800

08000a04 <BL_send_ack>:
void BL_send_ack(uint8_t command_code, uint8_t len){
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b084      	sub	sp, #16
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	460a      	mov	r2, r1
 8000a0e:	71fb      	strb	r3, [r7, #7]
 8000a10:	4613      	mov	r3, r2
 8000a12:	71bb      	strb	r3, [r7, #6]
	//send 2 bytes. first byte is ack and second len value
	uint8_t buffer[2];
	buffer[0] = BL_ACK;
 8000a14:	23a5      	movs	r3, #165	@ 0xa5
 8000a16:	733b      	strb	r3, [r7, #12]
	buffer[1] = len;
 8000a18:	79bb      	ldrb	r3, [r7, #6]
 8000a1a:	737b      	strb	r3, [r7, #13]
	HAL_UART_Transmit(Command_UART, buffer, 2, HAL_MAX_DELAY);
 8000a1c:	f107 010c 	add.w	r1, r7, #12
 8000a20:	f04f 33ff 	mov.w	r3, #4294967295
 8000a24:	2202      	movs	r2, #2
 8000a26:	4803      	ldr	r0, [pc, #12]	@ (8000a34 <BL_send_ack+0x30>)
 8000a28:	f001 fb58 	bl	80020dc <HAL_UART_Transmit>
}
 8000a2c:	bf00      	nop
 8000a2e:	3710      	adds	r7, #16
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	20000080 	.word	0x20000080

08000a38 <BL_send_nack>:

void BL_send_nack(void){
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
	uint8_t nack=BL_NACK;
 8000a3e:	237f      	movs	r3, #127	@ 0x7f
 8000a40:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(Command_UART, &nack, 1, HAL_MAX_DELAY);
 8000a42:	1df9      	adds	r1, r7, #7
 8000a44:	f04f 33ff 	mov.w	r3, #4294967295
 8000a48:	2201      	movs	r2, #1
 8000a4a:	4803      	ldr	r0, [pc, #12]	@ (8000a58 <BL_send_nack+0x20>)
 8000a4c:	f001 fb46 	bl	80020dc <HAL_UART_Transmit>
}
 8000a50:	bf00      	nop
 8000a52:	3708      	adds	r7, #8
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	20000080 	.word	0x20000080

08000a5c <BL_CRC_check>:

uint8_t BL_CRC_check(uint8_t *pData, uint32_t len, uint32_t crc_host)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b088      	sub	sp, #32
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	60f8      	str	r0, [r7, #12]
 8000a64:	60b9      	str	r1, [r7, #8]
 8000a66:	607a      	str	r2, [r7, #4]
	uint32_t uwCRCValue = 0xff;
 8000a68:	23ff      	movs	r3, #255	@ 0xff
 8000a6a:	61fb      	str	r3, [r7, #28]
	for (uint32_t i = 0; i<len; i++){
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	61bb      	str	r3, [r7, #24]
 8000a70:	e00f      	b.n	8000a92 <BL_CRC_check+0x36>
		uint32_t i_data = pData[i];
 8000a72:	68fa      	ldr	r2, [r7, #12]
 8000a74:	69bb      	ldr	r3, [r7, #24]
 8000a76:	4413      	add	r3, r2
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	617b      	str	r3, [r7, #20]
		uwCRCValue = HAL_CRC_Accumulate(&hcrc, &i_data, 1);
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	2201      	movs	r2, #1
 8000a82:	4619      	mov	r1, r3
 8000a84:	480e      	ldr	r0, [pc, #56]	@ (8000ac0 <BL_CRC_check+0x64>)
 8000a86:	f000 fb00 	bl	800108a <HAL_CRC_Accumulate>
 8000a8a:	61f8      	str	r0, [r7, #28]
	for (uint32_t i = 0; i<len; i++){
 8000a8c:	69bb      	ldr	r3, [r7, #24]
 8000a8e:	3301      	adds	r3, #1
 8000a90:	61bb      	str	r3, [r7, #24]
 8000a92:	69ba      	ldr	r2, [r7, #24]
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	429a      	cmp	r2, r3
 8000a98:	d3eb      	bcc.n	8000a72 <BL_CRC_check+0x16>
	}
	//reset CRC
	__HAL_CRC_DR_RESET(&hcrc);
 8000a9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ac0 <BL_CRC_check+0x64>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	689a      	ldr	r2, [r3, #8]
 8000aa0:	4b07      	ldr	r3, [pc, #28]	@ (8000ac0 <BL_CRC_check+0x64>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	f042 0201 	orr.w	r2, r2, #1
 8000aa8:	609a      	str	r2, [r3, #8]
	if(uwCRCValue == crc_host){
 8000aaa:	69fa      	ldr	r2, [r7, #28]
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	d101      	bne.n	8000ab6 <BL_CRC_check+0x5a>
		return VERIFY_CRC_SUCCESS;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	e000      	b.n	8000ab8 <BL_CRC_check+0x5c>
	}
	return VERIFY_CRC_FAIL;
 8000ab6:	2301      	movs	r3, #1
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	3720      	adds	r7, #32
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	20000078 	.word	0x20000078

08000ac4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac8:	b672      	cpsid	i
}
 8000aca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000acc:	bf00      	nop
 8000ace:	e7fd      	b.n	8000acc <Error_Handler+0x8>

08000ad0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	607b      	str	r3, [r7, #4]
 8000ada:	4b10      	ldr	r3, [pc, #64]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000adc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ade:	4a0f      	ldr	r2, [pc, #60]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000ae0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ae4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	603b      	str	r3, [r7, #0]
 8000af6:	4b09      	ldr	r3, [pc, #36]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000afa:	4a08      	ldr	r2, [pc, #32]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b00:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b02:	4b06      	ldr	r3, [pc, #24]	@ (8000b1c <HAL_MspInit+0x4c>)
 8000b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b0a:	603b      	str	r3, [r7, #0]
 8000b0c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b0e:	2007      	movs	r0, #7
 8000b10:	f000 fa6c 	bl	8000fec <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b14:	bf00      	nop
 8000b16:	3708      	adds	r7, #8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40023800 	.word	0x40023800

08000b20 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b085      	sub	sp, #20
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	4a0b      	ldr	r2, [pc, #44]	@ (8000b5c <HAL_CRC_MspInit+0x3c>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d10d      	bne.n	8000b4e <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000b32:	2300      	movs	r3, #0
 8000b34:	60fb      	str	r3, [r7, #12]
 8000b36:	4b0a      	ldr	r3, [pc, #40]	@ (8000b60 <HAL_CRC_MspInit+0x40>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3a:	4a09      	ldr	r2, [pc, #36]	@ (8000b60 <HAL_CRC_MspInit+0x40>)
 8000b3c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b42:	4b07      	ldr	r3, [pc, #28]	@ (8000b60 <HAL_CRC_MspInit+0x40>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b4a:	60fb      	str	r3, [r7, #12]
 8000b4c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8000b4e:	bf00      	nop
 8000b50:	3714      	adds	r7, #20
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	40023000 	.word	0x40023000
 8000b60:	40023800 	.word	0x40023800

08000b64 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b08c      	sub	sp, #48	@ 0x30
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b6c:	f107 031c 	add.w	r3, r7, #28
 8000b70:	2200      	movs	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	605a      	str	r2, [r3, #4]
 8000b76:	609a      	str	r2, [r3, #8]
 8000b78:	60da      	str	r2, [r3, #12]
 8000b7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a32      	ldr	r2, [pc, #200]	@ (8000c4c <HAL_UART_MspInit+0xe8>)
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d12c      	bne.n	8000be0 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	61bb      	str	r3, [r7, #24]
 8000b8a:	4b31      	ldr	r3, [pc, #196]	@ (8000c50 <HAL_UART_MspInit+0xec>)
 8000b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8e:	4a30      	ldr	r2, [pc, #192]	@ (8000c50 <HAL_UART_MspInit+0xec>)
 8000b90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b94:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b96:	4b2e      	ldr	r3, [pc, #184]	@ (8000c50 <HAL_UART_MspInit+0xec>)
 8000b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b9e:	61bb      	str	r3, [r7, #24]
 8000ba0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	617b      	str	r3, [r7, #20]
 8000ba6:	4b2a      	ldr	r3, [pc, #168]	@ (8000c50 <HAL_UART_MspInit+0xec>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000baa:	4a29      	ldr	r2, [pc, #164]	@ (8000c50 <HAL_UART_MspInit+0xec>)
 8000bac:	f043 0301 	orr.w	r3, r3, #1
 8000bb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bb2:	4b27      	ldr	r3, [pc, #156]	@ (8000c50 <HAL_UART_MspInit+0xec>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb6:	f003 0301 	and.w	r3, r3, #1
 8000bba:	617b      	str	r3, [r7, #20]
 8000bbc:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000bbe:	230c      	movs	r3, #12
 8000bc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bca:	2303      	movs	r3, #3
 8000bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000bce:	2307      	movs	r3, #7
 8000bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd2:	f107 031c 	add.w	r3, r7, #28
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	481e      	ldr	r0, [pc, #120]	@ (8000c54 <HAL_UART_MspInit+0xf0>)
 8000bda:	f000 fa81 	bl	80010e0 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8000bde:	e031      	b.n	8000c44 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a1c      	ldr	r2, [pc, #112]	@ (8000c58 <HAL_UART_MspInit+0xf4>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d12c      	bne.n	8000c44 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000bea:	2300      	movs	r3, #0
 8000bec:	613b      	str	r3, [r7, #16]
 8000bee:	4b18      	ldr	r3, [pc, #96]	@ (8000c50 <HAL_UART_MspInit+0xec>)
 8000bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bf2:	4a17      	ldr	r2, [pc, #92]	@ (8000c50 <HAL_UART_MspInit+0xec>)
 8000bf4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000bf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bfa:	4b15      	ldr	r3, [pc, #84]	@ (8000c50 <HAL_UART_MspInit+0xec>)
 8000bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c02:	613b      	str	r3, [r7, #16]
 8000c04:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	60fb      	str	r3, [r7, #12]
 8000c0a:	4b11      	ldr	r3, [pc, #68]	@ (8000c50 <HAL_UART_MspInit+0xec>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	4a10      	ldr	r2, [pc, #64]	@ (8000c50 <HAL_UART_MspInit+0xec>)
 8000c10:	f043 0304 	orr.w	r3, r3, #4
 8000c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c16:	4b0e      	ldr	r3, [pc, #56]	@ (8000c50 <HAL_UART_MspInit+0xec>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1a:	f003 0304 	and.w	r3, r3, #4
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c22:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000c26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c28:	2302      	movs	r3, #2
 8000c2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c30:	2303      	movs	r3, #3
 8000c32:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000c34:	2307      	movs	r3, #7
 8000c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c38:	f107 031c 	add.w	r3, r7, #28
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4807      	ldr	r0, [pc, #28]	@ (8000c5c <HAL_UART_MspInit+0xf8>)
 8000c40:	f000 fa4e 	bl	80010e0 <HAL_GPIO_Init>
}
 8000c44:	bf00      	nop
 8000c46:	3730      	adds	r7, #48	@ 0x30
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40004400 	.word	0x40004400
 8000c50:	40023800 	.word	0x40023800
 8000c54:	40020000 	.word	0x40020000
 8000c58:	40004800 	.word	0x40004800
 8000c5c:	40020800 	.word	0x40020800

08000c60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c64:	bf00      	nop
 8000c66:	e7fd      	b.n	8000c64 <NMI_Handler+0x4>

08000c68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c6c:	bf00      	nop
 8000c6e:	e7fd      	b.n	8000c6c <HardFault_Handler+0x4>

08000c70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c74:	bf00      	nop
 8000c76:	e7fd      	b.n	8000c74 <MemManage_Handler+0x4>

08000c78 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c7c:	bf00      	nop
 8000c7e:	e7fd      	b.n	8000c7c <BusFault_Handler+0x4>

08000c80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c84:	bf00      	nop
 8000c86:	e7fd      	b.n	8000c84 <UsageFault_Handler+0x4>

08000c88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c8c:	bf00      	nop
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr

08000c96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c96:	b480      	push	{r7}
 8000c98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c9a:	bf00      	nop
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr

08000ca4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ca8:	bf00      	nop
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr

08000cb2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cb6:	f000 f8c7 	bl	8000e48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cba:	bf00      	nop
 8000cbc:	bd80      	pop	{r7, pc}
	...

08000cc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cc8:	4a14      	ldr	r2, [pc, #80]	@ (8000d1c <_sbrk+0x5c>)
 8000cca:	4b15      	ldr	r3, [pc, #84]	@ (8000d20 <_sbrk+0x60>)
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cd0:	697b      	ldr	r3, [r7, #20]
 8000cd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cd4:	4b13      	ldr	r3, [pc, #76]	@ (8000d24 <_sbrk+0x64>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d102      	bne.n	8000ce2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cdc:	4b11      	ldr	r3, [pc, #68]	@ (8000d24 <_sbrk+0x64>)
 8000cde:	4a12      	ldr	r2, [pc, #72]	@ (8000d28 <_sbrk+0x68>)
 8000ce0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ce2:	4b10      	ldr	r3, [pc, #64]	@ (8000d24 <_sbrk+0x64>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	4413      	add	r3, r2
 8000cea:	693a      	ldr	r2, [r7, #16]
 8000cec:	429a      	cmp	r2, r3
 8000cee:	d207      	bcs.n	8000d00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cf0:	f001 fe88 	bl	8002a04 <__errno>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	220c      	movs	r2, #12
 8000cf8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8000cfe:	e009      	b.n	8000d14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d00:	4b08      	ldr	r3, [pc, #32]	@ (8000d24 <_sbrk+0x64>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d06:	4b07      	ldr	r3, [pc, #28]	@ (8000d24 <_sbrk+0x64>)
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	4a05      	ldr	r2, [pc, #20]	@ (8000d24 <_sbrk+0x64>)
 8000d10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d12:	68fb      	ldr	r3, [r7, #12]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	3718      	adds	r7, #24
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	20020000 	.word	0x20020000
 8000d20:	00000400 	.word	0x00000400
 8000d24:	200001d8 	.word	0x200001d8
 8000d28:	20000328 	.word	0x20000328

08000d2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d30:	4b06      	ldr	r3, [pc, #24]	@ (8000d4c <SystemInit+0x20>)
 8000d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d36:	4a05      	ldr	r2, [pc, #20]	@ (8000d4c <SystemInit+0x20>)
 8000d38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d40:	bf00      	nop
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	e000ed00 	.word	0xe000ed00

08000d50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d88 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000d54:	f7ff ffea 	bl	8000d2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d58:	480c      	ldr	r0, [pc, #48]	@ (8000d8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d5a:	490d      	ldr	r1, [pc, #52]	@ (8000d90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d60:	e002      	b.n	8000d68 <LoopCopyDataInit>

08000d62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d66:	3304      	adds	r3, #4

08000d68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d6c:	d3f9      	bcc.n	8000d62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d70:	4c0a      	ldr	r4, [pc, #40]	@ (8000d9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d74:	e001      	b.n	8000d7a <LoopFillZerobss>

08000d76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d78:	3204      	adds	r2, #4

08000d7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d7c:	d3fb      	bcc.n	8000d76 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000d7e:	f001 fe47 	bl	8002a10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d82:	f7ff fc15 	bl	80005b0 <main>
  bx  lr    
 8000d86:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d90:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000d94:	08003460 	.word	0x08003460
  ldr r2, =_sbss
 8000d98:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000d9c:	20000328 	.word	0x20000328

08000da0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000da0:	e7fe      	b.n	8000da0 <ADC_IRQHandler>
	...

08000da4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000da8:	4b0e      	ldr	r3, [pc, #56]	@ (8000de4 <HAL_Init+0x40>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a0d      	ldr	r2, [pc, #52]	@ (8000de4 <HAL_Init+0x40>)
 8000dae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000db2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000db4:	4b0b      	ldr	r3, [pc, #44]	@ (8000de4 <HAL_Init+0x40>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a0a      	ldr	r2, [pc, #40]	@ (8000de4 <HAL_Init+0x40>)
 8000dba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000dbe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dc0:	4b08      	ldr	r3, [pc, #32]	@ (8000de4 <HAL_Init+0x40>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a07      	ldr	r2, [pc, #28]	@ (8000de4 <HAL_Init+0x40>)
 8000dc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dcc:	2003      	movs	r0, #3
 8000dce:	f000 f90d 	bl	8000fec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dd2:	2000      	movs	r0, #0
 8000dd4:	f000 f808 	bl	8000de8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dd8:	f7ff fe7a 	bl	8000ad0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ddc:	2300      	movs	r3, #0
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	40023c00 	.word	0x40023c00

08000de8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000df0:	4b12      	ldr	r3, [pc, #72]	@ (8000e3c <HAL_InitTick+0x54>)
 8000df2:	681a      	ldr	r2, [r3, #0]
 8000df4:	4b12      	ldr	r3, [pc, #72]	@ (8000e40 <HAL_InitTick+0x58>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	4619      	mov	r1, r3
 8000dfa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dfe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e06:	4618      	mov	r0, r3
 8000e08:	f000 f917 	bl	800103a <HAL_SYSTICK_Config>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
 8000e14:	e00e      	b.n	8000e34 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2b0f      	cmp	r3, #15
 8000e1a:	d80a      	bhi.n	8000e32 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	6879      	ldr	r1, [r7, #4]
 8000e20:	f04f 30ff 	mov.w	r0, #4294967295
 8000e24:	f000 f8ed 	bl	8001002 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e28:	4a06      	ldr	r2, [pc, #24]	@ (8000e44 <HAL_InitTick+0x5c>)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	e000      	b.n	8000e34 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e32:	2301      	movs	r3, #1
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3708      	adds	r7, #8
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	20000000 	.word	0x20000000
 8000e40:	20000008 	.word	0x20000008
 8000e44:	20000004 	.word	0x20000004

08000e48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e4c:	4b06      	ldr	r3, [pc, #24]	@ (8000e68 <HAL_IncTick+0x20>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	461a      	mov	r2, r3
 8000e52:	4b06      	ldr	r3, [pc, #24]	@ (8000e6c <HAL_IncTick+0x24>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4413      	add	r3, r2
 8000e58:	4a04      	ldr	r2, [pc, #16]	@ (8000e6c <HAL_IncTick+0x24>)
 8000e5a:	6013      	str	r3, [r2, #0]
}
 8000e5c:	bf00      	nop
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	20000008 	.word	0x20000008
 8000e6c:	200001dc 	.word	0x200001dc

08000e70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  return uwTick;
 8000e74:	4b03      	ldr	r3, [pc, #12]	@ (8000e84 <HAL_GetTick+0x14>)
 8000e76:	681b      	ldr	r3, [r3, #0]
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	200001dc 	.word	0x200001dc

08000e88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b085      	sub	sp, #20
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	f003 0307 	and.w	r3, r3, #7
 8000e96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e98:	4b0c      	ldr	r3, [pc, #48]	@ (8000ecc <__NVIC_SetPriorityGrouping+0x44>)
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e9e:	68ba      	ldr	r2, [r7, #8]
 8000ea0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000eb0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000eb4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000eb8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eba:	4a04      	ldr	r2, [pc, #16]	@ (8000ecc <__NVIC_SetPriorityGrouping+0x44>)
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	60d3      	str	r3, [r2, #12]
}
 8000ec0:	bf00      	nop
 8000ec2:	3714      	adds	r7, #20
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr
 8000ecc:	e000ed00 	.word	0xe000ed00

08000ed0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ed4:	4b04      	ldr	r3, [pc, #16]	@ (8000ee8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ed6:	68db      	ldr	r3, [r3, #12]
 8000ed8:	0a1b      	lsrs	r3, r3, #8
 8000eda:	f003 0307 	and.w	r3, r3, #7
}
 8000ede:	4618      	mov	r0, r3
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr
 8000ee8:	e000ed00 	.word	0xe000ed00

08000eec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	6039      	str	r1, [r7, #0]
 8000ef6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	db0a      	blt.n	8000f16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	b2da      	uxtb	r2, r3
 8000f04:	490c      	ldr	r1, [pc, #48]	@ (8000f38 <__NVIC_SetPriority+0x4c>)
 8000f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0a:	0112      	lsls	r2, r2, #4
 8000f0c:	b2d2      	uxtb	r2, r2
 8000f0e:	440b      	add	r3, r1
 8000f10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f14:	e00a      	b.n	8000f2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	b2da      	uxtb	r2, r3
 8000f1a:	4908      	ldr	r1, [pc, #32]	@ (8000f3c <__NVIC_SetPriority+0x50>)
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	f003 030f 	and.w	r3, r3, #15
 8000f22:	3b04      	subs	r3, #4
 8000f24:	0112      	lsls	r2, r2, #4
 8000f26:	b2d2      	uxtb	r2, r2
 8000f28:	440b      	add	r3, r1
 8000f2a:	761a      	strb	r2, [r3, #24]
}
 8000f2c:	bf00      	nop
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f36:	4770      	bx	lr
 8000f38:	e000e100 	.word	0xe000e100
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b089      	sub	sp, #36	@ 0x24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	60f8      	str	r0, [r7, #12]
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f4c:	68fb      	ldr	r3, [r7, #12]
 8000f4e:	f003 0307 	and.w	r3, r3, #7
 8000f52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	f1c3 0307 	rsb	r3, r3, #7
 8000f5a:	2b04      	cmp	r3, #4
 8000f5c:	bf28      	it	cs
 8000f5e:	2304      	movcs	r3, #4
 8000f60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	3304      	adds	r3, #4
 8000f66:	2b06      	cmp	r3, #6
 8000f68:	d902      	bls.n	8000f70 <NVIC_EncodePriority+0x30>
 8000f6a:	69fb      	ldr	r3, [r7, #28]
 8000f6c:	3b03      	subs	r3, #3
 8000f6e:	e000      	b.n	8000f72 <NVIC_EncodePriority+0x32>
 8000f70:	2300      	movs	r3, #0
 8000f72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f74:	f04f 32ff 	mov.w	r2, #4294967295
 8000f78:	69bb      	ldr	r3, [r7, #24]
 8000f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7e:	43da      	mvns	r2, r3
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	401a      	ands	r2, r3
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f88:	f04f 31ff 	mov.w	r1, #4294967295
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f92:	43d9      	mvns	r1, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f98:	4313      	orrs	r3, r2
         );
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3724      	adds	r7, #36	@ 0x24
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
	...

08000fa8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000fb8:	d301      	bcc.n	8000fbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e00f      	b.n	8000fde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8000fe8 <SysTick_Config+0x40>)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fc6:	210f      	movs	r1, #15
 8000fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fcc:	f7ff ff8e 	bl	8000eec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fd0:	4b05      	ldr	r3, [pc, #20]	@ (8000fe8 <SysTick_Config+0x40>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fd6:	4b04      	ldr	r3, [pc, #16]	@ (8000fe8 <SysTick_Config+0x40>)
 8000fd8:	2207      	movs	r2, #7
 8000fda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fdc:	2300      	movs	r3, #0
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3708      	adds	r7, #8
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	e000e010 	.word	0xe000e010

08000fec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ff4:	6878      	ldr	r0, [r7, #4]
 8000ff6:	f7ff ff47 	bl	8000e88 <__NVIC_SetPriorityGrouping>
}
 8000ffa:	bf00      	nop
 8000ffc:	3708      	adds	r7, #8
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd80      	pop	{r7, pc}

08001002 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001002:	b580      	push	{r7, lr}
 8001004:	b086      	sub	sp, #24
 8001006:	af00      	add	r7, sp, #0
 8001008:	4603      	mov	r3, r0
 800100a:	60b9      	str	r1, [r7, #8]
 800100c:	607a      	str	r2, [r7, #4]
 800100e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001010:	2300      	movs	r3, #0
 8001012:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001014:	f7ff ff5c 	bl	8000ed0 <__NVIC_GetPriorityGrouping>
 8001018:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	68b9      	ldr	r1, [r7, #8]
 800101e:	6978      	ldr	r0, [r7, #20]
 8001020:	f7ff ff8e 	bl	8000f40 <NVIC_EncodePriority>
 8001024:	4602      	mov	r2, r0
 8001026:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800102a:	4611      	mov	r1, r2
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff ff5d 	bl	8000eec <__NVIC_SetPriority>
}
 8001032:	bf00      	nop
 8001034:	3718      	adds	r7, #24
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800103a:	b580      	push	{r7, lr}
 800103c:	b082      	sub	sp, #8
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff ffb0 	bl	8000fa8 <SysTick_Config>
 8001048:	4603      	mov	r3, r0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	b082      	sub	sp, #8
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d101      	bne.n	8001064 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001060:	2301      	movs	r3, #1
 8001062:	e00e      	b.n	8001082 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	795b      	ldrb	r3, [r3, #5]
 8001068:	b2db      	uxtb	r3, r3
 800106a:	2b00      	cmp	r3, #0
 800106c:	d105      	bne.n	800107a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2200      	movs	r2, #0
 8001072:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001074:	6878      	ldr	r0, [r7, #4]
 8001076:	f7ff fd53 	bl	8000b20 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2201      	movs	r2, #1
 800107e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001080:	2300      	movs	r3, #0
}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 800108a:	b480      	push	{r7}
 800108c:	b087      	sub	sp, #28
 800108e:	af00      	add	r7, sp, #0
 8001090:	60f8      	str	r0, [r7, #12]
 8001092:	60b9      	str	r1, [r7, #8]
 8001094:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8001096:	2300      	movs	r3, #0
 8001098:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	2202      	movs	r2, #2
 800109e:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80010a0:	2300      	movs	r3, #0
 80010a2:	617b      	str	r3, [r7, #20]
 80010a4:	e00a      	b.n	80010bc <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	009b      	lsls	r3, r3, #2
 80010aa:	68ba      	ldr	r2, [r7, #8]
 80010ac:	441a      	add	r2, r3
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	6812      	ldr	r2, [r2, #0]
 80010b4:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	3301      	adds	r3, #1
 80010ba:	617b      	str	r3, [r7, #20]
 80010bc:	697a      	ldr	r2, [r7, #20]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d3f0      	bcc.n	80010a6 <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	2201      	movs	r2, #1
 80010d0:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 80010d2:	693b      	ldr	r3, [r7, #16]
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	371c      	adds	r7, #28
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b089      	sub	sp, #36	@ 0x24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010ea:	2300      	movs	r3, #0
 80010ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010ee:	2300      	movs	r3, #0
 80010f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010f2:	2300      	movs	r3, #0
 80010f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010f6:	2300      	movs	r3, #0
 80010f8:	61fb      	str	r3, [r7, #28]
 80010fa:	e165      	b.n	80013c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010fc:	2201      	movs	r2, #1
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	fa02 f303 	lsl.w	r3, r2, r3
 8001104:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	697a      	ldr	r2, [r7, #20]
 800110c:	4013      	ands	r3, r2
 800110e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001110:	693a      	ldr	r2, [r7, #16]
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	429a      	cmp	r2, r3
 8001116:	f040 8154 	bne.w	80013c2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f003 0303 	and.w	r3, r3, #3
 8001122:	2b01      	cmp	r3, #1
 8001124:	d005      	beq.n	8001132 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800112e:	2b02      	cmp	r3, #2
 8001130:	d130      	bne.n	8001194 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001138:	69fb      	ldr	r3, [r7, #28]
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	2203      	movs	r2, #3
 800113e:	fa02 f303 	lsl.w	r3, r2, r3
 8001142:	43db      	mvns	r3, r3
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	4013      	ands	r3, r2
 8001148:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	68da      	ldr	r2, [r3, #12]
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	fa02 f303 	lsl.w	r3, r2, r3
 8001156:	69ba      	ldr	r2, [r7, #24]
 8001158:	4313      	orrs	r3, r2
 800115a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001168:	2201      	movs	r2, #1
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	43db      	mvns	r3, r3
 8001172:	69ba      	ldr	r2, [r7, #24]
 8001174:	4013      	ands	r3, r2
 8001176:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	091b      	lsrs	r3, r3, #4
 800117e:	f003 0201 	and.w	r2, r3, #1
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	fa02 f303 	lsl.w	r3, r2, r3
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	4313      	orrs	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f003 0303 	and.w	r3, r3, #3
 800119c:	2b03      	cmp	r3, #3
 800119e:	d017      	beq.n	80011d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	2203      	movs	r2, #3
 80011ac:	fa02 f303 	lsl.w	r3, r2, r3
 80011b0:	43db      	mvns	r3, r3
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	4013      	ands	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	689a      	ldr	r2, [r3, #8]
 80011bc:	69fb      	ldr	r3, [r7, #28]
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	fa02 f303 	lsl.w	r3, r2, r3
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f003 0303 	and.w	r3, r3, #3
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d123      	bne.n	8001224 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	08da      	lsrs	r2, r3, #3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	3208      	adds	r2, #8
 80011e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	f003 0307 	and.w	r3, r3, #7
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	220f      	movs	r2, #15
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	43db      	mvns	r3, r3
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	4013      	ands	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	691a      	ldr	r2, [r3, #16]
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	f003 0307 	and.w	r3, r3, #7
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	69ba      	ldr	r2, [r7, #24]
 8001212:	4313      	orrs	r3, r2
 8001214:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001216:	69fb      	ldr	r3, [r7, #28]
 8001218:	08da      	lsrs	r2, r3, #3
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	3208      	adds	r2, #8
 800121e:	69b9      	ldr	r1, [r7, #24]
 8001220:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	2203      	movs	r2, #3
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	43db      	mvns	r3, r3
 8001236:	69ba      	ldr	r2, [r7, #24]
 8001238:	4013      	ands	r3, r2
 800123a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f003 0203 	and.w	r2, r3, #3
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	005b      	lsls	r3, r3, #1
 8001248:	fa02 f303 	lsl.w	r3, r2, r3
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	4313      	orrs	r3, r2
 8001250:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	69ba      	ldr	r2, [r7, #24]
 8001256:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001260:	2b00      	cmp	r3, #0
 8001262:	f000 80ae 	beq.w	80013c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	4b5d      	ldr	r3, [pc, #372]	@ (80013e0 <HAL_GPIO_Init+0x300>)
 800126c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800126e:	4a5c      	ldr	r2, [pc, #368]	@ (80013e0 <HAL_GPIO_Init+0x300>)
 8001270:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001274:	6453      	str	r3, [r2, #68]	@ 0x44
 8001276:	4b5a      	ldr	r3, [pc, #360]	@ (80013e0 <HAL_GPIO_Init+0x300>)
 8001278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800127a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001282:	4a58      	ldr	r2, [pc, #352]	@ (80013e4 <HAL_GPIO_Init+0x304>)
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	089b      	lsrs	r3, r3, #2
 8001288:	3302      	adds	r3, #2
 800128a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800128e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001290:	69fb      	ldr	r3, [r7, #28]
 8001292:	f003 0303 	and.w	r3, r3, #3
 8001296:	009b      	lsls	r3, r3, #2
 8001298:	220f      	movs	r2, #15
 800129a:	fa02 f303 	lsl.w	r3, r2, r3
 800129e:	43db      	mvns	r3, r3
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	4013      	ands	r3, r2
 80012a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a4f      	ldr	r2, [pc, #316]	@ (80013e8 <HAL_GPIO_Init+0x308>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d025      	beq.n	80012fa <HAL_GPIO_Init+0x21a>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4a4e      	ldr	r2, [pc, #312]	@ (80013ec <HAL_GPIO_Init+0x30c>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d01f      	beq.n	80012f6 <HAL_GPIO_Init+0x216>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a4d      	ldr	r2, [pc, #308]	@ (80013f0 <HAL_GPIO_Init+0x310>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d019      	beq.n	80012f2 <HAL_GPIO_Init+0x212>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a4c      	ldr	r2, [pc, #304]	@ (80013f4 <HAL_GPIO_Init+0x314>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d013      	beq.n	80012ee <HAL_GPIO_Init+0x20e>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4a4b      	ldr	r2, [pc, #300]	@ (80013f8 <HAL_GPIO_Init+0x318>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d00d      	beq.n	80012ea <HAL_GPIO_Init+0x20a>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4a4a      	ldr	r2, [pc, #296]	@ (80013fc <HAL_GPIO_Init+0x31c>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d007      	beq.n	80012e6 <HAL_GPIO_Init+0x206>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a49      	ldr	r2, [pc, #292]	@ (8001400 <HAL_GPIO_Init+0x320>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d101      	bne.n	80012e2 <HAL_GPIO_Init+0x202>
 80012de:	2306      	movs	r3, #6
 80012e0:	e00c      	b.n	80012fc <HAL_GPIO_Init+0x21c>
 80012e2:	2307      	movs	r3, #7
 80012e4:	e00a      	b.n	80012fc <HAL_GPIO_Init+0x21c>
 80012e6:	2305      	movs	r3, #5
 80012e8:	e008      	b.n	80012fc <HAL_GPIO_Init+0x21c>
 80012ea:	2304      	movs	r3, #4
 80012ec:	e006      	b.n	80012fc <HAL_GPIO_Init+0x21c>
 80012ee:	2303      	movs	r3, #3
 80012f0:	e004      	b.n	80012fc <HAL_GPIO_Init+0x21c>
 80012f2:	2302      	movs	r3, #2
 80012f4:	e002      	b.n	80012fc <HAL_GPIO_Init+0x21c>
 80012f6:	2301      	movs	r3, #1
 80012f8:	e000      	b.n	80012fc <HAL_GPIO_Init+0x21c>
 80012fa:	2300      	movs	r3, #0
 80012fc:	69fa      	ldr	r2, [r7, #28]
 80012fe:	f002 0203 	and.w	r2, r2, #3
 8001302:	0092      	lsls	r2, r2, #2
 8001304:	4093      	lsls	r3, r2
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	4313      	orrs	r3, r2
 800130a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800130c:	4935      	ldr	r1, [pc, #212]	@ (80013e4 <HAL_GPIO_Init+0x304>)
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	089b      	lsrs	r3, r3, #2
 8001312:	3302      	adds	r3, #2
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800131a:	4b3a      	ldr	r3, [pc, #232]	@ (8001404 <HAL_GPIO_Init+0x324>)
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	43db      	mvns	r3, r3
 8001324:	69ba      	ldr	r2, [r7, #24]
 8001326:	4013      	ands	r3, r2
 8001328:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001332:	2b00      	cmp	r3, #0
 8001334:	d003      	beq.n	800133e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001336:	69ba      	ldr	r2, [r7, #24]
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	4313      	orrs	r3, r2
 800133c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800133e:	4a31      	ldr	r2, [pc, #196]	@ (8001404 <HAL_GPIO_Init+0x324>)
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001344:	4b2f      	ldr	r3, [pc, #188]	@ (8001404 <HAL_GPIO_Init+0x324>)
 8001346:	68db      	ldr	r3, [r3, #12]
 8001348:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	43db      	mvns	r3, r3
 800134e:	69ba      	ldr	r2, [r7, #24]
 8001350:	4013      	ands	r3, r2
 8001352:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800135c:	2b00      	cmp	r3, #0
 800135e:	d003      	beq.n	8001368 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	4313      	orrs	r3, r2
 8001366:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001368:	4a26      	ldr	r2, [pc, #152]	@ (8001404 <HAL_GPIO_Init+0x324>)
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800136e:	4b25      	ldr	r3, [pc, #148]	@ (8001404 <HAL_GPIO_Init+0x324>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	43db      	mvns	r3, r3
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	4013      	ands	r3, r2
 800137c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	685b      	ldr	r3, [r3, #4]
 8001382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	4313      	orrs	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001392:	4a1c      	ldr	r2, [pc, #112]	@ (8001404 <HAL_GPIO_Init+0x324>)
 8001394:	69bb      	ldr	r3, [r7, #24]
 8001396:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001398:	4b1a      	ldr	r3, [pc, #104]	@ (8001404 <HAL_GPIO_Init+0x324>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	43db      	mvns	r3, r3
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	4013      	ands	r3, r2
 80013a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	685b      	ldr	r3, [r3, #4]
 80013ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d003      	beq.n	80013bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013bc:	4a11      	ldr	r2, [pc, #68]	@ (8001404 <HAL_GPIO_Init+0x324>)
 80013be:	69bb      	ldr	r3, [r7, #24]
 80013c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013c2:	69fb      	ldr	r3, [r7, #28]
 80013c4:	3301      	adds	r3, #1
 80013c6:	61fb      	str	r3, [r7, #28]
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	2b0f      	cmp	r3, #15
 80013cc:	f67f ae96 	bls.w	80010fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013d0:	bf00      	nop
 80013d2:	bf00      	nop
 80013d4:	3724      	adds	r7, #36	@ 0x24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	40023800 	.word	0x40023800
 80013e4:	40013800 	.word	0x40013800
 80013e8:	40020000 	.word	0x40020000
 80013ec:	40020400 	.word	0x40020400
 80013f0:	40020800 	.word	0x40020800
 80013f4:	40020c00 	.word	0x40020c00
 80013f8:	40021000 	.word	0x40021000
 80013fc:	40021400 	.word	0x40021400
 8001400:	40021800 	.word	0x40021800
 8001404:	40013c00 	.word	0x40013c00

08001408 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	460b      	mov	r3, r1
 8001412:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	691a      	ldr	r2, [r3, #16]
 8001418:	887b      	ldrh	r3, [r7, #2]
 800141a:	4013      	ands	r3, r2
 800141c:	2b00      	cmp	r3, #0
 800141e:	d002      	beq.n	8001426 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001420:	2301      	movs	r3, #1
 8001422:	73fb      	strb	r3, [r7, #15]
 8001424:	e001      	b.n	800142a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001426:	2300      	movs	r3, #0
 8001428:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800142a:	7bfb      	ldrb	r3, [r7, #15]
}
 800142c:	4618      	mov	r0, r3
 800142e:	3714      	adds	r7, #20
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	460b      	mov	r3, r1
 8001442:	807b      	strh	r3, [r7, #2]
 8001444:	4613      	mov	r3, r2
 8001446:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001448:	787b      	ldrb	r3, [r7, #1]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d003      	beq.n	8001456 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800144e:	887a      	ldrh	r2, [r7, #2]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001454:	e003      	b.n	800145e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001456:	887b      	ldrh	r3, [r7, #2]
 8001458:	041a      	lsls	r2, r3, #16
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	619a      	str	r2, [r3, #24]
}
 800145e:	bf00      	nop
 8001460:	370c      	adds	r7, #12
 8001462:	46bd      	mov	sp, r7
 8001464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001468:	4770      	bx	lr
	...

0800146c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d101      	bne.n	8001480 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800147c:	2301      	movs	r3, #1
 800147e:	e0cc      	b.n	800161a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001480:	4b68      	ldr	r3, [pc, #416]	@ (8001624 <HAL_RCC_ClockConfig+0x1b8>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f003 030f 	and.w	r3, r3, #15
 8001488:	683a      	ldr	r2, [r7, #0]
 800148a:	429a      	cmp	r2, r3
 800148c:	d90c      	bls.n	80014a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800148e:	4b65      	ldr	r3, [pc, #404]	@ (8001624 <HAL_RCC_ClockConfig+0x1b8>)
 8001490:	683a      	ldr	r2, [r7, #0]
 8001492:	b2d2      	uxtb	r2, r2
 8001494:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001496:	4b63      	ldr	r3, [pc, #396]	@ (8001624 <HAL_RCC_ClockConfig+0x1b8>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f003 030f 	and.w	r3, r3, #15
 800149e:	683a      	ldr	r2, [r7, #0]
 80014a0:	429a      	cmp	r2, r3
 80014a2:	d001      	beq.n	80014a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e0b8      	b.n	800161a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f003 0302 	and.w	r3, r3, #2
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d020      	beq.n	80014f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f003 0304 	and.w	r3, r3, #4
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d005      	beq.n	80014cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014c0:	4b59      	ldr	r3, [pc, #356]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	4a58      	ldr	r2, [pc, #352]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 80014c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80014ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 0308 	and.w	r3, r3, #8
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d005      	beq.n	80014e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014d8:	4b53      	ldr	r3, [pc, #332]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	4a52      	ldr	r2, [pc, #328]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 80014de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80014e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014e4:	4b50      	ldr	r3, [pc, #320]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	494d      	ldr	r1, [pc, #308]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 80014f2:	4313      	orrs	r3, r2
 80014f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d044      	beq.n	800158c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	2b01      	cmp	r3, #1
 8001508:	d107      	bne.n	800151a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800150a:	4b47      	ldr	r3, [pc, #284]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001512:	2b00      	cmp	r3, #0
 8001514:	d119      	bne.n	800154a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001516:	2301      	movs	r3, #1
 8001518:	e07f      	b.n	800161a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	2b02      	cmp	r3, #2
 8001520:	d003      	beq.n	800152a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001526:	2b03      	cmp	r3, #3
 8001528:	d107      	bne.n	800153a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800152a:	4b3f      	ldr	r3, [pc, #252]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001532:	2b00      	cmp	r3, #0
 8001534:	d109      	bne.n	800154a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e06f      	b.n	800161a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800153a:	4b3b      	ldr	r3, [pc, #236]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0302 	and.w	r3, r3, #2
 8001542:	2b00      	cmp	r3, #0
 8001544:	d101      	bne.n	800154a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	e067      	b.n	800161a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800154a:	4b37      	ldr	r3, [pc, #220]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	f023 0203 	bic.w	r2, r3, #3
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	4934      	ldr	r1, [pc, #208]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 8001558:	4313      	orrs	r3, r2
 800155a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800155c:	f7ff fc88 	bl	8000e70 <HAL_GetTick>
 8001560:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001562:	e00a      	b.n	800157a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001564:	f7ff fc84 	bl	8000e70 <HAL_GetTick>
 8001568:	4602      	mov	r2, r0
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001572:	4293      	cmp	r3, r2
 8001574:	d901      	bls.n	800157a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e04f      	b.n	800161a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800157a:	4b2b      	ldr	r3, [pc, #172]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	f003 020c 	and.w	r2, r3, #12
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	009b      	lsls	r3, r3, #2
 8001588:	429a      	cmp	r2, r3
 800158a:	d1eb      	bne.n	8001564 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800158c:	4b25      	ldr	r3, [pc, #148]	@ (8001624 <HAL_RCC_ClockConfig+0x1b8>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f003 030f 	and.w	r3, r3, #15
 8001594:	683a      	ldr	r2, [r7, #0]
 8001596:	429a      	cmp	r2, r3
 8001598:	d20c      	bcs.n	80015b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800159a:	4b22      	ldr	r3, [pc, #136]	@ (8001624 <HAL_RCC_ClockConfig+0x1b8>)
 800159c:	683a      	ldr	r2, [r7, #0]
 800159e:	b2d2      	uxtb	r2, r2
 80015a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015a2:	4b20      	ldr	r3, [pc, #128]	@ (8001624 <HAL_RCC_ClockConfig+0x1b8>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 030f 	and.w	r3, r3, #15
 80015aa:	683a      	ldr	r2, [r7, #0]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d001      	beq.n	80015b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e032      	b.n	800161a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0304 	and.w	r3, r3, #4
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d008      	beq.n	80015d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015c0:	4b19      	ldr	r3, [pc, #100]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 80015c2:	689b      	ldr	r3, [r3, #8]
 80015c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	4916      	ldr	r1, [pc, #88]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 80015ce:	4313      	orrs	r3, r2
 80015d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0308 	and.w	r3, r3, #8
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d009      	beq.n	80015f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015de:	4b12      	ldr	r3, [pc, #72]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	691b      	ldr	r3, [r3, #16]
 80015ea:	00db      	lsls	r3, r3, #3
 80015ec:	490e      	ldr	r1, [pc, #56]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 80015ee:	4313      	orrs	r3, r2
 80015f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80015f2:	f000 f855 	bl	80016a0 <HAL_RCC_GetSysClockFreq>
 80015f6:	4602      	mov	r2, r0
 80015f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001628 <HAL_RCC_ClockConfig+0x1bc>)
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	091b      	lsrs	r3, r3, #4
 80015fe:	f003 030f 	and.w	r3, r3, #15
 8001602:	490a      	ldr	r1, [pc, #40]	@ (800162c <HAL_RCC_ClockConfig+0x1c0>)
 8001604:	5ccb      	ldrb	r3, [r1, r3]
 8001606:	fa22 f303 	lsr.w	r3, r2, r3
 800160a:	4a09      	ldr	r2, [pc, #36]	@ (8001630 <HAL_RCC_ClockConfig+0x1c4>)
 800160c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800160e:	4b09      	ldr	r3, [pc, #36]	@ (8001634 <HAL_RCC_ClockConfig+0x1c8>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff fbe8 	bl	8000de8 <HAL_InitTick>

  return HAL_OK;
 8001618:	2300      	movs	r3, #0
}
 800161a:	4618      	mov	r0, r3
 800161c:	3710      	adds	r7, #16
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40023c00 	.word	0x40023c00
 8001628:	40023800 	.word	0x40023800
 800162c:	08003404 	.word	0x08003404
 8001630:	20000000 	.word	0x20000000
 8001634:	20000004 	.word	0x20000004

08001638 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800163c:	4b03      	ldr	r3, [pc, #12]	@ (800164c <HAL_RCC_GetHCLKFreq+0x14>)
 800163e:	681b      	ldr	r3, [r3, #0]
}
 8001640:	4618      	mov	r0, r3
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	20000000 	.word	0x20000000

08001650 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001654:	f7ff fff0 	bl	8001638 <HAL_RCC_GetHCLKFreq>
 8001658:	4602      	mov	r2, r0
 800165a:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <HAL_RCC_GetPCLK1Freq+0x20>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	0a9b      	lsrs	r3, r3, #10
 8001660:	f003 0307 	and.w	r3, r3, #7
 8001664:	4903      	ldr	r1, [pc, #12]	@ (8001674 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001666:	5ccb      	ldrb	r3, [r1, r3]
 8001668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800166c:	4618      	mov	r0, r3
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40023800 	.word	0x40023800
 8001674:	08003414 	.word	0x08003414

08001678 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800167c:	f7ff ffdc 	bl	8001638 <HAL_RCC_GetHCLKFreq>
 8001680:	4602      	mov	r2, r0
 8001682:	4b05      	ldr	r3, [pc, #20]	@ (8001698 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	0b5b      	lsrs	r3, r3, #13
 8001688:	f003 0307 	and.w	r3, r3, #7
 800168c:	4903      	ldr	r1, [pc, #12]	@ (800169c <HAL_RCC_GetPCLK2Freq+0x24>)
 800168e:	5ccb      	ldrb	r3, [r1, r3]
 8001690:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001694:	4618      	mov	r0, r3
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40023800 	.word	0x40023800
 800169c:	08003414 	.word	0x08003414

080016a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016a4:	b0ae      	sub	sp, #184	@ 0xb8
 80016a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80016a8:	2300      	movs	r3, #0
 80016aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80016ae:	2300      	movs	r3, #0
 80016b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80016b4:	2300      	movs	r3, #0
 80016b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80016ba:	2300      	movs	r3, #0
 80016bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80016c0:	2300      	movs	r3, #0
 80016c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80016c6:	4bcb      	ldr	r3, [pc, #812]	@ (80019f4 <HAL_RCC_GetSysClockFreq+0x354>)
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	f003 030c 	and.w	r3, r3, #12
 80016ce:	2b0c      	cmp	r3, #12
 80016d0:	f200 8206 	bhi.w	8001ae0 <HAL_RCC_GetSysClockFreq+0x440>
 80016d4:	a201      	add	r2, pc, #4	@ (adr r2, 80016dc <HAL_RCC_GetSysClockFreq+0x3c>)
 80016d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016da:	bf00      	nop
 80016dc:	08001711 	.word	0x08001711
 80016e0:	08001ae1 	.word	0x08001ae1
 80016e4:	08001ae1 	.word	0x08001ae1
 80016e8:	08001ae1 	.word	0x08001ae1
 80016ec:	08001719 	.word	0x08001719
 80016f0:	08001ae1 	.word	0x08001ae1
 80016f4:	08001ae1 	.word	0x08001ae1
 80016f8:	08001ae1 	.word	0x08001ae1
 80016fc:	08001721 	.word	0x08001721
 8001700:	08001ae1 	.word	0x08001ae1
 8001704:	08001ae1 	.word	0x08001ae1
 8001708:	08001ae1 	.word	0x08001ae1
 800170c:	08001911 	.word	0x08001911
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001710:	4bb9      	ldr	r3, [pc, #740]	@ (80019f8 <HAL_RCC_GetSysClockFreq+0x358>)
 8001712:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001716:	e1e7      	b.n	8001ae8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001718:	4bb8      	ldr	r3, [pc, #736]	@ (80019fc <HAL_RCC_GetSysClockFreq+0x35c>)
 800171a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800171e:	e1e3      	b.n	8001ae8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001720:	4bb4      	ldr	r3, [pc, #720]	@ (80019f4 <HAL_RCC_GetSysClockFreq+0x354>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001728:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800172c:	4bb1      	ldr	r3, [pc, #708]	@ (80019f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d071      	beq.n	800181c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001738:	4bae      	ldr	r3, [pc, #696]	@ (80019f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	099b      	lsrs	r3, r3, #6
 800173e:	2200      	movs	r2, #0
 8001740:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001744:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001748:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800174c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001750:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001754:	2300      	movs	r3, #0
 8001756:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800175a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800175e:	4622      	mov	r2, r4
 8001760:	462b      	mov	r3, r5
 8001762:	f04f 0000 	mov.w	r0, #0
 8001766:	f04f 0100 	mov.w	r1, #0
 800176a:	0159      	lsls	r1, r3, #5
 800176c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001770:	0150      	lsls	r0, r2, #5
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	4621      	mov	r1, r4
 8001778:	1a51      	subs	r1, r2, r1
 800177a:	6439      	str	r1, [r7, #64]	@ 0x40
 800177c:	4629      	mov	r1, r5
 800177e:	eb63 0301 	sbc.w	r3, r3, r1
 8001782:	647b      	str	r3, [r7, #68]	@ 0x44
 8001784:	f04f 0200 	mov.w	r2, #0
 8001788:	f04f 0300 	mov.w	r3, #0
 800178c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001790:	4649      	mov	r1, r9
 8001792:	018b      	lsls	r3, r1, #6
 8001794:	4641      	mov	r1, r8
 8001796:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800179a:	4641      	mov	r1, r8
 800179c:	018a      	lsls	r2, r1, #6
 800179e:	4641      	mov	r1, r8
 80017a0:	1a51      	subs	r1, r2, r1
 80017a2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80017a4:	4649      	mov	r1, r9
 80017a6:	eb63 0301 	sbc.w	r3, r3, r1
 80017aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80017ac:	f04f 0200 	mov.w	r2, #0
 80017b0:	f04f 0300 	mov.w	r3, #0
 80017b4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80017b8:	4649      	mov	r1, r9
 80017ba:	00cb      	lsls	r3, r1, #3
 80017bc:	4641      	mov	r1, r8
 80017be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80017c2:	4641      	mov	r1, r8
 80017c4:	00ca      	lsls	r2, r1, #3
 80017c6:	4610      	mov	r0, r2
 80017c8:	4619      	mov	r1, r3
 80017ca:	4603      	mov	r3, r0
 80017cc:	4622      	mov	r2, r4
 80017ce:	189b      	adds	r3, r3, r2
 80017d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80017d2:	462b      	mov	r3, r5
 80017d4:	460a      	mov	r2, r1
 80017d6:	eb42 0303 	adc.w	r3, r2, r3
 80017da:	637b      	str	r3, [r7, #52]	@ 0x34
 80017dc:	f04f 0200 	mov.w	r2, #0
 80017e0:	f04f 0300 	mov.w	r3, #0
 80017e4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80017e8:	4629      	mov	r1, r5
 80017ea:	024b      	lsls	r3, r1, #9
 80017ec:	4621      	mov	r1, r4
 80017ee:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80017f2:	4621      	mov	r1, r4
 80017f4:	024a      	lsls	r2, r1, #9
 80017f6:	4610      	mov	r0, r2
 80017f8:	4619      	mov	r1, r3
 80017fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80017fe:	2200      	movs	r2, #0
 8001800:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001804:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001808:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800180c:	f7fe fd58 	bl	80002c0 <__aeabi_uldivmod>
 8001810:	4602      	mov	r2, r0
 8001812:	460b      	mov	r3, r1
 8001814:	4613      	mov	r3, r2
 8001816:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800181a:	e067      	b.n	80018ec <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800181c:	4b75      	ldr	r3, [pc, #468]	@ (80019f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	099b      	lsrs	r3, r3, #6
 8001822:	2200      	movs	r2, #0
 8001824:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001828:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800182c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001830:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001834:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001836:	2300      	movs	r3, #0
 8001838:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800183a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800183e:	4622      	mov	r2, r4
 8001840:	462b      	mov	r3, r5
 8001842:	f04f 0000 	mov.w	r0, #0
 8001846:	f04f 0100 	mov.w	r1, #0
 800184a:	0159      	lsls	r1, r3, #5
 800184c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001850:	0150      	lsls	r0, r2, #5
 8001852:	4602      	mov	r2, r0
 8001854:	460b      	mov	r3, r1
 8001856:	4621      	mov	r1, r4
 8001858:	1a51      	subs	r1, r2, r1
 800185a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800185c:	4629      	mov	r1, r5
 800185e:	eb63 0301 	sbc.w	r3, r3, r1
 8001862:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001864:	f04f 0200 	mov.w	r2, #0
 8001868:	f04f 0300 	mov.w	r3, #0
 800186c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001870:	4649      	mov	r1, r9
 8001872:	018b      	lsls	r3, r1, #6
 8001874:	4641      	mov	r1, r8
 8001876:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800187a:	4641      	mov	r1, r8
 800187c:	018a      	lsls	r2, r1, #6
 800187e:	4641      	mov	r1, r8
 8001880:	ebb2 0a01 	subs.w	sl, r2, r1
 8001884:	4649      	mov	r1, r9
 8001886:	eb63 0b01 	sbc.w	fp, r3, r1
 800188a:	f04f 0200 	mov.w	r2, #0
 800188e:	f04f 0300 	mov.w	r3, #0
 8001892:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001896:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800189a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800189e:	4692      	mov	sl, r2
 80018a0:	469b      	mov	fp, r3
 80018a2:	4623      	mov	r3, r4
 80018a4:	eb1a 0303 	adds.w	r3, sl, r3
 80018a8:	623b      	str	r3, [r7, #32]
 80018aa:	462b      	mov	r3, r5
 80018ac:	eb4b 0303 	adc.w	r3, fp, r3
 80018b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80018b2:	f04f 0200 	mov.w	r2, #0
 80018b6:	f04f 0300 	mov.w	r3, #0
 80018ba:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80018be:	4629      	mov	r1, r5
 80018c0:	028b      	lsls	r3, r1, #10
 80018c2:	4621      	mov	r1, r4
 80018c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80018c8:	4621      	mov	r1, r4
 80018ca:	028a      	lsls	r2, r1, #10
 80018cc:	4610      	mov	r0, r2
 80018ce:	4619      	mov	r1, r3
 80018d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80018d4:	2200      	movs	r2, #0
 80018d6:	673b      	str	r3, [r7, #112]	@ 0x70
 80018d8:	677a      	str	r2, [r7, #116]	@ 0x74
 80018da:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80018de:	f7fe fcef 	bl	80002c0 <__aeabi_uldivmod>
 80018e2:	4602      	mov	r2, r0
 80018e4:	460b      	mov	r3, r1
 80018e6:	4613      	mov	r3, r2
 80018e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80018ec:	4b41      	ldr	r3, [pc, #260]	@ (80019f4 <HAL_RCC_GetSysClockFreq+0x354>)
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	0c1b      	lsrs	r3, r3, #16
 80018f2:	f003 0303 	and.w	r3, r3, #3
 80018f6:	3301      	adds	r3, #1
 80018f8:	005b      	lsls	r3, r3, #1
 80018fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80018fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001902:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001906:	fbb2 f3f3 	udiv	r3, r2, r3
 800190a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800190e:	e0eb      	b.n	8001ae8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001910:	4b38      	ldr	r3, [pc, #224]	@ (80019f4 <HAL_RCC_GetSysClockFreq+0x354>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001918:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800191c:	4b35      	ldr	r3, [pc, #212]	@ (80019f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001924:	2b00      	cmp	r3, #0
 8001926:	d06b      	beq.n	8001a00 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001928:	4b32      	ldr	r3, [pc, #200]	@ (80019f4 <HAL_RCC_GetSysClockFreq+0x354>)
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	099b      	lsrs	r3, r3, #6
 800192e:	2200      	movs	r2, #0
 8001930:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001932:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001934:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001936:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800193a:	663b      	str	r3, [r7, #96]	@ 0x60
 800193c:	2300      	movs	r3, #0
 800193e:	667b      	str	r3, [r7, #100]	@ 0x64
 8001940:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001944:	4622      	mov	r2, r4
 8001946:	462b      	mov	r3, r5
 8001948:	f04f 0000 	mov.w	r0, #0
 800194c:	f04f 0100 	mov.w	r1, #0
 8001950:	0159      	lsls	r1, r3, #5
 8001952:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001956:	0150      	lsls	r0, r2, #5
 8001958:	4602      	mov	r2, r0
 800195a:	460b      	mov	r3, r1
 800195c:	4621      	mov	r1, r4
 800195e:	1a51      	subs	r1, r2, r1
 8001960:	61b9      	str	r1, [r7, #24]
 8001962:	4629      	mov	r1, r5
 8001964:	eb63 0301 	sbc.w	r3, r3, r1
 8001968:	61fb      	str	r3, [r7, #28]
 800196a:	f04f 0200 	mov.w	r2, #0
 800196e:	f04f 0300 	mov.w	r3, #0
 8001972:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001976:	4659      	mov	r1, fp
 8001978:	018b      	lsls	r3, r1, #6
 800197a:	4651      	mov	r1, sl
 800197c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001980:	4651      	mov	r1, sl
 8001982:	018a      	lsls	r2, r1, #6
 8001984:	4651      	mov	r1, sl
 8001986:	ebb2 0801 	subs.w	r8, r2, r1
 800198a:	4659      	mov	r1, fp
 800198c:	eb63 0901 	sbc.w	r9, r3, r1
 8001990:	f04f 0200 	mov.w	r2, #0
 8001994:	f04f 0300 	mov.w	r3, #0
 8001998:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800199c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019a0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019a4:	4690      	mov	r8, r2
 80019a6:	4699      	mov	r9, r3
 80019a8:	4623      	mov	r3, r4
 80019aa:	eb18 0303 	adds.w	r3, r8, r3
 80019ae:	613b      	str	r3, [r7, #16]
 80019b0:	462b      	mov	r3, r5
 80019b2:	eb49 0303 	adc.w	r3, r9, r3
 80019b6:	617b      	str	r3, [r7, #20]
 80019b8:	f04f 0200 	mov.w	r2, #0
 80019bc:	f04f 0300 	mov.w	r3, #0
 80019c0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80019c4:	4629      	mov	r1, r5
 80019c6:	024b      	lsls	r3, r1, #9
 80019c8:	4621      	mov	r1, r4
 80019ca:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80019ce:	4621      	mov	r1, r4
 80019d0:	024a      	lsls	r2, r1, #9
 80019d2:	4610      	mov	r0, r2
 80019d4:	4619      	mov	r1, r3
 80019d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80019da:	2200      	movs	r2, #0
 80019dc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80019de:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80019e0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80019e4:	f7fe fc6c 	bl	80002c0 <__aeabi_uldivmod>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	4613      	mov	r3, r2
 80019ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80019f2:	e065      	b.n	8001ac0 <HAL_RCC_GetSysClockFreq+0x420>
 80019f4:	40023800 	.word	0x40023800
 80019f8:	00f42400 	.word	0x00f42400
 80019fc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a00:	4b3d      	ldr	r3, [pc, #244]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0x458>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	099b      	lsrs	r3, r3, #6
 8001a06:	2200      	movs	r2, #0
 8001a08:	4618      	mov	r0, r3
 8001a0a:	4611      	mov	r1, r2
 8001a0c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a10:	653b      	str	r3, [r7, #80]	@ 0x50
 8001a12:	2300      	movs	r3, #0
 8001a14:	657b      	str	r3, [r7, #84]	@ 0x54
 8001a16:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001a1a:	4642      	mov	r2, r8
 8001a1c:	464b      	mov	r3, r9
 8001a1e:	f04f 0000 	mov.w	r0, #0
 8001a22:	f04f 0100 	mov.w	r1, #0
 8001a26:	0159      	lsls	r1, r3, #5
 8001a28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a2c:	0150      	lsls	r0, r2, #5
 8001a2e:	4602      	mov	r2, r0
 8001a30:	460b      	mov	r3, r1
 8001a32:	4641      	mov	r1, r8
 8001a34:	1a51      	subs	r1, r2, r1
 8001a36:	60b9      	str	r1, [r7, #8]
 8001a38:	4649      	mov	r1, r9
 8001a3a:	eb63 0301 	sbc.w	r3, r3, r1
 8001a3e:	60fb      	str	r3, [r7, #12]
 8001a40:	f04f 0200 	mov.w	r2, #0
 8001a44:	f04f 0300 	mov.w	r3, #0
 8001a48:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001a4c:	4659      	mov	r1, fp
 8001a4e:	018b      	lsls	r3, r1, #6
 8001a50:	4651      	mov	r1, sl
 8001a52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a56:	4651      	mov	r1, sl
 8001a58:	018a      	lsls	r2, r1, #6
 8001a5a:	4651      	mov	r1, sl
 8001a5c:	1a54      	subs	r4, r2, r1
 8001a5e:	4659      	mov	r1, fp
 8001a60:	eb63 0501 	sbc.w	r5, r3, r1
 8001a64:	f04f 0200 	mov.w	r2, #0
 8001a68:	f04f 0300 	mov.w	r3, #0
 8001a6c:	00eb      	lsls	r3, r5, #3
 8001a6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a72:	00e2      	lsls	r2, r4, #3
 8001a74:	4614      	mov	r4, r2
 8001a76:	461d      	mov	r5, r3
 8001a78:	4643      	mov	r3, r8
 8001a7a:	18e3      	adds	r3, r4, r3
 8001a7c:	603b      	str	r3, [r7, #0]
 8001a7e:	464b      	mov	r3, r9
 8001a80:	eb45 0303 	adc.w	r3, r5, r3
 8001a84:	607b      	str	r3, [r7, #4]
 8001a86:	f04f 0200 	mov.w	r2, #0
 8001a8a:	f04f 0300 	mov.w	r3, #0
 8001a8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a92:	4629      	mov	r1, r5
 8001a94:	028b      	lsls	r3, r1, #10
 8001a96:	4621      	mov	r1, r4
 8001a98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a9c:	4621      	mov	r1, r4
 8001a9e:	028a      	lsls	r2, r1, #10
 8001aa0:	4610      	mov	r0, r2
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001aac:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001aae:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001ab2:	f7fe fc05 	bl	80002c0 <__aeabi_uldivmod>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	460b      	mov	r3, r1
 8001aba:	4613      	mov	r3, r2
 8001abc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001ac0:	4b0d      	ldr	r3, [pc, #52]	@ (8001af8 <HAL_RCC_GetSysClockFreq+0x458>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	0f1b      	lsrs	r3, r3, #28
 8001ac6:	f003 0307 	and.w	r3, r3, #7
 8001aca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001ace:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001ad2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001ad6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ada:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001ade:	e003      	b.n	8001ae8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ae0:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <HAL_RCC_GetSysClockFreq+0x45c>)
 8001ae2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001ae6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ae8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	37b8      	adds	r7, #184	@ 0xb8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001af6:	bf00      	nop
 8001af8:	40023800 	.word	0x40023800
 8001afc:	00f42400 	.word	0x00f42400

08001b00 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d101      	bne.n	8001b12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e28d      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	f000 8083 	beq.w	8001c26 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001b20:	4b94      	ldr	r3, [pc, #592]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f003 030c 	and.w	r3, r3, #12
 8001b28:	2b04      	cmp	r3, #4
 8001b2a:	d019      	beq.n	8001b60 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001b2c:	4b91      	ldr	r3, [pc, #580]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	f003 030c 	and.w	r3, r3, #12
        || \
 8001b34:	2b08      	cmp	r3, #8
 8001b36:	d106      	bne.n	8001b46 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001b38:	4b8e      	ldr	r3, [pc, #568]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b40:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b44:	d00c      	beq.n	8001b60 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b46:	4b8b      	ldr	r3, [pc, #556]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001b4e:	2b0c      	cmp	r3, #12
 8001b50:	d112      	bne.n	8001b78 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b52:	4b88      	ldr	r3, [pc, #544]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001b5e:	d10b      	bne.n	8001b78 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b60:	4b84      	ldr	r3, [pc, #528]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d05b      	beq.n	8001c24 <HAL_RCC_OscConfig+0x124>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d157      	bne.n	8001c24 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e25a      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b80:	d106      	bne.n	8001b90 <HAL_RCC_OscConfig+0x90>
 8001b82:	4b7c      	ldr	r3, [pc, #496]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	4a7b      	ldr	r2, [pc, #492]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001b88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b8c:	6013      	str	r3, [r2, #0]
 8001b8e:	e01d      	b.n	8001bcc <HAL_RCC_OscConfig+0xcc>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b98:	d10c      	bne.n	8001bb4 <HAL_RCC_OscConfig+0xb4>
 8001b9a:	4b76      	ldr	r3, [pc, #472]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a75      	ldr	r2, [pc, #468]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001ba0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ba4:	6013      	str	r3, [r2, #0]
 8001ba6:	4b73      	ldr	r3, [pc, #460]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a72      	ldr	r2, [pc, #456]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001bac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bb0:	6013      	str	r3, [r2, #0]
 8001bb2:	e00b      	b.n	8001bcc <HAL_RCC_OscConfig+0xcc>
 8001bb4:	4b6f      	ldr	r3, [pc, #444]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a6e      	ldr	r2, [pc, #440]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001bba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001bbe:	6013      	str	r3, [r2, #0]
 8001bc0:	4b6c      	ldr	r3, [pc, #432]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a6b      	ldr	r2, [pc, #428]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001bc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001bca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d013      	beq.n	8001bfc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bd4:	f7ff f94c 	bl	8000e70 <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bda:	e008      	b.n	8001bee <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bdc:	f7ff f948 	bl	8000e70 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b64      	cmp	r3, #100	@ 0x64
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e21f      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bee:	4b61      	ldr	r3, [pc, #388]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d0f0      	beq.n	8001bdc <HAL_RCC_OscConfig+0xdc>
 8001bfa:	e014      	b.n	8001c26 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bfc:	f7ff f938 	bl	8000e70 <HAL_GetTick>
 8001c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c02:	e008      	b.n	8001c16 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c04:	f7ff f934 	bl	8000e70 <HAL_GetTick>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	2b64      	cmp	r3, #100	@ 0x64
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e20b      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c16:	4b57      	ldr	r3, [pc, #348]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d1f0      	bne.n	8001c04 <HAL_RCC_OscConfig+0x104>
 8001c22:	e000      	b.n	8001c26 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d06f      	beq.n	8001d12 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001c32:	4b50      	ldr	r3, [pc, #320]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f003 030c 	and.w	r3, r3, #12
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d017      	beq.n	8001c6e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001c3e:	4b4d      	ldr	r3, [pc, #308]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001c40:	689b      	ldr	r3, [r3, #8]
 8001c42:	f003 030c 	and.w	r3, r3, #12
        || \
 8001c46:	2b08      	cmp	r3, #8
 8001c48:	d105      	bne.n	8001c56 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001c4a:	4b4a      	ldr	r3, [pc, #296]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d00b      	beq.n	8001c6e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c56:	4b47      	ldr	r3, [pc, #284]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001c5e:	2b0c      	cmp	r3, #12
 8001c60:	d11c      	bne.n	8001c9c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c62:	4b44      	ldr	r3, [pc, #272]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d116      	bne.n	8001c9c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c6e:	4b41      	ldr	r3, [pc, #260]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d005      	beq.n	8001c86 <HAL_RCC_OscConfig+0x186>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d001      	beq.n	8001c86 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e1d3      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c86:	4b3b      	ldr	r3, [pc, #236]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	691b      	ldr	r3, [r3, #16]
 8001c92:	00db      	lsls	r3, r3, #3
 8001c94:	4937      	ldr	r1, [pc, #220]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001c96:	4313      	orrs	r3, r2
 8001c98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c9a:	e03a      	b.n	8001d12 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d020      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ca4:	4b34      	ldr	r3, [pc, #208]	@ (8001d78 <HAL_RCC_OscConfig+0x278>)
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001caa:	f7ff f8e1 	bl	8000e70 <HAL_GetTick>
 8001cae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cb0:	e008      	b.n	8001cc4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cb2:	f7ff f8dd 	bl	8000e70 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e1b4      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cc4:	4b2b      	ldr	r3, [pc, #172]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d0f0      	beq.n	8001cb2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cd0:	4b28      	ldr	r3, [pc, #160]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	691b      	ldr	r3, [r3, #16]
 8001cdc:	00db      	lsls	r3, r3, #3
 8001cde:	4925      	ldr	r1, [pc, #148]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	600b      	str	r3, [r1, #0]
 8001ce4:	e015      	b.n	8001d12 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ce6:	4b24      	ldr	r3, [pc, #144]	@ (8001d78 <HAL_RCC_OscConfig+0x278>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cec:	f7ff f8c0 	bl	8000e70 <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf4:	f7ff f8bc 	bl	8000e70 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e193      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d06:	4b1b      	ldr	r3, [pc, #108]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1f0      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0308 	and.w	r3, r3, #8
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d036      	beq.n	8001d8c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d016      	beq.n	8001d54 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d26:	4b15      	ldr	r3, [pc, #84]	@ (8001d7c <HAL_RCC_OscConfig+0x27c>)
 8001d28:	2201      	movs	r2, #1
 8001d2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d2c:	f7ff f8a0 	bl	8000e70 <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d32:	e008      	b.n	8001d46 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d34:	f7ff f89c 	bl	8000e70 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e173      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d46:	4b0b      	ldr	r3, [pc, #44]	@ (8001d74 <HAL_RCC_OscConfig+0x274>)
 8001d48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d0f0      	beq.n	8001d34 <HAL_RCC_OscConfig+0x234>
 8001d52:	e01b      	b.n	8001d8c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d54:	4b09      	ldr	r3, [pc, #36]	@ (8001d7c <HAL_RCC_OscConfig+0x27c>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d5a:	f7ff f889 	bl	8000e70 <HAL_GetTick>
 8001d5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d60:	e00e      	b.n	8001d80 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d62:	f7ff f885 	bl	8000e70 <HAL_GetTick>
 8001d66:	4602      	mov	r2, r0
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	d907      	bls.n	8001d80 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e15c      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
 8001d74:	40023800 	.word	0x40023800
 8001d78:	42470000 	.word	0x42470000
 8001d7c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d80:	4b8a      	ldr	r3, [pc, #552]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001d82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1ea      	bne.n	8001d62 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f003 0304 	and.w	r3, r3, #4
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	f000 8097 	beq.w	8001ec8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d9e:	4b83      	ldr	r3, [pc, #524]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d10f      	bne.n	8001dca <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001daa:	2300      	movs	r3, #0
 8001dac:	60bb      	str	r3, [r7, #8]
 8001dae:	4b7f      	ldr	r3, [pc, #508]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db2:	4a7e      	ldr	r2, [pc, #504]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001db4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001db8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dba:	4b7c      	ldr	r3, [pc, #496]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc2:	60bb      	str	r3, [r7, #8]
 8001dc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dca:	4b79      	ldr	r3, [pc, #484]	@ (8001fb0 <HAL_RCC_OscConfig+0x4b0>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d118      	bne.n	8001e08 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dd6:	4b76      	ldr	r3, [pc, #472]	@ (8001fb0 <HAL_RCC_OscConfig+0x4b0>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a75      	ldr	r2, [pc, #468]	@ (8001fb0 <HAL_RCC_OscConfig+0x4b0>)
 8001ddc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001de0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001de2:	f7ff f845 	bl	8000e70 <HAL_GetTick>
 8001de6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de8:	e008      	b.n	8001dfc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dea:	f7ff f841 	bl	8000e70 <HAL_GetTick>
 8001dee:	4602      	mov	r2, r0
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	2b02      	cmp	r3, #2
 8001df6:	d901      	bls.n	8001dfc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001df8:	2303      	movs	r3, #3
 8001dfa:	e118      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dfc:	4b6c      	ldr	r3, [pc, #432]	@ (8001fb0 <HAL_RCC_OscConfig+0x4b0>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d0f0      	beq.n	8001dea <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	689b      	ldr	r3, [r3, #8]
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d106      	bne.n	8001e1e <HAL_RCC_OscConfig+0x31e>
 8001e10:	4b66      	ldr	r3, [pc, #408]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001e12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e14:	4a65      	ldr	r2, [pc, #404]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001e16:	f043 0301 	orr.w	r3, r3, #1
 8001e1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e1c:	e01c      	b.n	8001e58 <HAL_RCC_OscConfig+0x358>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	2b05      	cmp	r3, #5
 8001e24:	d10c      	bne.n	8001e40 <HAL_RCC_OscConfig+0x340>
 8001e26:	4b61      	ldr	r3, [pc, #388]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001e28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e2a:	4a60      	ldr	r2, [pc, #384]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001e2c:	f043 0304 	orr.w	r3, r3, #4
 8001e30:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e32:	4b5e      	ldr	r3, [pc, #376]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001e34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e36:	4a5d      	ldr	r2, [pc, #372]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001e38:	f043 0301 	orr.w	r3, r3, #1
 8001e3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e3e:	e00b      	b.n	8001e58 <HAL_RCC_OscConfig+0x358>
 8001e40:	4b5a      	ldr	r3, [pc, #360]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001e42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e44:	4a59      	ldr	r2, [pc, #356]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001e46:	f023 0301 	bic.w	r3, r3, #1
 8001e4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e4c:	4b57      	ldr	r3, [pc, #348]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001e4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e50:	4a56      	ldr	r2, [pc, #344]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001e52:	f023 0304 	bic.w	r3, r3, #4
 8001e56:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d015      	beq.n	8001e8c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e60:	f7ff f806 	bl	8000e70 <HAL_GetTick>
 8001e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e66:	e00a      	b.n	8001e7e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e68:	f7ff f802 	bl	8000e70 <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d901      	bls.n	8001e7e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	e0d7      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e7e:	4b4b      	ldr	r3, [pc, #300]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001e80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e82:	f003 0302 	and.w	r3, r3, #2
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d0ee      	beq.n	8001e68 <HAL_RCC_OscConfig+0x368>
 8001e8a:	e014      	b.n	8001eb6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e8c:	f7fe fff0 	bl	8000e70 <HAL_GetTick>
 8001e90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e92:	e00a      	b.n	8001eaa <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e94:	f7fe ffec 	bl	8000e70 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d901      	bls.n	8001eaa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e0c1      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eaa:	4b40      	ldr	r3, [pc, #256]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001eac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d1ee      	bne.n	8001e94 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001eb6:	7dfb      	ldrb	r3, [r7, #23]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d105      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ebc:	4b3b      	ldr	r3, [pc, #236]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec0:	4a3a      	ldr	r2, [pc, #232]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001ec2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ec6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	f000 80ad 	beq.w	800202c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ed2:	4b36      	ldr	r3, [pc, #216]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	f003 030c 	and.w	r3, r3, #12
 8001eda:	2b08      	cmp	r3, #8
 8001edc:	d060      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	699b      	ldr	r3, [r3, #24]
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d145      	bne.n	8001f72 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ee6:	4b33      	ldr	r3, [pc, #204]	@ (8001fb4 <HAL_RCC_OscConfig+0x4b4>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eec:	f7fe ffc0 	bl	8000e70 <HAL_GetTick>
 8001ef0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ef2:	e008      	b.n	8001f06 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ef4:	f7fe ffbc 	bl	8000e70 <HAL_GetTick>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	693b      	ldr	r3, [r7, #16]
 8001efc:	1ad3      	subs	r3, r2, r3
 8001efe:	2b02      	cmp	r3, #2
 8001f00:	d901      	bls.n	8001f06 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001f02:	2303      	movs	r3, #3
 8001f04:	e093      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f06:	4b29      	ldr	r3, [pc, #164]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1f0      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	69da      	ldr	r2, [r3, #28]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6a1b      	ldr	r3, [r3, #32]
 8001f1a:	431a      	orrs	r2, r3
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f20:	019b      	lsls	r3, r3, #6
 8001f22:	431a      	orrs	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f28:	085b      	lsrs	r3, r3, #1
 8001f2a:	3b01      	subs	r3, #1
 8001f2c:	041b      	lsls	r3, r3, #16
 8001f2e:	431a      	orrs	r2, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f34:	061b      	lsls	r3, r3, #24
 8001f36:	431a      	orrs	r2, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3c:	071b      	lsls	r3, r3, #28
 8001f3e:	491b      	ldr	r1, [pc, #108]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001f40:	4313      	orrs	r3, r2
 8001f42:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f44:	4b1b      	ldr	r3, [pc, #108]	@ (8001fb4 <HAL_RCC_OscConfig+0x4b4>)
 8001f46:	2201      	movs	r2, #1
 8001f48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f4a:	f7fe ff91 	bl	8000e70 <HAL_GetTick>
 8001f4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f50:	e008      	b.n	8001f64 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f52:	f7fe ff8d 	bl	8000e70 <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d901      	bls.n	8001f64 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001f60:	2303      	movs	r3, #3
 8001f62:	e064      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f64:	4b11      	ldr	r3, [pc, #68]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d0f0      	beq.n	8001f52 <HAL_RCC_OscConfig+0x452>
 8001f70:	e05c      	b.n	800202c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f72:	4b10      	ldr	r3, [pc, #64]	@ (8001fb4 <HAL_RCC_OscConfig+0x4b4>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f78:	f7fe ff7a 	bl	8000e70 <HAL_GetTick>
 8001f7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f7e:	e008      	b.n	8001f92 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f80:	f7fe ff76 	bl	8000e70 <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d901      	bls.n	8001f92 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	e04d      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f92:	4b06      	ldr	r3, [pc, #24]	@ (8001fac <HAL_RCC_OscConfig+0x4ac>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d1f0      	bne.n	8001f80 <HAL_RCC_OscConfig+0x480>
 8001f9e:	e045      	b.n	800202c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	2b01      	cmp	r3, #1
 8001fa6:	d107      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	e040      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	40007000 	.word	0x40007000
 8001fb4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001fb8:	4b1f      	ldr	r3, [pc, #124]	@ (8002038 <HAL_RCC_OscConfig+0x538>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	699b      	ldr	r3, [r3, #24]
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d030      	beq.n	8002028 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d129      	bne.n	8002028 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d122      	bne.n	8002028 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001fe2:	68fa      	ldr	r2, [r7, #12]
 8001fe4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001fe8:	4013      	ands	r3, r2
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001fee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d119      	bne.n	8002028 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ffe:	085b      	lsrs	r3, r3, #1
 8002000:	3b01      	subs	r3, #1
 8002002:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002004:	429a      	cmp	r2, r3
 8002006:	d10f      	bne.n	8002028 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002012:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002014:	429a      	cmp	r2, r3
 8002016:	d107      	bne.n	8002028 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002022:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002024:	429a      	cmp	r2, r3
 8002026:	d001      	beq.n	800202c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e000      	b.n	800202e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800202c:	2300      	movs	r3, #0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3718      	adds	r7, #24
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	40023800 	.word	0x40023800

0800203c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d101      	bne.n	800204e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e042      	b.n	80020d4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002054:	b2db      	uxtb	r3, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d106      	bne.n	8002068 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7fe fd7e 	bl	8000b64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2224      	movs	r2, #36	@ 0x24
 800206c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	68da      	ldr	r2, [r3, #12]
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800207e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f000 fa09 	bl	8002498 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	691a      	ldr	r2, [r3, #16]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002094:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	695a      	ldr	r2, [r3, #20]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80020a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	68da      	ldr	r2, [r3, #12]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80020b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2220      	movs	r2, #32
 80020c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2220      	movs	r2, #32
 80020c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2200      	movs	r2, #0
 80020d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}

080020dc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08a      	sub	sp, #40	@ 0x28
 80020e0:	af02      	add	r7, sp, #8
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	603b      	str	r3, [r7, #0]
 80020e8:	4613      	mov	r3, r2
 80020ea:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	2b20      	cmp	r3, #32
 80020fa:	d175      	bne.n	80021e8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d002      	beq.n	8002108 <HAL_UART_Transmit+0x2c>
 8002102:	88fb      	ldrh	r3, [r7, #6]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d101      	bne.n	800210c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e06e      	b.n	80021ea <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	2200      	movs	r2, #0
 8002110:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2221      	movs	r2, #33	@ 0x21
 8002116:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800211a:	f7fe fea9 	bl	8000e70 <HAL_GetTick>
 800211e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	88fa      	ldrh	r2, [r7, #6]
 8002124:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	88fa      	ldrh	r2, [r7, #6]
 800212a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002134:	d108      	bne.n	8002148 <HAL_UART_Transmit+0x6c>
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	691b      	ldr	r3, [r3, #16]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d104      	bne.n	8002148 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800213e:	2300      	movs	r3, #0
 8002140:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	61bb      	str	r3, [r7, #24]
 8002146:	e003      	b.n	8002150 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800214c:	2300      	movs	r3, #0
 800214e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002150:	e02e      	b.n	80021b0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	9300      	str	r3, [sp, #0]
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	2200      	movs	r2, #0
 800215a:	2180      	movs	r1, #128	@ 0x80
 800215c:	68f8      	ldr	r0, [r7, #12]
 800215e:	f000 f8df 	bl	8002320 <UART_WaitOnFlagUntilTimeout>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d005      	beq.n	8002174 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2220      	movs	r2, #32
 800216c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e03a      	b.n	80021ea <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d10b      	bne.n	8002192 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	881b      	ldrh	r3, [r3, #0]
 800217e:	461a      	mov	r2, r3
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002188:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	3302      	adds	r3, #2
 800218e:	61bb      	str	r3, [r7, #24]
 8002190:	e007      	b.n	80021a2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	781a      	ldrb	r2, [r3, #0]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	3301      	adds	r3, #1
 80021a0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80021a6:	b29b      	uxth	r3, r3
 80021a8:	3b01      	subs	r3, #1
 80021aa:	b29a      	uxth	r2, r3
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d1cb      	bne.n	8002152 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	9300      	str	r3, [sp, #0]
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	2200      	movs	r2, #0
 80021c2:	2140      	movs	r1, #64	@ 0x40
 80021c4:	68f8      	ldr	r0, [r7, #12]
 80021c6:	f000 f8ab 	bl	8002320 <UART_WaitOnFlagUntilTimeout>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d005      	beq.n	80021dc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2220      	movs	r2, #32
 80021d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80021d8:	2303      	movs	r3, #3
 80021da:	e006      	b.n	80021ea <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2220      	movs	r2, #32
 80021e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80021e4:	2300      	movs	r3, #0
 80021e6:	e000      	b.n	80021ea <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80021e8:	2302      	movs	r3, #2
  }
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3720      	adds	r7, #32
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b08a      	sub	sp, #40	@ 0x28
 80021f6:	af02      	add	r7, sp, #8
 80021f8:	60f8      	str	r0, [r7, #12]
 80021fa:	60b9      	str	r1, [r7, #8]
 80021fc:	603b      	str	r3, [r7, #0]
 80021fe:	4613      	mov	r3, r2
 8002200:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002202:	2300      	movs	r3, #0
 8002204:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b20      	cmp	r3, #32
 8002210:	f040 8081 	bne.w	8002316 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d002      	beq.n	8002220 <HAL_UART_Receive+0x2e>
 800221a:	88fb      	ldrh	r3, [r7, #6]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d101      	bne.n	8002224 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002220:	2301      	movs	r3, #1
 8002222:	e079      	b.n	8002318 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2200      	movs	r2, #0
 8002228:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2222      	movs	r2, #34	@ 0x22
 800222e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2200      	movs	r2, #0
 8002236:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002238:	f7fe fe1a 	bl	8000e70 <HAL_GetTick>
 800223c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	88fa      	ldrh	r2, [r7, #6]
 8002242:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	88fa      	ldrh	r2, [r7, #6]
 8002248:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002252:	d108      	bne.n	8002266 <HAL_UART_Receive+0x74>
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	691b      	ldr	r3, [r3, #16]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d104      	bne.n	8002266 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 800225c:	2300      	movs	r3, #0
 800225e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	61bb      	str	r3, [r7, #24]
 8002264:	e003      	b.n	800226e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800226a:	2300      	movs	r3, #0
 800226c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800226e:	e047      	b.n	8002300 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	2200      	movs	r2, #0
 8002278:	2120      	movs	r1, #32
 800227a:	68f8      	ldr	r0, [r7, #12]
 800227c:	f000 f850 	bl	8002320 <UART_WaitOnFlagUntilTimeout>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d005      	beq.n	8002292 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2220      	movs	r2, #32
 800228a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e042      	b.n	8002318 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d10c      	bne.n	80022b2 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	b29b      	uxth	r3, r3
 80022a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022a4:	b29a      	uxth	r2, r3
 80022a6:	69bb      	ldr	r3, [r7, #24]
 80022a8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	3302      	adds	r3, #2
 80022ae:	61bb      	str	r3, [r7, #24]
 80022b0:	e01f      	b.n	80022f2 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022ba:	d007      	beq.n	80022cc <HAL_UART_Receive+0xda>
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d10a      	bne.n	80022da <HAL_UART_Receive+0xe8>
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	691b      	ldr	r3, [r3, #16]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d106      	bne.n	80022da <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	b2da      	uxtb	r2, r3
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	701a      	strb	r2, [r3, #0]
 80022d8:	e008      	b.n	80022ec <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022e6:	b2da      	uxtb	r2, r3
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	3301      	adds	r3, #1
 80022f0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	3b01      	subs	r3, #1
 80022fa:	b29a      	uxth	r2, r3
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002304:	b29b      	uxth	r3, r3
 8002306:	2b00      	cmp	r3, #0
 8002308:	d1b2      	bne.n	8002270 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2220      	movs	r2, #32
 800230e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8002312:	2300      	movs	r3, #0
 8002314:	e000      	b.n	8002318 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8002316:	2302      	movs	r3, #2
  }
}
 8002318:	4618      	mov	r0, r3
 800231a:	3720      	adds	r7, #32
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b086      	sub	sp, #24
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	603b      	str	r3, [r7, #0]
 800232c:	4613      	mov	r3, r2
 800232e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002330:	e03b      	b.n	80023aa <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002332:	6a3b      	ldr	r3, [r7, #32]
 8002334:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002338:	d037      	beq.n	80023aa <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800233a:	f7fe fd99 	bl	8000e70 <HAL_GetTick>
 800233e:	4602      	mov	r2, r0
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	1ad3      	subs	r3, r2, r3
 8002344:	6a3a      	ldr	r2, [r7, #32]
 8002346:	429a      	cmp	r2, r3
 8002348:	d302      	bcc.n	8002350 <UART_WaitOnFlagUntilTimeout+0x30>
 800234a:	6a3b      	ldr	r3, [r7, #32]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d101      	bne.n	8002354 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e03a      	b.n	80023ca <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	68db      	ldr	r3, [r3, #12]
 800235a:	f003 0304 	and.w	r3, r3, #4
 800235e:	2b00      	cmp	r3, #0
 8002360:	d023      	beq.n	80023aa <UART_WaitOnFlagUntilTimeout+0x8a>
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	2b80      	cmp	r3, #128	@ 0x80
 8002366:	d020      	beq.n	80023aa <UART_WaitOnFlagUntilTimeout+0x8a>
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	2b40      	cmp	r3, #64	@ 0x40
 800236c:	d01d      	beq.n	80023aa <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f003 0308 	and.w	r3, r3, #8
 8002378:	2b08      	cmp	r3, #8
 800237a:	d116      	bne.n	80023aa <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800237c:	2300      	movs	r3, #0
 800237e:	617b      	str	r3, [r7, #20]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	617b      	str	r3, [r7, #20]
 8002390:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002392:	68f8      	ldr	r0, [r7, #12]
 8002394:	f000 f81d 	bl	80023d2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2208      	movs	r2, #8
 800239c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e00f      	b.n	80023ca <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	4013      	ands	r3, r2
 80023b4:	68ba      	ldr	r2, [r7, #8]
 80023b6:	429a      	cmp	r2, r3
 80023b8:	bf0c      	ite	eq
 80023ba:	2301      	moveq	r3, #1
 80023bc:	2300      	movne	r3, #0
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	461a      	mov	r2, r3
 80023c2:	79fb      	ldrb	r3, [r7, #7]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d0b4      	beq.n	8002332 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023c8:	2300      	movs	r3, #0
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b095      	sub	sp, #84	@ 0x54
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	330c      	adds	r3, #12
 80023e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023e4:	e853 3f00 	ldrex	r3, [r3]
 80023e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80023ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80023f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	330c      	adds	r3, #12
 80023f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80023fa:	643a      	str	r2, [r7, #64]	@ 0x40
 80023fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002400:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002402:	e841 2300 	strex	r3, r2, [r1]
 8002406:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800240a:	2b00      	cmp	r3, #0
 800240c:	d1e5      	bne.n	80023da <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	3314      	adds	r3, #20
 8002414:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002416:	6a3b      	ldr	r3, [r7, #32]
 8002418:	e853 3f00 	ldrex	r3, [r3]
 800241c:	61fb      	str	r3, [r7, #28]
   return(result);
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	f023 0301 	bic.w	r3, r3, #1
 8002424:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	3314      	adds	r3, #20
 800242c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800242e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002430:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002432:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002434:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002436:	e841 2300 	strex	r3, r2, [r1]
 800243a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800243c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243e:	2b00      	cmp	r3, #0
 8002440:	d1e5      	bne.n	800240e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002446:	2b01      	cmp	r3, #1
 8002448:	d119      	bne.n	800247e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	330c      	adds	r3, #12
 8002450:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	e853 3f00 	ldrex	r3, [r3]
 8002458:	60bb      	str	r3, [r7, #8]
   return(result);
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	f023 0310 	bic.w	r3, r3, #16
 8002460:	647b      	str	r3, [r7, #68]	@ 0x44
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	330c      	adds	r3, #12
 8002468:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800246a:	61ba      	str	r2, [r7, #24]
 800246c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800246e:	6979      	ldr	r1, [r7, #20]
 8002470:	69ba      	ldr	r2, [r7, #24]
 8002472:	e841 2300 	strex	r3, r2, [r1]
 8002476:	613b      	str	r3, [r7, #16]
   return(result);
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d1e5      	bne.n	800244a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2220      	movs	r2, #32
 8002482:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800248c:	bf00      	nop
 800248e:	3754      	adds	r7, #84	@ 0x54
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002498:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800249c:	b0c0      	sub	sp, #256	@ 0x100
 800249e:	af00      	add	r7, sp, #0
 80024a0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80024a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	691b      	ldr	r3, [r3, #16]
 80024ac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80024b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024b4:	68d9      	ldr	r1, [r3, #12]
 80024b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	ea40 0301 	orr.w	r3, r0, r1
 80024c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80024c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024c6:	689a      	ldr	r2, [r3, #8]
 80024c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	431a      	orrs	r2, r3
 80024d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	431a      	orrs	r2, r3
 80024d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024dc:	69db      	ldr	r3, [r3, #28]
 80024de:	4313      	orrs	r3, r2
 80024e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80024e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80024f0:	f021 010c 	bic.w	r1, r1, #12
 80024f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80024fe:	430b      	orrs	r3, r1
 8002500:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	695b      	ldr	r3, [r3, #20]
 800250a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800250e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002512:	6999      	ldr	r1, [r3, #24]
 8002514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	ea40 0301 	orr.w	r3, r0, r1
 800251e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002520:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	4b8f      	ldr	r3, [pc, #572]	@ (8002764 <UART_SetConfig+0x2cc>)
 8002528:	429a      	cmp	r2, r3
 800252a:	d005      	beq.n	8002538 <UART_SetConfig+0xa0>
 800252c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	4b8d      	ldr	r3, [pc, #564]	@ (8002768 <UART_SetConfig+0x2d0>)
 8002534:	429a      	cmp	r2, r3
 8002536:	d104      	bne.n	8002542 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002538:	f7ff f89e 	bl	8001678 <HAL_RCC_GetPCLK2Freq>
 800253c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002540:	e003      	b.n	800254a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002542:	f7ff f885 	bl	8001650 <HAL_RCC_GetPCLK1Freq>
 8002546:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800254a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800254e:	69db      	ldr	r3, [r3, #28]
 8002550:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002554:	f040 810c 	bne.w	8002770 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002558:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800255c:	2200      	movs	r2, #0
 800255e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002562:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002566:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800256a:	4622      	mov	r2, r4
 800256c:	462b      	mov	r3, r5
 800256e:	1891      	adds	r1, r2, r2
 8002570:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002572:	415b      	adcs	r3, r3
 8002574:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002576:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800257a:	4621      	mov	r1, r4
 800257c:	eb12 0801 	adds.w	r8, r2, r1
 8002580:	4629      	mov	r1, r5
 8002582:	eb43 0901 	adc.w	r9, r3, r1
 8002586:	f04f 0200 	mov.w	r2, #0
 800258a:	f04f 0300 	mov.w	r3, #0
 800258e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002592:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002596:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800259a:	4690      	mov	r8, r2
 800259c:	4699      	mov	r9, r3
 800259e:	4623      	mov	r3, r4
 80025a0:	eb18 0303 	adds.w	r3, r8, r3
 80025a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80025a8:	462b      	mov	r3, r5
 80025aa:	eb49 0303 	adc.w	r3, r9, r3
 80025ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80025b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80025be:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80025c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80025c6:	460b      	mov	r3, r1
 80025c8:	18db      	adds	r3, r3, r3
 80025ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80025cc:	4613      	mov	r3, r2
 80025ce:	eb42 0303 	adc.w	r3, r2, r3
 80025d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80025d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80025d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80025dc:	f7fd fe70 	bl	80002c0 <__aeabi_uldivmod>
 80025e0:	4602      	mov	r2, r0
 80025e2:	460b      	mov	r3, r1
 80025e4:	4b61      	ldr	r3, [pc, #388]	@ (800276c <UART_SetConfig+0x2d4>)
 80025e6:	fba3 2302 	umull	r2, r3, r3, r2
 80025ea:	095b      	lsrs	r3, r3, #5
 80025ec:	011c      	lsls	r4, r3, #4
 80025ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025f2:	2200      	movs	r2, #0
 80025f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80025f8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80025fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002600:	4642      	mov	r2, r8
 8002602:	464b      	mov	r3, r9
 8002604:	1891      	adds	r1, r2, r2
 8002606:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002608:	415b      	adcs	r3, r3
 800260a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800260c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002610:	4641      	mov	r1, r8
 8002612:	eb12 0a01 	adds.w	sl, r2, r1
 8002616:	4649      	mov	r1, r9
 8002618:	eb43 0b01 	adc.w	fp, r3, r1
 800261c:	f04f 0200 	mov.w	r2, #0
 8002620:	f04f 0300 	mov.w	r3, #0
 8002624:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002628:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800262c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002630:	4692      	mov	sl, r2
 8002632:	469b      	mov	fp, r3
 8002634:	4643      	mov	r3, r8
 8002636:	eb1a 0303 	adds.w	r3, sl, r3
 800263a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800263e:	464b      	mov	r3, r9
 8002640:	eb4b 0303 	adc.w	r3, fp, r3
 8002644:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	2200      	movs	r2, #0
 8002650:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002654:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002658:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800265c:	460b      	mov	r3, r1
 800265e:	18db      	adds	r3, r3, r3
 8002660:	643b      	str	r3, [r7, #64]	@ 0x40
 8002662:	4613      	mov	r3, r2
 8002664:	eb42 0303 	adc.w	r3, r2, r3
 8002668:	647b      	str	r3, [r7, #68]	@ 0x44
 800266a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800266e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002672:	f7fd fe25 	bl	80002c0 <__aeabi_uldivmod>
 8002676:	4602      	mov	r2, r0
 8002678:	460b      	mov	r3, r1
 800267a:	4611      	mov	r1, r2
 800267c:	4b3b      	ldr	r3, [pc, #236]	@ (800276c <UART_SetConfig+0x2d4>)
 800267e:	fba3 2301 	umull	r2, r3, r3, r1
 8002682:	095b      	lsrs	r3, r3, #5
 8002684:	2264      	movs	r2, #100	@ 0x64
 8002686:	fb02 f303 	mul.w	r3, r2, r3
 800268a:	1acb      	subs	r3, r1, r3
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002692:	4b36      	ldr	r3, [pc, #216]	@ (800276c <UART_SetConfig+0x2d4>)
 8002694:	fba3 2302 	umull	r2, r3, r3, r2
 8002698:	095b      	lsrs	r3, r3, #5
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80026a0:	441c      	add	r4, r3
 80026a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026a6:	2200      	movs	r2, #0
 80026a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80026ac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80026b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80026b4:	4642      	mov	r2, r8
 80026b6:	464b      	mov	r3, r9
 80026b8:	1891      	adds	r1, r2, r2
 80026ba:	63b9      	str	r1, [r7, #56]	@ 0x38
 80026bc:	415b      	adcs	r3, r3
 80026be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80026c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80026c4:	4641      	mov	r1, r8
 80026c6:	1851      	adds	r1, r2, r1
 80026c8:	6339      	str	r1, [r7, #48]	@ 0x30
 80026ca:	4649      	mov	r1, r9
 80026cc:	414b      	adcs	r3, r1
 80026ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80026d0:	f04f 0200 	mov.w	r2, #0
 80026d4:	f04f 0300 	mov.w	r3, #0
 80026d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80026dc:	4659      	mov	r1, fp
 80026de:	00cb      	lsls	r3, r1, #3
 80026e0:	4651      	mov	r1, sl
 80026e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026e6:	4651      	mov	r1, sl
 80026e8:	00ca      	lsls	r2, r1, #3
 80026ea:	4610      	mov	r0, r2
 80026ec:	4619      	mov	r1, r3
 80026ee:	4603      	mov	r3, r0
 80026f0:	4642      	mov	r2, r8
 80026f2:	189b      	adds	r3, r3, r2
 80026f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80026f8:	464b      	mov	r3, r9
 80026fa:	460a      	mov	r2, r1
 80026fc:	eb42 0303 	adc.w	r3, r2, r3
 8002700:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002708:	685b      	ldr	r3, [r3, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002710:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002714:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002718:	460b      	mov	r3, r1
 800271a:	18db      	adds	r3, r3, r3
 800271c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800271e:	4613      	mov	r3, r2
 8002720:	eb42 0303 	adc.w	r3, r2, r3
 8002724:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002726:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800272a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800272e:	f7fd fdc7 	bl	80002c0 <__aeabi_uldivmod>
 8002732:	4602      	mov	r2, r0
 8002734:	460b      	mov	r3, r1
 8002736:	4b0d      	ldr	r3, [pc, #52]	@ (800276c <UART_SetConfig+0x2d4>)
 8002738:	fba3 1302 	umull	r1, r3, r3, r2
 800273c:	095b      	lsrs	r3, r3, #5
 800273e:	2164      	movs	r1, #100	@ 0x64
 8002740:	fb01 f303 	mul.w	r3, r1, r3
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	00db      	lsls	r3, r3, #3
 8002748:	3332      	adds	r3, #50	@ 0x32
 800274a:	4a08      	ldr	r2, [pc, #32]	@ (800276c <UART_SetConfig+0x2d4>)
 800274c:	fba2 2303 	umull	r2, r3, r2, r3
 8002750:	095b      	lsrs	r3, r3, #5
 8002752:	f003 0207 	and.w	r2, r3, #7
 8002756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4422      	add	r2, r4
 800275e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002760:	e106      	b.n	8002970 <UART_SetConfig+0x4d8>
 8002762:	bf00      	nop
 8002764:	40011000 	.word	0x40011000
 8002768:	40011400 	.word	0x40011400
 800276c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002770:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002774:	2200      	movs	r2, #0
 8002776:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800277a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800277e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002782:	4642      	mov	r2, r8
 8002784:	464b      	mov	r3, r9
 8002786:	1891      	adds	r1, r2, r2
 8002788:	6239      	str	r1, [r7, #32]
 800278a:	415b      	adcs	r3, r3
 800278c:	627b      	str	r3, [r7, #36]	@ 0x24
 800278e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002792:	4641      	mov	r1, r8
 8002794:	1854      	adds	r4, r2, r1
 8002796:	4649      	mov	r1, r9
 8002798:	eb43 0501 	adc.w	r5, r3, r1
 800279c:	f04f 0200 	mov.w	r2, #0
 80027a0:	f04f 0300 	mov.w	r3, #0
 80027a4:	00eb      	lsls	r3, r5, #3
 80027a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027aa:	00e2      	lsls	r2, r4, #3
 80027ac:	4614      	mov	r4, r2
 80027ae:	461d      	mov	r5, r3
 80027b0:	4643      	mov	r3, r8
 80027b2:	18e3      	adds	r3, r4, r3
 80027b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80027b8:	464b      	mov	r3, r9
 80027ba:	eb45 0303 	adc.w	r3, r5, r3
 80027be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80027c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80027ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80027d2:	f04f 0200 	mov.w	r2, #0
 80027d6:	f04f 0300 	mov.w	r3, #0
 80027da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80027de:	4629      	mov	r1, r5
 80027e0:	008b      	lsls	r3, r1, #2
 80027e2:	4621      	mov	r1, r4
 80027e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027e8:	4621      	mov	r1, r4
 80027ea:	008a      	lsls	r2, r1, #2
 80027ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80027f0:	f7fd fd66 	bl	80002c0 <__aeabi_uldivmod>
 80027f4:	4602      	mov	r2, r0
 80027f6:	460b      	mov	r3, r1
 80027f8:	4b60      	ldr	r3, [pc, #384]	@ (800297c <UART_SetConfig+0x4e4>)
 80027fa:	fba3 2302 	umull	r2, r3, r3, r2
 80027fe:	095b      	lsrs	r3, r3, #5
 8002800:	011c      	lsls	r4, r3, #4
 8002802:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002806:	2200      	movs	r2, #0
 8002808:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800280c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002810:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002814:	4642      	mov	r2, r8
 8002816:	464b      	mov	r3, r9
 8002818:	1891      	adds	r1, r2, r2
 800281a:	61b9      	str	r1, [r7, #24]
 800281c:	415b      	adcs	r3, r3
 800281e:	61fb      	str	r3, [r7, #28]
 8002820:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002824:	4641      	mov	r1, r8
 8002826:	1851      	adds	r1, r2, r1
 8002828:	6139      	str	r1, [r7, #16]
 800282a:	4649      	mov	r1, r9
 800282c:	414b      	adcs	r3, r1
 800282e:	617b      	str	r3, [r7, #20]
 8002830:	f04f 0200 	mov.w	r2, #0
 8002834:	f04f 0300 	mov.w	r3, #0
 8002838:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800283c:	4659      	mov	r1, fp
 800283e:	00cb      	lsls	r3, r1, #3
 8002840:	4651      	mov	r1, sl
 8002842:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002846:	4651      	mov	r1, sl
 8002848:	00ca      	lsls	r2, r1, #3
 800284a:	4610      	mov	r0, r2
 800284c:	4619      	mov	r1, r3
 800284e:	4603      	mov	r3, r0
 8002850:	4642      	mov	r2, r8
 8002852:	189b      	adds	r3, r3, r2
 8002854:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002858:	464b      	mov	r3, r9
 800285a:	460a      	mov	r2, r1
 800285c:	eb42 0303 	adc.w	r3, r2, r3
 8002860:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800286e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002870:	f04f 0200 	mov.w	r2, #0
 8002874:	f04f 0300 	mov.w	r3, #0
 8002878:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800287c:	4649      	mov	r1, r9
 800287e:	008b      	lsls	r3, r1, #2
 8002880:	4641      	mov	r1, r8
 8002882:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002886:	4641      	mov	r1, r8
 8002888:	008a      	lsls	r2, r1, #2
 800288a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800288e:	f7fd fd17 	bl	80002c0 <__aeabi_uldivmod>
 8002892:	4602      	mov	r2, r0
 8002894:	460b      	mov	r3, r1
 8002896:	4611      	mov	r1, r2
 8002898:	4b38      	ldr	r3, [pc, #224]	@ (800297c <UART_SetConfig+0x4e4>)
 800289a:	fba3 2301 	umull	r2, r3, r3, r1
 800289e:	095b      	lsrs	r3, r3, #5
 80028a0:	2264      	movs	r2, #100	@ 0x64
 80028a2:	fb02 f303 	mul.w	r3, r2, r3
 80028a6:	1acb      	subs	r3, r1, r3
 80028a8:	011b      	lsls	r3, r3, #4
 80028aa:	3332      	adds	r3, #50	@ 0x32
 80028ac:	4a33      	ldr	r2, [pc, #204]	@ (800297c <UART_SetConfig+0x4e4>)
 80028ae:	fba2 2303 	umull	r2, r3, r2, r3
 80028b2:	095b      	lsrs	r3, r3, #5
 80028b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028b8:	441c      	add	r4, r3
 80028ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028be:	2200      	movs	r2, #0
 80028c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80028c2:	677a      	str	r2, [r7, #116]	@ 0x74
 80028c4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80028c8:	4642      	mov	r2, r8
 80028ca:	464b      	mov	r3, r9
 80028cc:	1891      	adds	r1, r2, r2
 80028ce:	60b9      	str	r1, [r7, #8]
 80028d0:	415b      	adcs	r3, r3
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028d8:	4641      	mov	r1, r8
 80028da:	1851      	adds	r1, r2, r1
 80028dc:	6039      	str	r1, [r7, #0]
 80028de:	4649      	mov	r1, r9
 80028e0:	414b      	adcs	r3, r1
 80028e2:	607b      	str	r3, [r7, #4]
 80028e4:	f04f 0200 	mov.w	r2, #0
 80028e8:	f04f 0300 	mov.w	r3, #0
 80028ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80028f0:	4659      	mov	r1, fp
 80028f2:	00cb      	lsls	r3, r1, #3
 80028f4:	4651      	mov	r1, sl
 80028f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028fa:	4651      	mov	r1, sl
 80028fc:	00ca      	lsls	r2, r1, #3
 80028fe:	4610      	mov	r0, r2
 8002900:	4619      	mov	r1, r3
 8002902:	4603      	mov	r3, r0
 8002904:	4642      	mov	r2, r8
 8002906:	189b      	adds	r3, r3, r2
 8002908:	66bb      	str	r3, [r7, #104]	@ 0x68
 800290a:	464b      	mov	r3, r9
 800290c:	460a      	mov	r2, r1
 800290e:	eb42 0303 	adc.w	r3, r2, r3
 8002912:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	2200      	movs	r2, #0
 800291c:	663b      	str	r3, [r7, #96]	@ 0x60
 800291e:	667a      	str	r2, [r7, #100]	@ 0x64
 8002920:	f04f 0200 	mov.w	r2, #0
 8002924:	f04f 0300 	mov.w	r3, #0
 8002928:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800292c:	4649      	mov	r1, r9
 800292e:	008b      	lsls	r3, r1, #2
 8002930:	4641      	mov	r1, r8
 8002932:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002936:	4641      	mov	r1, r8
 8002938:	008a      	lsls	r2, r1, #2
 800293a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800293e:	f7fd fcbf 	bl	80002c0 <__aeabi_uldivmod>
 8002942:	4602      	mov	r2, r0
 8002944:	460b      	mov	r3, r1
 8002946:	4b0d      	ldr	r3, [pc, #52]	@ (800297c <UART_SetConfig+0x4e4>)
 8002948:	fba3 1302 	umull	r1, r3, r3, r2
 800294c:	095b      	lsrs	r3, r3, #5
 800294e:	2164      	movs	r1, #100	@ 0x64
 8002950:	fb01 f303 	mul.w	r3, r1, r3
 8002954:	1ad3      	subs	r3, r2, r3
 8002956:	011b      	lsls	r3, r3, #4
 8002958:	3332      	adds	r3, #50	@ 0x32
 800295a:	4a08      	ldr	r2, [pc, #32]	@ (800297c <UART_SetConfig+0x4e4>)
 800295c:	fba2 2303 	umull	r2, r3, r2, r3
 8002960:	095b      	lsrs	r3, r3, #5
 8002962:	f003 020f 	and.w	r2, r3, #15
 8002966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4422      	add	r2, r4
 800296e:	609a      	str	r2, [r3, #8]
}
 8002970:	bf00      	nop
 8002972:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002976:	46bd      	mov	sp, r7
 8002978:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800297c:	51eb851f 	.word	0x51eb851f

08002980 <_vsniprintf_r>:
 8002980:	b530      	push	{r4, r5, lr}
 8002982:	4614      	mov	r4, r2
 8002984:	2c00      	cmp	r4, #0
 8002986:	b09b      	sub	sp, #108	@ 0x6c
 8002988:	4605      	mov	r5, r0
 800298a:	461a      	mov	r2, r3
 800298c:	da05      	bge.n	800299a <_vsniprintf_r+0x1a>
 800298e:	238b      	movs	r3, #139	@ 0x8b
 8002990:	6003      	str	r3, [r0, #0]
 8002992:	f04f 30ff 	mov.w	r0, #4294967295
 8002996:	b01b      	add	sp, #108	@ 0x6c
 8002998:	bd30      	pop	{r4, r5, pc}
 800299a:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800299e:	f8ad 300c 	strh.w	r3, [sp, #12]
 80029a2:	bf14      	ite	ne
 80029a4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80029a8:	4623      	moveq	r3, r4
 80029aa:	9302      	str	r3, [sp, #8]
 80029ac:	9305      	str	r3, [sp, #20]
 80029ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80029b2:	9100      	str	r1, [sp, #0]
 80029b4:	9104      	str	r1, [sp, #16]
 80029b6:	f8ad 300e 	strh.w	r3, [sp, #14]
 80029ba:	4669      	mov	r1, sp
 80029bc:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80029be:	f000 f9a1 	bl	8002d04 <_svfiprintf_r>
 80029c2:	1c43      	adds	r3, r0, #1
 80029c4:	bfbc      	itt	lt
 80029c6:	238b      	movlt	r3, #139	@ 0x8b
 80029c8:	602b      	strlt	r3, [r5, #0]
 80029ca:	2c00      	cmp	r4, #0
 80029cc:	d0e3      	beq.n	8002996 <_vsniprintf_r+0x16>
 80029ce:	9b00      	ldr	r3, [sp, #0]
 80029d0:	2200      	movs	r2, #0
 80029d2:	701a      	strb	r2, [r3, #0]
 80029d4:	e7df      	b.n	8002996 <_vsniprintf_r+0x16>
	...

080029d8 <vsniprintf>:
 80029d8:	b507      	push	{r0, r1, r2, lr}
 80029da:	9300      	str	r3, [sp, #0]
 80029dc:	4613      	mov	r3, r2
 80029de:	460a      	mov	r2, r1
 80029e0:	4601      	mov	r1, r0
 80029e2:	4803      	ldr	r0, [pc, #12]	@ (80029f0 <vsniprintf+0x18>)
 80029e4:	6800      	ldr	r0, [r0, #0]
 80029e6:	f7ff ffcb 	bl	8002980 <_vsniprintf_r>
 80029ea:	b003      	add	sp, #12
 80029ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80029f0:	2000000c 	.word	0x2000000c

080029f4 <memset>:
 80029f4:	4402      	add	r2, r0
 80029f6:	4603      	mov	r3, r0
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d100      	bne.n	80029fe <memset+0xa>
 80029fc:	4770      	bx	lr
 80029fe:	f803 1b01 	strb.w	r1, [r3], #1
 8002a02:	e7f9      	b.n	80029f8 <memset+0x4>

08002a04 <__errno>:
 8002a04:	4b01      	ldr	r3, [pc, #4]	@ (8002a0c <__errno+0x8>)
 8002a06:	6818      	ldr	r0, [r3, #0]
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	2000000c 	.word	0x2000000c

08002a10 <__libc_init_array>:
 8002a10:	b570      	push	{r4, r5, r6, lr}
 8002a12:	4d0d      	ldr	r5, [pc, #52]	@ (8002a48 <__libc_init_array+0x38>)
 8002a14:	4c0d      	ldr	r4, [pc, #52]	@ (8002a4c <__libc_init_array+0x3c>)
 8002a16:	1b64      	subs	r4, r4, r5
 8002a18:	10a4      	asrs	r4, r4, #2
 8002a1a:	2600      	movs	r6, #0
 8002a1c:	42a6      	cmp	r6, r4
 8002a1e:	d109      	bne.n	8002a34 <__libc_init_array+0x24>
 8002a20:	4d0b      	ldr	r5, [pc, #44]	@ (8002a50 <__libc_init_array+0x40>)
 8002a22:	4c0c      	ldr	r4, [pc, #48]	@ (8002a54 <__libc_init_array+0x44>)
 8002a24:	f000 fc66 	bl	80032f4 <_init>
 8002a28:	1b64      	subs	r4, r4, r5
 8002a2a:	10a4      	asrs	r4, r4, #2
 8002a2c:	2600      	movs	r6, #0
 8002a2e:	42a6      	cmp	r6, r4
 8002a30:	d105      	bne.n	8002a3e <__libc_init_array+0x2e>
 8002a32:	bd70      	pop	{r4, r5, r6, pc}
 8002a34:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a38:	4798      	blx	r3
 8002a3a:	3601      	adds	r6, #1
 8002a3c:	e7ee      	b.n	8002a1c <__libc_init_array+0xc>
 8002a3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a42:	4798      	blx	r3
 8002a44:	3601      	adds	r6, #1
 8002a46:	e7f2      	b.n	8002a2e <__libc_init_array+0x1e>
 8002a48:	08003458 	.word	0x08003458
 8002a4c:	08003458 	.word	0x08003458
 8002a50:	08003458 	.word	0x08003458
 8002a54:	0800345c 	.word	0x0800345c

08002a58 <__retarget_lock_acquire_recursive>:
 8002a58:	4770      	bx	lr

08002a5a <__retarget_lock_release_recursive>:
 8002a5a:	4770      	bx	lr

08002a5c <_free_r>:
 8002a5c:	b538      	push	{r3, r4, r5, lr}
 8002a5e:	4605      	mov	r5, r0
 8002a60:	2900      	cmp	r1, #0
 8002a62:	d041      	beq.n	8002ae8 <_free_r+0x8c>
 8002a64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a68:	1f0c      	subs	r4, r1, #4
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	bfb8      	it	lt
 8002a6e:	18e4      	addlt	r4, r4, r3
 8002a70:	f000 f8e0 	bl	8002c34 <__malloc_lock>
 8002a74:	4a1d      	ldr	r2, [pc, #116]	@ (8002aec <_free_r+0x90>)
 8002a76:	6813      	ldr	r3, [r2, #0]
 8002a78:	b933      	cbnz	r3, 8002a88 <_free_r+0x2c>
 8002a7a:	6063      	str	r3, [r4, #4]
 8002a7c:	6014      	str	r4, [r2, #0]
 8002a7e:	4628      	mov	r0, r5
 8002a80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a84:	f000 b8dc 	b.w	8002c40 <__malloc_unlock>
 8002a88:	42a3      	cmp	r3, r4
 8002a8a:	d908      	bls.n	8002a9e <_free_r+0x42>
 8002a8c:	6820      	ldr	r0, [r4, #0]
 8002a8e:	1821      	adds	r1, r4, r0
 8002a90:	428b      	cmp	r3, r1
 8002a92:	bf01      	itttt	eq
 8002a94:	6819      	ldreq	r1, [r3, #0]
 8002a96:	685b      	ldreq	r3, [r3, #4]
 8002a98:	1809      	addeq	r1, r1, r0
 8002a9a:	6021      	streq	r1, [r4, #0]
 8002a9c:	e7ed      	b.n	8002a7a <_free_r+0x1e>
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	b10b      	cbz	r3, 8002aa8 <_free_r+0x4c>
 8002aa4:	42a3      	cmp	r3, r4
 8002aa6:	d9fa      	bls.n	8002a9e <_free_r+0x42>
 8002aa8:	6811      	ldr	r1, [r2, #0]
 8002aaa:	1850      	adds	r0, r2, r1
 8002aac:	42a0      	cmp	r0, r4
 8002aae:	d10b      	bne.n	8002ac8 <_free_r+0x6c>
 8002ab0:	6820      	ldr	r0, [r4, #0]
 8002ab2:	4401      	add	r1, r0
 8002ab4:	1850      	adds	r0, r2, r1
 8002ab6:	4283      	cmp	r3, r0
 8002ab8:	6011      	str	r1, [r2, #0]
 8002aba:	d1e0      	bne.n	8002a7e <_free_r+0x22>
 8002abc:	6818      	ldr	r0, [r3, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	6053      	str	r3, [r2, #4]
 8002ac2:	4408      	add	r0, r1
 8002ac4:	6010      	str	r0, [r2, #0]
 8002ac6:	e7da      	b.n	8002a7e <_free_r+0x22>
 8002ac8:	d902      	bls.n	8002ad0 <_free_r+0x74>
 8002aca:	230c      	movs	r3, #12
 8002acc:	602b      	str	r3, [r5, #0]
 8002ace:	e7d6      	b.n	8002a7e <_free_r+0x22>
 8002ad0:	6820      	ldr	r0, [r4, #0]
 8002ad2:	1821      	adds	r1, r4, r0
 8002ad4:	428b      	cmp	r3, r1
 8002ad6:	bf04      	itt	eq
 8002ad8:	6819      	ldreq	r1, [r3, #0]
 8002ada:	685b      	ldreq	r3, [r3, #4]
 8002adc:	6063      	str	r3, [r4, #4]
 8002ade:	bf04      	itt	eq
 8002ae0:	1809      	addeq	r1, r1, r0
 8002ae2:	6021      	streq	r1, [r4, #0]
 8002ae4:	6054      	str	r4, [r2, #4]
 8002ae6:	e7ca      	b.n	8002a7e <_free_r+0x22>
 8002ae8:	bd38      	pop	{r3, r4, r5, pc}
 8002aea:	bf00      	nop
 8002aec:	20000324 	.word	0x20000324

08002af0 <sbrk_aligned>:
 8002af0:	b570      	push	{r4, r5, r6, lr}
 8002af2:	4e0f      	ldr	r6, [pc, #60]	@ (8002b30 <sbrk_aligned+0x40>)
 8002af4:	460c      	mov	r4, r1
 8002af6:	6831      	ldr	r1, [r6, #0]
 8002af8:	4605      	mov	r5, r0
 8002afa:	b911      	cbnz	r1, 8002b02 <sbrk_aligned+0x12>
 8002afc:	f000 fba6 	bl	800324c <_sbrk_r>
 8002b00:	6030      	str	r0, [r6, #0]
 8002b02:	4621      	mov	r1, r4
 8002b04:	4628      	mov	r0, r5
 8002b06:	f000 fba1 	bl	800324c <_sbrk_r>
 8002b0a:	1c43      	adds	r3, r0, #1
 8002b0c:	d103      	bne.n	8002b16 <sbrk_aligned+0x26>
 8002b0e:	f04f 34ff 	mov.w	r4, #4294967295
 8002b12:	4620      	mov	r0, r4
 8002b14:	bd70      	pop	{r4, r5, r6, pc}
 8002b16:	1cc4      	adds	r4, r0, #3
 8002b18:	f024 0403 	bic.w	r4, r4, #3
 8002b1c:	42a0      	cmp	r0, r4
 8002b1e:	d0f8      	beq.n	8002b12 <sbrk_aligned+0x22>
 8002b20:	1a21      	subs	r1, r4, r0
 8002b22:	4628      	mov	r0, r5
 8002b24:	f000 fb92 	bl	800324c <_sbrk_r>
 8002b28:	3001      	adds	r0, #1
 8002b2a:	d1f2      	bne.n	8002b12 <sbrk_aligned+0x22>
 8002b2c:	e7ef      	b.n	8002b0e <sbrk_aligned+0x1e>
 8002b2e:	bf00      	nop
 8002b30:	20000320 	.word	0x20000320

08002b34 <_malloc_r>:
 8002b34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b38:	1ccd      	adds	r5, r1, #3
 8002b3a:	f025 0503 	bic.w	r5, r5, #3
 8002b3e:	3508      	adds	r5, #8
 8002b40:	2d0c      	cmp	r5, #12
 8002b42:	bf38      	it	cc
 8002b44:	250c      	movcc	r5, #12
 8002b46:	2d00      	cmp	r5, #0
 8002b48:	4606      	mov	r6, r0
 8002b4a:	db01      	blt.n	8002b50 <_malloc_r+0x1c>
 8002b4c:	42a9      	cmp	r1, r5
 8002b4e:	d904      	bls.n	8002b5a <_malloc_r+0x26>
 8002b50:	230c      	movs	r3, #12
 8002b52:	6033      	str	r3, [r6, #0]
 8002b54:	2000      	movs	r0, #0
 8002b56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b5a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002c30 <_malloc_r+0xfc>
 8002b5e:	f000 f869 	bl	8002c34 <__malloc_lock>
 8002b62:	f8d8 3000 	ldr.w	r3, [r8]
 8002b66:	461c      	mov	r4, r3
 8002b68:	bb44      	cbnz	r4, 8002bbc <_malloc_r+0x88>
 8002b6a:	4629      	mov	r1, r5
 8002b6c:	4630      	mov	r0, r6
 8002b6e:	f7ff ffbf 	bl	8002af0 <sbrk_aligned>
 8002b72:	1c43      	adds	r3, r0, #1
 8002b74:	4604      	mov	r4, r0
 8002b76:	d158      	bne.n	8002c2a <_malloc_r+0xf6>
 8002b78:	f8d8 4000 	ldr.w	r4, [r8]
 8002b7c:	4627      	mov	r7, r4
 8002b7e:	2f00      	cmp	r7, #0
 8002b80:	d143      	bne.n	8002c0a <_malloc_r+0xd6>
 8002b82:	2c00      	cmp	r4, #0
 8002b84:	d04b      	beq.n	8002c1e <_malloc_r+0xea>
 8002b86:	6823      	ldr	r3, [r4, #0]
 8002b88:	4639      	mov	r1, r7
 8002b8a:	4630      	mov	r0, r6
 8002b8c:	eb04 0903 	add.w	r9, r4, r3
 8002b90:	f000 fb5c 	bl	800324c <_sbrk_r>
 8002b94:	4581      	cmp	r9, r0
 8002b96:	d142      	bne.n	8002c1e <_malloc_r+0xea>
 8002b98:	6821      	ldr	r1, [r4, #0]
 8002b9a:	1a6d      	subs	r5, r5, r1
 8002b9c:	4629      	mov	r1, r5
 8002b9e:	4630      	mov	r0, r6
 8002ba0:	f7ff ffa6 	bl	8002af0 <sbrk_aligned>
 8002ba4:	3001      	adds	r0, #1
 8002ba6:	d03a      	beq.n	8002c1e <_malloc_r+0xea>
 8002ba8:	6823      	ldr	r3, [r4, #0]
 8002baa:	442b      	add	r3, r5
 8002bac:	6023      	str	r3, [r4, #0]
 8002bae:	f8d8 3000 	ldr.w	r3, [r8]
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	bb62      	cbnz	r2, 8002c10 <_malloc_r+0xdc>
 8002bb6:	f8c8 7000 	str.w	r7, [r8]
 8002bba:	e00f      	b.n	8002bdc <_malloc_r+0xa8>
 8002bbc:	6822      	ldr	r2, [r4, #0]
 8002bbe:	1b52      	subs	r2, r2, r5
 8002bc0:	d420      	bmi.n	8002c04 <_malloc_r+0xd0>
 8002bc2:	2a0b      	cmp	r2, #11
 8002bc4:	d917      	bls.n	8002bf6 <_malloc_r+0xc2>
 8002bc6:	1961      	adds	r1, r4, r5
 8002bc8:	42a3      	cmp	r3, r4
 8002bca:	6025      	str	r5, [r4, #0]
 8002bcc:	bf18      	it	ne
 8002bce:	6059      	strne	r1, [r3, #4]
 8002bd0:	6863      	ldr	r3, [r4, #4]
 8002bd2:	bf08      	it	eq
 8002bd4:	f8c8 1000 	streq.w	r1, [r8]
 8002bd8:	5162      	str	r2, [r4, r5]
 8002bda:	604b      	str	r3, [r1, #4]
 8002bdc:	4630      	mov	r0, r6
 8002bde:	f000 f82f 	bl	8002c40 <__malloc_unlock>
 8002be2:	f104 000b 	add.w	r0, r4, #11
 8002be6:	1d23      	adds	r3, r4, #4
 8002be8:	f020 0007 	bic.w	r0, r0, #7
 8002bec:	1ac2      	subs	r2, r0, r3
 8002bee:	bf1c      	itt	ne
 8002bf0:	1a1b      	subne	r3, r3, r0
 8002bf2:	50a3      	strne	r3, [r4, r2]
 8002bf4:	e7af      	b.n	8002b56 <_malloc_r+0x22>
 8002bf6:	6862      	ldr	r2, [r4, #4]
 8002bf8:	42a3      	cmp	r3, r4
 8002bfa:	bf0c      	ite	eq
 8002bfc:	f8c8 2000 	streq.w	r2, [r8]
 8002c00:	605a      	strne	r2, [r3, #4]
 8002c02:	e7eb      	b.n	8002bdc <_malloc_r+0xa8>
 8002c04:	4623      	mov	r3, r4
 8002c06:	6864      	ldr	r4, [r4, #4]
 8002c08:	e7ae      	b.n	8002b68 <_malloc_r+0x34>
 8002c0a:	463c      	mov	r4, r7
 8002c0c:	687f      	ldr	r7, [r7, #4]
 8002c0e:	e7b6      	b.n	8002b7e <_malloc_r+0x4a>
 8002c10:	461a      	mov	r2, r3
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	42a3      	cmp	r3, r4
 8002c16:	d1fb      	bne.n	8002c10 <_malloc_r+0xdc>
 8002c18:	2300      	movs	r3, #0
 8002c1a:	6053      	str	r3, [r2, #4]
 8002c1c:	e7de      	b.n	8002bdc <_malloc_r+0xa8>
 8002c1e:	230c      	movs	r3, #12
 8002c20:	6033      	str	r3, [r6, #0]
 8002c22:	4630      	mov	r0, r6
 8002c24:	f000 f80c 	bl	8002c40 <__malloc_unlock>
 8002c28:	e794      	b.n	8002b54 <_malloc_r+0x20>
 8002c2a:	6005      	str	r5, [r0, #0]
 8002c2c:	e7d6      	b.n	8002bdc <_malloc_r+0xa8>
 8002c2e:	bf00      	nop
 8002c30:	20000324 	.word	0x20000324

08002c34 <__malloc_lock>:
 8002c34:	4801      	ldr	r0, [pc, #4]	@ (8002c3c <__malloc_lock+0x8>)
 8002c36:	f7ff bf0f 	b.w	8002a58 <__retarget_lock_acquire_recursive>
 8002c3a:	bf00      	nop
 8002c3c:	2000031c 	.word	0x2000031c

08002c40 <__malloc_unlock>:
 8002c40:	4801      	ldr	r0, [pc, #4]	@ (8002c48 <__malloc_unlock+0x8>)
 8002c42:	f7ff bf0a 	b.w	8002a5a <__retarget_lock_release_recursive>
 8002c46:	bf00      	nop
 8002c48:	2000031c 	.word	0x2000031c

08002c4c <__ssputs_r>:
 8002c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c50:	688e      	ldr	r6, [r1, #8]
 8002c52:	461f      	mov	r7, r3
 8002c54:	42be      	cmp	r6, r7
 8002c56:	680b      	ldr	r3, [r1, #0]
 8002c58:	4682      	mov	sl, r0
 8002c5a:	460c      	mov	r4, r1
 8002c5c:	4690      	mov	r8, r2
 8002c5e:	d82d      	bhi.n	8002cbc <__ssputs_r+0x70>
 8002c60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002c64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002c68:	d026      	beq.n	8002cb8 <__ssputs_r+0x6c>
 8002c6a:	6965      	ldr	r5, [r4, #20]
 8002c6c:	6909      	ldr	r1, [r1, #16]
 8002c6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002c72:	eba3 0901 	sub.w	r9, r3, r1
 8002c76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002c7a:	1c7b      	adds	r3, r7, #1
 8002c7c:	444b      	add	r3, r9
 8002c7e:	106d      	asrs	r5, r5, #1
 8002c80:	429d      	cmp	r5, r3
 8002c82:	bf38      	it	cc
 8002c84:	461d      	movcc	r5, r3
 8002c86:	0553      	lsls	r3, r2, #21
 8002c88:	d527      	bpl.n	8002cda <__ssputs_r+0x8e>
 8002c8a:	4629      	mov	r1, r5
 8002c8c:	f7ff ff52 	bl	8002b34 <_malloc_r>
 8002c90:	4606      	mov	r6, r0
 8002c92:	b360      	cbz	r0, 8002cee <__ssputs_r+0xa2>
 8002c94:	6921      	ldr	r1, [r4, #16]
 8002c96:	464a      	mov	r2, r9
 8002c98:	f000 fae8 	bl	800326c <memcpy>
 8002c9c:	89a3      	ldrh	r3, [r4, #12]
 8002c9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002ca2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ca6:	81a3      	strh	r3, [r4, #12]
 8002ca8:	6126      	str	r6, [r4, #16]
 8002caa:	6165      	str	r5, [r4, #20]
 8002cac:	444e      	add	r6, r9
 8002cae:	eba5 0509 	sub.w	r5, r5, r9
 8002cb2:	6026      	str	r6, [r4, #0]
 8002cb4:	60a5      	str	r5, [r4, #8]
 8002cb6:	463e      	mov	r6, r7
 8002cb8:	42be      	cmp	r6, r7
 8002cba:	d900      	bls.n	8002cbe <__ssputs_r+0x72>
 8002cbc:	463e      	mov	r6, r7
 8002cbe:	6820      	ldr	r0, [r4, #0]
 8002cc0:	4632      	mov	r2, r6
 8002cc2:	4641      	mov	r1, r8
 8002cc4:	f000 faa8 	bl	8003218 <memmove>
 8002cc8:	68a3      	ldr	r3, [r4, #8]
 8002cca:	1b9b      	subs	r3, r3, r6
 8002ccc:	60a3      	str	r3, [r4, #8]
 8002cce:	6823      	ldr	r3, [r4, #0]
 8002cd0:	4433      	add	r3, r6
 8002cd2:	6023      	str	r3, [r4, #0]
 8002cd4:	2000      	movs	r0, #0
 8002cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cda:	462a      	mov	r2, r5
 8002cdc:	f000 fad4 	bl	8003288 <_realloc_r>
 8002ce0:	4606      	mov	r6, r0
 8002ce2:	2800      	cmp	r0, #0
 8002ce4:	d1e0      	bne.n	8002ca8 <__ssputs_r+0x5c>
 8002ce6:	6921      	ldr	r1, [r4, #16]
 8002ce8:	4650      	mov	r0, sl
 8002cea:	f7ff feb7 	bl	8002a5c <_free_r>
 8002cee:	230c      	movs	r3, #12
 8002cf0:	f8ca 3000 	str.w	r3, [sl]
 8002cf4:	89a3      	ldrh	r3, [r4, #12]
 8002cf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cfa:	81a3      	strh	r3, [r4, #12]
 8002cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8002d00:	e7e9      	b.n	8002cd6 <__ssputs_r+0x8a>
	...

08002d04 <_svfiprintf_r>:
 8002d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d08:	4698      	mov	r8, r3
 8002d0a:	898b      	ldrh	r3, [r1, #12]
 8002d0c:	061b      	lsls	r3, r3, #24
 8002d0e:	b09d      	sub	sp, #116	@ 0x74
 8002d10:	4607      	mov	r7, r0
 8002d12:	460d      	mov	r5, r1
 8002d14:	4614      	mov	r4, r2
 8002d16:	d510      	bpl.n	8002d3a <_svfiprintf_r+0x36>
 8002d18:	690b      	ldr	r3, [r1, #16]
 8002d1a:	b973      	cbnz	r3, 8002d3a <_svfiprintf_r+0x36>
 8002d1c:	2140      	movs	r1, #64	@ 0x40
 8002d1e:	f7ff ff09 	bl	8002b34 <_malloc_r>
 8002d22:	6028      	str	r0, [r5, #0]
 8002d24:	6128      	str	r0, [r5, #16]
 8002d26:	b930      	cbnz	r0, 8002d36 <_svfiprintf_r+0x32>
 8002d28:	230c      	movs	r3, #12
 8002d2a:	603b      	str	r3, [r7, #0]
 8002d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d30:	b01d      	add	sp, #116	@ 0x74
 8002d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d36:	2340      	movs	r3, #64	@ 0x40
 8002d38:	616b      	str	r3, [r5, #20]
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8002d3e:	2320      	movs	r3, #32
 8002d40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002d44:	f8cd 800c 	str.w	r8, [sp, #12]
 8002d48:	2330      	movs	r3, #48	@ 0x30
 8002d4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002ee8 <_svfiprintf_r+0x1e4>
 8002d4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002d52:	f04f 0901 	mov.w	r9, #1
 8002d56:	4623      	mov	r3, r4
 8002d58:	469a      	mov	sl, r3
 8002d5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002d5e:	b10a      	cbz	r2, 8002d64 <_svfiprintf_r+0x60>
 8002d60:	2a25      	cmp	r2, #37	@ 0x25
 8002d62:	d1f9      	bne.n	8002d58 <_svfiprintf_r+0x54>
 8002d64:	ebba 0b04 	subs.w	fp, sl, r4
 8002d68:	d00b      	beq.n	8002d82 <_svfiprintf_r+0x7e>
 8002d6a:	465b      	mov	r3, fp
 8002d6c:	4622      	mov	r2, r4
 8002d6e:	4629      	mov	r1, r5
 8002d70:	4638      	mov	r0, r7
 8002d72:	f7ff ff6b 	bl	8002c4c <__ssputs_r>
 8002d76:	3001      	adds	r0, #1
 8002d78:	f000 80a7 	beq.w	8002eca <_svfiprintf_r+0x1c6>
 8002d7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002d7e:	445a      	add	r2, fp
 8002d80:	9209      	str	r2, [sp, #36]	@ 0x24
 8002d82:	f89a 3000 	ldrb.w	r3, [sl]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f000 809f 	beq.w	8002eca <_svfiprintf_r+0x1c6>
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8002d92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002d96:	f10a 0a01 	add.w	sl, sl, #1
 8002d9a:	9304      	str	r3, [sp, #16]
 8002d9c:	9307      	str	r3, [sp, #28]
 8002d9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002da2:	931a      	str	r3, [sp, #104]	@ 0x68
 8002da4:	4654      	mov	r4, sl
 8002da6:	2205      	movs	r2, #5
 8002da8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002dac:	484e      	ldr	r0, [pc, #312]	@ (8002ee8 <_svfiprintf_r+0x1e4>)
 8002dae:	f7fd fa37 	bl	8000220 <memchr>
 8002db2:	9a04      	ldr	r2, [sp, #16]
 8002db4:	b9d8      	cbnz	r0, 8002dee <_svfiprintf_r+0xea>
 8002db6:	06d0      	lsls	r0, r2, #27
 8002db8:	bf44      	itt	mi
 8002dba:	2320      	movmi	r3, #32
 8002dbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002dc0:	0711      	lsls	r1, r2, #28
 8002dc2:	bf44      	itt	mi
 8002dc4:	232b      	movmi	r3, #43	@ 0x2b
 8002dc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002dca:	f89a 3000 	ldrb.w	r3, [sl]
 8002dce:	2b2a      	cmp	r3, #42	@ 0x2a
 8002dd0:	d015      	beq.n	8002dfe <_svfiprintf_r+0xfa>
 8002dd2:	9a07      	ldr	r2, [sp, #28]
 8002dd4:	4654      	mov	r4, sl
 8002dd6:	2000      	movs	r0, #0
 8002dd8:	f04f 0c0a 	mov.w	ip, #10
 8002ddc:	4621      	mov	r1, r4
 8002dde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002de2:	3b30      	subs	r3, #48	@ 0x30
 8002de4:	2b09      	cmp	r3, #9
 8002de6:	d94b      	bls.n	8002e80 <_svfiprintf_r+0x17c>
 8002de8:	b1b0      	cbz	r0, 8002e18 <_svfiprintf_r+0x114>
 8002dea:	9207      	str	r2, [sp, #28]
 8002dec:	e014      	b.n	8002e18 <_svfiprintf_r+0x114>
 8002dee:	eba0 0308 	sub.w	r3, r0, r8
 8002df2:	fa09 f303 	lsl.w	r3, r9, r3
 8002df6:	4313      	orrs	r3, r2
 8002df8:	9304      	str	r3, [sp, #16]
 8002dfa:	46a2      	mov	sl, r4
 8002dfc:	e7d2      	b.n	8002da4 <_svfiprintf_r+0xa0>
 8002dfe:	9b03      	ldr	r3, [sp, #12]
 8002e00:	1d19      	adds	r1, r3, #4
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	9103      	str	r1, [sp, #12]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	bfbb      	ittet	lt
 8002e0a:	425b      	neglt	r3, r3
 8002e0c:	f042 0202 	orrlt.w	r2, r2, #2
 8002e10:	9307      	strge	r3, [sp, #28]
 8002e12:	9307      	strlt	r3, [sp, #28]
 8002e14:	bfb8      	it	lt
 8002e16:	9204      	strlt	r2, [sp, #16]
 8002e18:	7823      	ldrb	r3, [r4, #0]
 8002e1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8002e1c:	d10a      	bne.n	8002e34 <_svfiprintf_r+0x130>
 8002e1e:	7863      	ldrb	r3, [r4, #1]
 8002e20:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e22:	d132      	bne.n	8002e8a <_svfiprintf_r+0x186>
 8002e24:	9b03      	ldr	r3, [sp, #12]
 8002e26:	1d1a      	adds	r2, r3, #4
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	9203      	str	r2, [sp, #12]
 8002e2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002e30:	3402      	adds	r4, #2
 8002e32:	9305      	str	r3, [sp, #20]
 8002e34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002ef8 <_svfiprintf_r+0x1f4>
 8002e38:	7821      	ldrb	r1, [r4, #0]
 8002e3a:	2203      	movs	r2, #3
 8002e3c:	4650      	mov	r0, sl
 8002e3e:	f7fd f9ef 	bl	8000220 <memchr>
 8002e42:	b138      	cbz	r0, 8002e54 <_svfiprintf_r+0x150>
 8002e44:	9b04      	ldr	r3, [sp, #16]
 8002e46:	eba0 000a 	sub.w	r0, r0, sl
 8002e4a:	2240      	movs	r2, #64	@ 0x40
 8002e4c:	4082      	lsls	r2, r0
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	3401      	adds	r4, #1
 8002e52:	9304      	str	r3, [sp, #16]
 8002e54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e58:	4824      	ldr	r0, [pc, #144]	@ (8002eec <_svfiprintf_r+0x1e8>)
 8002e5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002e5e:	2206      	movs	r2, #6
 8002e60:	f7fd f9de 	bl	8000220 <memchr>
 8002e64:	2800      	cmp	r0, #0
 8002e66:	d036      	beq.n	8002ed6 <_svfiprintf_r+0x1d2>
 8002e68:	4b21      	ldr	r3, [pc, #132]	@ (8002ef0 <_svfiprintf_r+0x1ec>)
 8002e6a:	bb1b      	cbnz	r3, 8002eb4 <_svfiprintf_r+0x1b0>
 8002e6c:	9b03      	ldr	r3, [sp, #12]
 8002e6e:	3307      	adds	r3, #7
 8002e70:	f023 0307 	bic.w	r3, r3, #7
 8002e74:	3308      	adds	r3, #8
 8002e76:	9303      	str	r3, [sp, #12]
 8002e78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002e7a:	4433      	add	r3, r6
 8002e7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e7e:	e76a      	b.n	8002d56 <_svfiprintf_r+0x52>
 8002e80:	fb0c 3202 	mla	r2, ip, r2, r3
 8002e84:	460c      	mov	r4, r1
 8002e86:	2001      	movs	r0, #1
 8002e88:	e7a8      	b.n	8002ddc <_svfiprintf_r+0xd8>
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	3401      	adds	r4, #1
 8002e8e:	9305      	str	r3, [sp, #20]
 8002e90:	4619      	mov	r1, r3
 8002e92:	f04f 0c0a 	mov.w	ip, #10
 8002e96:	4620      	mov	r0, r4
 8002e98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e9c:	3a30      	subs	r2, #48	@ 0x30
 8002e9e:	2a09      	cmp	r2, #9
 8002ea0:	d903      	bls.n	8002eaa <_svfiprintf_r+0x1a6>
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d0c6      	beq.n	8002e34 <_svfiprintf_r+0x130>
 8002ea6:	9105      	str	r1, [sp, #20]
 8002ea8:	e7c4      	b.n	8002e34 <_svfiprintf_r+0x130>
 8002eaa:	fb0c 2101 	mla	r1, ip, r1, r2
 8002eae:	4604      	mov	r4, r0
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e7f0      	b.n	8002e96 <_svfiprintf_r+0x192>
 8002eb4:	ab03      	add	r3, sp, #12
 8002eb6:	9300      	str	r3, [sp, #0]
 8002eb8:	462a      	mov	r2, r5
 8002eba:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef4 <_svfiprintf_r+0x1f0>)
 8002ebc:	a904      	add	r1, sp, #16
 8002ebe:	4638      	mov	r0, r7
 8002ec0:	f3af 8000 	nop.w
 8002ec4:	1c42      	adds	r2, r0, #1
 8002ec6:	4606      	mov	r6, r0
 8002ec8:	d1d6      	bne.n	8002e78 <_svfiprintf_r+0x174>
 8002eca:	89ab      	ldrh	r3, [r5, #12]
 8002ecc:	065b      	lsls	r3, r3, #25
 8002ece:	f53f af2d 	bmi.w	8002d2c <_svfiprintf_r+0x28>
 8002ed2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002ed4:	e72c      	b.n	8002d30 <_svfiprintf_r+0x2c>
 8002ed6:	ab03      	add	r3, sp, #12
 8002ed8:	9300      	str	r3, [sp, #0]
 8002eda:	462a      	mov	r2, r5
 8002edc:	4b05      	ldr	r3, [pc, #20]	@ (8002ef4 <_svfiprintf_r+0x1f0>)
 8002ede:	a904      	add	r1, sp, #16
 8002ee0:	4638      	mov	r0, r7
 8002ee2:	f000 f879 	bl	8002fd8 <_printf_i>
 8002ee6:	e7ed      	b.n	8002ec4 <_svfiprintf_r+0x1c0>
 8002ee8:	0800341c 	.word	0x0800341c
 8002eec:	08003426 	.word	0x08003426
 8002ef0:	00000000 	.word	0x00000000
 8002ef4:	08002c4d 	.word	0x08002c4d
 8002ef8:	08003422 	.word	0x08003422

08002efc <_printf_common>:
 8002efc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002f00:	4616      	mov	r6, r2
 8002f02:	4698      	mov	r8, r3
 8002f04:	688a      	ldr	r2, [r1, #8]
 8002f06:	690b      	ldr	r3, [r1, #16]
 8002f08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	bfb8      	it	lt
 8002f10:	4613      	movlt	r3, r2
 8002f12:	6033      	str	r3, [r6, #0]
 8002f14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002f18:	4607      	mov	r7, r0
 8002f1a:	460c      	mov	r4, r1
 8002f1c:	b10a      	cbz	r2, 8002f22 <_printf_common+0x26>
 8002f1e:	3301      	adds	r3, #1
 8002f20:	6033      	str	r3, [r6, #0]
 8002f22:	6823      	ldr	r3, [r4, #0]
 8002f24:	0699      	lsls	r1, r3, #26
 8002f26:	bf42      	ittt	mi
 8002f28:	6833      	ldrmi	r3, [r6, #0]
 8002f2a:	3302      	addmi	r3, #2
 8002f2c:	6033      	strmi	r3, [r6, #0]
 8002f2e:	6825      	ldr	r5, [r4, #0]
 8002f30:	f015 0506 	ands.w	r5, r5, #6
 8002f34:	d106      	bne.n	8002f44 <_printf_common+0x48>
 8002f36:	f104 0a19 	add.w	sl, r4, #25
 8002f3a:	68e3      	ldr	r3, [r4, #12]
 8002f3c:	6832      	ldr	r2, [r6, #0]
 8002f3e:	1a9b      	subs	r3, r3, r2
 8002f40:	42ab      	cmp	r3, r5
 8002f42:	dc26      	bgt.n	8002f92 <_printf_common+0x96>
 8002f44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002f48:	6822      	ldr	r2, [r4, #0]
 8002f4a:	3b00      	subs	r3, #0
 8002f4c:	bf18      	it	ne
 8002f4e:	2301      	movne	r3, #1
 8002f50:	0692      	lsls	r2, r2, #26
 8002f52:	d42b      	bmi.n	8002fac <_printf_common+0xb0>
 8002f54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002f58:	4641      	mov	r1, r8
 8002f5a:	4638      	mov	r0, r7
 8002f5c:	47c8      	blx	r9
 8002f5e:	3001      	adds	r0, #1
 8002f60:	d01e      	beq.n	8002fa0 <_printf_common+0xa4>
 8002f62:	6823      	ldr	r3, [r4, #0]
 8002f64:	6922      	ldr	r2, [r4, #16]
 8002f66:	f003 0306 	and.w	r3, r3, #6
 8002f6a:	2b04      	cmp	r3, #4
 8002f6c:	bf02      	ittt	eq
 8002f6e:	68e5      	ldreq	r5, [r4, #12]
 8002f70:	6833      	ldreq	r3, [r6, #0]
 8002f72:	1aed      	subeq	r5, r5, r3
 8002f74:	68a3      	ldr	r3, [r4, #8]
 8002f76:	bf0c      	ite	eq
 8002f78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f7c:	2500      	movne	r5, #0
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	bfc4      	itt	gt
 8002f82:	1a9b      	subgt	r3, r3, r2
 8002f84:	18ed      	addgt	r5, r5, r3
 8002f86:	2600      	movs	r6, #0
 8002f88:	341a      	adds	r4, #26
 8002f8a:	42b5      	cmp	r5, r6
 8002f8c:	d11a      	bne.n	8002fc4 <_printf_common+0xc8>
 8002f8e:	2000      	movs	r0, #0
 8002f90:	e008      	b.n	8002fa4 <_printf_common+0xa8>
 8002f92:	2301      	movs	r3, #1
 8002f94:	4652      	mov	r2, sl
 8002f96:	4641      	mov	r1, r8
 8002f98:	4638      	mov	r0, r7
 8002f9a:	47c8      	blx	r9
 8002f9c:	3001      	adds	r0, #1
 8002f9e:	d103      	bne.n	8002fa8 <_printf_common+0xac>
 8002fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8002fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fa8:	3501      	adds	r5, #1
 8002faa:	e7c6      	b.n	8002f3a <_printf_common+0x3e>
 8002fac:	18e1      	adds	r1, r4, r3
 8002fae:	1c5a      	adds	r2, r3, #1
 8002fb0:	2030      	movs	r0, #48	@ 0x30
 8002fb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002fb6:	4422      	add	r2, r4
 8002fb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002fbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002fc0:	3302      	adds	r3, #2
 8002fc2:	e7c7      	b.n	8002f54 <_printf_common+0x58>
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	4622      	mov	r2, r4
 8002fc8:	4641      	mov	r1, r8
 8002fca:	4638      	mov	r0, r7
 8002fcc:	47c8      	blx	r9
 8002fce:	3001      	adds	r0, #1
 8002fd0:	d0e6      	beq.n	8002fa0 <_printf_common+0xa4>
 8002fd2:	3601      	adds	r6, #1
 8002fd4:	e7d9      	b.n	8002f8a <_printf_common+0x8e>
	...

08002fd8 <_printf_i>:
 8002fd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002fdc:	7e0f      	ldrb	r7, [r1, #24]
 8002fde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002fe0:	2f78      	cmp	r7, #120	@ 0x78
 8002fe2:	4691      	mov	r9, r2
 8002fe4:	4680      	mov	r8, r0
 8002fe6:	460c      	mov	r4, r1
 8002fe8:	469a      	mov	sl, r3
 8002fea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002fee:	d807      	bhi.n	8003000 <_printf_i+0x28>
 8002ff0:	2f62      	cmp	r7, #98	@ 0x62
 8002ff2:	d80a      	bhi.n	800300a <_printf_i+0x32>
 8002ff4:	2f00      	cmp	r7, #0
 8002ff6:	f000 80d2 	beq.w	800319e <_printf_i+0x1c6>
 8002ffa:	2f58      	cmp	r7, #88	@ 0x58
 8002ffc:	f000 80b9 	beq.w	8003172 <_printf_i+0x19a>
 8003000:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003004:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003008:	e03a      	b.n	8003080 <_printf_i+0xa8>
 800300a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800300e:	2b15      	cmp	r3, #21
 8003010:	d8f6      	bhi.n	8003000 <_printf_i+0x28>
 8003012:	a101      	add	r1, pc, #4	@ (adr r1, 8003018 <_printf_i+0x40>)
 8003014:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003018:	08003071 	.word	0x08003071
 800301c:	08003085 	.word	0x08003085
 8003020:	08003001 	.word	0x08003001
 8003024:	08003001 	.word	0x08003001
 8003028:	08003001 	.word	0x08003001
 800302c:	08003001 	.word	0x08003001
 8003030:	08003085 	.word	0x08003085
 8003034:	08003001 	.word	0x08003001
 8003038:	08003001 	.word	0x08003001
 800303c:	08003001 	.word	0x08003001
 8003040:	08003001 	.word	0x08003001
 8003044:	08003185 	.word	0x08003185
 8003048:	080030af 	.word	0x080030af
 800304c:	0800313f 	.word	0x0800313f
 8003050:	08003001 	.word	0x08003001
 8003054:	08003001 	.word	0x08003001
 8003058:	080031a7 	.word	0x080031a7
 800305c:	08003001 	.word	0x08003001
 8003060:	080030af 	.word	0x080030af
 8003064:	08003001 	.word	0x08003001
 8003068:	08003001 	.word	0x08003001
 800306c:	08003147 	.word	0x08003147
 8003070:	6833      	ldr	r3, [r6, #0]
 8003072:	1d1a      	adds	r2, r3, #4
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	6032      	str	r2, [r6, #0]
 8003078:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800307c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003080:	2301      	movs	r3, #1
 8003082:	e09d      	b.n	80031c0 <_printf_i+0x1e8>
 8003084:	6833      	ldr	r3, [r6, #0]
 8003086:	6820      	ldr	r0, [r4, #0]
 8003088:	1d19      	adds	r1, r3, #4
 800308a:	6031      	str	r1, [r6, #0]
 800308c:	0606      	lsls	r6, r0, #24
 800308e:	d501      	bpl.n	8003094 <_printf_i+0xbc>
 8003090:	681d      	ldr	r5, [r3, #0]
 8003092:	e003      	b.n	800309c <_printf_i+0xc4>
 8003094:	0645      	lsls	r5, r0, #25
 8003096:	d5fb      	bpl.n	8003090 <_printf_i+0xb8>
 8003098:	f9b3 5000 	ldrsh.w	r5, [r3]
 800309c:	2d00      	cmp	r5, #0
 800309e:	da03      	bge.n	80030a8 <_printf_i+0xd0>
 80030a0:	232d      	movs	r3, #45	@ 0x2d
 80030a2:	426d      	negs	r5, r5
 80030a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80030a8:	4859      	ldr	r0, [pc, #356]	@ (8003210 <_printf_i+0x238>)
 80030aa:	230a      	movs	r3, #10
 80030ac:	e011      	b.n	80030d2 <_printf_i+0xfa>
 80030ae:	6821      	ldr	r1, [r4, #0]
 80030b0:	6833      	ldr	r3, [r6, #0]
 80030b2:	0608      	lsls	r0, r1, #24
 80030b4:	f853 5b04 	ldr.w	r5, [r3], #4
 80030b8:	d402      	bmi.n	80030c0 <_printf_i+0xe8>
 80030ba:	0649      	lsls	r1, r1, #25
 80030bc:	bf48      	it	mi
 80030be:	b2ad      	uxthmi	r5, r5
 80030c0:	2f6f      	cmp	r7, #111	@ 0x6f
 80030c2:	4853      	ldr	r0, [pc, #332]	@ (8003210 <_printf_i+0x238>)
 80030c4:	6033      	str	r3, [r6, #0]
 80030c6:	bf14      	ite	ne
 80030c8:	230a      	movne	r3, #10
 80030ca:	2308      	moveq	r3, #8
 80030cc:	2100      	movs	r1, #0
 80030ce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80030d2:	6866      	ldr	r6, [r4, #4]
 80030d4:	60a6      	str	r6, [r4, #8]
 80030d6:	2e00      	cmp	r6, #0
 80030d8:	bfa2      	ittt	ge
 80030da:	6821      	ldrge	r1, [r4, #0]
 80030dc:	f021 0104 	bicge.w	r1, r1, #4
 80030e0:	6021      	strge	r1, [r4, #0]
 80030e2:	b90d      	cbnz	r5, 80030e8 <_printf_i+0x110>
 80030e4:	2e00      	cmp	r6, #0
 80030e6:	d04b      	beq.n	8003180 <_printf_i+0x1a8>
 80030e8:	4616      	mov	r6, r2
 80030ea:	fbb5 f1f3 	udiv	r1, r5, r3
 80030ee:	fb03 5711 	mls	r7, r3, r1, r5
 80030f2:	5dc7      	ldrb	r7, [r0, r7]
 80030f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80030f8:	462f      	mov	r7, r5
 80030fa:	42bb      	cmp	r3, r7
 80030fc:	460d      	mov	r5, r1
 80030fe:	d9f4      	bls.n	80030ea <_printf_i+0x112>
 8003100:	2b08      	cmp	r3, #8
 8003102:	d10b      	bne.n	800311c <_printf_i+0x144>
 8003104:	6823      	ldr	r3, [r4, #0]
 8003106:	07df      	lsls	r7, r3, #31
 8003108:	d508      	bpl.n	800311c <_printf_i+0x144>
 800310a:	6923      	ldr	r3, [r4, #16]
 800310c:	6861      	ldr	r1, [r4, #4]
 800310e:	4299      	cmp	r1, r3
 8003110:	bfde      	ittt	le
 8003112:	2330      	movle	r3, #48	@ 0x30
 8003114:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003118:	f106 36ff 	addle.w	r6, r6, #4294967295
 800311c:	1b92      	subs	r2, r2, r6
 800311e:	6122      	str	r2, [r4, #16]
 8003120:	f8cd a000 	str.w	sl, [sp]
 8003124:	464b      	mov	r3, r9
 8003126:	aa03      	add	r2, sp, #12
 8003128:	4621      	mov	r1, r4
 800312a:	4640      	mov	r0, r8
 800312c:	f7ff fee6 	bl	8002efc <_printf_common>
 8003130:	3001      	adds	r0, #1
 8003132:	d14a      	bne.n	80031ca <_printf_i+0x1f2>
 8003134:	f04f 30ff 	mov.w	r0, #4294967295
 8003138:	b004      	add	sp, #16
 800313a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800313e:	6823      	ldr	r3, [r4, #0]
 8003140:	f043 0320 	orr.w	r3, r3, #32
 8003144:	6023      	str	r3, [r4, #0]
 8003146:	4833      	ldr	r0, [pc, #204]	@ (8003214 <_printf_i+0x23c>)
 8003148:	2778      	movs	r7, #120	@ 0x78
 800314a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800314e:	6823      	ldr	r3, [r4, #0]
 8003150:	6831      	ldr	r1, [r6, #0]
 8003152:	061f      	lsls	r7, r3, #24
 8003154:	f851 5b04 	ldr.w	r5, [r1], #4
 8003158:	d402      	bmi.n	8003160 <_printf_i+0x188>
 800315a:	065f      	lsls	r7, r3, #25
 800315c:	bf48      	it	mi
 800315e:	b2ad      	uxthmi	r5, r5
 8003160:	6031      	str	r1, [r6, #0]
 8003162:	07d9      	lsls	r1, r3, #31
 8003164:	bf44      	itt	mi
 8003166:	f043 0320 	orrmi.w	r3, r3, #32
 800316a:	6023      	strmi	r3, [r4, #0]
 800316c:	b11d      	cbz	r5, 8003176 <_printf_i+0x19e>
 800316e:	2310      	movs	r3, #16
 8003170:	e7ac      	b.n	80030cc <_printf_i+0xf4>
 8003172:	4827      	ldr	r0, [pc, #156]	@ (8003210 <_printf_i+0x238>)
 8003174:	e7e9      	b.n	800314a <_printf_i+0x172>
 8003176:	6823      	ldr	r3, [r4, #0]
 8003178:	f023 0320 	bic.w	r3, r3, #32
 800317c:	6023      	str	r3, [r4, #0]
 800317e:	e7f6      	b.n	800316e <_printf_i+0x196>
 8003180:	4616      	mov	r6, r2
 8003182:	e7bd      	b.n	8003100 <_printf_i+0x128>
 8003184:	6833      	ldr	r3, [r6, #0]
 8003186:	6825      	ldr	r5, [r4, #0]
 8003188:	6961      	ldr	r1, [r4, #20]
 800318a:	1d18      	adds	r0, r3, #4
 800318c:	6030      	str	r0, [r6, #0]
 800318e:	062e      	lsls	r6, r5, #24
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	d501      	bpl.n	8003198 <_printf_i+0x1c0>
 8003194:	6019      	str	r1, [r3, #0]
 8003196:	e002      	b.n	800319e <_printf_i+0x1c6>
 8003198:	0668      	lsls	r0, r5, #25
 800319a:	d5fb      	bpl.n	8003194 <_printf_i+0x1bc>
 800319c:	8019      	strh	r1, [r3, #0]
 800319e:	2300      	movs	r3, #0
 80031a0:	6123      	str	r3, [r4, #16]
 80031a2:	4616      	mov	r6, r2
 80031a4:	e7bc      	b.n	8003120 <_printf_i+0x148>
 80031a6:	6833      	ldr	r3, [r6, #0]
 80031a8:	1d1a      	adds	r2, r3, #4
 80031aa:	6032      	str	r2, [r6, #0]
 80031ac:	681e      	ldr	r6, [r3, #0]
 80031ae:	6862      	ldr	r2, [r4, #4]
 80031b0:	2100      	movs	r1, #0
 80031b2:	4630      	mov	r0, r6
 80031b4:	f7fd f834 	bl	8000220 <memchr>
 80031b8:	b108      	cbz	r0, 80031be <_printf_i+0x1e6>
 80031ba:	1b80      	subs	r0, r0, r6
 80031bc:	6060      	str	r0, [r4, #4]
 80031be:	6863      	ldr	r3, [r4, #4]
 80031c0:	6123      	str	r3, [r4, #16]
 80031c2:	2300      	movs	r3, #0
 80031c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80031c8:	e7aa      	b.n	8003120 <_printf_i+0x148>
 80031ca:	6923      	ldr	r3, [r4, #16]
 80031cc:	4632      	mov	r2, r6
 80031ce:	4649      	mov	r1, r9
 80031d0:	4640      	mov	r0, r8
 80031d2:	47d0      	blx	sl
 80031d4:	3001      	adds	r0, #1
 80031d6:	d0ad      	beq.n	8003134 <_printf_i+0x15c>
 80031d8:	6823      	ldr	r3, [r4, #0]
 80031da:	079b      	lsls	r3, r3, #30
 80031dc:	d413      	bmi.n	8003206 <_printf_i+0x22e>
 80031de:	68e0      	ldr	r0, [r4, #12]
 80031e0:	9b03      	ldr	r3, [sp, #12]
 80031e2:	4298      	cmp	r0, r3
 80031e4:	bfb8      	it	lt
 80031e6:	4618      	movlt	r0, r3
 80031e8:	e7a6      	b.n	8003138 <_printf_i+0x160>
 80031ea:	2301      	movs	r3, #1
 80031ec:	4632      	mov	r2, r6
 80031ee:	4649      	mov	r1, r9
 80031f0:	4640      	mov	r0, r8
 80031f2:	47d0      	blx	sl
 80031f4:	3001      	adds	r0, #1
 80031f6:	d09d      	beq.n	8003134 <_printf_i+0x15c>
 80031f8:	3501      	adds	r5, #1
 80031fa:	68e3      	ldr	r3, [r4, #12]
 80031fc:	9903      	ldr	r1, [sp, #12]
 80031fe:	1a5b      	subs	r3, r3, r1
 8003200:	42ab      	cmp	r3, r5
 8003202:	dcf2      	bgt.n	80031ea <_printf_i+0x212>
 8003204:	e7eb      	b.n	80031de <_printf_i+0x206>
 8003206:	2500      	movs	r5, #0
 8003208:	f104 0619 	add.w	r6, r4, #25
 800320c:	e7f5      	b.n	80031fa <_printf_i+0x222>
 800320e:	bf00      	nop
 8003210:	0800342d 	.word	0x0800342d
 8003214:	0800343e 	.word	0x0800343e

08003218 <memmove>:
 8003218:	4288      	cmp	r0, r1
 800321a:	b510      	push	{r4, lr}
 800321c:	eb01 0402 	add.w	r4, r1, r2
 8003220:	d902      	bls.n	8003228 <memmove+0x10>
 8003222:	4284      	cmp	r4, r0
 8003224:	4623      	mov	r3, r4
 8003226:	d807      	bhi.n	8003238 <memmove+0x20>
 8003228:	1e43      	subs	r3, r0, #1
 800322a:	42a1      	cmp	r1, r4
 800322c:	d008      	beq.n	8003240 <memmove+0x28>
 800322e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003232:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003236:	e7f8      	b.n	800322a <memmove+0x12>
 8003238:	4402      	add	r2, r0
 800323a:	4601      	mov	r1, r0
 800323c:	428a      	cmp	r2, r1
 800323e:	d100      	bne.n	8003242 <memmove+0x2a>
 8003240:	bd10      	pop	{r4, pc}
 8003242:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003246:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800324a:	e7f7      	b.n	800323c <memmove+0x24>

0800324c <_sbrk_r>:
 800324c:	b538      	push	{r3, r4, r5, lr}
 800324e:	4d06      	ldr	r5, [pc, #24]	@ (8003268 <_sbrk_r+0x1c>)
 8003250:	2300      	movs	r3, #0
 8003252:	4604      	mov	r4, r0
 8003254:	4608      	mov	r0, r1
 8003256:	602b      	str	r3, [r5, #0]
 8003258:	f7fd fd32 	bl	8000cc0 <_sbrk>
 800325c:	1c43      	adds	r3, r0, #1
 800325e:	d102      	bne.n	8003266 <_sbrk_r+0x1a>
 8003260:	682b      	ldr	r3, [r5, #0]
 8003262:	b103      	cbz	r3, 8003266 <_sbrk_r+0x1a>
 8003264:	6023      	str	r3, [r4, #0]
 8003266:	bd38      	pop	{r3, r4, r5, pc}
 8003268:	20000318 	.word	0x20000318

0800326c <memcpy>:
 800326c:	440a      	add	r2, r1
 800326e:	4291      	cmp	r1, r2
 8003270:	f100 33ff 	add.w	r3, r0, #4294967295
 8003274:	d100      	bne.n	8003278 <memcpy+0xc>
 8003276:	4770      	bx	lr
 8003278:	b510      	push	{r4, lr}
 800327a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800327e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003282:	4291      	cmp	r1, r2
 8003284:	d1f9      	bne.n	800327a <memcpy+0xe>
 8003286:	bd10      	pop	{r4, pc}

08003288 <_realloc_r>:
 8003288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800328c:	4680      	mov	r8, r0
 800328e:	4615      	mov	r5, r2
 8003290:	460c      	mov	r4, r1
 8003292:	b921      	cbnz	r1, 800329e <_realloc_r+0x16>
 8003294:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003298:	4611      	mov	r1, r2
 800329a:	f7ff bc4b 	b.w	8002b34 <_malloc_r>
 800329e:	b92a      	cbnz	r2, 80032ac <_realloc_r+0x24>
 80032a0:	f7ff fbdc 	bl	8002a5c <_free_r>
 80032a4:	2400      	movs	r4, #0
 80032a6:	4620      	mov	r0, r4
 80032a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032ac:	f000 f81a 	bl	80032e4 <_malloc_usable_size_r>
 80032b0:	4285      	cmp	r5, r0
 80032b2:	4606      	mov	r6, r0
 80032b4:	d802      	bhi.n	80032bc <_realloc_r+0x34>
 80032b6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80032ba:	d8f4      	bhi.n	80032a6 <_realloc_r+0x1e>
 80032bc:	4629      	mov	r1, r5
 80032be:	4640      	mov	r0, r8
 80032c0:	f7ff fc38 	bl	8002b34 <_malloc_r>
 80032c4:	4607      	mov	r7, r0
 80032c6:	2800      	cmp	r0, #0
 80032c8:	d0ec      	beq.n	80032a4 <_realloc_r+0x1c>
 80032ca:	42b5      	cmp	r5, r6
 80032cc:	462a      	mov	r2, r5
 80032ce:	4621      	mov	r1, r4
 80032d0:	bf28      	it	cs
 80032d2:	4632      	movcs	r2, r6
 80032d4:	f7ff ffca 	bl	800326c <memcpy>
 80032d8:	4621      	mov	r1, r4
 80032da:	4640      	mov	r0, r8
 80032dc:	f7ff fbbe 	bl	8002a5c <_free_r>
 80032e0:	463c      	mov	r4, r7
 80032e2:	e7e0      	b.n	80032a6 <_realloc_r+0x1e>

080032e4 <_malloc_usable_size_r>:
 80032e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80032e8:	1f18      	subs	r0, r3, #4
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	bfbc      	itt	lt
 80032ee:	580b      	ldrlt	r3, [r1, r0]
 80032f0:	18c0      	addlt	r0, r0, r3
 80032f2:	4770      	bx	lr

080032f4 <_init>:
 80032f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032f6:	bf00      	nop
 80032f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032fa:	bc08      	pop	{r3}
 80032fc:	469e      	mov	lr, r3
 80032fe:	4770      	bx	lr

08003300 <_fini>:
 8003300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003302:	bf00      	nop
 8003304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003306:	bc08      	pop	{r3}
 8003308:	469e      	mov	lr, r3
 800330a:	4770      	bx	lr
