// Seed: 1215602659
module module_0 (
    input supply0 id_0,
    output wand id_1,
    input wand id_2,
    input wand id_3,
    output uwire id_4
);
  wire id_6;
  ;
  assign module_1._id_6 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd60,
    parameter id_6 = 32'd90,
    parameter id_8 = 32'd2
) (
    input uwire id_0,
    output wire id_1,
    input wor id_2,
    input tri id_3,
    output wire id_4,
    input tri0 _id_5,
    input supply0 _id_6,
    input wand id_7
    , id_11,
    input wire _id_8,
    output tri1 id_9
);
  wire id_12 = id_11;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2,
      id_0,
      id_9
  );
  wor [-1 : (  id_5  )] \id_13 = -1;
  logic [id_8 : id_6] id_14;
  assign id_4 = id_12;
  wire id_15;
  ;
  assign \id_13 = -1;
endmodule
