#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 30 22:40:31 2019
# Process ID: 17924
# Current directory: D:/Github/2019_FPGA_Design_Group5/Lab03/Program_1/Program_1_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8652 D:\Github\2019_FPGA_Design_Group5\Lab03\Program_1\Program_1_prj\Program_1.xpr
# Log file: D:/Github/2019_FPGA_Design_Group5/Lab03/Program_1/Program_1_prj/vivado.log
# Journal file: D:/Github/2019_FPGA_Design_Group5/Lab03/Program_1/Program_1_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Github/2019_FPGA_Design_Group5/Lab03/Program_1/Program_1_prj/Program_1.xpr
update_compile_order -fileset sources_1
save_project_as project_3_Program1 D:/FPGA_Project/Lab3/project_3_Program1 -force
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_bd_design {D:/FPGA_Project/Lab3/project_3_Program1/project_3_Program1.srcs/sources_1/bd/design_1/design_1.bd}
open_project D:/FPGA_Project/Lab4/project_4/project_4.xpr
current_project project_3_Program1
close_project
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA_Project/Lab4/project_4/project_4.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace D:/FPGA_Project/Lab4/project_4/project_4.sdk -hwspec D:/FPGA_Project/Lab4/project_4/project_4.sdk/design_1_wrapper.hdf
