/* 
 * File:	C:\Users\shun\OneDrive - 有限会社山本製作所\YamamotoShunichi\Desktop\oto_no_deiri_code\SSP_ADAU146xSchematic_1.h
 * Created:	Tuesday, 05 August 2025 17:35 PM
 * Description:	ADAU146xSchematic_1 program data.
 * 
 * This software is distributed in the hope that it will be useful, 
 * but is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR 
 * CONDITIONS OF ANY KIND, without even the implied warranty of 
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. 
 * 
 * This software may only be used to program products purchased from 
 * Analog Devices for incorporation by you into audio products that 
 * are intended for resale to audio product end users.This software 
 * may not be distributed whole or in any part to third parties. 
 * 
 * Copyright © 2025 Analog Devices, Inc. All rights reserved.
 */

#include "SigmaStudioFW.h"

#ifndef __SSP_ADAU146XSCHEMATIC_1_H__
#define __SSP_ADAU146XSCHEMATIC_1_H__

/* DSP Ram Data */
#define DM1_DATA_SIZE_ADAU146XSCHEMATIC_1 80
#define DM1_DATA_ADDR_ADAU146XSCHEMATIC_1 24576
ADI_REG_TYPE DM1_DATA_ADAU146XSCHEMATIC_1_Data[DM1_DATA_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
};

/* DSP Program Data */
#define PROGRAM_DATA_SIZE_ADAU146XSCHEMATIC_1 412
#define PROGRAM_DATA_ADDR_ADAU146XSCHEMATIC_1 49152
ADI_REG_TYPE PROGRAM_DATA_ADAU146XSCHEMATIC_1_Data[PROGRAM_DATA_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x00, 0x00, 0x02, 
0x0C, 0x00, 0xDC, 0xDC, 
0x0D, 0x00, 0xFF, 0xD2, 
0x0D, 0x00, 0xFF, 0xD0, 
0x0D, 0x00, 0xF4, 0x50, 
0x0D, 0x00, 0xF4, 0x00, 
0xC0, 0x00, 0x23, 0x80, 
0x80, 0x00, 0x00, 0x00, 
0xC0, 0x00, 0x23, 0x00, 
0x80, 0x00, 0x00, 0x00, 
0xC0, 0x00, 0x23, 0xC0, 
0x80, 0x00, 0x00, 0x10, 
0xC0, 0x00, 0x22, 0x00, 
0x80, 0x00, 0x00, 0x00, 
0x08, 0x80, 0xDC, 0xE0, 
0x0C, 0x00, 0xDC, 0xDC, 
0x0A, 0x21, 0x00, 0x12, 
0x08, 0x00, 0x00, 0x10, 
0x01, 0x00, 0x00, 0x14, 
0x06, 0x40, 0x50, 0x10, 
0xC0, 0x00, 0x20, 0x00, 
0x80, 0x00, 0x00, 0x27, 
0x0D, 0x00, 0xFF, 0xC1, 
0xC0, 0x00, 0x20, 0x00, 
0x80, 0x00, 0x00, 0x01, 
0x0D, 0x00, 0xF4, 0x62, 
0xC0, 0x00, 0x20, 0x00, 
0x80, 0x00, 0x00, 0x00, 
0x0D, 0x00, 0xF4, 0x62, 
0xC0, 0x00, 0x20, 0x00, 
0x80, 0x00, 0x00, 0x02, 
0x0D, 0x00, 0xFF, 0xD1, 
0x00, 0x00, 0x00, 0x03, 
0x0D, 0x00, 0xFF, 0xD2, 
0x00, 0x00, 0x00, 0x05, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x02, 0x01, 0x00, 0x22, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x08, 0x9E, 0xDC, 0xE0, 
0x08, 0x9C, 0x00, 0x10, 
0x00, 0x00, 0x00, 0x00, 
0xC0, 0x00, 0x00, 0x00, 
0x82, 0x4F, 0x00, 0x00, 
0x08, 0x8A, 0xDC, 0xE0, 
0x0A, 0x23, 0x00, 0x06, 
0x0A, 0x2B, 0x00, 0x07, 
0x00, 0x88, 0x20, 0x00, 
0x0A, 0xA7, 0x00, 0x05, 
0x00, 0x00, 0x00, 0x22, 
0xC0, 0x00, 0x2D, 0x30, 
0x80, 0x00, 0x50, 0x00, 
0x30, 0x00, 0xB4, 0x6A, 
0x00, 0x88, 0x20, 0x00, 
0xC0, 0x00, 0x28, 0x70, 
0x80, 0x00, 0x60, 0x00, 
0x02, 0x09, 0x00, 0x47, 
0x00, 0x8C, 0x11, 0x91, 
0x00, 0x00, 0x00, 0x24, 
0x00, 0x8C, 0x2A, 0x02, 
0x30, 0x00, 0xBC, 0xE9, 
0x00, 0x84, 0x0D, 0x9C, 
0x00, 0x20, 0x0B, 0x2D, 
0x00, 0x00, 0xC2, 0xF1, 
0x01, 0x00, 0x00, 0x45, 
0x06, 0x00, 0x50, 0x14, 
0x36, 0x40, 0x50, 0x15, 
0x26, 0x40, 0x40, 0x15, 
0x09, 0x2B, 0x00, 0x06, 
0x09, 0x2B, 0x00, 0x07, 
0x00, 0x00, 0x00, 0x00, 
0x0C, 0x00, 0xFC, 0x50, 
0x06, 0x40, 0x10, 0x4E, 
0x0C, 0x00, 0xFC, 0x51, 
0x06, 0x40, 0x10, 0x5E, 
0x0C, 0x00, 0xFC, 0x52, 
0x06, 0x40, 0x10, 0x0E, 
0x0C, 0x00, 0xFC, 0x53, 
0x06, 0x40, 0x10, 0x1E, 
0x0C, 0x40, 0x00, 0x14, 
0x06, 0x00, 0x10, 0x0E, 
0x06, 0x00, 0x90, 0x1E, 
0x00, 0x10, 0x00, 0x01, 
0x00, 0x00, 0x00, 0x00, 
0x05, 0x4C, 0x10, 0x3E, 
0x05, 0x6C, 0x10, 0x2E, 
0x06, 0x00, 0x10, 0x2E, 
0x0D, 0x00, 0xFC, 0xD1, 
0x06, 0x00, 0x10, 0x3E, 
0x0D, 0x00, 0xFC, 0xD0, 
0x08, 0x9C, 0x00, 0x10, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x2E, 0x01, 
0x00, 0x00, 0x00, 0x00, 
0x09, 0x9C, 0x00, 0x10, 
0x00, 0x00, 0x00, 0x02, 
0x0C, 0x10, 0xF4, 0x60, 
0x02, 0xC2, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
};

/* DSP Parameter (Coefficient) Data */
#define DM0_DATA_SIZE_ADAU146XSCHEMATIC_1 100
#define DM0_DATA_ADDR_ADAU146XSCHEMATIC_1 0
ADI_REG_TYPE DM0_DATA_ADAU146XSCHEMATIC_1_Data[DM0_DATA_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x08, 
0x00, 0x00, 0x00, 0x08, 
0x00, 0x00, 0x00, 0x08, 
0x00, 0x00, 0x00, 0x00, 
0x01, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 
};

/* Register Default - SOFT_RESET */
#define R0_SOFT_RESET_SIZE_ADAU146XSCHEMATIC_1 2
#define R0_SOFT_RESET_ADDR_ADAU146XSCHEMATIC_1 63632
ADI_REG_TYPE R0_SOFT_RESET_ADAU146XSCHEMATIC_1_Data[R0_SOFT_RESET_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x00, 
};

/* Register Default - SOFT_RESET */
#define R1_SOFT_RESET_SIZE_ADAU146XSCHEMATIC_1 2
#define R1_SOFT_RESET_ADDR_ADAU146XSCHEMATIC_1 63632
ADI_REG_TYPE R1_SOFT_RESET_ADAU146XSCHEMATIC_1_Data[R1_SOFT_RESET_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x01, 
};

/* Register Default - Reset Delay */
#define R2_RESET_DELAY_SIZE_ADAU146XSCHEMATIC_1 2
#define R2_RESET_DELAY_ADDR_ADAU146XSCHEMATIC_1 0
ADI_REG_TYPE R2_RESET_DELAY_ADAU146XSCHEMATIC_1_Data[R2_RESET_DELAY_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0xFF, 
};

/* Register Default - HIBERNATE */
#define R3_HIBERNATE_SIZE_ADAU146XSCHEMATIC_1 2
#define R3_HIBERNATE_ADDR_ADAU146XSCHEMATIC_1 62464
ADI_REG_TYPE R3_HIBERNATE_ADAU146XSCHEMATIC_1_Data[R3_HIBERNATE_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x00, 
};

/* Register Default - HIBERNATE */
#define R4_HIBERNATE_SIZE_ADAU146XSCHEMATIC_1 2
#define R4_HIBERNATE_ADDR_ADAU146XSCHEMATIC_1 62464
ADI_REG_TYPE R4_HIBERNATE_ADAU146XSCHEMATIC_1_Data[R4_HIBERNATE_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x01, 
};

/* Register Default - Hibernate Delay */
#define R5_HIBERNATE_DELAY_SIZE_ADAU146XSCHEMATIC_1 2
#define R5_HIBERNATE_DELAY_ADDR_ADAU146XSCHEMATIC_1 0
ADI_REG_TYPE R5_HIBERNATE_DELAY_ADAU146XSCHEMATIC_1_Data[R5_HIBERNATE_DELAY_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0xFF, 
};

/* Register Default - KILL_CORE */
#define R6_KILL_CORE_SIZE_ADAU146XSCHEMATIC_1 2
#define R6_KILL_CORE_ADDR_ADAU146XSCHEMATIC_1 62467
ADI_REG_TYPE R6_KILL_CORE_ADAU146XSCHEMATIC_1_Data[R6_KILL_CORE_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x00, 
};

/* Register Default - KILL_CORE */
#define R7_KILL_CORE_SIZE_ADAU146XSCHEMATIC_1 2
#define R7_KILL_CORE_ADDR_ADAU146XSCHEMATIC_1 62467
ADI_REG_TYPE R7_KILL_CORE_ADAU146XSCHEMATIC_1_Data[R7_KILL_CORE_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x01, 
};

/* Register Default - PLL_ENABLE */
#define R8_PLL_ENABLE_SIZE_ADAU146XSCHEMATIC_1 2
#define R8_PLL_ENABLE_ADDR_ADAU146XSCHEMATIC_1 61443
ADI_REG_TYPE R8_PLL_ENABLE_ADAU146XSCHEMATIC_1_Data[R8_PLL_ENABLE_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x00, 
};

/* Register Default - PLL_CTRL1 Register */
#define R9_PLL_CTRL1_REGISTER_SIZE_ADAU146XSCHEMATIC_1 2
#define R9_PLL_CTRL1_REGISTER_ADDR_ADAU146XSCHEMATIC_1 61441
ADI_REG_TYPE R9_PLL_CTRL1_REGISTER_ADAU146XSCHEMATIC_1_Data[R9_PLL_CTRL1_REGISTER_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - PLL_CLK_SRC Register */
#define R10_PLL_CLK_SRC_REGISTER_SIZE_ADAU146XSCHEMATIC_1 2
#define R10_PLL_CLK_SRC_REGISTER_ADDR_ADAU146XSCHEMATIC_1 61442
ADI_REG_TYPE R10_PLL_CLK_SRC_REGISTER_ADAU146XSCHEMATIC_1_Data[R10_PLL_CLK_SRC_REGISTER_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x01, 
};

/* Register Default - MCLK_OUT Register */
#define R11_MCLK_OUT_REGISTER_SIZE_ADAU146XSCHEMATIC_1 2
#define R11_MCLK_OUT_REGISTER_ADDR_ADAU146XSCHEMATIC_1 61445
ADI_REG_TYPE R11_MCLK_OUT_REGISTER_ADAU146XSCHEMATIC_1_Data[R11_MCLK_OUT_REGISTER_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x05, 
};

/* Register Default - PLL_ENABLE Register */
#define R12_PLL_ENABLE_REGISTER_SIZE_ADAU146XSCHEMATIC_1 2
#define R12_PLL_ENABLE_REGISTER_ADDR_ADAU146XSCHEMATIC_1 61443
ADI_REG_TYPE R12_PLL_ENABLE_REGISTER_ADAU146XSCHEMATIC_1_Data[R12_PLL_ENABLE_REGISTER_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x01, 
};

/* Register Default - PLL Lock Delay */
#define R13_PLL_LOCK_DELAY_SIZE_ADAU146XSCHEMATIC_1 2
#define R13_PLL_LOCK_DELAY_ADDR_ADAU146XSCHEMATIC_1 0
ADI_REG_TYPE R13_PLL_LOCK_DELAY_ADAU146XSCHEMATIC_1_Data[R13_PLL_LOCK_DELAY_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0xFF, 
};

/* Register Default - POWER_ENABLE0 Register */
#define R14_POWER_ENABLE0_REGISTER_SIZE_ADAU146XSCHEMATIC_1 2
#define R14_POWER_ENABLE0_REGISTER_ADDR_ADAU146XSCHEMATIC_1 61520
ADI_REG_TYPE R14_POWER_ENABLE0_REGISTER_ADAU146XSCHEMATIC_1_Data[R14_POWER_ENABLE0_REGISTER_SIZE_ADAU146XSCHEMATIC_1] = {
0x1F, 0xFF, 
};

/* Register Default - POWER_ENABLE1 Register */
#define R15_POWER_ENABLE1_REGISTER_SIZE_ADAU146XSCHEMATIC_1 2
#define R15_POWER_ENABLE1_REGISTER_ADDR_ADAU146XSCHEMATIC_1 61521
ADI_REG_TYPE R15_POWER_ENABLE1_REGISTER_ADAU146XSCHEMATIC_1_Data[R15_POWER_ENABLE1_REGISTER_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x1F, 
};

/* Register Default - SOUT_SOURCE0 */
#define R16_SOUT_SOURCE0_SIZE_ADAU146XSCHEMATIC_1 2
#define R16_SOUT_SOURCE0_ADDR_ADAU146XSCHEMATIC_1 61824
ADI_REG_TYPE R16_SOUT_SOURCE0_ADAU146XSCHEMATIC_1_Data[R16_SOUT_SOURCE0_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE1 */
#define R17_SOUT_SOURCE1_SIZE_ADAU146XSCHEMATIC_1 2
#define R17_SOUT_SOURCE1_ADDR_ADAU146XSCHEMATIC_1 61825
ADI_REG_TYPE R17_SOUT_SOURCE1_ADAU146XSCHEMATIC_1_Data[R17_SOUT_SOURCE1_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE2 */
#define R18_SOUT_SOURCE2_SIZE_ADAU146XSCHEMATIC_1 2
#define R18_SOUT_SOURCE2_ADDR_ADAU146XSCHEMATIC_1 61826
ADI_REG_TYPE R18_SOUT_SOURCE2_ADAU146XSCHEMATIC_1_Data[R18_SOUT_SOURCE2_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE3 */
#define R19_SOUT_SOURCE3_SIZE_ADAU146XSCHEMATIC_1 2
#define R19_SOUT_SOURCE3_ADDR_ADAU146XSCHEMATIC_1 61827
ADI_REG_TYPE R19_SOUT_SOURCE3_ADAU146XSCHEMATIC_1_Data[R19_SOUT_SOURCE3_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE4 */
#define R20_SOUT_SOURCE4_SIZE_ADAU146XSCHEMATIC_1 2
#define R20_SOUT_SOURCE4_ADDR_ADAU146XSCHEMATIC_1 61828
ADI_REG_TYPE R20_SOUT_SOURCE4_ADAU146XSCHEMATIC_1_Data[R20_SOUT_SOURCE4_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE5 */
#define R21_SOUT_SOURCE5_SIZE_ADAU146XSCHEMATIC_1 2
#define R21_SOUT_SOURCE5_ADDR_ADAU146XSCHEMATIC_1 61829
ADI_REG_TYPE R21_SOUT_SOURCE5_ADAU146XSCHEMATIC_1_Data[R21_SOUT_SOURCE5_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE6 */
#define R22_SOUT_SOURCE6_SIZE_ADAU146XSCHEMATIC_1 2
#define R22_SOUT_SOURCE6_ADDR_ADAU146XSCHEMATIC_1 61830
ADI_REG_TYPE R22_SOUT_SOURCE6_ADAU146XSCHEMATIC_1_Data[R22_SOUT_SOURCE6_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE7 */
#define R23_SOUT_SOURCE7_SIZE_ADAU146XSCHEMATIC_1 2
#define R23_SOUT_SOURCE7_ADDR_ADAU146XSCHEMATIC_1 61831
ADI_REG_TYPE R23_SOUT_SOURCE7_ADAU146XSCHEMATIC_1_Data[R23_SOUT_SOURCE7_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE8 */
#define R24_SOUT_SOURCE8_SIZE_ADAU146XSCHEMATIC_1 2
#define R24_SOUT_SOURCE8_ADDR_ADAU146XSCHEMATIC_1 61832
ADI_REG_TYPE R24_SOUT_SOURCE8_ADAU146XSCHEMATIC_1_Data[R24_SOUT_SOURCE8_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE9 */
#define R25_SOUT_SOURCE9_SIZE_ADAU146XSCHEMATIC_1 2
#define R25_SOUT_SOURCE9_ADDR_ADAU146XSCHEMATIC_1 61833
ADI_REG_TYPE R25_SOUT_SOURCE9_ADAU146XSCHEMATIC_1_Data[R25_SOUT_SOURCE9_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE10 */
#define R26_SOUT_SOURCE10_SIZE_ADAU146XSCHEMATIC_1 2
#define R26_SOUT_SOURCE10_ADDR_ADAU146XSCHEMATIC_1 61834
ADI_REG_TYPE R26_SOUT_SOURCE10_ADAU146XSCHEMATIC_1_Data[R26_SOUT_SOURCE10_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE11 */
#define R27_SOUT_SOURCE11_SIZE_ADAU146XSCHEMATIC_1 2
#define R27_SOUT_SOURCE11_ADDR_ADAU146XSCHEMATIC_1 61835
ADI_REG_TYPE R27_SOUT_SOURCE11_ADAU146XSCHEMATIC_1_Data[R27_SOUT_SOURCE11_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE12 */
#define R28_SOUT_SOURCE12_SIZE_ADAU146XSCHEMATIC_1 2
#define R28_SOUT_SOURCE12_ADDR_ADAU146XSCHEMATIC_1 61836
ADI_REG_TYPE R28_SOUT_SOURCE12_ADAU146XSCHEMATIC_1_Data[R28_SOUT_SOURCE12_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE13 */
#define R29_SOUT_SOURCE13_SIZE_ADAU146XSCHEMATIC_1 2
#define R29_SOUT_SOURCE13_ADDR_ADAU146XSCHEMATIC_1 61837
ADI_REG_TYPE R29_SOUT_SOURCE13_ADAU146XSCHEMATIC_1_Data[R29_SOUT_SOURCE13_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE14 */
#define R30_SOUT_SOURCE14_SIZE_ADAU146XSCHEMATIC_1 2
#define R30_SOUT_SOURCE14_ADDR_ADAU146XSCHEMATIC_1 61838
ADI_REG_TYPE R30_SOUT_SOURCE14_ADAU146XSCHEMATIC_1_Data[R30_SOUT_SOURCE14_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE15 */
#define R31_SOUT_SOURCE15_SIZE_ADAU146XSCHEMATIC_1 2
#define R31_SOUT_SOURCE15_ADDR_ADAU146XSCHEMATIC_1 61839
ADI_REG_TYPE R31_SOUT_SOURCE15_ADAU146XSCHEMATIC_1_Data[R31_SOUT_SOURCE15_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE16 */
#define R32_SOUT_SOURCE16_SIZE_ADAU146XSCHEMATIC_1 2
#define R32_SOUT_SOURCE16_ADDR_ADAU146XSCHEMATIC_1 61840
ADI_REG_TYPE R32_SOUT_SOURCE16_ADAU146XSCHEMATIC_1_Data[R32_SOUT_SOURCE16_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE17 */
#define R33_SOUT_SOURCE17_SIZE_ADAU146XSCHEMATIC_1 2
#define R33_SOUT_SOURCE17_ADDR_ADAU146XSCHEMATIC_1 61841
ADI_REG_TYPE R33_SOUT_SOURCE17_ADAU146XSCHEMATIC_1_Data[R33_SOUT_SOURCE17_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE18 */
#define R34_SOUT_SOURCE18_SIZE_ADAU146XSCHEMATIC_1 2
#define R34_SOUT_SOURCE18_ADDR_ADAU146XSCHEMATIC_1 61842
ADI_REG_TYPE R34_SOUT_SOURCE18_ADAU146XSCHEMATIC_1_Data[R34_SOUT_SOURCE18_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE19 */
#define R35_SOUT_SOURCE19_SIZE_ADAU146XSCHEMATIC_1 2
#define R35_SOUT_SOURCE19_ADDR_ADAU146XSCHEMATIC_1 61843
ADI_REG_TYPE R35_SOUT_SOURCE19_ADAU146XSCHEMATIC_1_Data[R35_SOUT_SOURCE19_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE20 */
#define R36_SOUT_SOURCE20_SIZE_ADAU146XSCHEMATIC_1 2
#define R36_SOUT_SOURCE20_ADDR_ADAU146XSCHEMATIC_1 61844
ADI_REG_TYPE R36_SOUT_SOURCE20_ADAU146XSCHEMATIC_1_Data[R36_SOUT_SOURCE20_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE21 */
#define R37_SOUT_SOURCE21_SIZE_ADAU146XSCHEMATIC_1 2
#define R37_SOUT_SOURCE21_ADDR_ADAU146XSCHEMATIC_1 61845
ADI_REG_TYPE R37_SOUT_SOURCE21_ADAU146XSCHEMATIC_1_Data[R37_SOUT_SOURCE21_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE22 */
#define R38_SOUT_SOURCE22_SIZE_ADAU146XSCHEMATIC_1 2
#define R38_SOUT_SOURCE22_ADDR_ADAU146XSCHEMATIC_1 61846
ADI_REG_TYPE R38_SOUT_SOURCE22_ADAU146XSCHEMATIC_1_Data[R38_SOUT_SOURCE22_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SOUT_SOURCE23 */
#define R39_SOUT_SOURCE23_SIZE_ADAU146XSCHEMATIC_1 2
#define R39_SOUT_SOURCE23_ADDR_ADAU146XSCHEMATIC_1 61847
ADI_REG_TYPE R39_SOUT_SOURCE23_ADAU146XSCHEMATIC_1_Data[R39_SOUT_SOURCE23_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - SERIAL_BYTE_0_0 */
#define R40_SERIAL_BYTE_0_0_SIZE_ADAU146XSCHEMATIC_1 2
#define R40_SERIAL_BYTE_0_0_ADDR_ADAU146XSCHEMATIC_1 61952
ADI_REG_TYPE R40_SERIAL_BYTE_0_0_ADAU146XSCHEMATIC_1_Data[R40_SERIAL_BYTE_0_0_SIZE_ADAU146XSCHEMATIC_1] = {
0x90, 0x40, 
};

/* Register Default - SERIAL_BYTE_1_0 */
#define R41_SERIAL_BYTE_1_0_SIZE_ADAU146XSCHEMATIC_1 2
#define R41_SERIAL_BYTE_1_0_ADDR_ADAU146XSCHEMATIC_1 61956
ADI_REG_TYPE R41_SERIAL_BYTE_1_0_ADAU146XSCHEMATIC_1_Data[R41_SERIAL_BYTE_1_0_SIZE_ADAU146XSCHEMATIC_1] = {
0x90, 0x41, 
};

/* Register Default - SERIAL_BYTE_2_0 */
#define R42_SERIAL_BYTE_2_0_SIZE_ADAU146XSCHEMATIC_1 2
#define R42_SERIAL_BYTE_2_0_ADDR_ADAU146XSCHEMATIC_1 61960
ADI_REG_TYPE R42_SERIAL_BYTE_2_0_ADAU146XSCHEMATIC_1_Data[R42_SERIAL_BYTE_2_0_SIZE_ADAU146XSCHEMATIC_1] = {
0x90, 0x41, 
};

/* Register Default - SERIAL_BYTE_3_0 */
#define R43_SERIAL_BYTE_3_0_SIZE_ADAU146XSCHEMATIC_1 2
#define R43_SERIAL_BYTE_3_0_ADDR_ADAU146XSCHEMATIC_1 61964
ADI_REG_TYPE R43_SERIAL_BYTE_3_0_ADAU146XSCHEMATIC_1_Data[R43_SERIAL_BYTE_3_0_SIZE_ADAU146XSCHEMATIC_1] = {
0x90, 0x00, 
};

/* Register Default - SERIAL_BYTE_4_0 */
#define R44_SERIAL_BYTE_4_0_SIZE_ADAU146XSCHEMATIC_1 2
#define R44_SERIAL_BYTE_4_0_ADDR_ADAU146XSCHEMATIC_1 61968
ADI_REG_TYPE R44_SERIAL_BYTE_4_0_ADAU146XSCHEMATIC_1_Data[R44_SERIAL_BYTE_4_0_SIZE_ADAU146XSCHEMATIC_1] = {
0x90, 0x40, 
};

/* Register Default - SERIAL_BYTE_5_0 */
#define R45_SERIAL_BYTE_5_0_SIZE_ADAU146XSCHEMATIC_1 2
#define R45_SERIAL_BYTE_5_0_ADDR_ADAU146XSCHEMATIC_1 61972
ADI_REG_TYPE R45_SERIAL_BYTE_5_0_ADAU146XSCHEMATIC_1_Data[R45_SERIAL_BYTE_5_0_SIZE_ADAU146XSCHEMATIC_1] = {
0x90, 0x41, 
};

/* Register Default - SERIAL_BYTE_6_0 */
#define R46_SERIAL_BYTE_6_0_SIZE_ADAU146XSCHEMATIC_1 2
#define R46_SERIAL_BYTE_6_0_ADDR_ADAU146XSCHEMATIC_1 61976
ADI_REG_TYPE R46_SERIAL_BYTE_6_0_ADAU146XSCHEMATIC_1_Data[R46_SERIAL_BYTE_6_0_SIZE_ADAU146XSCHEMATIC_1] = {
0x90, 0x41, 
};

/* Register Default - SERIAL_BYTE_7_0 */
#define R47_SERIAL_BYTE_7_0_SIZE_ADAU146XSCHEMATIC_1 2
#define R47_SERIAL_BYTE_7_0_ADDR_ADAU146XSCHEMATIC_1 61980
ADI_REG_TYPE R47_SERIAL_BYTE_7_0_ADAU146XSCHEMATIC_1_Data[R47_SERIAL_BYTE_7_0_SIZE_ADAU146XSCHEMATIC_1] = {
0x90, 0x00, 
};

/* Register Default - KILL_CORE */
#define R51_KILL_CORE_SIZE_ADAU146XSCHEMATIC_1 2
#define R51_KILL_CORE_ADDR_ADAU146XSCHEMATIC_1 62467
ADI_REG_TYPE R51_KILL_CORE_ADAU146XSCHEMATIC_1_Data[R51_KILL_CORE_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x00, 
};

/* Register Default - START_ADDRESS */
#define R52_START_ADDRESS_SIZE_ADAU146XSCHEMATIC_1 2
#define R52_START_ADDRESS_ADDR_ADAU146XSCHEMATIC_1 62468
ADI_REG_TYPE R52_START_ADDRESS_ADAU146XSCHEMATIC_1_Data[R52_START_ADDRESS_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x00, 
};

/* Register Default - START_PULSE */
#define R53_START_PULSE_SIZE_ADAU146XSCHEMATIC_1 2
#define R53_START_PULSE_ADDR_ADAU146XSCHEMATIC_1 62465
ADI_REG_TYPE R53_START_PULSE_ADAU146XSCHEMATIC_1_Data[R53_START_PULSE_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x02, 
};

/* Register Default - START_CORE */
#define R54_START_CORE_SIZE_ADAU146XSCHEMATIC_1 2
#define R54_START_CORE_ADDR_ADAU146XSCHEMATIC_1 62466
ADI_REG_TYPE R54_START_CORE_ADAU146XSCHEMATIC_1_Data[R54_START_CORE_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x00, 
};

/* Register Default - START_CORE */
#define R55_START_CORE_SIZE_ADAU146XSCHEMATIC_1 2
#define R55_START_CORE_ADDR_ADAU146XSCHEMATIC_1 62466
ADI_REG_TYPE R55_START_CORE_ADAU146XSCHEMATIC_1_Data[R55_START_CORE_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x01, 
};

/* Register Default - Start Delay */
#define R56_START_DELAY_SIZE_ADAU146XSCHEMATIC_1 2
#define R56_START_DELAY_ADDR_ADAU146XSCHEMATIC_1 0
ADI_REG_TYPE R56_START_DELAY_ADAU146XSCHEMATIC_1_Data[R56_START_DELAY_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x01, 
};

/* Register Default - HIBERNATE */
#define R57_HIBERNATE_SIZE_ADAU146XSCHEMATIC_1 2
#define R57_HIBERNATE_ADDR_ADAU146XSCHEMATIC_1 62464
ADI_REG_TYPE R57_HIBERNATE_ADAU146XSCHEMATIC_1_Data[R57_HIBERNATE_SIZE_ADAU146XSCHEMATIC_1] = {
0x00, 0x00, 
};

/* Default Download */
#define DEFAULT_DOWNLOAD_SIZE_ADAU146XSCHEMATIC_1 58

void default_download_ADAU146XSCHEMATIC_1()
{
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R0_SOFT_RESET_ADDR_ADAU146XSCHEMATIC_1 , R0_SOFT_RESET_SIZE_ADAU146XSCHEMATIC_1 , R0_SOFT_RESET_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R1_SOFT_RESET_ADDR_ADAU146XSCHEMATIC_1 , R1_SOFT_RESET_SIZE_ADAU146XSCHEMATIC_1 , R1_SOFT_RESET_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_DELAY(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R2_RESET_DELAY_ADDR_ADAU146XSCHEMATIC_1 , R2_RESET_DELAY_SIZE_ADAU146XSCHEMATIC_1 , R2_RESET_DELAY_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R3_HIBERNATE_ADDR_ADAU146XSCHEMATIC_1 , R3_HIBERNATE_SIZE_ADAU146XSCHEMATIC_1 , R3_HIBERNATE_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R4_HIBERNATE_ADDR_ADAU146XSCHEMATIC_1 , R4_HIBERNATE_SIZE_ADAU146XSCHEMATIC_1 , R4_HIBERNATE_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_DELAY(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R5_HIBERNATE_DELAY_ADDR_ADAU146XSCHEMATIC_1 , R5_HIBERNATE_DELAY_SIZE_ADAU146XSCHEMATIC_1 , R5_HIBERNATE_DELAY_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R6_KILL_CORE_ADDR_ADAU146XSCHEMATIC_1 , R6_KILL_CORE_SIZE_ADAU146XSCHEMATIC_1 , R6_KILL_CORE_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R7_KILL_CORE_ADDR_ADAU146XSCHEMATIC_1 , R7_KILL_CORE_SIZE_ADAU146XSCHEMATIC_1 , R7_KILL_CORE_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R8_PLL_ENABLE_ADDR_ADAU146XSCHEMATIC_1 , R8_PLL_ENABLE_SIZE_ADAU146XSCHEMATIC_1 , R8_PLL_ENABLE_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R9_PLL_CTRL1_REGISTER_ADDR_ADAU146XSCHEMATIC_1 , R9_PLL_CTRL1_REGISTER_SIZE_ADAU146XSCHEMATIC_1 , R9_PLL_CTRL1_REGISTER_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R10_PLL_CLK_SRC_REGISTER_ADDR_ADAU146XSCHEMATIC_1 , R10_PLL_CLK_SRC_REGISTER_SIZE_ADAU146XSCHEMATIC_1 , R10_PLL_CLK_SRC_REGISTER_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R11_MCLK_OUT_REGISTER_ADDR_ADAU146XSCHEMATIC_1 , R11_MCLK_OUT_REGISTER_SIZE_ADAU146XSCHEMATIC_1 , R11_MCLK_OUT_REGISTER_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R12_PLL_ENABLE_REGISTER_ADDR_ADAU146XSCHEMATIC_1 , R12_PLL_ENABLE_REGISTER_SIZE_ADAU146XSCHEMATIC_1 , R12_PLL_ENABLE_REGISTER_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_DELAY(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R13_PLL_LOCK_DELAY_ADDR_ADAU146XSCHEMATIC_1 , R13_PLL_LOCK_DELAY_SIZE_ADAU146XSCHEMATIC_1 , R13_PLL_LOCK_DELAY_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R14_POWER_ENABLE0_REGISTER_ADDR_ADAU146XSCHEMATIC_1 , R14_POWER_ENABLE0_REGISTER_SIZE_ADAU146XSCHEMATIC_1 , R14_POWER_ENABLE0_REGISTER_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R15_POWER_ENABLE1_REGISTER_ADDR_ADAU146XSCHEMATIC_1 , R15_POWER_ENABLE1_REGISTER_SIZE_ADAU146XSCHEMATIC_1 , R15_POWER_ENABLE1_REGISTER_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R16_SOUT_SOURCE0_ADDR_ADAU146XSCHEMATIC_1 , R16_SOUT_SOURCE0_SIZE_ADAU146XSCHEMATIC_1 , R16_SOUT_SOURCE0_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R17_SOUT_SOURCE1_ADDR_ADAU146XSCHEMATIC_1 , R17_SOUT_SOURCE1_SIZE_ADAU146XSCHEMATIC_1 , R17_SOUT_SOURCE1_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R18_SOUT_SOURCE2_ADDR_ADAU146XSCHEMATIC_1 , R18_SOUT_SOURCE2_SIZE_ADAU146XSCHEMATIC_1 , R18_SOUT_SOURCE2_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R19_SOUT_SOURCE3_ADDR_ADAU146XSCHEMATIC_1 , R19_SOUT_SOURCE3_SIZE_ADAU146XSCHEMATIC_1 , R19_SOUT_SOURCE3_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R20_SOUT_SOURCE4_ADDR_ADAU146XSCHEMATIC_1 , R20_SOUT_SOURCE4_SIZE_ADAU146XSCHEMATIC_1 , R20_SOUT_SOURCE4_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R21_SOUT_SOURCE5_ADDR_ADAU146XSCHEMATIC_1 , R21_SOUT_SOURCE5_SIZE_ADAU146XSCHEMATIC_1 , R21_SOUT_SOURCE5_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R22_SOUT_SOURCE6_ADDR_ADAU146XSCHEMATIC_1 , R22_SOUT_SOURCE6_SIZE_ADAU146XSCHEMATIC_1 , R22_SOUT_SOURCE6_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R23_SOUT_SOURCE7_ADDR_ADAU146XSCHEMATIC_1 , R23_SOUT_SOURCE7_SIZE_ADAU146XSCHEMATIC_1 , R23_SOUT_SOURCE7_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R24_SOUT_SOURCE8_ADDR_ADAU146XSCHEMATIC_1 , R24_SOUT_SOURCE8_SIZE_ADAU146XSCHEMATIC_1 , R24_SOUT_SOURCE8_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R25_SOUT_SOURCE9_ADDR_ADAU146XSCHEMATIC_1 , R25_SOUT_SOURCE9_SIZE_ADAU146XSCHEMATIC_1 , R25_SOUT_SOURCE9_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R26_SOUT_SOURCE10_ADDR_ADAU146XSCHEMATIC_1 , R26_SOUT_SOURCE10_SIZE_ADAU146XSCHEMATIC_1 , R26_SOUT_SOURCE10_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R27_SOUT_SOURCE11_ADDR_ADAU146XSCHEMATIC_1 , R27_SOUT_SOURCE11_SIZE_ADAU146XSCHEMATIC_1 , R27_SOUT_SOURCE11_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R28_SOUT_SOURCE12_ADDR_ADAU146XSCHEMATIC_1 , R28_SOUT_SOURCE12_SIZE_ADAU146XSCHEMATIC_1 , R28_SOUT_SOURCE12_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R29_SOUT_SOURCE13_ADDR_ADAU146XSCHEMATIC_1 , R29_SOUT_SOURCE13_SIZE_ADAU146XSCHEMATIC_1 , R29_SOUT_SOURCE13_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R30_SOUT_SOURCE14_ADDR_ADAU146XSCHEMATIC_1 , R30_SOUT_SOURCE14_SIZE_ADAU146XSCHEMATIC_1 , R30_SOUT_SOURCE14_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R31_SOUT_SOURCE15_ADDR_ADAU146XSCHEMATIC_1 , R31_SOUT_SOURCE15_SIZE_ADAU146XSCHEMATIC_1 , R31_SOUT_SOURCE15_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R32_SOUT_SOURCE16_ADDR_ADAU146XSCHEMATIC_1 , R32_SOUT_SOURCE16_SIZE_ADAU146XSCHEMATIC_1 , R32_SOUT_SOURCE16_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R33_SOUT_SOURCE17_ADDR_ADAU146XSCHEMATIC_1 , R33_SOUT_SOURCE17_SIZE_ADAU146XSCHEMATIC_1 , R33_SOUT_SOURCE17_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R34_SOUT_SOURCE18_ADDR_ADAU146XSCHEMATIC_1 , R34_SOUT_SOURCE18_SIZE_ADAU146XSCHEMATIC_1 , R34_SOUT_SOURCE18_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R35_SOUT_SOURCE19_ADDR_ADAU146XSCHEMATIC_1 , R35_SOUT_SOURCE19_SIZE_ADAU146XSCHEMATIC_1 , R35_SOUT_SOURCE19_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R36_SOUT_SOURCE20_ADDR_ADAU146XSCHEMATIC_1 , R36_SOUT_SOURCE20_SIZE_ADAU146XSCHEMATIC_1 , R36_SOUT_SOURCE20_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R37_SOUT_SOURCE21_ADDR_ADAU146XSCHEMATIC_1 , R37_SOUT_SOURCE21_SIZE_ADAU146XSCHEMATIC_1 , R37_SOUT_SOURCE21_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R38_SOUT_SOURCE22_ADDR_ADAU146XSCHEMATIC_1 , R38_SOUT_SOURCE22_SIZE_ADAU146XSCHEMATIC_1 , R38_SOUT_SOURCE22_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R39_SOUT_SOURCE23_ADDR_ADAU146XSCHEMATIC_1 , R39_SOUT_SOURCE23_SIZE_ADAU146XSCHEMATIC_1 , R39_SOUT_SOURCE23_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R40_SERIAL_BYTE_0_0_ADDR_ADAU146XSCHEMATIC_1 , R40_SERIAL_BYTE_0_0_SIZE_ADAU146XSCHEMATIC_1 , R40_SERIAL_BYTE_0_0_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R41_SERIAL_BYTE_1_0_ADDR_ADAU146XSCHEMATIC_1 , R41_SERIAL_BYTE_1_0_SIZE_ADAU146XSCHEMATIC_1 , R41_SERIAL_BYTE_1_0_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R42_SERIAL_BYTE_2_0_ADDR_ADAU146XSCHEMATIC_1 , R42_SERIAL_BYTE_2_0_SIZE_ADAU146XSCHEMATIC_1 , R42_SERIAL_BYTE_2_0_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R43_SERIAL_BYTE_3_0_ADDR_ADAU146XSCHEMATIC_1 , R43_SERIAL_BYTE_3_0_SIZE_ADAU146XSCHEMATIC_1 , R43_SERIAL_BYTE_3_0_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R44_SERIAL_BYTE_4_0_ADDR_ADAU146XSCHEMATIC_1 , R44_SERIAL_BYTE_4_0_SIZE_ADAU146XSCHEMATIC_1 , R44_SERIAL_BYTE_4_0_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R45_SERIAL_BYTE_5_0_ADDR_ADAU146XSCHEMATIC_1 , R45_SERIAL_BYTE_5_0_SIZE_ADAU146XSCHEMATIC_1 , R45_SERIAL_BYTE_5_0_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R46_SERIAL_BYTE_6_0_ADDR_ADAU146XSCHEMATIC_1 , R46_SERIAL_BYTE_6_0_SIZE_ADAU146XSCHEMATIC_1 , R46_SERIAL_BYTE_6_0_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R47_SERIAL_BYTE_7_0_ADDR_ADAU146XSCHEMATIC_1 , R47_SERIAL_BYTE_7_0_SIZE_ADAU146XSCHEMATIC_1 , R47_SERIAL_BYTE_7_0_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, PROGRAM_DATA_ADDR_ADAU146XSCHEMATIC_1 , PROGRAM_DATA_SIZE_ADAU146XSCHEMATIC_1 , PROGRAM_DATA_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, DM0_DATA_ADDR_ADAU146XSCHEMATIC_1 , DM0_DATA_SIZE_ADAU146XSCHEMATIC_1 , DM0_DATA_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, DM1_DATA_ADDR_ADAU146XSCHEMATIC_1 , DM1_DATA_SIZE_ADAU146XSCHEMATIC_1 , DM1_DATA_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R51_KILL_CORE_ADDR_ADAU146XSCHEMATIC_1 , R51_KILL_CORE_SIZE_ADAU146XSCHEMATIC_1 , R51_KILL_CORE_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R52_START_ADDRESS_ADDR_ADAU146XSCHEMATIC_1 , R52_START_ADDRESS_SIZE_ADAU146XSCHEMATIC_1 , R52_START_ADDRESS_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R53_START_PULSE_ADDR_ADAU146XSCHEMATIC_1 , R53_START_PULSE_SIZE_ADAU146XSCHEMATIC_1 , R53_START_PULSE_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R54_START_CORE_ADDR_ADAU146XSCHEMATIC_1 , R54_START_CORE_SIZE_ADAU146XSCHEMATIC_1 , R54_START_CORE_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R55_START_CORE_ADDR_ADAU146XSCHEMATIC_1 , R55_START_CORE_SIZE_ADAU146XSCHEMATIC_1 , R55_START_CORE_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_DELAY(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R56_START_DELAY_ADDR_ADAU146XSCHEMATIC_1 , R56_START_DELAY_SIZE_ADAU146XSCHEMATIC_1 , R56_START_DELAY_ADAU146XSCHEMATIC_1_Data);
	SIGMA_WRITE_REGISTER_BLOCK(DEVICE_ADDR_ADAU146XSCHEMATIC_1, R57_HIBERNATE_ADDR_ADAU146XSCHEMATIC_1 , R57_HIBERNATE_SIZE_ADAU146XSCHEMATIC_1 , R57_HIBERNATE_ADAU146XSCHEMATIC_1_Data);
}
#endif
