$comment
	File created using the following command:
		vcd file Add_Sub_Mul_Div_Accum_Lab4.msim.vcd -direction
$end
$date
	Tue Apr 23 17:27:14 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Arena_4bit_arrayMultipler_vlg_vec_tst $end
$var reg 4 ! Arena_4bitIN_A [3:0] $end
$var reg 4 " Arena_4bitIN_B [3:0] $end
$var wire 1 # Arena_4bitOUT [7] $end
$var wire 1 $ Arena_4bitOUT [6] $end
$var wire 1 % Arena_4bitOUT [5] $end
$var wire 1 & Arena_4bitOUT [4] $end
$var wire 1 ' Arena_4bitOUT [3] $end
$var wire 1 ( Arena_4bitOUT [2] $end
$var wire 1 ) Arena_4bitOUT [1] $end
$var wire 1 * Arena_4bitOUT [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 FA2|Arena_Sum_fa~0_combout $end
$var wire 1 3 Arena_andGate~0_combout $end
$var wire 1 4 FA0|Arena_Sum_fa~0_combout $end
$var wire 1 5 FA0|Arena_Cout_fa~0_combout $end
$var wire 1 6 FA4|Arena_Sum_fa~3_combout $end
$var wire 1 7 FA4|Arena_Sum_fa~2_combout $end
$var wire 1 8 FA4|Arena_Cout_fa~0_combout $end
$var wire 1 9 FA4|Arena_Cout_fa~1_combout $end
$var wire 1 : FA1|Arena_Cout_fa~0_combout $end
$var wire 1 ; FA5|Arena_Sum_fa~combout $end
$var wire 1 < FA8|Arena_Sum_fa~0_combout $end
$var wire 1 = FA2|Arena_Cout_fa~0_combout $end
$var wire 1 > FA6|Arena_Sum_fa~0_combout $end
$var wire 1 ? FA8|Arena_Cout_fa~0_combout $end
$var wire 1 @ FA8|Arena_Cout_fa~1_combout $end
$var wire 1 A FA5|Arena_Cout_fa~0_combout $end
$var wire 1 B FA9|Arena_Sum_fa~combout $end
$var wire 1 C FA9|Arena_Cout_fa~0_combout $end
$var wire 1 D FA6|Arena_Cout_fa~0_combout $end
$var wire 1 E FA7|Arena_Sum_fa~2_combout $end
$var wire 1 F FA10|Arena_Sum_fa~combout $end
$var wire 1 G FA7|Arena_Cout_fa~0_combout $end
$var wire 1 H FA10|Arena_Cout_fa~0_combout $end
$var wire 1 I FA11|Arena_Sum_fa~0_combout $end
$var wire 1 J FA11|Arena_Cout_fa~0_combout $end
$var wire 1 K Arena_andGate [15] $end
$var wire 1 L Arena_andGate [14] $end
$var wire 1 M Arena_andGate [13] $end
$var wire 1 N Arena_andGate [12] $end
$var wire 1 O Arena_andGate [11] $end
$var wire 1 P Arena_andGate [10] $end
$var wire 1 Q Arena_andGate [9] $end
$var wire 1 R Arena_andGate [8] $end
$var wire 1 S Arena_andGate [7] $end
$var wire 1 T Arena_andGate [6] $end
$var wire 1 U Arena_andGate [5] $end
$var wire 1 V Arena_andGate [4] $end
$var wire 1 W Arena_andGate [3] $end
$var wire 1 X Arena_andGate [2] $end
$var wire 1 Y Arena_andGate [1] $end
$var wire 1 Z Arena_andGate [0] $end
$var wire 1 [ Arena_4bitIN_A~combout [3] $end
$var wire 1 \ Arena_4bitIN_A~combout [2] $end
$var wire 1 ] Arena_4bitIN_A~combout [1] $end
$var wire 1 ^ Arena_4bitIN_A~combout [0] $end
$var wire 1 _ Arena_4bitIN_B~combout [3] $end
$var wire 1 ` Arena_4bitIN_B~combout [2] $end
$var wire 1 a Arena_4bitIN_B~combout [1] $end
$var wire 1 b Arena_4bitIN_B~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
b1111 "
1*
0)
0(
0'
0&
1%
1$
1#
x+
0,
1-
x.
1/
10
11
02
13
04
15
06
07
18
19
1:
1;
0<
1=
1>
0?
1@
1A
0B
1C
1D
0E
1F
1G
1H
1I
1J
zZ
zY
zX
zW
zV
1U
1T
1S
zR
1Q
1P
1O
zN
1M
1L
zK
1^
1]
1\
1[
1b
1a
1`
1_
$end
#160000
