$comment
	File created using the following command:
		vcd file Register_Demo.msim.vcd -direction
$end
$date
	Tue Mar 19 11:12:12 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module register8_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " dataIn [8] $end
$var wire 1 # dataIn [7] $end
$var wire 1 $ dataIn [6] $end
$var wire 1 % dataIn [5] $end
$var wire 1 & dataIn [4] $end
$var wire 1 ' dataIn [3] $end
$var wire 1 ( dataIn [2] $end
$var wire 1 ) dataIn [1] $end
$var wire 1 * dataIn [0] $end
$var wire 1 + dataOut [8] $end
$var wire 1 , dataOut [7] $end
$var wire 1 - dataOut [6] $end
$var wire 1 . dataOut [5] $end
$var wire 1 / dataOut [4] $end
$var wire 1 0 dataOut [3] $end
$var wire 1 1 dataOut [2] $end
$var wire 1 2 dataOut [1] $end
$var wire 1 3 dataOut [0] $end
$var wire 1 4 enable $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var wire 1 8 devoe $end
$var wire 1 9 devclrn $end
$var wire 1 : devpor $end
$var wire 1 ; ww_devoe $end
$var wire 1 < ww_devclrn $end
$var wire 1 = ww_devpor $end
$var wire 1 > ww_clk $end
$var wire 1 ? ww_enable $end
$var wire 1 @ ww_dataIn [8] $end
$var wire 1 A ww_dataIn [7] $end
$var wire 1 B ww_dataIn [6] $end
$var wire 1 C ww_dataIn [5] $end
$var wire 1 D ww_dataIn [4] $end
$var wire 1 E ww_dataIn [3] $end
$var wire 1 F ww_dataIn [2] $end
$var wire 1 G ww_dataIn [1] $end
$var wire 1 H ww_dataIn [0] $end
$var wire 1 I ww_dataOut [8] $end
$var wire 1 J ww_dataOut [7] $end
$var wire 1 K ww_dataOut [6] $end
$var wire 1 L ww_dataOut [5] $end
$var wire 1 M ww_dataOut [4] $end
$var wire 1 N ww_dataOut [3] $end
$var wire 1 O ww_dataOut [2] $end
$var wire 1 P ww_dataOut [1] $end
$var wire 1 Q ww_dataOut [0] $end
$var wire 1 R \dataOut[0]~output_o\ $end
$var wire 1 S \dataOut[1]~output_o\ $end
$var wire 1 T \dataOut[2]~output_o\ $end
$var wire 1 U \dataOut[3]~output_o\ $end
$var wire 1 V \dataOut[4]~output_o\ $end
$var wire 1 W \dataOut[5]~output_o\ $end
$var wire 1 X \dataOut[6]~output_o\ $end
$var wire 1 Y \dataOut[7]~output_o\ $end
$var wire 1 Z \dataOut[8]~output_o\ $end
$var wire 1 [ \clk~input_o\ $end
$var wire 1 \ \dataIn[0]~input_o\ $end
$var wire 1 ] \enable~input_o\ $end
$var wire 1 ^ \dataOut[0]~reg0_q\ $end
$var wire 1 _ \dataIn[1]~input_o\ $end
$var wire 1 ` \dataOut[1]~reg0_q\ $end
$var wire 1 a \dataIn[2]~input_o\ $end
$var wire 1 b \dataOut[2]~reg0_q\ $end
$var wire 1 c \dataIn[3]~input_o\ $end
$var wire 1 d \dataOut[3]~reg0_q\ $end
$var wire 1 e \dataIn[4]~input_o\ $end
$var wire 1 f \dataOut[4]~reg0_q\ $end
$var wire 1 g \dataIn[5]~input_o\ $end
$var wire 1 h \dataOut[5]~reg0_q\ $end
$var wire 1 i \dataIn[6]~input_o\ $end
$var wire 1 j \dataOut[6]~reg0_q\ $end
$var wire 1 k \dataIn[7]~input_o\ $end
$var wire 1 l \dataOut[7]~reg0_q\ $end
$var wire 1 m \dataIn[8]~input_o\ $end
$var wire 1 n \dataOut[8]~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
04
05
16
x7
18
19
1:
1;
1<
1=
0>
0?
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
0]
0^
0_
0`
1a
0b
1c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0"
0#
0$
0%
0&
1'
1(
0)
1*
0@
0A
0B
0C
0D
1E
1F
0G
1H
0+
0,
0-
0.
0/
00
01
02
03
0I
0J
0K
0L
0M
0N
0O
0P
0Q
$end
#10000
14
1?
1]
#12500
1!
1>
1[
1^
1b
1d
1U
1T
1R
1N
1O
1Q
13
11
10
#25000
0!
0>
0[
#37500
1!
1>
1[
#50000
0!
1"
1$
1%
1&
0(
0*
0>
0H
0F
1D
1C
1B
1@
1m
1i
1g
1e
0a
0\
0[
#62500
1!
1>
1[
0^
0b
1f
1h
1j
1n
1Z
1X
1W
1V
0T
0R
1I
1K
1L
1M
0O
0Q
03
01
1/
1.
1-
1+
#75000
0!
0>
0[
#80000
04
0?
0]
#87500
1!
1>
1[
#100000
0!
0$
0%
1(
0'
0>
1F
0E
0C
0B
0i
0g
0c
1a
0[
#112500
1!
1>
1[
#125000
0!
0>
0[
#137500
1!
1>
1[
#150000
0!
1$
1%
0(
14
1*
0>
1H
0F
1C
1B
1?
1]
1i
1g
0a
1\
0[
#162500
1!
1>
1[
1^
0d
0U
1R
0N
1Q
13
00
#175000
0!
0>
0[
#187500
1!
1>
1[
#200000
0!
1(
1'
0"
0&
0>
1F
1E
0D
0@
0m
0e
1c
1a
0[
#212500
1!
1>
1[
1b
1d
0f
0n
0Z
0V
1U
1T
0I
0M
1N
1O
11
10
0/
0+
#225000
0!
0>
0[
#237500
1!
1>
1[
#250000
0!
0(
1&
0$
0*
1#
0>
0H
0F
1D
0B
1A
1k
0i
1e
0a
0\
0[
#262500
1!
1>
1[
0^
0b
1f
0j
1l
1Y
0X
1V
0T
0R
1J
0K
1M
0O
0Q
03
01
1/
0-
1,
#275000
0!
0>
0[
#280000
04
0?
0]
#287500
1!
1>
1[
#300000
0!
1$
1*
0#
1"
0%
1)
0>
1H
1G
0C
1B
0A
1@
1m
0k
1i
0g
1_
1\
0[
#312500
1!
1>
1[
#325000
0!
0>
0[
#337500
1!
1>
1[
#350000
0!
1#
1%
0)
1(
0&
0'
0>
0G
1F
0E
0D
1C
1A
1k
1g
0e
0c
1a
0_
0[
#362500
1!
1>
1[
#375000
0!
0>
0[
#387500
1!
1>
1[
#400000
0!
0%
1)
0(
1&
1'
0*
0"
0>
0H
1G
0F
1E
1D
0C
0@
0m
0g
1e
1c
0a
1_
0\
0[
#412500
1!
1>
1[
#425000
0!
0>
0[
#437500
1!
1>
1[
#450000
0!
1%
1(
0&
1*
1"
0>
1H
1F
0D
1C
1@
1m
1g
0e
1a
1\
0[
#462500
1!
1>
1[
#475000
0!
0>
0[
#487500
1!
1>
1[
#500000
0!
0(
1&
0*
0"
0'
0#
0$
14
0>
0H
0F
0E
1D
0B
0A
0@
1?
1]
0m
0k
0i
1e
0c
0a
0\
0[
#512500
1!
1>
1[
1`
0d
0l
0Y
0U
1S
0J
0N
1P
12
00
0,
#525000
0!
0>
0[
#537500
1!
1>
1[
#550000
0!
1(
1"
1'
1#
1$
0%
0)
0>
0G
1F
1E
0C
1B
1A
1@
1m
1k
1i
0g
1c
1a
0_
0[
#562500
1!
1>
1[
0`
1b
1d
0h
1j
1l
1n
1Z
1Y
1X
0W
1U
1T
0S
1I
1J
1K
0L
1N
1O
0P
02
11
10
0.
1-
1,
1+
#575000
0!
0>
0[
#587500
1!
1>
1[
#600000
0!
0(
0"
0'
0$
1%
1)
0&
0>
1G
0F
0E
0D
1C
0B
0@
0m
0i
1g
0e
0c
0a
1_
0[
#612500
1!
1>
1[
1`
0b
0d
0f
1h
0j
0n
0Z
0X
1W
0V
0U
0T
1S
0I
0K
1L
0M
0N
0O
1P
12
01
00
0/
1.
0-
0+
#625000
0!
0>
0[
#637500
1!
1>
1[
#650000
0!
1(
1'
0%
0)
1*
0>
1H
0G
1F
1E
0C
0g
1c
1a
0_
1\
0[
#662500
1!
1>
1[
1^
0`
1b
1d
0h
0W
1U
1T
0S
1R
0L
1N
1O
0P
1Q
13
02
11
10
0.
#675000
0!
0>
0[
#687500
1!
1>
1[
#700000
0!
0(
0'
1)
1"
1&
0#
0>
1G
0F
0E
1D
0A
1@
1m
0k
1e
0c
0a
1_
0[
#712500
1!
1>
1[
1`
0b
0d
1f
0l
1n
1Z
0Y
1V
0U
0T
1S
1I
0J
1M
0N
0O
1P
12
01
00
1/
0,
1+
#725000
0!
0>
0[
#730000
04
0?
0]
#737500
1!
1>
1[
#750000
0!
1(
0)
0&
0*
0>
0H
0G
1F
0D
0e
1a
0_
0\
0[
#762500
1!
1>
1[
#775000
0!
0>
0[
#787500
1!
1>
1[
#800000
0!
0(
1*
1'
0"
1#
0>
1H
0F
1E
1A
0@
0m
1k
1c
0a
1\
0[
#812500
1!
1>
1[
#825000
0!
0>
0[
#837500
1!
1>
1[
#850000
0!
1(
0*
0'
1"
0#
1)
1%
1$
0>
0H
1G
1F
0E
1C
1B
0A
1@
1m
0k
1i
1g
0c
1a
1_
0\
0[
#862500
1!
1>
1[
#875000
0!
0>
0[
#887500
1!
1>
1[
#900000
0!
0(
1*
0"
1&
0>
1H
0F
1D
0@
0m
1e
0a
1\
0[
#912500
1!
1>
1[
#925000
0!
0>
0[
#937500
1!
1>
1[
#950000
0!
1(
0*
0)
0$
0>
0H
0G
1F
0B
0i
1a
0_
0\
0[
#962500
1!
1>
1[
#975000
0!
0>
0[
#987500
1!
1>
1[
#1000000
