<module name="GTC0_GTC_CFG1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="GTC_CNTCR" acronym="GTC_CNTCR" offset="0x0" width="32" description="This register enables the system counter and controls counter operation during debug.">
    <bitfield id="FCREQ" width="24" begin="31" end="8" resetval="0x0" description="Frequency change request. Indicates the number of the entry in the frequency table to select. For this device, this field is implemented as read-only, pointing to the base frequency table entry (000000h)." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved. Always read as 0." range="" rwaccess="R"/>
    <bitfield id="HDBG" width="1" begin="1" end="1" resetval="0x0" description="Halt on debug0 = System counter ignores debug halt1 = System counter is halted when debug halt is asserted" range="" rwaccess="RW"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="Enable system counter0 = System counter is disabled1 = System counter is enabled" range="" rwaccess="RW"/>
  </register>
  <register id="GTC_CNTSR" acronym="GTC_CNTSR" offset="0x4" width="32" description="This register provides system counter frequency status information.">
    <bitfield id="FCACK" width="24" begin="31" end="8" resetval="0x0" description="Frequency change ackowledge. Indicates the currently selected entry in the frequency table. For this device, this field is tied to 0." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved. Always read as 0." range="" rwaccess="R"/>
    <bitfield id="DBGH" width="1" begin="1" end="1" resetval="0xX" description="Debug halt. Indicates if the system counter is halted due to debug.0 = System counter is not halted by a debug halt1 = System counter is halted by a debug halt" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved. Always read as 0." range="" rwaccess="R"/>
  </register>
  <register id="GTC_CNTCV_LO" acronym="GTC_CNTCV_LO" offset="0x8" width="32" description="Indicates the current system counter count value and can be used to set the system counter count value.">
    <bitfield id="COUNTVALUE" width="32" begin="31" end="0" resetval="0x0" description="Indicates bits [31:0] of the system counter value. This field is only writable when the system counter is disabled. The read value is the current value of system counter count [31:0]." range="" rwaccess="RW"/>
  </register>
  <register id="GTC_CNTCV_HI" acronym="GTC_CNTCV_HI" offset="0xC" width="32" description="Indicates the current system counter count value and can be used to set the system counter count value.">
    <bitfield id="COUNTVALUE" width="32" begin="31" end="0" resetval="0x0" description="Indicates bits [63:32] of the system counter value. This field is only writable when the system counter is disabled. The read value is the current value of system counter count [63:32]." range="" rwaccess="RW"/>
  </register>
  <register id="GTC_CNTFID0" acronym="GTC_CNTFID0" offset="0x20" width="32" description="Indicates base frequency of the system counter. Device bootcode/firmware should write this register with the frequency of the selected GTC clock source before enabling the system counter.">
    <bitfield id="FREQVALUE" width="32" begin="31" end="0" resetval="0x0" description="Indicates the base update frequency of the system counter in Hz." range="" rwaccess="RW"/>
  </register>
  <register id="GTC_CNTFID1" acronym="GTC_CNTFID1" offset="0x24" width="32" description="Indicates the system counter increment frequency.">
    <bitfield id="FREQVALUE" width="32" begin="31" end="0" resetval="0x0" description="Frequency table end indicator. All 0s value marks the end of the frequency table." range="" rwaccess="R"/>
  </register>
</module>
