# JK-Flip-Flop
Note that in order to have a functioning (active-low) clear, the CLR_N signal **must** be tied to the "master" and "slave" portions of the JK flip-flop. I've seen many schematics online get this wrong.

## Logic Circuit
<img src="./doc/circuit.svg">

## Simulation Results
<img src="./doc/wave.svg">

