// Seed: 507126107
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  assign id_2 = {1{id_5}} == id_6;
  module_0();
  wire id_9;
  wire id_10;
  wire id_11;
  wand id_12 = 1;
  always @(id_12 or posedge id_4) begin
    if (1) id_1 <= 1'b0;
  end
endmodule
