#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Dec  3 15:07:15 2018
# Process ID: 8480
# Current directory: D:/Xilinx/Projects/ECE-253-Final-Project/Qwop
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3136 D:\Xilinx\Projects\ECE-253-Final-Project\Qwop\Qwop.xpr
# Log file: D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/vivado.log
# Journal file: D:/Xilinx/Projects/ECE-253-Final-Project/Qwop\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 992.414 ; gain = 288.527
update_compile_order -fileset sources_1
open_bd_design {D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - LEDs
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - btns
Adding cell -- xilinx.com:ip:axi_tft:2.0 - axi_tft_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - red
Adding cell -- xilinx.com:ip:xlslice:1.0 - green
Adding cell -- xilinx.com:ip:xlslice:1.0 - blue
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Excluding </LEDs/S_AXI/Reg> from </axi_tft_0/Video_data>
Excluding </axi_tft_0/S_AXI_MM/Reg> from </axi_tft_0/Video_data>
Excluding </axi_timer_0/S_AXI/Reg> from </axi_tft_0/Video_data>
Excluding </btns/S_AXI/Reg> from </axi_tft_0/Video_data>
Excluding </mdm_1/S_AXI/Reg> from </axi_tft_0/Video_data>
Excluding </microblaze_0_axi_intc/S_AXI/Reg> from </axi_tft_0/Video_data>
Successfully read diagram <system> from BD file <D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1056.043 ; gain = 62.926
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Mon Dec  3 15:11:26 2018] Launched synth_1...
Run output will be captured here: D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/runme.log
[Mon Dec  3 15:11:26 2018] Launched impl_1...
Run output will be captured here: D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1091.371 ; gain = 25.977
INFO: [Common 17-344] 'launch_runs' was cancelled
reset_run synth_1
validate_bd_design -force
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1113.789 ; gain = 22.418
save_bd_design
Wrote  : <D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/system.bd> 
Wrote  : <D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_mig_7series_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LEDs .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btns .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_tft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red .
INFO: [BD 41-1029] Generation completed for the IP Integrator block green .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blue .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m06_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m05_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m04_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m03_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/ip/system_auto_pc_7/system_auto_pc_7_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/ip/system_auto_pc_6/system_auto_pc_6_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/synth/system.hwdef
[Mon Dec  3 15:12:37 2018] Launched system_auto_pc_5_synth_1, system_auto_pc_4_synth_1, system_auto_pc_7_synth_1, system_auto_pc_6_synth_1, system_auto_pc_3_synth_1, system_auto_pc_2_synth_1, system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
system_auto_pc_5_synth_1: D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/system_auto_pc_5_synth_1/runme.log
system_auto_pc_4_synth_1: D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/system_auto_pc_4_synth_1/runme.log
system_auto_pc_7_synth_1: D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/system_auto_pc_7_synth_1/runme.log
system_auto_pc_6_synth_1: D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/system_auto_pc_6_synth_1/runme.log
system_auto_pc_3_synth_1: D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/system_auto_pc_3_synth_1/runme.log
system_auto_pc_2_synth_1: D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/system_auto_pc_2_synth_1/runme.log
system_auto_pc_0_synth_1: D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/system_auto_pc_1_synth_1/runme.log
synth_1: D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/synth_1/runme.log
[Mon Dec  3 15:12:38 2018] Launched impl_1...
Run output will be captured here: D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1237.699 ; gain = 99.016
open_run impl_1
INFO: [Netlist 29-17] Analyzing 833 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/impl_1/.Xil/Vivado-8356-MY-LAPTOP/dcp19/system_clk_wiz_0_0.edf:276]
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/.Xil/Vivado-8480-MY-LAPTOP/dcp48/system_wrapper_board.xdc]
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/.Xil/Vivado-8480-MY-LAPTOP/dcp48/system_wrapper_board.xdc]
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/.Xil/Vivado-8480-MY-LAPTOP/dcp48/system_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
INFO: [Timing 38-2] Deriving generated clocks [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2206.762 ; gain = 554.984
INFO: [Timing 38-2] Deriving generated clocks [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/.Xil/Vivado-8480-MY-LAPTOP/dcp48/system_wrapper_early.xdc]
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/.Xil/Vivado-8480-MY-LAPTOP/dcp48/system_wrapper.xdc]
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/.Xil/Vivado-8480-MY-LAPTOP/dcp48/system_wrapper.xdc]
Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/.Xil/Vivado-8480-MY-LAPTOP/dcp48/system_wrapper_late.xdc]
Finished Parsing XDC File [D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/.Xil/Vivado-8480-MY-LAPTOP/dcp48/system_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2220.402 ; gain = 5.129
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2220.402 ; gain = 5.129
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.srcs/sources_1/bd/system/ip/system_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 250 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 92 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 104 instances
  SRLC16E => SRL16E: 2 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2292.734 ; gain = 1049.723
open_report: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2349.398 ; gain = 46.008
file copy -force D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.runs/impl_1/system_wrapper.sysdef D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.sdk/system_wrapper.hdf

launch_sdk -workspace D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.sdk -hwspec D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.sdk -hwspec D:/Xilinx/Projects/ECE-253-Final-Project/Qwop/Qwop.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
