coreboot-64d3c856-dirty Wed Mar 16 22:27:37 UTC 2022 romstage starting (log level: 7)...
POST: 0x30
CPU APICID 00 start flag set
POST: 0x32
POST: 0x66
BSP Family_Model: 00600f20
*sysinfo range: [000c2f60,000cd4cc]
bsp_apicid = 00
cpu_init_detectedx = 00000000
sb700 reset flags: 0000
ERROR: FMAP cache corrupted?!
FMAP: Found "FLASH" version 1.1 at 0x0.
FMAP: base = 0xff000000 size = 0x1000000 #areas = 3
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [200:1000000)
CBFS: Locating 'microcode_amd.bin'
CBFS: Found @ offset 5b000 size 318c
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [200:1000000)
CBFS: Locating 'microcode_amd_fam15h.bin'
CBFS: Found @ offset 5e200 size 1ec4
[microcode] patch id to apply = 0x06000852
[microcode] updated to patch id = 0x06000852 success
POST: 0x33
cpuSetAMDMSR FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
 done
POST: 0x34
Enter amd_ht_init
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 2 new node: 1
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 0 new node: 2
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 3 new node: 3
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
Forcing HT links to isochronous mode due to enabled IOMMU
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
Exit amd_ht_init
amd_ht_fixup
amd_ht_fixup: node 0 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 1 (internal node ID 1): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 2 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 3 (internal node ID 1): disabling defective HT link (L3 connected: 1)
POST: 0x35
cpuSetAMDPCI 00 done
cpuSetAMDPCI 01 done
cpuSetAMDPCI 02 done
cpuSetAMDPCI 03 done
Prep FID/VID Node:00
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:01
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:02
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
Prep FID/VID Node:03
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
setup_remote_node: 01 done
Start node 01 done.
setup_remote_node: 02 done
Start node 02 done.
setup_remote_node: 03 done
Start node 03 done.
POST: 0x36
core0 started:  01 02 03
sr5650_early_setup()
get_cpu_rev EAX=0x600f20.
CPU Rev is Fam 15.
NB Revision is A12.
fam10_optimization()
sr5650_por_init
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
Enabling IOMMU
sb700_early_setup()
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
sb700_devices_por_init()
sb700_devices_por_init(): SMBus Device, BDF:0-20-0
SMBus controller enabled, sb revision is A15
sb700_devices_por_init: Disabling ISA DMA support
sb700_devices_por_init(): IDE Device, BDF:0-20-1
sb700_devices_por_init(): LPC Device, BDF:0-20-3
sb700_devices_por_init(): P2P Bridge, BDF:0-20-4
sb700_devices_por_init(): SATA Device, BDF:0-17-0
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
sb700_pmio_por_init()
start_other_cores()
NOTICE: read_option() used to access CMOS from non-ROMCC code, please use get_option() instead.
init node: 00  cores: 07 pass 1
Start other core - nodeid: 00  cores: 07
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
init node: 01  cores: 07 pass 1
Start other core - nodeid: 01  cores: 07
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
init node: 02  cores: 07 pass 1
Start other core - nodeid: 02  cores: 07
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
init node: 03  cores: 07 pass 1
Start other core - nodeid: 03  cores: 07
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
POST: 0x37
started ap apicid: NOTICE: read_option() used to access CMOS from non-ROMCC code, please use get_option() instead.
get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01started
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02started
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03started
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04started
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05started
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06started
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07started
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09started
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astarted
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstarted
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstarted
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstarted
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estarted
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstarted
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
* AP 21started
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
* AP 22started
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
* AP 23started
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
* AP 24started
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
* AP 25started
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
* AP 26started
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
* AP 27started
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
* AP 29started
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
* AP 2astarted
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
* AP 2bstarted
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
* AP 2cstarted
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
* AP 2dstarted
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
* AP 2estarted
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
* AP 2fstarted


Begin FIDVID MSR 0xc0010071 0x52c6009e 0x40066a4c
POST: 0x39
FIDVID on BSP, APIC_id: 00
BSP fid = 0
NOTICE: read_option() used to access CMOS from non-ROMCC code, please use get_option() instead.
get_boot_apic_id: using 0 as APIC ID for node 0, core 0
get_boot_apic_id: using 1 as APIC ID for node 0, core 1
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
get_boot_apic_id: using 8 as APIC ID for node 1, core 0
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
get_boot_apic_id: using 32 as APIC ID for node 2, core 0
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
get_boot_apic_id: using 40 as APIC ID for node 3, core 0
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
Wait for AP stage 1: ap_apicid = 1
	readback = 1000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2
	readback = 2000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 3
	readback = 3000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 4
	readback = 4000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 5
	readback = 5000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 6
	readback = 6000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 7
	readback = 7000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 8
	readback = 8000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 9
	readback = 9000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = a
	readback = a000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = b
	readback = b000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = c
	readback = c000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = d
	readback = d000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = e
	readback = e000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = f
	readback = f000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 20
	readback = 20000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 21
	readback = 21000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 22
	readback = 22000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 23
	readback = 23000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 24
	readback = 24000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 25
	readback = 25000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 26
	readback = 26000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 27
	readback = 27000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 28
	readback = 28000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 29
	readback = 29000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2a
	readback = 2a000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2b
	readback = 2b000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2c
	readback = 2c000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2d
	readback = 2d000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2e
	readback = 2e000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2f
	readback = 2f000014
	common_fid(packed) = 0
common_fid = 0
POST: 0x3a
End FIDVIDMSR 0xc0010071 0x52c6009e 0x40066a4c
POST: 0x38
sr5650_htinit: Node 0 Link 1, HT freq=e.
sr5650_htinit: HT3 mode
...WARM RESET...


soft_reset() called!
 

coreboot-64d3c856-dirty Wed Mar 16 22:27:37 UTC 2022 romstage starting (log level: 7)...
POST: 0x30
CPU APICID 00 start flag set
POST: 0x32
POST: 0x66
BSP Family_Model: 00600f20
*sysinfo range: [000c2f60,000cd4cc]
bsp_apicid = 00
cpu_init_detectedx = 00000000
sb700 reset flags: 0004
ERROR: FMAP cache corrupted?!
FMAP: Found "FLASH" version 1.1 at 0x0.
FMAP: base = 0xff000000 size = 0x1000000 #areas = 3
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [200:1000000)
CBFS: Locating 'microcode_amd.bin'
CBFS: Found @ offset 5b000 size 318c
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [200:1000000)
CBFS: Locating 'microcode_amd_fam15h.bin'
CBFS: Found @ offset 5e200 size 1ec4
[microcode] patch id to apply = 0x06000852
[microcode] updated to patch id = 0x06000852 success
POST: 0x33
cpuSetAMDMSR FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
 done
POST: 0x34
Enter amd_ht_init
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 2 new node: 1
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 0 new node: 2
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 3 new node: 3
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
Forcing HT links to isochronous mode due to enabled IOMMU
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
Exit amd_ht_init
amd_ht_fixup
amd_ht_fixup: node 0 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 1 (internal node ID 1): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 2 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 3 (internal node ID 1): disabling defective HT link (L3 connected: 1)
POST: 0x35
cpuSetAMDPCI 00 done
cpuSetAMDPCI 01 done
cpuSetAMDPCI 02 done
cpuSetAMDPCI 03 done
Prep FID/VID Node:00
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:01
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:02
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
Prep FID/VID Node:03
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
setup_remote_node: 01 done
Start node 01 done.
setup_remote_node: 02 done
Start node 02 done.
setup_remote_node: 03 done
Start node 03 done.
POST: 0x36
core0 started:  01 02 03
sr5650_early_setup()
get_cpu_rev EAX=0x600f20.
CPU Rev is Fam 15.
NB Revision is A12.
fam10_optimization()
sr5650_por_init
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
Enabling IOMMU
sb700_early_setup()
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
sb700_devices_por_init()
sb700_devices_por_init(): SMBus Device, BDF:0-20-0
SMBus controller enabled, sb revision is A15
sb700_devices_por_init: Disabling ISA DMA support
sb700_devices_por_init(): IDE Device, BDF:0-20-1
sb700_devices_por_init(): LPC Device, BDF:0-20-3
sb700_devices_por_init(): P2P Bridge, BDF:0-20-4
sb700_devices_por_init(): SATA Device, BDF:0-17-0
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
sb700_pmio_por_init()
start_other_cores()
NOTICE: read_option() used to access CMOS from non-ROMCC code, please use get_option() instead.
init node: 00  cores: 07 pass 1
Start other core - nodeid: 00  cores: 07
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
init node: 01  cores: 07 pass 1
Start other core - nodeid: 01  cores: 07
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
init node: 02  cores: 07 pass 1
Start other core - nodeid: 02  cores: 07
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
init node: 03  cores: 07 pass 1
Start other core - nodeid: 03  cores: 07
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
POST: 0x37
started ap apicid: NOTICE: read_option() used to access CMOS from non-ROMCC code, please use get_option() instead.
get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01started
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02started
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03started
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04started
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05started
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06started
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07started
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09started
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astarted
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstarted
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstarted
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstarted
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estarted
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstarted
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
* AP 21started
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
* AP 22started
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
* AP 23started
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
* AP 24started
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
* AP 25started
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
* AP 26started
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
* AP 27started
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
* AP 29started
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
* AP 2astarted
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
* AP 2bstarted
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
* AP 2cstarted
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
* AP 2dstarted
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
* AP 2estarted
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
* AP 2fstarted


Begin FIDVID MSR 0xc0010071 0x52c6009e 0x40024a0c
POST: 0x39
POST: 0x3a
End FIDVIDMSR 0xc0010071 0x52c6009e 0x40024a0c
POST: 0x38
sr5650_htinit: Node 0 Link 1, HT freq=e.
sr5650_htinit: HT3 mode
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
...WARM RESET...


soft_reset() called!
 

coreboot-64d3c856-dirty Wed Mar 16 22:27:37 UTC 2022 romstage starting (log level: 7)...
POST: 0x30
CPU APICID 00 start flag set
POST: 0x32
POST: 0x66
BSP Family_Model: 00600f20
*sysinfo range: [000c2f60,000cd4cc]
bsp_apicid = 00
cpu_init_detectedx = 00000000
sb700 reset flags: 0004
ERROR: FMAP cache corrupted?!
FMAP: Found "FLASH" version 1.1 at 0x0.
FMAP: base = 0xff000000 size = 0x1000000 #areas = 3
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [200:1000000)
CBFS: Locating 'microcode_amd.bin'
CBFS: Found @ offset 5b000 size 318c
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [200:1000000)
CBFS: Locating 'microcode_amd_fam15h.bin'
CBFS: Found @ offset 5e200 size 1ec4
[microcode] patch id to apply = 0x06000852
[microcode] updated to patch id = 0x06000852 success
POST: 0x33
cpuSetAMDMSR FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
 done
POST: 0x34
Enter amd_ht_init
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 2 new node: 1
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 0 new node: 2
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 3 new node: 3
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
Forcing HT links to isochronous mode due to enabled IOMMU
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
Exit amd_ht_init
amd_ht_fixup
amd_ht_fixup: node 0 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 1 (internal node ID 1): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 2 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 3 (internal node ID 1): disabling defective HT link (L3 connected: 1)
POST: 0x35
cpuSetAMDPCI 00 done
cpuSetAMDPCI 01 done
cpuSetAMDPCI 02 done
cpuSetAMDPCI 03 done
Prep FID/VID Node:00
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:01
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:02
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
Prep FID/VID Node:03
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
setup_remote_node: 01 done
Start node 01 done.
setup_remote_node: 02 done
Start node 02 done.
setup_remote_node: 03 done
Start node 03 done.
POST: 0x36
core0 started:  01 02 03
sr5650_early_setup()
get_cpu_rev EAX=0x600f20.
CPU Rev is Fam 15.
NB Revision is A12.
fam10_optimization()
sr5650_por_init
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
Enabling IOMMU
sb700_early_setup()
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
sb700_devices_por_init()
sb700_devices_por_init(): SMBus Device, BDF:0-20-0
SMBus controller enabled, sb revision is A15
sb700_devices_por_init: Disabling ISA DMA support
sb700_devices_por_init(): IDE Device, BDF:0-20-1
sb700_devices_por_init(): LPC Device, BDF:0-20-3
sb700_devices_por_init(): P2P Bridge, BDF:0-20-4
sb700_devices_por_init(): SATA Device, BDF:0-17-0
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
sb700_pmio_por_init()
start_other_cores()
NOTICE: read_option() used to access CMOS from non-ROMCC code, please use get_option() instead.
init node: 00  cores: 07 pass 1
Start other core - nodeid: 00  cores: 07
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
init node: 01  cores: 07 pass 1
Start other core - nodeid: 01  cores: 07
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
init node: 02  cores: 07 pass 1
Start other core - nodeid: 02  cores: 07
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
init node: 03  cores: 07 pass 1
Start other core - nodeid: 03  cores: 07
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
POST: 0x37
started ap apicid: NOTICE: read_option() used to access CMOS from non-ROMCC code, please use get_option() instead.
get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01started
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02started
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03started
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04started
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05started
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06started
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07started
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09started
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astarted
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstarted
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstarted
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstarted
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estarted
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstarted
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
* AP 21started
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
* AP 22started
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
* AP 23started
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
* AP 24started
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
* AP 25started
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
* AP 26started
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
* AP 27started
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
* AP 29started
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
* AP 2astarted
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
* AP 2bstarted
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
* AP 2cstarted
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
* AP 2dstarted
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
* AP 2estarted
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
* AP 2fstarted


Begin FIDVID MSR 0xc0010071 0x52c6009e 0x40024a0c
POST: 0x39
POST: 0x3a
End FIDVIDMSR 0xc0010071 0x52c6009e 0x40024a0c
POST: 0x38
sr5650_htinit: Node 0 Link 1, HT freq=e.
sr5650_htinit: HT3 mode
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
Node 00 DIMM voltage set to index 00
Node 01 DIMM voltage set to index 00
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
POST: 0x3b
stopped ap apicid: NOTICE: read_option() used to access CMOS from non-ROMCC code, please use get_option() instead.
get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01stopped
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02stopped
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03stopped
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04stopped
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05stopped
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06stopped
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07stopped
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09stopped
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astopped
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstopped
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstopped
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstopped
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estopped
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstopped
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
* AP 21stopped
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
* AP 22stopped
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
* AP 23stopped
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
* AP 24stopped
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
* AP 25stopped
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
* AP 26stopped
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
* AP 27stopped
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
* AP 29stopped
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
* AP 2astopped
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
* AP 2bstopped
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
* AP 2cstopped
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
* AP 2dstopped
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
* AP 2estopped
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
* AP 2fstopped

fill_mem_ctrl() detected 4 nodes
POST: 0x3d
POST: 0x40
raminit_amdmct begin:
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
mctAutoInitMCT_D: mct_init Node 0
mctAutoInitMCT_D: mct_InitialMCT_D
mct_InitialMCT_D: mct_ForceNBPState0_En_Fam15
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 00
enable_spd_node0()
mctAutoInitMCT_D: mct_preInitDCT
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
	 DIMMPresence: DIMMValid=f
	 DIMMPresence: DIMMPresent=f
	 DIMMPresence: RegDIMMPresent=f
	 DIMMPresence: LRDIMMPresent=0
	 DIMMPresence: DimmECCPresent=f
	 DIMMPresence: DimmPARPresent=0
	 DIMMPresence: Dimmx4Present=f
	 DIMMPresence: Dimmx8Present=0
	 DIMMPresence: Dimmx16Present=0
	 DIMMPresence: DimmPlPresent=0
	 DIMMPresence: DimmDRPresent=f
	 DIMMPresence: DimmQRPresent=0
	 DIMMPresence: DATAload[0]=4
	 DIMMPresence: MAload[0]=40
	 DIMMPresence: MAdimms[0]=2
	 DIMMPresence: DATAload[1]=4
	 DIMMPresence: MAload[1]=40
	 DIMMPresence: MAdimms[1]=2
	 DIMMPresence: Status 2005
	 DIMMPresence: ErrStatus 0
	 DIMMPresence: ErrCode 0
	 DIMMPresence: Done

		DCTPreInit_D: mct_DIMMPresence Done
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
mctAutoInitMCT_D: mct_init Node 1
mctAutoInitMCT_D: mct_InitialMCT_D
mct_InitialMCT_D: mct_ForceNBPState0_En_Fam15
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 01
enable_spd_node1()
mctAutoInitMCT_D: mct_preInitDCT
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
	 DIMMPresence: DIMMValid=f
	 DIMMPresence: DIMMPresent=f
	 DIMMPresence: RegDIMMPresent=f
	 DIMMPresence: LRDIMMPresent=0
	 DIMMPresence: DimmECCPresent=f
	 DIMMPresence: DimmPARPresent=0
	 DIMMPresence: Dimmx4Present=f
	 DIMMPresence: Dimmx8Present=0
	 DIMMPresence: Dimmx16Present=0
	 DIMMPresence: DimmPlPresent=0
	 DIMMPresence: DimmDRPresent=f
	 DIMMPresence: DimmQRPresent=0
	 DIMMPresence: DATAload[0]=4
	 DIMMPresence: MAload[0]=40
	 DIMMPresence: MAdimms[0]=2
	 DIMMPresence: DATAload[1]=4
	 DIMMPresence: MAload[1]=40
	 DIMMPresence: MAdimms[1]=2
	 DIMMPresence: Status 2005
	 DIMMPresence: ErrStatus 0
	 DIMMPresence: ErrCode 0
	 DIMMPresence: Done

		DCTPreInit_D: mct_DIMMPresence Done
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
mctAutoInitMCT_D: mct_init Node 2
mctAutoInitMCT_D: mct_InitialMCT_D
mct_InitialMCT_D: mct_ForceNBPState0_En_Fam15
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 02
enable_spd_node2()
mctAutoInitMCT_D: mct_preInitDCT
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
	 DIMMPresence: DIMMValid=f
	 DIMMPresence: DIMMPresent=f
	 DIMMPresence: RegDIMMPresent=f
	 DIMMPresence: LRDIMMPresent=0
	 DIMMPresence: DimmECCPresent=f
	 DIMMPresence: DimmPARPresent=0
	 DIMMPresence: Dimmx4Present=f
	 DIMMPresence: Dimmx8Present=0
	 DIMMPresence: Dimmx16Present=0
	 DIMMPresence: DimmPlPresent=0
	 DIMMPresence: DimmDRPresent=f
	 DIMMPresence: DimmQRPresent=0
	 DIMMPresence: DATAload[0]=4
	 DIMMPresence: MAload[0]=40
	 DIMMPresence: MAdimms[0]=2
	 DIMMPresence: DATAload[1]=4
	 DIMMPresence: MAload[1]=40
	 DIMMPresence: MAdimms[1]=2
	 DIMMPresence: Status 2005
	 DIMMPresence: ErrStatus 0
	 DIMMPresence: ErrCode 0
	 DIMMPresence: Done

		DCTPreInit_D: mct_DIMMPresence Done
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
mctAutoInitMCT_D: mct_init Node 3
mctAutoInitMCT_D: mct_InitialMCT_D
mct_InitialMCT_D: mct_ForceNBPState0_En_Fam15
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 03
enable_spd_node3()
mctAutoInitMCT_D: mct_preInitDCT
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
	 DIMMPresence: DIMMValid=f
	 DIMMPresence: DIMMPresent=f
	 DIMMPresence: RegDIMMPresent=f
	 DIMMPresence: LRDIMMPresent=0
	 DIMMPresence: DimmECCPresent=f
	 DIMMPresence: DimmPARPresent=0
	 DIMMPresence: Dimmx4Present=f
	 DIMMPresence: Dimmx8Present=0
	 DIMMPresence: Dimmx16Present=0
	 DIMMPresence: DimmPlPresent=0
	 DIMMPresence: DimmDRPresent=f
	 DIMMPresence: DimmQRPresent=0
	 DIMMPresence: DATAload[0]=4
	 DIMMPresence: MAload[0]=40
	 DIMMPresence: MAdimms[0]=2
	 DIMMPresence: DATAload[1]=4
	 DIMMPresence: MAload[1]=40
	 DIMMPresence: MAdimms[1]=2
	 DIMMPresence: Status 2005
	 DIMMPresence: ErrStatus 0
	 DIMMPresence: ErrCode 0
	 DIMMPresence: Done

		DCTPreInit_D: mct_DIMMPresence Done
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
mctAutoInitMCT_D: mct_init Node 4
mctAutoInitMCT_D: mct_init Node 5
mctAutoInitMCT_D: mct_init Node 6
mctAutoInitMCT_D: mct_init Node 7
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
mctAutoInitMCT_D: DIMMSetVoltage
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
Node 00 DIMM voltage set to index 00
Node 01 DIMM voltage set to index 00
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 00
enable_spd_node0()
mctAutoInitMCT_D: mct_initDCT
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
GetPresetmaxF_D: Start
GetPresetmaxF_D: Done
SPDGetTCL_D: Start
SPDGetTCL_D: DIMMCASL 6
SPDGetTCL_D: DIMMAutoSpeed 4
SPDGetTCL_D: Status 2005
SPDGetTCL_D: ErrStatus 0
SPDGetTCL_D: ErrCode 0
SPDGetTCL_D: Done

SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = 7ffffff
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
		DCTInit_D: enabling intra-channel clock skew
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = ffffffe
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 01
enable_spd_node1()
mctAutoInitMCT_D: mct_initDCT
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
GetPresetmaxF_D: Start
GetPresetmaxF_D: Done
SPDGetTCL_D: Start
SPDGetTCL_D: DIMMCASL 6
SPDGetTCL_D: DIMMAutoSpeed 4
SPDGetTCL_D: Status 2005
SPDGetTCL_D: ErrStatus 0
SPDGetTCL_D: ErrCode 0
SPDGetTCL_D: Done

SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = 7ffffff
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
		DCTInit_D: enabling intra-channel clock skew
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = ffffffe
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 02
enable_spd_node2()
mctAutoInitMCT_D: mct_initDCT
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
GetPresetmaxF_D: Start
GetPresetmaxF_D: Done
SPDGetTCL_D: Start
SPDGetTCL_D: DIMMCASL 6
SPDGetTCL_D: DIMMAutoSpeed 4
SPDGetTCL_D: Status 2005
SPDGetTCL_D: ErrStatus 0
SPDGetTCL_D: ErrCode 0
SPDGetTCL_D: Done

SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = 7ffffff
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
		DCTInit_D: enabling intra-channel clock skew
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = ffffffe
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 03
enable_spd_node3()
mctAutoInitMCT_D: mct_initDCT
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
GetPresetmaxF_D: Start
GetPresetmaxF_D: Done
SPDGetTCL_D: Start
SPDGetTCL_D: DIMMCASL 6
SPDGetTCL_D: DIMMAutoSpeed 4
SPDGetTCL_D: Status 2005
SPDGetTCL_D: ErrStatus 0
SPDGetTCL_D: ErrCode 0
SPDGetTCL_D: Done

SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = 7ffffff
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
		DCTInit_D: enabling intra-channel clock skew
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = ffffffe
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
mctAutoInitMCT_D: SyncDCTsReady_D
mctAutoInitMCT_D: HTMemMapInit_D
 Node: 00  base: 00  limit: fffffff  BottomIO: c00000
 Node: 00  base: 03  limit: 103fffff
 Node: 01  base: 10400000  limit: 203fffff  BottomIO: c00000
 Node: 01  base: 10400003  limit: 203fffff
 Node: 02  base: 20400000  limit: 303fffff  BottomIO: c00000
 Node: 02  base: 20400003  limit: 303fffff
 Node: 03  base: 30400000  limit: 403fffff  BottomIO: c00000
 Node: 03  base: 30400003  limit: 403fffff
 Node: 04  base: 00  limit: 00
 Node: 05  base: 00  limit: 00
 Node: 06  base: 00  limit: 00
 Node: 07  base: 00  limit: 00
 Copy dram map from Node 0 to Node 01
 Copy dram map from Node 0 to Node 02
 Copy dram map from Node 0 to Node 03
mctAutoInitMCT_D: mctHookAfterCPU
mctAutoInitMCT_D: DQSTiming_D
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
activate_spd_rom() for node 00
enable_spd_node0()
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
activate_spd_rom() for node 01
enable_spd_node1()
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
activate_spd_rom() for node 02
enable_spd_node2()
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
activate_spd_rom() for node 03
enable_spd_node3()
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
TrainRcvrEn: Status 2205
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

activate_spd_rom() for node 00
enable_spd_node0()
SetTargetFreq: Start
SetTargetFreq: Node 0: New frequency code: 0006
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 0: New frequency code: 000a
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SetTargetFreq: Start
SetTargetFreq: Node 0: New frequency code: 000e
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 0: New frequency code: 0012
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
activate_spd_rom() for node 01
enable_spd_node1()
SetTargetFreq: Start
SetTargetFreq: Node 1: New frequency code: 0006
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 1: New frequency code: 000a
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SetTargetFreq: Start
SetTargetFreq: Node 1: New frequency code: 000e
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 1: New frequency code: 0012
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
activate_spd_rom() for node 02
enable_spd_node2()
SetTargetFreq: Start
SetTargetFreq: Node 2: New frequency code: 0006
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 2: New frequency code: 000a
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SetTargetFreq: Start
SetTargetFreq: Node 2: New frequency code: 000e
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 2: New frequency code: 0012
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
activate_spd_rom() for node 03
enable_spd_node3()
SetTargetFreq: Start
SetTargetFreq: Node 3: New frequency code: 0006
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 3: New frequency code: 000a
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SetTargetFreq: Start
SetTargetFreq: Node 3: New frequency code: 000e
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 3: New frequency code: 0012
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
DIMM 1 RttWr: 1
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
TrainRcvrEn: Status 2205
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

TrainDQSReceiverEnCyc: Status 2205
TrainDQSReceiverEnCyc: TrainErrors 4000
TrainDQSReceiverEnCyc: ErrStatus 4000
TrainDQSReceiverEnCyc: ErrCode 0
TrainDQSReceiverEnCyc: Done

TrainDQSReceiverEnCyc: Status 2005
TrainDQSReceiverEnCyc: TrainErrors 4000
TrainDQSReceiverEnCyc: ErrStatus 4000
TrainDQSReceiverEnCyc: ErrCode 0
TrainDQSReceiverEnCyc: Done

TrainDQSReceiverEnCyc: Status 2005
TrainDQSReceiverEnCyc: TrainErrors 4000
TrainDQSReceiverEnCyc: ErrStatus 4000
TrainDQSReceiverEnCyc: ErrCode 0
TrainDQSReceiverEnCyc: Done

TrainDQSReceiverEnCyc: Status 2005
TrainDQSReceiverEnCyc: TrainErrors 4000
TrainDQSReceiverEnCyc: ErrStatus 4000
TrainDQSReceiverEnCyc: ErrCode 0
TrainDQSReceiverEnCyc: Done

TrainMaxRdLatency: Status 2205
TrainMaxRdLatency: ErrStatus 4000
TrainMaxRdLatency: ErrCode 0
TrainMaxRdLatency: Done

TrainMaxRdLatency: Status 2005
TrainMaxRdLatency: ErrStatus 4000
TrainMaxRdLatency: ErrCode 0
TrainMaxRdLatency: Done

TrainMaxRdLatency: Status 2005
TrainMaxRdLatency: ErrStatus 4000
TrainMaxRdLatency: ErrCode 0
TrainMaxRdLatency: Done

TrainMaxRdLatency: Status 2005
TrainMaxRdLatency: ErrStatus 4000
TrainMaxRdLatency: ErrCode 0
TrainMaxRdLatency: Done

FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
mctAutoInitMCT_D: :OtherTiming
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
InterleaveNodes_D: Status 2005
InterleaveNodes_D: ErrStatus 4000
InterleaveNodes_D: ErrCode 0
InterleaveNodes_D: Done

InterleaveChannels_D: Node 0
InterleaveChannels_D: Status 2205
InterleaveChannels_D: ErrStatus 4000
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 1
InterleaveChannels_D: Status 2005
InterleaveChannels_D: ErrStatus 4000
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 2
InterleaveChannels_D: Status 2005
InterleaveChannels_D: ErrStatus 4000
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 3
InterleaveChannels_D: Status 2005
InterleaveChannels_D: ErrStatus 4000
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 4
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 5
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 6
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 7
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Done

mctAutoInitMCT_D: ECCInit_D
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
  ECC enabled on node: 00
DCTMemClr_Sync_D: Start
DCTMemClr_Sync_D: Waiting for memory clear to complete......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.
DCTMemClr_Sync_D: Done
  ECC enabled on node: 01
DCTMemClr_Sync_D: Start
DCTMemClr_Sync_D: Waiting for memory clear to complete...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.
DCTMemClr_Sync_D: Done
  ECC enabled on node: 02
DCTMemClr_Sync_D: Start
DCTMemClr_Sync_D: Waiting for memory clear to complete..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.
DCTMemClr_Sync_D: Done
  ECC enabled on node: 03
DCTMemClr_Sync_D: Start
DCTMemClr_Sync_D: Waiting for memory clear to complete...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.
DCTMemClr_Sync_D: Done
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
ECCInit: Node 00
ECCInit: Status 2205
ECCInit: ErrStatus 4000
ECCInit: ErrCode 0
ECCInit: Done
ECCInit: Node 01
ECCInit: Status 2005
ECCInit: ErrStatus 4000
ECCInit: ErrCode 0
ECCInit: Done
ECCInit: Node 02
ECCInit: Status 2005
ECCInit: ErrStatus 4000
ECCInit: ErrCode 0
ECCInit: Done
ECCInit: Node 03
ECCInit: Status 2005
ECCInit: ErrStatus 4000
ECCInit: ErrCode 0
ECCInit: Done
mctAutoInitMCT_D: CPUMemTyping_D
	 CPUMemTyping: Cache32bTOP:c00000
	 CPUMemTyping: Bottom32bIO:c00000
	 CPUMemTyping: Bottom40bIO:40400000
mctAutoInitMCT_D: UMAMemTyping_D
mctAutoInitMCT_D: mct_ForceNBPState0_Dis_Fam15
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 0 (interleaved: 0)
set_up_cc6_storage_fam15:	original (node 3) max_range_limit:       403fffffff DRAM limit:       103fffffff
set_up_cc6_storage_fam15:	new max_range_limit:       403effffff
set_up_cc6_storage_fam15:	Target node: 3
set_up_cc6_storage_fam15:	Done
set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 1 (interleaved: 0)
set_up_cc6_storage_fam15:	original (node 3) max_range_limit:       403fffffff DRAM limit:       203fffffff
set_up_cc6_storage_fam15:	new max_range_limit:       403effffff
set_up_cc6_storage_fam15:	Target node: 3
set_up_cc6_storage_fam15:	Done
set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 2 (interleaved: 0)
set_up_cc6_storage_fam15:	original (node 3) max_range_limit:       403fffffff DRAM limit:       303fffffff
set_up_cc6_storage_fam15:	new max_range_limit:       403effffff
set_up_cc6_storage_fam15:	Target node: 3
set_up_cc6_storage_fam15:	Done
set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 3 (interleaved: 0)
set_up_cc6_storage_fam15:	original (node 3) max_range_limit:       403fffffff DRAM limit:       403fffffff
set_up_cc6_storage_fam15:	new max_range_limit:       403effffff
set_up_cc6_storage_fam15:	Target node: 3
set_up_cc6_storage_fam15:	Done
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
mctAutoInitMCT_D Done: Global Status: 12
raminit_amdmct end:
CBMEM:
IMD: root @ b7fff000 254 entries.
IMD: root @ b7ffec00 62 entries.
POST: 0x41
amdmct_cbmem_store_info: Storing AMDMCT configuration in CBMEM
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
disable_spd()
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [200:1000000)
CBFS: Locating 'fallback/ramstage'
CBFS: Found @ offset 29380 size 15f71


coreboot-64d3c856-dirty Wed Mar 16 22:27:37 UTC 2022 ramstage starting (log level: 7)...
POST: 0x39
Moving GDT to b7ffe920...ok
POST: 0x80
POST: 0x70
BS: BS_PRE_DEVICE times (ms): entry 0 run 0 exit 0
POST: 0x71
BS: BS_DEV_INIT_CHIPS times (ms): entry 0 run 0 exit 0
POST: 0x72
Enumerating buses...
Mainboard KGPE-D16 Enable. dev=0x00e2dde0
mainboard_enable, TOP MEM: msr.lo = 0xc0000000, msr.hi = 0x00000000
mainboard_enable, TOP MEM2: msr2.lo = 0x40000000, msr2.hi = 0x00000040
setup_bsp_ramtop, TOP MEM: msr.lo = 0xc0000000, msr.hi = 0x00000000
setup_bsp_ramtop, TOP MEM2: msr.lo = 0x40000000, msr.hi = 0x00000040
CPU_CLUSTER: 0 enabled
DOMAIN: 0000 enabled
  PCI: 00:18.5 siblings=7
CPU: APIC: 00 enabled
CPU: APIC: 01 enabled
CPU: APIC: 02 enabled
CPU: APIC: 03 enabled
CPU: APIC: 04 enabled
CPU: APIC: 05 enabled
CPU: APIC: 06 enabled
CPU: APIC: 07 enabled
  PCI: 00:19.5 siblings=7
CPU: APIC: 08 enabled
CPU: APIC: 09 enabled
CPU: APIC: 0a enabled
CPU: APIC: 0b enabled
CPU: APIC: 0c enabled
CPU: APIC: 0d enabled
CPU: APIC: 0e enabled
CPU: APIC: 0f enabled
  PCI: 00:1a.5 siblings=7
CPU: APIC: 20 enabled
CPU: APIC: 21 enabled
CPU: APIC: 22 enabled
CPU: APIC: 23 enabled
CPU: APIC: 24 enabled
CPU: APIC: 25 enabled
CPU: APIC: 26 enabled
CPU: APIC: 27 enabled
  PCI: 00:1b.5 siblings=7
CPU: APIC: 28 enabled
CPU: APIC: 29 enabled
CPU: APIC: 2a enabled
CPU: APIC: 2b enabled
CPU: APIC: 2c enabled
CPU: APIC: 2d enabled
CPU: APIC: 2e enabled
CPU: APIC: 2f enabled
scan_bus: scanning of bus CPU_CLUSTER: 0 took 59374 usecs
PCI: pci_scan_bus for bus 00
POST: 0x24
PCI: 00:18.0 [1022/1600] enabled
PCI: 00:18.1 [1022/1601] enabled
PCI: 00:18.2 [1022/1602] enabled
PCI: 00:18.3 [1022/1603] enabled
PCI: 00:18.4 [1022/1604] enabled
PCI: 00:18.5 [1022/1605] enabled
PCI: 00:19.0 [1022/1600] enabled
PCI: 00:19.1 [1022/1601] enabled
PCI: 00:19.2 [1022/1602] enabled
PCI: 00:19.3 [1022/1603] enabled
PCI: 00:19.4 [1022/1604] enabled
PCI: 00:19.5 [1022/1605] enabled
PCI: 00:1a.0 [1022/1600] enabled
PCI: 00:1a.1 [1022/1601] enabled
PCI: 00:1a.2 [1022/1602] enabled
PCI: 00:1a.3 [1022/1603] enabled
PCI: 00:1a.4 [1022/1604] enabled
PCI: 00:1a.5 [1022/1605] enabled
PCI: 00:1b.0 [1022/1600] enabled
PCI: 00:1b.1 [1022/1601] enabled
PCI: 00:1b.2 [1022/1602] enabled
PCI: 00:1b.3 [1022/1603] enabled
PCI: 00:1b.4 [1022/1604] enabled
PCI: 00:1b.5 [1022/1605] enabled
POST: 0x25
sr5650_enable: dev=00e30540, VID_DID=0x5a101002
Bus-0, Dev-0, Fun-0.
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x00e30540, dev=0x00e2ffa0, port=0x8
PciePowerOffGppPorts() port 8
NB_PCI_REG04 = 2.
NB_PCI_REG84 = 3000010.
NB_PCI_REG4C = 52042.
Sysmem TOM = 0_c0000000
Sysmem TOM2 = 40_40000000
PCI: 00:00.0 [1002/5a10] enabled
PCI: 00:00.0 [1002/5a10] enabled next_unitid: 0015
PCI: pci_scan_bus for bus 00
POST: 0x24
sr5650_enable: dev=00e30540, VID_DID=0x5a101002
Bus-0, Dev-0, Fun-0.
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x00e30540, dev=0x00e2ffa0, port=0x8
PciePowerOffGppPorts() port 8
NB_PCI_REG04 = 2.
NB_PCI_REG84 = 3000010.
NB_PCI_REG4C = 52042.
Sysmem TOM = 0_c0000000
Sysmem TOM2 = 40_40000000
PCI: 00:00.0 [1002/5a10] enabled
sr5650_enable: dev=00e304a0, VID_DID=0xffffffff
Bus-0, Dev-0, Fun-1.
PCI: Static device PCI: 00:00.1 not found, disabling it.
sr5650_enable: dev=00e30400, VID_DID=0x5a231002
Bus-0, Dev-0, Fun-2.
PCI: 00:00.2 [1002/5a23] enabled
sr5650_enable: dev=00e30360, VID_DID=0xffffffff
Bus-0, Dev-2,3, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x00e30540, dev=0x00e30360, port=0x2
PcieLinkTraining port=2:lc current state=2030400
sr5650_gpp_sb_init: port=0x2 hw_port=0x2 result=0
PciePowerOffGppPorts() port 2
PCI: 00:02.0 subordinate bus PCI Express
PCI: 00:02.0 [1002/5a16] enabled
sr5650_enable: dev=00e302c0, VID_DID=0xffffffff
Bus-0, Dev-2,3, Fun-0. enable=0
sr5650_enable: dev=00e30220, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x00e30540, dev=0x00e30220, port=0x4
PcieLinkTraining port=4:lc current state=a0b0f10
addr=c0000000,bus=0,devfn=20
PcieTrainPort reg=0x10000
sr5650_gpp_sb_init: port=0x4 hw_port=0x4 result=1
PCI: 00:04.0 subordinate bus PCI Express
PCI: 00:04.0 [1002/5a18] enabled
sr5650_enable: dev=00e30180, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=0
sr5650_enable: dev=00e300e0, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=0
sr5650_enable: dev=00e30040, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=0
sr5650_enable: dev=00e2ffa0, VID_DID=0xffffffff
Bus-0, Dev-8, Fun-0. enable=0
disable_pcie_bar3
sr5650_enable: dev=00e2ff00, VID_DID=0xffffffff
Bus-0, Dev-9, 10, Fun-0. enable=1
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x00e30540, dev=0x00e2ff00, port=0x9
PcieLinkTraining port=5:lc current state=a0b0f10
addr=c0000000,bus=0,devfn=48
PcieTrainPort reg=0x10000
sr5650_gpp_sb_init: port=0x9 hw_port=0x5 result=1
PCI: 00:09.0 subordinate bus PCI Express
PCI: 00:09.0 [1002/5a1c] enabled
sr5650_enable: dev=00e2fe60, VID_DID=0xffffffff
Bus-0, Dev-9, 10, Fun-0. enable=1
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x00e30540, dev=0x00e2fe60, port=0xa
PcieLinkTraining port=6:lc current state=a0b0f10
addr=c0000000,bus=0,devfn=50
PcieTrainPort reg=0x10000
sr5650_gpp_sb_init: port=0xa hw_port=0x6 result=1
PCI: 00:0a.0 subordinate bus PCI Express
PCI: 00:0a.0 [1002/5a1d] enabled
sr5650_enable: dev=00e2fdc0, VID_DID=0xffffffff
Bus-0, Dev-11,12, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x00e30540, dev=0x00e2fdc0, port=0xb
PcieLinkTraining port=b:lc current state=a0b0f10
addr=c0000000,bus=0,devfn=58
PcieTrainPort reg=0x10000
sr5650_gpp_sb_init: port=0xb hw_port=0xb result=1
PCI: 00:0b.0 subordinate bus PCI Express
PCI: 00:0b.0 [1002/5a1f] enabled
sr5650_enable: dev=00e2fd20, VID_DID=0xffffffff
Bus-0, Dev-11,12, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x00e30540, dev=0x00e2fd20, port=0xc
PcieLinkTraining port=c:lc current state=2030400
sr5650_gpp_sb_init: port=0xc hw_port=0xc result=0
PciePowerOffGppPorts() port 12
PCI: 00:0c.0 subordinate bus PCI Express
PCI: 00:0c.0 [1002/5a20] enabled
sr5650_enable: dev=00e2fc80, VID_DID=0xffffffff
sr5650_gpp_sb_init: nb_dev=0x00e30540, dev=0x00e2fc80, port=0xd
PcieLinkTraining port=d:lc current state=2030400
sr5650_gpp_sb_init: port=0xd hw_port=0xd result=0
PciePowerOffGppPorts() port 13
PCI: 00:0d.0 subordinate bus PCI Express
PCI: 00:0d.0 [1002/5a1e] enabled
sb7xx_51xx_enable()
PCI: 00:11.0 [1002/4394] enabled
sb7xx_51xx_enable()
PCI: 00:12.0 [1002/4397] enabled
sb7xx_51xx_enable()
PCI: 00:12.1 [1002/4398] enabled
sb7xx_51xx_enable()
PCI: 00:12.2 [1002/4396] enabled
sb7xx_51xx_enable()
PCI: 00:13.0 [1002/4397] enabled
sb7xx_51xx_enable()
PCI: 00:13.1 [1002/4398] enabled
sb7xx_51xx_enable()
PCI: 00:13.2 [1002/4396] enabled
sb7xx_51xx_enable()
PCI: 00:14.0 [1002/4385] enabled
sb7xx_51xx_enable()
PCI: 00:14.1 [1002/439c] enabled
sb7xx_51xx_enable()
PCI: 00:14.2 [1002/4383] enabled
sb7xx_51xx_enable()
PCI: 00:14.3 [1002/439d] enabled
sb7xx_51xx_enable()
PCI: 00:14.4 [1002/4384] enabled
sb7xx_51xx_enable()
PCI: 00:14.5 [1002/4399] enabled
POST: 0x25
PCI: Leftover static devices:
PCI: 00:00.1
PCI: 00:03.0
PCI: 00:05.0
PCI: 00:06.0
PCI: 00:07.0
PCI: 00:08.0
PCI: Check your devicetree.cb.
PCI: pci_scan_bus for bus 01
POST: 0x24
POST: 0x25
POST: 0x55
scan_bus: scanning of bus PCI: 00:02.0 took 4705 usecs
PCI: pci_scan_bus for bus 02
POST: 0x24
PCI: 02:00.0 [1000/0072] enabled
POST: 0x25
POST: 0x55
Enabling Common Clock Configuration
PCIE CLK PM is not supported by endpoint
ASPM: Enabled None
Failed to enable LTR for dev = PCI: 02:00.0
scan_bus: scanning of bus PCI: 00:04.0 took 17224 usecs
PCI: pci_scan_bus for bus 03
POST: 0x24
PCI: 03:00.0 [8086/10d3] enabled
POST: 0x25
POST: 0x55
Enabling Common Clock Configuration
PCIE CLK PM is not supported by endpoint
ASPM: Enabled None
Failed to enable LTR for dev = PCI: 03:00.0
scan_bus: scanning of bus PCI: 00:09.0 took 17153 usecs
PCI: pci_scan_bus for bus 04
POST: 0x24
PCI: 04:00.0 [8086/10d3] enabled
POST: 0x25
POST: 0x55
Enabling Common Clock Configuration
PCIE CLK PM is not supported by endpoint
ASPM: Enabled None
Failed to enable LTR for dev = PCI: 04:00.0
scan_bus: scanning of bus PCI: 00:0a.0 took 17178 usecs
PCI: pci_scan_bus for bus 05
POST: 0x24
PCI: 05:00.0 [15b7/5009] enabled
POST: 0x25
POST: 0x55
Enabling Common Clock Configuration
ASPM: Enabled L1
scan_bus: scanning of bus PCI: 00:0b.0 took 11520 usecs
PCI: pci_scan_bus for bus 06
POST: 0x24
POST: 0x25
POST: 0x55
scan_bus: scanning of bus PCI: 00:0c.0 took 4649 usecs
PCI: pci_scan_bus for bus 07
POST: 0x24
POST: 0x25
POST: 0x55
scan_bus: scanning of bus PCI: 00:0d.0 took 4649 usecs
bus: PCI: 00:14.0[0]->I2C: 01:50 enabled
bus: PCI: 00:14.0[0]->I2C: 01:51 enabled
bus: PCI: 00:14.0[0]->I2C: 01:52 enabled
bus: PCI: 00:14.0[0]->I2C: 01:53 enabled
bus: PCI: 00:14.0[0]->I2C: 01:54 enabled
bus: PCI: 00:14.0[0]->I2C: 01:55 enabled
bus: PCI: 00:14.0[0]->I2C: 01:56 enabled
bus: PCI: 00:14.0[0]->I2C: 01:57 enabled
bus: PCI: 00:14.0[0]->I2C: 01:2f enabled
scan_bus: scanning of bus PCI: 00:14.0 took 26446 usecs
PNP: 002e.0 disabled
PNP: 002e.1 disabled
PNP: 002e.2 enabled
PNP: 002e.3 enabled
PNP: 002e.5 enabled
PNP: 002e.106 disabled
PNP: 002e.107 disabled
PNP: 002e.207 disabled
PNP: 002e.307 disabled
PNP: 002e.407 disabled
PNP: 002e.8 disabled
PNP: 002e.108 disabled
PNP: 002e.9 disabled
PNP: 002e.109 disabled
PNP: 002e.209 disabled
PNP: 002e.309 disabled
PNP: 002e.a enabled
PNP: 002e.b enabled
PNP: 002e.c disabled
PNP: 002e.d disabled
PNP: 002e.f disabled
PNP: 004e.0 enabled
PNP: 0ca2.0 enabled
scan_bus: scanning of bus PCI: 00:14.3 took 36301 usecs
PCI: pci_scan_bus for bus 08
POST: 0x24
sb7xx_51xx_enable()
PCI: 08:01.0 [1a03/2000] enabled
sb7xx_51xx_enable()
PCI: 08:02.0 [11c1/5811] enabled
sb7xx_51xx_enable()
PCI: Static device PCI: 08:03.0 not found, disabling it.
POST: 0x25
PCI: Leftover static devices:
PCI: 08:03.0
PCI: Check your devicetree.cb.
POST: 0x55
scan_bus: scanning of bus PCI: 00:14.4 took 23259 usecs
POST: 0x55
scan_bus: scanning of bus PCI: 00:18.0 took 1584327 usecs
scan_bus: scanning of bus PCI: 00:19.0 took 1 usecs
scan_bus: scanning of bus PCI: 00:1a.0 took 1 usecs
scan_bus: scanning of bus PCI: 00:1b.0 took 1 usecs
POST: 0x55
scan_bus: scanning of bus DOMAIN: 0000 took 1661031 usecs
scan_bus: scanning of bus Root Device took 1741494 usecs
done
BS: BS_DEV_ENUMERATE times (ms): entry 0 run 1035 exit 0
POST: 0x73
found VGA at PCI: 08:01.0
Setting up VGA for PCI: 08:01.0
Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:14.4
Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:18.0
Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
Allocating resources...
Reading resources...
Adding PCIe enhanced config space BAR 0xc0000000-0xd0000000.
Reserving CC6 save segment base: 4038000000 size: 08000000
sr5690_read_resource: PCI: 00:00.0
I2C: 01:50 missing read_resources
I2C: 01:51 missing read_resources
I2C: 01:52 missing read_resources
I2C: 01:53 missing read_resources
I2C: 01:54 missing read_resources
I2C: 01:55 missing read_resources
I2C: 01:56 missing read_resources
I2C: 01:57 missing read_resources
Done reading resources.
Setting resources...
0: mmio_basek=00300000, basek=00400000, limitk=04100000
1: mmio_basek=00300000, basek=04100000, limitk=08100000
2: mmio_basek=00300000, basek=08100000, limitk=0c100000
3: mmio_basek=00300000, basek=0c100000, limitk=10100000
VGA: PCI: 00:18.0 (aka node 0) link 1 has VGA device
PCI: 00:18.0 111b8 <- [0x00000a0000 - 0x00000bffff] size 0x00020000 gran 0x00 mem <node 0 link 1>
PCI: 00:18.0 110b0 <- [0x00fce00000 - 0x00fcefffff] size 0x00100000 gran 0x14 prefmem <node 0 link 1>
PCI: 00:18.0 110b8 <- [0x00fc000000 - 0x00fcdfffff] size 0x00e00000 gran 0x14 mem <node 0 link 1>
PCI: 00:18.0 110d8 <- [0x0000001000 - 0x0000005fff] size 0x00005000 gran 0x0c io <node 0 link 1>
PCI: 00:00.0 sr5690_set_resources
sr5690_set_resources: PCI: 00:00.0[0x1c] base = c0000000 limit = cfffffff
PCI: 00:00.0 c0010058 <- [0x00c0000000 - 0x00cfffffff] size 0x10000000 gran 0x00 mem <mmconfig>
sr5690_set_resources: PCI: 00:18.1 <- index a8 base c00003 limit cfff90
PCI: 00:00.0 fc <- [0x00fce00000 - 0x00fce000ff] size 0x00000100 gran 0x08 prefmem
PCI: 00:00.2 44 <- [0x00fcd00000 - 0x00fcd03fff] size 0x00004000 gran 0x0e mem
PCI: 00:02.0 1c <- [0x0000005fff - 0x0000005ffe] size 0x00000000 gran 0x0c bus 01 io
PCI: 00:02.0 24 <- [0x00fcefffff - 0x00fceffffe] size 0x00000000 gran 0x14 bus 01 prefmem
PCI: 00:02.0 20 <- [0x00fcdfffff - 0x00fcdffffe] size 0x00000000 gran 0x14 bus 01 mem
PCI: 00:04.0 1c <- [0x0000001000 - 0x0000001fff] size 0x00001000 gran 0x0c bus 02 io
PCI: 00:04.0 24 <- [0x00fcefffff - 0x00fceffffe] size 0x00000000 gran 0x14 bus 02 prefmem
PCI: 00:04.0 20 <- [0x00fc900000 - 0x00fc9fffff] size 0x00100000 gran 0x14 bus 02 mem
PCI: 02:00.0 10 <- [0x0000001000 - 0x00000010ff] size 0x00000100 gran 0x08 io
PCI: 02:00.0 14 <- [0x00fc9c0000 - 0x00fc9c3fff] size 0x00004000 gran 0x0e mem64
PCI: 02:00.0 1c <- [0x00fc980000 - 0x00fc9bffff] size 0x00040000 gran 0x12 mem64
PCI: 02:00.0 30 <- [0x00fc900000 - 0x00fc97ffff] size 0x00080000 gran 0x13 romem
PCI: 00:09.0 1c <- [0x0000002000 - 0x0000002fff] size 0x00001000 gran 0x0c bus 03 io
PCI: 00:09.0 24 <- [0x00fcefffff - 0x00fceffffe] size 0x00000000 gran 0x14 bus 03 prefmem
PCI: 00:09.0 20 <- [0x00fca00000 - 0x00fcafffff] size 0x00100000 gran 0x14 bus 03 mem
PCI: 03:00.0 10 <- [0x00fca00000 - 0x00fca1ffff] size 0x00020000 gran 0x11 mem
PCI: 03:00.0 18 <- [0x0000002000 - 0x000000201f] size 0x00000020 gran 0x05 io
PCI: 03:00.0 1c <- [0x00fca20000 - 0x00fca23fff] size 0x00004000 gran 0x0e mem
PCI: 00:0a.0 1c <- [0x0000003000 - 0x0000003fff] size 0x00001000 gran 0x0c bus 04 io
PCI: 00:0a.0 24 <- [0x00fcefffff - 0x00fceffffe] size 0x00000000 gran 0x14 bus 04 prefmem
PCI: 00:0a.0 20 <- [0x00fcb00000 - 0x00fcbfffff] size 0x00100000 gran 0x14 bus 04 mem
PCI: 04:00.0 10 <- [0x00fcb00000 - 0x00fcb1ffff] size 0x00020000 gran 0x11 mem
PCI: 04:00.0 18 <- [0x0000003000 - 0x000000301f] size 0x00000020 gran 0x05 io
PCI: 04:00.0 1c <- [0x00fcb20000 - 0x00fcb23fff] size 0x00004000 gran 0x0e mem
PCI: 00:0b.0 1c <- [0x0000005fff - 0x0000005ffe] size 0x00000000 gran 0x0c bus 05 io
PCI: 00:0b.0 24 <- [0x00fcefffff - 0x00fceffffe] size 0x00000000 gran 0x14 bus 05 prefmem
PCI: 00:0b.0 20 <- [0x00fcc00000 - 0x00fccfffff] size 0x00100000 gran 0x14 bus 05 mem
PCI: 05:00.0 10 <- [0x00fcc00000 - 0x00fcc03fff] size 0x00004000 gran 0x0e mem64
PCI: 05:00.0 20 <- [0x00fcc04000 - 0x00fcc040ff] size 0x00000100 gran 0x08 mem64
PCI: 00:0c.0 1c <- [0x0000005fff - 0x0000005ffe] size 0x00000000 gran 0x0c bus 06 io
PCI: 00:0c.0 24 <- [0x00fcefffff - 0x00fceffffe] size 0x00000000 gran 0x14 bus 06 prefmem
PCI: 00:0c.0 20 <- [0x00fcdfffff - 0x00fcdffffe] size 0x00000000 gran 0x14 bus 06 mem
PCI: 00:0d.0 1c <- [0x0000005fff - 0x0000005ffe] size 0x00000000 gran 0x0c bus 07 io
PCI: 00:0d.0 24 <- [0x00fcefffff - 0x00fceffffe] size 0x00000000 gran 0x14 bus 07 prefmem
PCI: 00:0d.0 20 <- [0x00fcdfffff - 0x00fcdffffe] size 0x00000000 gran 0x14 bus 07 mem
PCI: 00:11.0 10 <- [0x0000005020 - 0x0000005027] size 0x00000008 gran 0x03 io
PCI: 00:11.0 14 <- [0x0000005040 - 0x0000005043] size 0x00000004 gran 0x02 io
PCI: 00:11.0 18 <- [0x0000005028 - 0x000000502f] size 0x00000008 gran 0x03 io
PCI: 00:11.0 1c <- [0x0000005044 - 0x0000005047] size 0x00000004 gran 0x02 io
PCI: 00:11.0 20 <- [0x0000005000 - 0x000000500f] size 0x00000010 gran 0x04 io
PCI: 00:11.0 24 <- [0x00fcd0d000 - 0x00fcd0d3ff] size 0x00000400 gran 0x0a mem
PCI: 00:12.0 10 <- [0x00fcd08000 - 0x00fcd08fff] size 0x00001000 gran 0x0c mem
PCI: 00:12.1 10 <- [0x00fcd09000 - 0x00fcd09fff] size 0x00001000 gran 0x0c mem
PCI: 00:12.2 10 <- [0x00fcd0e000 - 0x00fcd0e0ff] size 0x00000100 gran 0x08 mem
PCI: 00:13.0 10 <- [0x00fcd0a000 - 0x00fcd0afff] size 0x00001000 gran 0x0c mem
PCI: 00:13.1 10 <- [0x00fcd0b000 - 0x00fcd0bfff] size 0x00001000 gran 0x0c mem
PCI: 00:13.2 10 <- [0x00fcd0f000 - 0x00fcd0f0ff] size 0x00000100 gran 0x08 mem
PCI: 00:14.1 10 <- [0x0000005030 - 0x0000005037] size 0x00000008 gran 0x03 io
PCI: 00:14.1 14 <- [0x0000005048 - 0x000000504b] size 0x00000004 gran 0x02 io
PCI: 00:14.1 18 <- [0x0000005038 - 0x000000503f] size 0x00000008 gran 0x03 io
PCI: 00:14.1 1c <- [0x000000504c - 0x000000504f] size 0x00000004 gran 0x02 io
PCI: 00:14.1 20 <- [0x0000005010 - 0x000000501f] size 0x00000010 gran 0x04 io
PCI: 00:14.2 10 <- [0x00fcd04000 - 0x00fcd07fff] size 0x00004000 gran 0x0e mem64
PCI: 00:14.3 a0 <- [0x00fcd10000 - 0x00fcd10000] size 0x00000001 gran 0x00 mem
PNP: 002e.2 60 <- [0x00000003f8 - 0x00000003ff] size 0x00000008 gran 0x03 io
PNP: 002e.2 70 <- [0x0000000004 - 0x0000000004] size 0x00000001 gran 0x00 irq
PNP: 002e.3 60 <- [0x00000002f8 - 0x00000002ff] size 0x00000008 gran 0x03 io
PNP: 002e.3 70 <- [0x0000000003 - 0x0000000003] size 0x00000001 gran 0x00 irq
PNP: 002e.5 60 <- [0x0000000060 - 0x0000000060] size 0x00000001 gran 0x00 io
PNP: 002e.5 62 <- [0x0000000064 - 0x0000000064] size 0x00000001 gran 0x00 io
PNP: 002e.5 70 <- [0x0000000001 - 0x0000000001] size 0x00000001 gran 0x00 irq
PNP: 002e.5 72 <- [0x000000000c - 0x000000000c] size 0x00000001 gran 0x00 irq
PNP: 002e.b 60 <- [0x0000000290 - 0x0000000291] size 0x00000002 gran 0x01 io
ERROR: PNP: 002e.b 70 irq size: 0x0000000001 not assigned
PNP: 0ca2.0 00 <- [0x0000000ca2 - 0x0000000ca3] size 0x00000002 gran 0x00 io
PCI: 00:14.4 1c <- [0x0000004000 - 0x0000004fff] size 0x00001000 gran 0x0c bus 08 io
PCI: 00:14.4 24 <- [0x00fcefffff - 0x00fceffffe] size 0x00000000 gran 0x14 bus 08 prefmem
PCI: 00:14.4 20 <- [0x00fc000000 - 0x00fc8fffff] size 0x00900000 gran 0x14 bus 08 mem
PCI: 08:01.0 10 <- [0x00fc000000 - 0x00fc7fffff] size 0x00800000 gran 0x17 mem
PCI: 08:01.0 14 <- [0x00fc800000 - 0x00fc81ffff] size 0x00020000 gran 0x11 mem
PCI: 08:01.0 18 <- [0x0000004000 - 0x000000407f] size 0x00000080 gran 0x07 io
PCI: 08:02.0 10 <- [0x00fc820000 - 0x00fc820fff] size 0x00001000 gran 0x0c mem
PCI: 00:14.5 10 <- [0x00fcd0c000 - 0x00fcd0cfff] size 0x00001000 gran 0x0c mem
PCI: 00:18.3 94 <- [0x00f8000000 - 0x00fbffffff] size 0x04000000 gran 0x1a mem <gart>
PCI: 00:19.3 94 <- [0x00f8000000 - 0x00fbffffff] size 0x04000000 gran 0x1a mem <gart>
PCI: 00:1a.3 94 <- [0x00f8000000 - 0x00fbffffff] size 0x04000000 gran 0x1a mem <gart>
PCI: 00:1b.3 94 <- [0x00f8000000 - 0x00fbffffff] size 0x04000000 gran 0x1a mem <gart>
Done setting resources.
Done allocating resources.
BS: BS_DEV_RESOURCES times (ms): entry 0 run 3 exit 0
POST: 0x74
Enabling resources...
PCI: 00:18.0 cmd <- 00
PCI: 00:18.1 subsystem <- 1043/8163
PCI: 00:18.1 cmd <- 00
PCI: 00:18.2 subsystem <- 1043/8163
PCI: 00:18.2 cmd <- 00
PCI: 00:18.3 cmd <- 00
PCI: 00:18.4 cmd <- 00
PCI: 00:18.5 cmd <- 00
PCI: 00:19.0 cmd <- 00
PCI: 00:19.1 subsystem <- 1043/8163
PCI: 00:19.1 cmd <- 00
PCI: 00:19.2 subsystem <- 1043/8163
PCI: 00:19.2 cmd <- 00
PCI: 00:19.3 cmd <- 00
PCI: 00:19.4 cmd <- 00
PCI: 00:19.5 cmd <- 00
PCI: 00:1a.0 cmd <- 00
PCI: 00:1a.1 subsystem <- 1043/8163
PCI: 00:1a.1 cmd <- 00
PCI: 00:1a.2 subsystem <- 1043/8163
PCI: 00:1a.2 cmd <- 00
PCI: 00:1a.3 cmd <- 00
PCI: 00:1a.4 cmd <- 00
PCI: 00:1a.5 cmd <- 00
PCI: 00:1b.0 cmd <- 00
PCI: 00:1b.1 subsystem <- 1043/8163
PCI: 00:1b.1 cmd <- 00
PCI: 00:1b.2 subsystem <- 1043/8163
PCI: 00:1b.2 cmd <- 00
PCI: 00:1b.3 cmd <- 00
PCI: 00:1b.4 cmd <- 00
PCI: 00:1b.5 cmd <- 00
PCI: 00:00.0 subsystem <- 1043/8163
PCI: 00:00.0 cmd <- 02
Initializing IOMMU
PCI: 00:02.0 bridge ctrl <- 0013
PCI: 00:02.0 cmd <- 00
PCI: 00:04.0 bridge ctrl <- 0013
PCI: 00:04.0 cmd <- 07
PCI: 00:09.0 bridge ctrl <- 0013
PCI: 00:09.0 cmd <- 07
PCI: 00:0a.0 bridge ctrl <- 0013
PCI: 00:0a.0 cmd <- 07
PCI: 00:0b.0 bridge ctrl <- 0013
PCI: 00:0b.0 cmd <- 06
PCI: 00:0c.0 bridge ctrl <- 0013
PCI: 00:0c.0 cmd <- 00
PCI: 00:0d.0 bridge ctrl <- 0013
PCI: 00:0d.0 cmd <- 00
PCI: 00:11.0 subsystem <- 1043/8163
PCI: 00:11.0 cmd <- 03
PCI: 00:12.0 subsystem <- 1043/8163
PCI: 00:12.0 cmd <- 02
PCI: 00:12.1 subsystem <- 1043/8163
PCI: 00:12.1 cmd <- 02
PCI: 00:12.2 subsystem <- 1043/8163
PCI: 00:12.2 cmd <- 02
PCI: 00:13.0 subsystem <- 1043/8163
PCI: 00:13.0 cmd <- 02
PCI: 00:13.1 subsystem <- 1043/8163
PCI: 00:13.1 cmd <- 02
PCI: 00:13.2 subsystem <- 1043/8163
PCI: 00:13.2 cmd <- 02
PCI: 00:14.0 subsystem <- 1043/8163
PCI: 00:14.0 cmd <- 403
PCI: 00:14.1 subsystem <- 1043/8163
PCI: 00:14.1 cmd <- 01
PCI: 00:14.2 subsystem <- 1043/8163
PCI: 00:14.2 cmd <- 02
PCI: 00:14.3 subsystem <- 1043/8163
PCI: 00:14.3 cmd <- 0f
sb700 lpc decode:PNP: 002e.2, base=0x000003f8, end=0x000003ff
sb700 lpc decode:PNP: 002e.3, base=0x000002f8, end=0x000002ff
sb700 lpc decode:PNP: 002e.5, base=0x00000060, end=0x00000060
sb700 lpc decode:PNP: 002e.5, base=0x00000064, end=0x00000064
sb700 lpc decode:PNP: 002e.b, base=0x00000290, end=0x00000291
sb700 lpc decode:PNP: 0ca2.0, base=0x00000ca2, end=0x00000ca3
PCI: 00:14.4 bridge ctrl <- 001b
PCI: 00:14.4 cmd <- 07
PCI: 00:14.5 subsystem <- 1043/8163
PCI: 00:14.5 cmd <- 02
PCI: 02:00.0 cmd <- 03
PCI: 03:00.0 cmd <- 03
PCI: 04:00.0 cmd <- 03
PCI: 05:00.0 cmd <- 02
PCI: 08:01.0 cmd <- 03
PCI: 08:02.0 subsystem <- 1043/8163
PCI: 08:02.0 cmd <- 02
done.
BS: BS_DEV_ENABLE times (ms): entry 0 run 1 exit 0
POST: 0x75
Initializing devices...
Root Device init ...
Root Device init finished in 1540 usecs
POST: 0x75
CPU_CLUSTER: 0 init ...
Enabling probe filter
Enabling ATM mode
start_eip=0x00001000, code_size=0x00000031
Initializing CPU #1
Initializing CPU #2
CPU: vendor AMD device 600f20
Initializing CPU #8
CPU: family 15, model 02, stepping 00
Initializing CPU #5
nodeid = 00, coreid = 01
Initializing CPU #18
POST: 0x60
CPU: vendor AMD device 600f20
Enabling cache
Initializing CPU #12
Initializing CPU #0
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
Initializing CPU #26
nodeid = 00, coreid = 00
POST: 0x60
Enabling cache
Initializing CPU #25
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
Initializing CPU #28
MTRR: Physical address space:
0x0000000000000000 - 0x00000000000a0000 size 0x000a0000 type 6
0x00000000000a0000 - 0x00000000000c0000 size 0x00020000 type 0
0x00000000000c0000 - 0x00000000c0000000 size 0xbff40000 type 6
0x00000000c0000000 - 0x0000000100000000 size 0x40000000 type 0
0x0000000100000000 - 0x0000004040000000 size 0x3f40000000 type 6
Initializing CPU #14
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
Initializing CPU #17
MTRR: default type WB/UC MTRR counts: 1/2.
MTRR: WB selected as default type.
MTRR: 0 base 0x00000000c0000000 mask 0x0000ffffc0000000 type 0
Initializing CPU #3

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Initializing CPU #24
Setting up local APIC...
CPU: vendor AMD device 600f20
 apic_id: 0x00 done.
Initializing CPU #20
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #0 initialized

MTRR check
Waiting for 31 CPUS to stop
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
CPU: vendor AMD device 600f20
Setting up local APIC...
CPU: vendor AMD device 600f20
 apic_id: 0x01 done.
Initializing CPU #23
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #1 initialized
Initializing CPU #16
Waiting for 30 CPUS to stop
Initializing CPU #11
CPU: vendor AMD device 600f20
Initializing CPU #19
CPU: family 15, model 02, stepping 00
Initializing CPU #7
Initializing CPU #9
CPU: family 15, model 02, stepping 00
CPU: vendor AMD device 600f20
Initializing CPU #27
nodeid = 02, coreid = 02
Initializing CPU #10
CPU: vendor AMD device 600f20
CPU: vendor AMD device 600f20
CPU: vendor AMD device 600f20
Initializing CPU #29
CPU: family 15, model 02, stepping 00
CPU: family 15, model 02, stepping 00
CPU: vendor AMD device 600f20
CPU: vendor AMD device 600f20
Initializing CPU #21
CPU: vendor AMD device 600f20
CPU: vendor AMD device 600f20
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
CPU: family 15, model 02, stepping 00
CPU: family 15, model 02, stepping 00
CPU: vendor AMD device 600f20
CPU: vendor AMD device 600f20
CPU: vendor AMD device 600f20
nodeid = 03, coreid = 01
CPU: family 15, model 02, stepping 00
CPU: family 15, model 02, stepping 00
Initializing CPU #15
CPU: vendor AMD device 600f20
Initializing CPU #22
CPU: vendor AMD device 600f20
CPU: vendor AMD device 600f20
nodeid = 00, coreid = 03
CPU: family 15, model 02, stepping 00
Initializing CPU #31
Initializing CPU #30
CPU: family 15, model 02, stepping 00
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 07
nodeid = 02, coreid = 06
nodeid = 02, coreid = 05
CPU: family 15, model 02, stepping 00
POST: 0x60
CPU: vendor AMD device 600f20
nodeid = 01, coreid = 02
CPU: vendor AMD device 600f20
CPU: vendor AMD device 600f20
CPU: vendor AMD device 600f20
nodeid = 02, coreid = 04
Enabling cache
POST: 0x60
CPU: family 15, model 02, stepping 00
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 02
Enabling cache
nodeid = 03, coreid = 03
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
Initializing CPU #13
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
POST: 0x60
POST: 0x60
CPU: vendor AMD device 600f20

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
POST: 0x60
nodeid = 03, coreid = 00
Setting up local APIC...
nodeid = 03, coreid = 02
 apic_id: 0x24 done.
CPU: family 15, model 02, stepping 00
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #20 initialized

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Waiting for 29 CPUS to stop
Setting up local APIC...
CPU: family 15, model 02, stepping 00
 apic_id: 0x25 done.
CPU: vendor AMD device 600f20
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #21 initialized
CPU: family 15, model 02, stepping 00
Waiting for 28 CPUS to stop
CPU: family 15, model 02, stepping 00
POST: 0x60
POST: 0x60
POST: 0x60
Enabling cache
nodeid = 01, coreid = 07
CPU: family 15, model 02, stepping 00
POST: 0x60
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
CPU: family 15, model 02, stepping 00
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
Initializing CPU #4
CPU: family 15, model 02, stepping 00

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Enabling cache
CPU: family 15, model 02, stepping 00
Setting up local APIC...
POST: 0x60
 apic_id: 0x2a done.
Enabling cache
CPU model: AMD Opteron(tm) Processor 6386 SE
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
siblings = 15, CPU: family 15, model 02, stepping 00
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
Disabling SMM ASeg memory
CPU #26 initialized

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Waiting for 27 CPUS to stop

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Setting up local APIC...
Setting up local APIC...
 apic_id: 0x2b done.
 apic_id: 0x28 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, siblings = 15, Disabling SMM ASeg memory
Disabling SMM ASeg memory
CPU #27 initialized
CPU #24 initialized
Waiting for 26 CPUS to stop

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Waiting for 25 CPUS to stop
Setting up local APIC...
nodeid = 00, coreid = 05
 apic_id: 0x29 done.
POST: 0x60
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, POST: 0x60
Disabling SMM ASeg memory
CPU #25 initialized
nodeid = 01, coreid = 03
Waiting for 24 CPUS to stop
nodeid = 02, coreid = 00
Enabling cache
Enabling cache
POST: 0x60
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
nodeid = 01, coreid = 04
Enabling cache
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
nodeid = 01, coreid = 05
Enabling cache
nodeid = 01, coreid = 06

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
nodeid = 03, coreid = 05
Setting up local APIC...
Enabling cache
 apic_id: 0x0a done.
nodeid = 03, coreid = 06
CPU model: AMD Opteron(tm) Processor 6386 SE
POST: 0x60
siblings = 15, Initializing CPU #6
Disabling SMM ASeg memory
Enabling cache
CPU #10 initialized
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Waiting for 23 CPUS to stop
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
Setting up local APIC...
CPU: vendor AMD device 600f20
 apic_id: 0x0b done.

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
CPU model: AMD Opteron(tm) Processor 6386 SE
POST: 0x60
siblings = 15, Setting up local APIC...
Disabling SMM ASeg memory
 apic_id: 0x26 done.
CPU #11 initialized
CPU model: AMD Opteron(tm) Processor 6386 SE
Waiting for 22 CPUS to stop
siblings = 15, Enabling cache
Disabling SMM ASeg memory
POST: 0x60
CPU: vendor AMD device 600f20

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
CPU: family 15, model 02, stepping 00
Setting up local APIC...
CPU #22 initialized
 apic_id: 0x27 done.
Waiting for 21 CPUS to stop
CPU model: AMD Opteron(tm) Processor 6386 SE
nodeid = 02, coreid = 03
siblings = 15, POST: 0x60
Disabling SMM ASeg memory
Enabling cache
CPU #23 initialized
Enabling cache
Waiting for 20 CPUS to stop
CPU: vendor AMD device 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
POST: 0x60
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU: family 15, model 02, stepping 00
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
Setting up local APIC...
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
 apic_id: 0x0e done.
nodeid = 01, coreid = 01
CPU model: AMD Opteron(tm) Processor 6386 SE

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
nodeid = 03, coreid = 04
Setting up local APIC...
siblings = 15,  apic_id: 0x02 done.
Disabling SMM ASeg memory
CPU: family 15, model 02, stepping 00
CPU model: AMD Opteron(tm) Processor 6386 SE
MTRR: Fixed MSR 0x259 0x0000000000000000

MTRR check
CPU #14 initialized
siblings = 15, Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Waiting for 19 CPUS to stop
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
Setting up local APIC...
Disabling SMM ASeg memory
 apic_id: 0x0f done.

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
CPU model: AMD Opteron(tm) Processor 6386 SE
CPU #2 initialized
siblings = 15, Setting up local APIC...
Waiting for 18 CPUS to stop
 apic_id: 0x03 done.
Disabling SMM ASeg memory
CPU model: AMD Opteron(tm) Processor 6386 SE
CPU #15 initialized
siblings = 15, Waiting for 17 CPUS to stop
Enabling cache
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
Disabling SMM ASeg memory
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 07
CPU #3 initialized
Enabling cache
Waiting for 16 CPUS to stop
CPU: vendor AMD device 600f20
POST: 0x60
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
POST: 0x60
POST: 0x60
CPU: family 15, model 02, stepping 00
Enabling cache
Enabling cache
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
Enabling cache
CPU: family 15, model 02, stepping 00
POST: 0x60
POST: 0x60

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Enabling cache
nodeid = 00, coreid = 04
Enabling cache
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
Setting up local APIC...
Enabling cache
POST: 0x60
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
nodeid = 01, coreid = 00
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
POST: 0x60
 apic_id: 0x22 done.
Enabling cache
Setting up local APIC...
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
 apic_id: 0x0c done.
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
CPU model: AMD Opteron(tm) Processor 6386 SE
CPU model: AMD Opteron(tm) Processor 6386 SE
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
siblings = 15, siblings = 15, Disabling SMM ASeg memory
Setting up local APIC...

MTRR check
CPU #12 initialized
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
 apic_id: 0x08 done.
Waiting for 15 CPUS to stop
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
CPU model: AMD Opteron(tm) Processor 6386 SE
Setting up local APIC...
siblings = 15,  apic_id: 0x04 done.
Setting up local APIC...
Disabling SMM ASeg memory
CPU model: AMD Opteron(tm) Processor 6386 SE

MTRR check
CPU #8 initialized
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
 apic_id: 0x0d done.
Waiting for 14 CPUS to stop
siblings = 15, CPU model: AMD Opteron(tm) Processor 6386 SE
Setting up local APIC...
Disabling SMM ASeg memory
 apic_id: 0x09 done.
CPU #4 initialized
siblings = 15, CPU model: AMD Opteron(tm) Processor 6386 SE
Disabling SMM ASeg memory

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Waiting for 13 CPUS to stop
Setting up local APIC...
CPU #13 initialized
 apic_id: 0x05 MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
siblings = 15, done.
Waiting for 12 CPUS to stop
MTRR: Fixed MSR 0x259 0x0000000000000000
Disabling SMM ASeg memory
Disabling SMM ASeg memory
CPU model: AMD Opteron(tm) Processor 6386 SE
CPU #9 initialized
siblings = 15, CPU #18 initialized

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Disabling SMM ASeg memory
Waiting for 11 CPUS to stop
CPU #5 initialized
Waiting for 10 CPUS to stop
Setting up local APIC...
Waiting for 9 CPUS to stop
 apic_id: 0x23 done.
nodeid = 00, coreid = 06
CPU model: AMD Opteron(tm) Processor 6386 SE
POST: 0x60
siblings = 15, POST: 0x60
Disabling SMM ASeg memory
Enabling cache
CPU #19 initialized
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
Waiting for 8 CPUS to stop
Enabling cache
nodeid = 02, coreid = 01

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
nodeid = 03, coreid = 07
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
Setting up local APIC...
POST: 0x60
 apic_id: 0x2c done.
POST: 0x60
CPU model: AMD Opteron(tm) Processor 6386 SE
POST: 0x60
siblings = 15, Enabling cache
Disabling SMM ASeg memory
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB

MTRR check
CPU #28 initialized
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Enabling cache
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
Waiting for 7 CPUS to stop
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Setting up local APIC...

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
 apic_id: 0x2d done.
Setting up local APIC...
CPU model: AMD Opteron(tm) Processor 6386 SE
 apic_id: 0x2e done.
Setting up local APIC...
siblings = 15, CPU model: AMD Opteron(tm) Processor 6386 SE
 apic_id: 0x06 done.
siblings = 15, CPU model: AMD Opteron(tm) Processor 6386 SE
Disabling SMM ASeg memory
siblings = 15, CPU #29 initialized
Disabling SMM ASeg memory
Waiting for 6 CPUS to stop

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
Disabling SMM ASeg memory
Enabled

POST: 0x93
CPU #30 initialized
CPU #6 initialized
Waiting for 5 CPUS to stop
Setting up local APIC...

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Waiting for 4 CPUS to stop
 apic_id: 0x07 done.
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
Setting up local APIC...
CPU model: AMD Opteron(tm) Processor 6386 SE
 apic_id: 0x2f done.
siblings = 15, CPU model: AMD Opteron(tm) Processor 6386 SE
Disabling SMM ASeg memory
siblings = 15, CPU #7 initialized
Disabling SMM ASeg memory
Waiting for 3 CPUS to stop
CPU #31 initialized
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
Waiting for 2 CPUS to stop
Enabling cache
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Setting up local APIC...
 apic_id: 0x20 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #16 initialized

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
Waiting for 1 CPUS to stop
Setting up local APIC...
 apic_id: 0x21 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #17 initialized
All AP CPUs stopped (145445 loops)
CPU_CLUSTER: 0 init finished in 1570957 usecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PCI: 00:18.0 init ...
PCI: 00:18.0 init finished in 1607 usecs
POST: 0x75
PCI: 00:18.1 init ...
PCI: 00:18.1 init finished in 1608 usecs
POST: 0x75
PCI: 00:18.2 init ...
PCI: 00:18.2 init finished in 1608 usecs
POST: 0x75
PCI: 00:18.3 init ...
NB: Function 3 Misc Control.. done.
PCI: 00:18.3 init finished in 4794 usecs
POST: 0x75
PCI: 00:18.4 init ...
NB: Function 4 Link Control.. done.
PCI: 00:18.4 init finished in 5011 usecs
POST: 0x75
PCI: 00:18.5 init ...
NB: Function 5 Northbridge Control.. done.
PCI: 00:18.5 init finished in 4686 usecs
POST: 0x75
PCI: 00:19.0 init ...
PCI: 00:19.0 init finished in 1609 usecs
POST: 0x75
PCI: 00:19.1 init ...
PCI: 00:19.1 init finished in 1608 usecs
POST: 0x75
PCI: 00:19.2 init ...
PCI: 00:19.2 init finished in 1608 usecs
POST: 0x75
PCI: 00:19.3 init ...
NB: Function 3 Misc Control.. done.
PCI: 00:19.3 init finished in 4794 usecs
POST: 0x75
PCI: 00:19.4 init ...
NB: Function 4 Link Control.. done.
PCI: 00:19.4 init finished in 5011 usecs
POST: 0x75
PCI: 00:19.5 init ...
NB: Function 5 Northbridge Control.. done.
PCI: 00:19.5 init finished in 4686 usecs
POST: 0x75
PCI: 00:1a.0 init ...
PCI: 00:1a.0 init finished in 1608 usecs
POST: 0x75
PCI: 00:1a.1 init ...
PCI: 00:1a.1 init finished in 1608 usecs
POST: 0x75
PCI: 00:1a.2 init ...
PCI: 00:1a.2 init finished in 1608 usecs
POST: 0x75
PCI: 00:1a.3 init ...
NB: Function 3 Misc Control.. done.
PCI: 00:1a.3 init finished in 4797 usecs
POST: 0x75
PCI: 00:1a.4 init ...
NB: Function 4 Link Control.. done.
PCI: 00:1a.4 init finished in 5011 usecs
POST: 0x75
PCI: 00:1a.5 init ...
NB: Function 5 Northbridge Control.. done.
PCI: 00:1a.5 init finished in 4686 usecs
POST: 0x75
PCI: 00:1b.0 init ...
PCI: 00:1b.0 init finished in 1608 usecs
POST: 0x75
PCI: 00:1b.1 init ...
PCI: 00:1b.1 init finished in 1608 usecs
POST: 0x75
PCI: 00:1b.2 init ...
PCI: 00:1b.2 init finished in 1607 usecs
POST: 0x75
PCI: 00:1b.3 init ...
NB: Function 3 Misc Control.. done.
PCI: 00:1b.3 init finished in 4796 usecs
POST: 0x75
PCI: 00:1b.4 init ...
NB: Function 4 Link Control.. done.
PCI: 00:1b.4 init finished in 5011 usecs
POST: 0x75
PCI: 00:1b.5 init ...
NB: Function 5 Northbridge Control.. done.
PCI: 00:1b.5 init finished in 4687 usecs
POST: 0x75
PCI: 00:00.0 init ...
pcie_init in sr5650_ht.c
IOAPIC: Initializing IOAPIC at 0xfce00000
IOAPIC: Bootstrap Processor Local APIC = 0x00
IOAPIC: ID = 0x01
IOAPIC: 32 interrupts
IOAPIC: Enabling interrupts on FSB
PCI: 00:00.0 init finished in 15139 usecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PCI: 00:11.0 init ...
No AHCI SATA drive on Slot0
No AHCI SATA drive on Slot1
No AHCI SATA drive on Slot2
No AHCI SATA drive on Slot3
No AHCI SATA drive on Slot4
No AHCI SATA drive on Slot5
PCI: 00:11.0 init finished in 24279 usecs
POST: 0x75
PCI: 00:12.0 init ...
PCI: 00:12.0 init finished in 1631 usecs
POST: 0x75
PCI: 00:12.1 init ...
PCI: 00:12.1 init finished in 1630 usecs
POST: 0x75
PCI: 00:12.2 init ...
usb2_bar0=0xfcd0e000
rpr 6.23, final dword=849e03c8
PCI: 00:12.2 init finished in 5890 usecs
POST: 0x75
PCI: 00:13.0 init ...
PCI: 00:13.0 init finished in 1632 usecs
POST: 0x75
PCI: 00:13.1 init ...
PCI: 00:13.1 init finished in 1631 usecs
POST: 0x75
PCI: 00:13.2 init ...
usb2_bar0=0xfcd0f000
rpr 6.23, final dword=849e03c8
PCI: 00:13.2 init finished in 5891 usecs
POST: 0x75
PCI: 00:14.0 init ...
sm_init().
IOAPIC: Initializing IOAPIC at 0xfec00000
IOAPIC: Bootstrap Processor Local APIC = 0x00
IOAPIC: 24 interrupts
IOAPIC: Enabling interrupts on FSB
No CMOS option 'enable_legacy_usb'.
set power "last" after power fail
++++++++++no set NMI+++++
RTC Init
sm_init() end
PCI: 00:14.0 init finished in 22871 usecs
POST: 0x75
PCI: 00:14.1 init ...
PCI: 00:14.1 init finished in 2030 usecs
POST: 0x75
PCI: 00:14.2 init ...
base = 0xfcd04000
No codec!
PCI: 00:14.2 init finished in 6924 usecs
POST: 0x75
PCI: 00:14.3 init ...
PCI: 00:14.3 init finished in 1632 usecs
POST: 0x75
PCI: 00:14.4 init ...
PCI: 00:14.4 init finished in 1626 usecs
POST: 0x75
PCI: 00:14.5 init ...
PCI: 00:14.5 init finished in 1632 usecs
POST: 0x75
PCI: 02:00.0 init ...
PCI: 02:00.0 init finished in 1608 usecs
POST: 0x75
PCI: 03:00.0 init ...
PCI: 03:00.0 init finished in 1608 usecs
POST: 0x75
PCI: 04:00.0 init ...
PCI: 04:00.0 init finished in 1608 usecs
POST: 0x75
PCI: 05:00.0 init ...
PCI: 05:00.0 init finished in 1608 usecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
smbus: PCI: 00:14.0[0]->I2C: 01:2f init ...
Set SMBUS controller to channel 1
Found 64 pin W83795G Nuvoton H/W Monitor
W83795G/ADG work in Thermal Cruise Mode
Fan	CTFS(celsius)	TTTI(celsius)
 1	80	80
 2	80	80
 3	80	80
 4	80	80
 5	80	80
 6	80	80
DTS1 current value: 1e
DTS2 current value: 18
DTS3 current value: 0
DTS4 current value: 0
DTS5 current value: 0
DTS6 current value: 0
DTS7 current value: 0
DTS8 current value: 0
Set SMBUS controller to channel 0
I2C: 01:2f init finished in 312151 usecs
POST: 0x75
POST: 0x75
POST: 0x75
PNP: 002e.2 init ...
PNP: 002e.2 init finished in 1539 usecs
POST: 0x75
PNP: 002e.3 init ...
PNP: 002e.3 init finished in 1539 usecs
POST: 0x75
PNP: 002e.5 init ...
w83667hg_a_init: Disable mouse controller.PNP: 002e.5 init finished in 4478 usecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PNP: 002e.a init ...
set power on after power fail
PNP: 002e.a init finished in 3977 usecs
POST: 0x75
PNP: 002e.b init ...
PNP: 002e.b init finished in 1539 usecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PNP: 0ca2.0 init ...
IPMI: PNP KCS 0xca2
wait_ibf timeout!
IPMI START WRITE failed
ipmi_kcs_send_message failed
IPMI: ipmi_get_device_id response truncated
PNP: 0ca2.0 init finished in 92605 usecs
POST: 0x75
PCI: 08:01.0 init ...
ASpeed AST2050: initializing video device
ast_detect_chip: AST 1100 detected
ast_detect_chip: VGA not enabled on entry, requesting chip POST
ast_detect_chip: Analog VGA only
ast_driver_load: dram 320571000 0 32 00800000
ASpeed VGA text mode initialized
PCI: 08:01.0 init finished in 36777 usecs
POST: 0x75
PCI: 08:02.0 init ...
PCI: 08:02.0 init finished in 1608 usecs
Devices initialized
BS: BS_DEV_INIT times (ms): entry 0 run 412 exit 0
POST: 0x76
Finalize devices...
Devices finalized
BS: BS_POST_DEVICE times (ms): entry 0 run 0 exit 0
POST: 0x77
BS: BS_OS_RESUME_CHECK times (ms): entry 0 run 0 exit 0
POST: 0x79
POST: 0x9a
Writing IRQ routing tables to 0xf0000...done.
Writing IRQ routing tables to 0xb7fdf000...done.
PIRQ table: 48 bytes.
POST: 0x9b
Wrote the mp table end at: 000f0410 - 000f08ac
Wrote the mp table end at: b7fde010 - b7fde4ac
MP table: 1196 bytes.
POST: 0x9c
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [200:1000000)
CBFS: Locating 'fallback/dsdt.aml'
CBFS: Found @ offset 47600 size 26a7
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [200:1000000)
CBFS: Locating 'fallback/slic'
CBFS: 'fallback/slic' not found.
ACPI: Writing ACPI tables at b7fba000.
ACPI:    * FACS
ACPI:    * DSDT
ACPI:    * FADT
pm_base: 0x0800
ACPI: added table 1/32, length now 40
ACPI:     * SSDT
processor_brand=AMD Opteron(tm) Processor 6386 SE
Pstates algorithm ...
Pstate_freq[0] = 2800MHz	Pstate_power[0] = 7612mw
Pstate_latency[0] = 5us
Pstate_freq[1] = 2500MHz	Pstate_power[1] = 6615mw
Pstate_latency[1] = 5us
Pstate_freq[2] = 2200MHz	Pstate_power[2] = 5670mw
Pstate_latency[2] = 5us
Pstate_freq[3] = 1800MHz	Pstate_power[3] = 4370mw
Pstate_latency[3] = 5us
Pstate_freq[4] = 1400MHz	Pstate_power[4] = 3283mw
Pstate_latency[4] = 5us
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
\_SB.PCI0.LPC.TPM: LPC TPM PNP: 004e.0
ACPI: added table 2/32, length now 44
ACPI:    * MCFG
ACPI: added table 3/32, length now 48
ACPI:    * MADT
ACPI: added table 4/32, length now 52
current = b7fc0650
ACPI:    * SRAT at b7fc0650
SRAT: lapic cpu_index=00, node_id=00, apic_id=00
SRAT: lapic cpu_index=01, node_id=00, apic_id=01
SRAT: lapic cpu_index=02, node_id=00, apic_id=02
SRAT: lapic cpu_index=03, node_id=00, apic_id=03
SRAT: lapic cpu_index=04, node_id=00, apic_id=04
SRAT: lapic cpu_index=05, node_id=00, apic_id=05
SRAT: lapic cpu_index=06, node_id=00, apic_id=06
SRAT: lapic cpu_index=07, node_id=00, apic_id=07
SRAT: lapic cpu_index=08, node_id=01, apic_id=08
SRAT: lapic cpu_index=09, node_id=01, apic_id=09
SRAT: lapic cpu_index=0a, node_id=01, apic_id=0a
SRAT: lapic cpu_index=0b, node_id=01, apic_id=0b
SRAT: lapic cpu_index=0c, node_id=01, apic_id=0c
SRAT: lapic cpu_index=0d, node_id=01, apic_id=0d
SRAT: lapic cpu_index=0e, node_id=01, apic_id=0e
SRAT: lapic cpu_index=0f, node_id=01, apic_id=0f
SRAT: lapic cpu_index=10, node_id=02, apic_id=20
SRAT: lapic cpu_index=11, node_id=02, apic_id=21
SRAT: lapic cpu_index=12, node_id=02, apic_id=22
SRAT: lapic cpu_index=13, node_id=02, apic_id=23
SRAT: lapic cpu_index=14, node_id=02, apic_id=24
SRAT: lapic cpu_index=15, node_id=02, apic_id=25
SRAT: lapic cpu_index=16, node_id=02, apic_id=26
SRAT: lapic cpu_index=17, node_id=02, apic_id=27
SRAT: lapic cpu_index=18, node_id=03, apic_id=28
SRAT: lapic cpu_index=19, node_id=03, apic_id=29
SRAT: lapic cpu_index=1a, node_id=03, apic_id=2a
SRAT: lapic cpu_index=1b, node_id=03, apic_id=2b
SRAT: lapic cpu_index=1c, node_id=03, apic_id=2c
SRAT: lapic cpu_index=1d, node_id=03, apic_id=2d
SRAT: lapic cpu_index=1e, node_id=03, apic_id=2e
SRAT: lapic cpu_index=1f, node_id=03, apic_id=2f
set_srat_mem: dev DOMAIN: 0000, res->index=0007 startk=00000000, sizek=00300000
set_srat_mem: dev DOMAIN: 0000, res->index=0008 startk=100e0000, sizek=00020000
set_srat_mem: dev DOMAIN: 0000, res->index=0010 startk=00000000, sizek=00000280
set_srat_mem: dev DOMAIN: 0000, res->index=0020 startk=00000300, sizek=002ffd00
set_srat_mem: dev DOMAIN: 0000, res->index=0030 startk=00400000, sizek=03d00000
set_srat_mem: dev DOMAIN: 0000, res->index=0041 startk=04100000, sizek=04000000
set_srat_mem: dev DOMAIN: 0000, res->index=0052 startk=08100000, sizek=04000000
set_srat_mem: dev DOMAIN: 0000, res->index=0063 startk=0c100000, sizek=04000000
ACPI: added table 5/32, length now 56
ACPI:   * SLIT at b7fc0970
ACPI: added table 6/32, length now 60
ACPI:    * SRAT at b7fc09b0
SRAT: lapic cpu_index=00, node_id=00, apic_id=00
SRAT: lapic cpu_index=01, node_id=00, apic_id=01
SRAT: lapic cpu_index=02, node_id=00, apic_id=02
SRAT: lapic cpu_index=03, node_id=00, apic_id=03
SRAT: lapic cpu_index=04, node_id=00, apic_id=04
SRAT: lapic cpu_index=05, node_id=00, apic_id=05
SRAT: lapic cpu_index=06, node_id=00, apic_id=06
SRAT: lapic cpu_index=07, node_id=00, apic_id=07
SRAT: lapic cpu_index=08, node_id=01, apic_id=08
SRAT: lapic cpu_index=09, node_id=01, apic_id=09
SRAT: lapic cpu_index=0a, node_id=01, apic_id=0a
SRAT: lapic cpu_index=0b, node_id=01, apic_id=0b
SRAT: lapic cpu_index=0c, node_id=01, apic_id=0c
SRAT: lapic cpu_index=0d, node_id=01, apic_id=0d
SRAT: lapic cpu_index=0e, node_id=01, apic_id=0e
SRAT: lapic cpu_index=0f, node_id=01, apic_id=0f
SRAT: lapic cpu_index=10, node_id=02, apic_id=20
SRAT: lapic cpu_index=11, node_id=02, apic_id=21
SRAT: lapic cpu_index=12, node_id=02, apic_id=22
SRAT: lapic cpu_index=13, node_id=02, apic_id=23
SRAT: lapic cpu_index=14, node_id=02, apic_id=24
SRAT: lapic cpu_index=15, node_id=02, apic_id=25
SRAT: lapic cpu_index=16, node_id=02, apic_id=26
SRAT: lapic cpu_index=17, node_id=02, apic_id=27
SRAT: lapic cpu_index=18, node_id=03, apic_id=28
SRAT: lapic cpu_index=19, node_id=03, apic_id=29
SRAT: lapic cpu_index=1a, node_id=03, apic_id=2a
SRAT: lapic cpu_index=1b, node_id=03, apic_id=2b
SRAT: lapic cpu_index=1c, node_id=03, apic_id=2c
SRAT: lapic cpu_index=1d, node_id=03, apic_id=2d
SRAT: lapic cpu_index=1e, node_id=03, apic_id=2e
SRAT: lapic cpu_index=1f, node_id=03, apic_id=2f
set_srat_mem: dev DOMAIN: 0000, res->index=0007 startk=00000000, sizek=00300000
set_srat_mem: dev DOMAIN: 0000, res->index=0008 startk=100e0000, sizek=00020000
set_srat_mem: dev DOMAIN: 0000, res->index=0010 startk=00000000, sizek=00000280
set_srat_mem: dev DOMAIN: 0000, res->index=0020 startk=00000300, sizek=002ffd00
set_srat_mem: dev DOMAIN: 0000, res->index=0030 startk=00400000, sizek=03d00000
set_srat_mem: dev DOMAIN: 0000, res->index=0041 startk=04100000, sizek=04000000
set_srat_mem: dev DOMAIN: 0000, res->index=0052 startk=08100000, sizek=04000000
set_srat_mem: dev DOMAIN: 0000, res->index=0063 startk=0c100000, sizek=04000000
ACPI: added table 7/32, length now 64
ACPI:   * SLIT at b7fc0cd0
ACPI: added table 8/32, length now 68
ACPI:    * SRAT at b7fc0d10
SRAT: lapic cpu_index=00, node_id=00, apic_id=00
SRAT: lapic cpu_index=01, node_id=00, apic_id=01
SRAT: lapic cpu_index=02, node_id=00, apic_id=02
SRAT: lapic cpu_index=03, node_id=00, apic_id=03
SRAT: lapic cpu_index=04, node_id=00, apic_id=04
SRAT: lapic cpu_index=05, node_id=00, apic_id=05
SRAT: lapic cpu_index=06, node_id=00, apic_id=06
SRAT: lapic cpu_index=07, node_id=00, apic_id=07
SRAT: lapic cpu_index=08, node_id=01, apic_id=08
SRAT: lapic cpu_index=09, node_id=01, apic_id=09
SRAT: lapic cpu_index=0a, node_id=01, apic_id=0a
SRAT: lapic cpu_index=0b, node_id=01, apic_id=0b
SRAT: lapic cpu_index=0c, node_id=01, apic_id=0c
SRAT: lapic cpu_index=0d, node_id=01, apic_id=0d
SRAT: lapic cpu_index=0e, node_id=01, apic_id=0e
SRAT: lapic cpu_index=0f, node_id=01, apic_id=0f
SRAT: lapic cpu_index=10, node_id=02, apic_id=20
SRAT: lapic cpu_index=11, node_id=02, apic_id=21
SRAT: lapic cpu_index=12, node_id=02, apic_id=22
SRAT: lapic cpu_index=13, node_id=02, apic_id=23
SRAT: lapic cpu_index=14, node_id=02, apic_id=24
SRAT: lapic cpu_index=15, node_id=02, apic_id=25
SRAT: lapic cpu_index=16, node_id=02, apic_id=26
SRAT: lapic cpu_index=17, node_id=02, apic_id=27
SRAT: lapic cpu_index=18, node_id=03, apic_id=28
SRAT: lapic cpu_index=19, node_id=03, apic_id=29
SRAT: lapic cpu_index=1a, node_id=03, apic_id=2a
SRAT: lapic cpu_index=1b, node_id=03, apic_id=2b
SRAT: lapic cpu_index=1c, node_id=03, apic_id=2c
SRAT: lapic cpu_index=1d, node_id=03, apic_id=2d
SRAT: lapic cpu_index=1e, node_id=03, apic_id=2e
SRAT: lapic cpu_index=1f, node_id=03, apic_id=2f
set_srat_mem: dev DOMAIN: 0000, res->index=0007 startk=00000000, sizek=00300000
set_srat_mem: dev DOMAIN: 0000, res->index=0008 startk=100e0000, sizek=00020000
set_srat_mem: dev DOMAIN: 0000, res->index=0010 startk=00000000, sizek=00000280
set_srat_mem: dev DOMAIN: 0000, res->index=0020 startk=00000300, sizek=002ffd00
set_srat_mem: dev DOMAIN: 0000, res->index=0030 startk=00400000, sizek=03d00000
set_srat_mem: dev DOMAIN: 0000, res->index=0041 startk=04100000, sizek=04000000
set_srat_mem: dev DOMAIN: 0000, res->index=0052 startk=08100000, sizek=04000000
set_srat_mem: dev DOMAIN: 0000, res->index=0063 startk=0c100000, sizek=04000000
ACPI: added table 9/32, length now 72
ACPI:   * SLIT at b7fc1030
ACPI: added table 10/32, length now 76
ACPI:    * SRAT at b7fc1070
SRAT: lapic cpu_index=00, node_id=00, apic_id=00
SRAT: lapic cpu_index=01, node_id=00, apic_id=01
SRAT: lapic cpu_index=02, node_id=00, apic_id=02
SRAT: lapic cpu_index=03, node_id=00, apic_id=03
SRAT: lapic cpu_index=04, node_id=00, apic_id=04
SRAT: lapic cpu_index=05, node_id=00, apic_id=05
SRAT: lapic cpu_index=06, node_id=00, apic_id=06
SRAT: lapic cpu_index=07, node_id=00, apic_id=07
SRAT: lapic cpu_index=08, node_id=01, apic_id=08
SRAT: lapic cpu_index=09, node_id=01, apic_id=09
SRAT: lapic cpu_index=0a, node_id=01, apic_id=0a
SRAT: lapic cpu_index=0b, node_id=01, apic_id=0b
SRAT: lapic cpu_index=0c, node_id=01, apic_id=0c
SRAT: lapic cpu_index=0d, node_id=01, apic_id=0d
SRAT: lapic cpu_index=0e, node_id=01, apic_id=0e
SRAT: lapic cpu_index=0f, node_id=01, apic_id=0f
SRAT: lapic cpu_index=10, node_id=02, apic_id=20
SRAT: lapic cpu_index=11, node_id=02, apic_id=21
SRAT: lapic cpu_index=12, node_id=02, apic_id=22
SRAT: lapic cpu_index=13, node_id=02, apic_id=23
SRAT: lapic cpu_index=14, node_id=02, apic_id=24
SRAT: lapic cpu_index=15, node_id=02, apic_id=25
SRAT: lapic cpu_index=16, node_id=02, apic_id=26
SRAT: lapic cpu_index=17, node_id=02, apic_id=27
SRAT: lapic cpu_index=18, node_id=03, apic_id=28
SRAT: lapic cpu_index=19, node_id=03, apic_id=29
SRAT: lapic cpu_index=1a, node_id=03, apic_id=2a
SRAT: lapic cpu_index=1b, node_id=03, apic_id=2b
SRAT: lapic cpu_index=1c, node_id=03, apic_id=2c
SRAT: lapic cpu_index=1d, node_id=03, apic_id=2d
SRAT: lapic cpu_index=1e, node_id=03, apic_id=2e
SRAT: lapic cpu_index=1f, node_id=03, apic_id=2f
set_srat_mem: dev DOMAIN: 0000, res->index=0007 startk=00000000, sizek=00300000
set_srat_mem: dev DOMAIN: 0000, res->index=0008 startk=100e0000, sizek=00020000
set_srat_mem: dev DOMAIN: 0000, res->index=0010 startk=00000000, sizek=00000280
set_srat_mem: dev DOMAIN: 0000, res->index=0020 startk=00000300, sizek=002ffd00
set_srat_mem: dev DOMAIN: 0000, res->index=0030 startk=00400000, sizek=03d00000
set_srat_mem: dev DOMAIN: 0000, res->index=0041 startk=04100000, sizek=04000000
set_srat_mem: dev DOMAIN: 0000, res->index=0052 startk=08100000, sizek=04000000
set_srat_mem: dev DOMAIN: 0000, res->index=0063 startk=0c100000, sizek=04000000
ACPI: added table 11/32, length now 80
ACPI:   * SLIT at b7fc1390
ACPI: added table 12/32, length now 84
ACPI:   * IVRS at b7fc13d0
ACPI: added table 13/32, length now 88
ACPI:    * HPET
ACPI: added table 14/32, length now 92
ACPI:    * SPMI at b7fc14d0
ACPI: added table 15/32, length now 96
ACPI: done.
ACPI tables: 29984 bytes.
smbios_write_tables: b7fb9000
DOMAIN: 0000 (AMD Family 10h/15h Root Complex)
SMBIOS tables: 2033 bytes.
Writing table forward entry at 0x00000500
Wrote coreboot table at: 00000500, 0x10 bytes, checksum 47e0
Writing coreboot table at 0xb7fe0000
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [200:1000000)
CBFS: Locating 'cmos_layout.bin'
CBFS: Found @ offset 46800 size dc4
 0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
 1. 0000000000001000-000000000009ffff: RAM
 2. 00000000000a0000-00000000000bffff: RESERVED
 3. 00000000000c0000-0000000000dfffff: RAM
 4. 0000000000e00000-0000000000f19fff: RAMSTAGE
 5. 0000000000f1a000-00000000b7fb8fff: RAM
 6. 00000000b7fb9000-00000000b7ffffff: CONFIGURATION TABLES
 7. 00000000b8000000-00000000bfffffff: RAM
 8. 00000000c0000000-00000000cfffffff: RESERVED
 9. 00000000fcd00000-00000000fcd03fff: RESERVED
10. 00000000feb00000-00000000feb00fff: RESERVED
11. 00000000fec00000-00000000fec00fff: RESERVED
12. 00000000fed00000-00000000fed00fff: RESERVED
13. 00000000fed40000-00000000fed44fff: RESERVED
14. 0000000100000000-0000004037ffffff: RAM
15. 0000004038000000-000000403fffffff: RESERVED
Manufacturer: ef
SF: Detected W25Q128_V with sector size 0x1000, total 0x1000000
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [200:1000000)
Wrote coreboot table at: b7fe0000, 0x112c bytes, checksum cd50
coreboot table: 4420 bytes.
IMD ROOT    0. b7fff000 00001000
IMD SMALL   1. b7ffe000 00001000
CAR GLOBALS 2. b7ff3000 0000a600
TIME STAMP  3. b7ff2000 00000910
AMDMEM INFO 4. b7fe8000 000093fc
COREBOOT    5. b7fe0000 00008000
IRQ TABLE   6. b7fdf000 00001000
SMP TABLE   7. b7fde000 00001000
ACPI        8. b7fba000 00024000
SMBIOS      9. b7fb9000 00000800
IMD small region:
  IMD ROOT    0. b7ffec00 00000400
  FMAP        1. b7ffeb40 000000b6
  ROMSTAGE    2. b7ffeb20 00000004
  GDT         3. b7ffe920 00000200
BS: BS_WRITE_TABLES times (ms): entry 0 run 8 exit 0
POST: 0x7a
FMAP: area COREBOOT found @ 200 (16776704 bytes)
CBFS: 'COREBOOT Locator' located CBFS at [200:1000000)
CBFS: Locating 'fallback/payload'
CBFS: Found @ offset 49d00 size 109f5
Checking segment from ROM address 0xff049f38
Checking segment from ROM address 0xff049f54
Loading segment from ROM address 0xff049f38
  code (compression=1)
  New segment dstaddr 0x000e0700 memsize 0x1f900 srcaddr 0xff049f70 filesize 0x109bd
Loading Segment: addr: 0x000e0700 memsz: 0x000000000001f900 filesz: 0x00000000000109bd
using LZMA
Loading segment from ROM address 0xff049f54
  Entry Point 0x000fd258
BS: BS_PAYLOAD_LOAD times (ms): entry 0 run 31 exit 0
POST: 0x7b
Jumping to boot code at 000fd258(b7fe0000)
POST: 0xf8
SeaBIOS (version rel-1.12.1-0-ga5cab58)
BUILD: gcc: (coreboot toolchain v29daf0fe 2022-03-16) 8.3.0 binutils: (GNU Binutils) 2.32
Found mainboard ASUS KGPE-D16
Relocating init from 0x000e1d60 to 0xbffb3540 (size 51712)
Found CBFS header at 0xff000238
multiboot: eax=e31b80, ebx=e31b24
Found 52 PCI devices (max PCI bus is 08)
Copying SMBIOS entry point from 0xb7fb9000 to 0x000f6280
Copying ACPI RSDP from 0xb7fba000 to 0x000f6250
Skipping MPTABLE copy due to large size (1196 bytes)
Copying PIR from 0xb7fdf000 to 0x000f6220
Using pmtimer, ioport 0x820
Scan for VGA option rom
Running option rom at c000:0003
Start SeaVGABIOS (version rel-1.12.1-0-ga5cab58)
VGABUILD: gcc: (coreboot toolchain v29daf0fe 2022-03-16) 8.3.0 binutils: (GNU Binutils) 2.32
enter vga_post:
   a=00000000  b=0000ffff  c=00000000  d=0000ffff ds=0000 es=f000 ss=0000
  si=00000000 di=000066a0 bp=00000000 sp=00006dda cs=f000 ip=d031  f=0000
coreboot vga init
Did not find coreboot framebuffer - assuming EGA text
Attempting to allocate 512 bytes lowmem via pmm call to f000:d0ac
pmm call arg1=0
VGA stack allocated at edca0
Hooking hardware timer irq (old=f000fea5 new=c0003e15)
Turning on vga text mode console
set VGA mode 3
SeaBIOS (version rel-1.12.1-0-ga5cab58)
EHCI init on dev 00:12.2 (regs=0xfcd0e020)
EHCI init on dev 00:13.2 (regs=0xfcd0f020)
OHCI init on dev 00:12.0 (regs=0xfcd08000)
OHCI init on dev 00:12.1 (regs=0xfcd09000)
OHCI init on dev 00:13.0 (regs=0xfcd0a000)
OHCI init on dev 00:13.1 (regs=0xfcd0b000)
OHCI init on dev 00:14.5 (regs=0xfcd0c000)
ATA controller 1 at 1f0/3f4/0 (irq 14 dev a1)
ATA controller 2 at 170/374/0 (irq 15 dev a1)
AHCI controller at 00:11.0, iobase 0xfcd0d000, irq 0
Found 0 lpt ports
Found 2 serial ports
Got ps2 nak (status=51)
Searching bootorder for: /pci@i0cf8/pci-bridge@b/*@0
USB keyboard initialized
Searching bootorder for: /pci@i0cf8/usb@12,2/storage@3/*@0/*@0,0
Searching bootorder for: /pci@i0cf8/usb@12,2/usb-*@3
USB MSC vendor='Samsung' product='Flash Drive FIT' rev='1100' type=0 removable=1
USB MSC blksize=512 sectors=62656641
All threads complete.
Scan for option roms

Press ESC for boot menu.

VBE mode info request: 3
Unable to find vesa video mode dimensions 640/480
failed to find a videomode with 640x480 0bpp (0=any).
Searching bootorder for: HALT
drive 0x000f6150: PCHS=0/0/0 translation=lba LCHS=1024/255/63 s=62656641
drive 0x000f6180: PCHS=0/0/0 translation=lba LCHS=1024/255/63 s=976773168
Space available for UMB: c7000-ed000, f5aa0-f6150
Returned 217088 bytes of ZoneHigh
e820 map has 14 items:
  0: 0000000000000000 - 000000000009fc00 = 1 RAM
  1: 000000000009fc00 - 00000000000a0000 = 2 RESERVED
  2: 00000000000f0000 - 0000000000100000 = 2 RESERVED
  3: 0000000000100000 - 00000000b7fb9000 = 1 RAM
  4: 00000000b7fb9000 - 00000000b8000000 = 2 RESERVED
  5: 00000000b8000000 - 00000000bfff5000 = 1 RAM
  6: 00000000bfff5000 - 00000000d0000000 = 2 RESERVED
  7: 00000000fcd00000 - 00000000fcd04000 = 2 RESERVED
  8: 00000000feb00000 - 00000000feb01000 = 2 RESERVED
  9: 00000000fec00000 - 00000000fec01000 = 2 RESERVED
  10: 00000000fed00000 - 00000000fed01000 = 2 RESERVED
  11: 00000000fed40000 - 00000000fed45000 = 2 RESERVED
  12: 0000000100000000 - 0000004038000000 = 1 RAM
  13: 0000004038000000 - 0000004040000000 = 2 RESERVED
enter handle_19:
  NULL
Booting from Hard Disk...
Booting from 0000:7c00
