From 9d6d0e8f7eeae5f0c96847b4d958ab1b033af81e Mon Sep 17 00:00:00 2001
From: Finley Xiao <finley.xiao@rock-chips.com>
Date: Wed, 28 Feb 2018 14:10:27 +0800
Subject: [PATCH] clk: rockchip: px30: Add clock id and
 CLK_SET_RATE_NO_REPARENT for uart1

Change-Id: I1115c5cdeca962b3281297eec0c1d56a1fa7d023
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
---
 drivers/clk/rockchip/clk-px30.c      | 2 +-
 include/dt-bindings/clock/px30-cru.h | 1 +
 2 files changed, 2 insertions(+), 1 deletion(-)

diff --git a/drivers/clk/rockchip/clk-px30.c b/drivers/clk/rockchip/clk-px30.c
index b5bdd975e641..487541fcdfdd 100644
--- a/drivers/clk/rockchip/clk-px30.c
+++ b/drivers/clk/rockchip/clk-px30.c
@@ -617,7 +617,7 @@ static struct rockchip_clk_branch px30_clk_branches[] __initdata = {
 	GATE(SCLK_I2S2_OUT, "clk_i2s2_out", "clk_i2s2_out_pre", CLK_SET_RATE_PARENT,
 			PX30_CLKGATE_CON(10), 10, CLK_GATE_HIWORD_MASK),
 
-	COMPOSITE(0, "clk_uart1_src", mux_uart_src_p, 0,
+	COMPOSITE(SCLK_UART1_SRC, "clk_uart1_src", mux_uart_src_p, CLK_SET_RATE_NO_REPARENT,
 			PX30_CLKSEL_CON(34), 14, 2, MFLAGS, 0, 5, DFLAGS,
 			PX30_CLKGATE_CON(10), 12, GFLAGS),
 	COMPOSITE_FRACMUX(0, "clk_uart1_frac", "clk_uart1_src", CLK_SET_RATE_PARENT,
diff --git a/include/dt-bindings/clock/px30-cru.h b/include/dt-bindings/clock/px30-cru.h
index 0e405d9cdd39..db9fc2a0bb21 100644
--- a/include/dt-bindings/clock/px30-cru.h
+++ b/include/dt-bindings/clock/px30-cru.h
@@ -97,6 +97,7 @@
 #define SCLK_EMMC_DIV		82
 #define SCLK_EMMC_DIV50		83
 #define SCLK_DDRCLK		84
+#define SCLK_UART1_SRC		85
 
 /* dclk gates */
 #define DCLK_VOPB		150
-- 
2.35.3

