{% extends "base-logic.html" %}

{# THE LEFT BLOCK IS A CIRCUIT #}
{% block lblock %}
{% include "verilog-given.html" %}
{% endblock %}

{# THE RIGHT BLOCK IS AN EXPRESSION #}
{% block rblock %}
{% include "expression-ask.html" %}
{% endblock %}

{% block jsblock %}
{{ super() }}
{% endblock %}
