INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:23:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.865ns  (required time - arrival time)
  Source:                 mem_controller5/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer44/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 2.029ns (27.749%)  route 5.283ns (72.251%))
  Logic Levels:           23  (CARRY4=8 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1361, unset)         0.508     0.508    mem_controller5/read_arbiter/data/clk
                         FDRE                                         r  mem_controller5/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  mem_controller5/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=126, unplaced)       0.493     1.227    mem_controller5/read_arbiter/data/sel_prev_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.119     1.346 r  mem_controller5/read_arbiter/data/data_tehb/Memory[0][3]_i_1/O
                         net (fo=4, unplaced)         0.483     1.829    addi3/lhs[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.074 r  addi3/Memory_reg[1][5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     2.081    addi3/Memory_reg[1][5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.131 r  addi3/Memory_reg[1][8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.131    addi3/Memory_reg[1][8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.181 r  addi3/Memory_reg[2][0]_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     2.181    addi3/Memory_reg[2][0]_i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.231 r  addi3/Memory_reg[2][0]_i_31/CO[3]
                         net (fo=1, unplaced)         0.000     2.231    addi3/Memory_reg[2][0]_i_31_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.281 r  addi3/Memory_reg[2][0]_i_26/CO[3]
                         net (fo=1, unplaced)         0.000     2.281    addi3/Memory_reg[2][0]_i_26_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.331 r  addi3/Memory_reg[2][0]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     2.331    addi3/Memory_reg[2][0]_i_19_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.485 r  addi3/Memory_reg[2][0]_i_16/O[3]
                         net (fo=4, unplaced)         0.480     2.965    init18/control/Memory[2][0]_i_5[27]
                         LUT6 (Prop_lut6_I5_O)        0.120     3.085 r  init18/control/Memory[1][0]_i_31__1/O
                         net (fo=1, unplaced)         0.244     3.329    cmpi7/Memory[1][0]_i_5_1
                         LUT6 (Prop_lut6_I5_O)        0.043     3.372 r  cmpi7/Memory[1][0]_i_15/O
                         net (fo=1, unplaced)         0.244     3.616    cmpi7/Memory[1][0]_i_15_n_0
                         LUT6 (Prop_lut6_I5_O)        0.043     3.659 r  cmpi7/Memory[1][0]_i_5/O
                         net (fo=1, unplaced)         0.000     3.659    cmpi7/Memory[1][0]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277     3.936 f  cmpi7/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, unplaced)         0.276     4.212    buffer115/fifo/result[0]
                         LUT5 (Prop_lut5_I0_O)        0.122     4.334 f  buffer115/fifo/fullReg_i_4__1/O
                         net (fo=4, unplaced)         0.268     4.602    buffer115/fifo/buffer115_outs
                         LUT6 (Prop_lut6_I1_O)        0.043     4.645 f  buffer115/fifo/Head[0]_i_3__2/O
                         net (fo=4, unplaced)         0.268     4.913    fork33/control/generateBlocks[0].regblock/transmitValue_i_4__5_0
                         LUT5 (Prop_lut5_I2_O)        0.043     4.956 f  fork33/control/generateBlocks[0].regblock/transmitValue_i_5__6/O
                         net (fo=3, unplaced)         0.262     5.218    init18/control/transmitValue_i_2__68[0]
                         LUT6 (Prop_lut6_I3_O)        0.043     5.261 r  init18/control/transmitValue_i_4__5/O
                         net (fo=1, unplaced)         0.222     5.483    fork54/control/generateBlocks[0].regblock/transmitValue_reg_5
                         LUT5 (Prop_lut5_I0_O)        0.043     5.526 r  fork54/control/generateBlocks[0].regblock/transmitValue_i_2__68/O
                         net (fo=3, unplaced)         0.262     5.788    buffer47/control/transmitValue_reg_44
                         LUT6 (Prop_lut6_I3_O)        0.043     5.831 f  buffer47/control/transmitValue_i_5__4/O
                         net (fo=1, unplaced)         0.377     6.208    buffer47/control/transmitValue_i_5__4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     6.251 r  buffer47/control/transmitValue_i_2__109/O
                         net (fo=17, unplaced)        0.300     6.551    buffer47/control/transmitValue_i_2__109_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     6.594 f  buffer47/control/transmitValue_i_3__31/O
                         net (fo=4, unplaced)         0.268     6.862    fork45/control/generateBlocks[4].regblock/transmitValue_i_3__77_1
                         LUT6 (Prop_lut6_I3_O)        0.043     6.905 f  fork45/control/generateBlocks[4].regblock/transmitValue_i_6__1/O
                         net (fo=1, unplaced)         0.244     7.149    fork45/control/generateBlocks[8].regblock/transmitValue_reg_8
                         LUT6 (Prop_lut6_I3_O)        0.043     7.192 f  fork45/control/generateBlocks[8].regblock/transmitValue_i_3__77/O
                         net (fo=20, unplaced)        0.304     7.496    buffer47/control/outs_reg[5]
                         LUT6 (Prop_lut6_I1_O)        0.043     7.539 r  buffer47/control/outs[5]_i_1__1/O
                         net (fo=7, unplaced)         0.281     7.820    buffer44/E[0]
                         FDRE                                         r  buffer44/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=1361, unset)         0.483     5.183    buffer44/clk
                         FDRE                                         r  buffer44/outs_reg[0]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.955    buffer44/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          4.955    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                 -2.865    




