"use strict";(self.webpackChunkwener_website=self.webpackChunkwener_website||[]).push([["734239"],{880708:function(e,n,r){r.r(n),r.d(n,{frontMatter:()=>t,toc:()=>o,default:()=>h,metadata:()=>i,assets:()=>d,contentTitle:()=>a});var i=JSON.parse('{"id":"embedded/fpga","title":"FPGA (Field-Programmable Gate Array)","description":"FPGA is an integrated circuit designed to be configured by a customer or a designer after manufacturing.","source":"@site/../notes/embedded/fpga.md","sourceDirName":"embedded","slug":"/embedded/fpga","permalink":"/notes/embedded/fpga","draft":false,"unlisted":false,"editUrl":"https://github.com/wenerme/wener/edit/master/notes/../notes/embedded/fpga.md","tags":[{"inline":true,"label":"Embedded","permalink":"/notes/tags/embedded"},{"inline":true,"label":"FPGA","permalink":"/notes/tags/fpga"},{"inline":true,"label":"Hardware","permalink":"/notes/tags/hardware"},{"inline":true,"label":"HDL","permalink":"/notes/tags/hdl"}],"version":"current","lastUpdatedBy":"wener","lastUpdatedAt":1767451770000,"frontMatter":{"title":"FPGA (Field-Programmable Gate Array)","tags":["Embedded","FPGA","Hardware","HDL"]},"sidebar":"docs","previous":{"title":"Embedded FAQ","permalink":"/notes/embedded/faq"},"next":{"title":"Apache MyNewt","permalink":"/notes/embedded/mynewt"}}'),l=r(486106),s=r(917776);let t={title:"FPGA (Field-Programmable Gate Array)",tags:["Embedded","FPGA","Hardware","HDL"]},a="FPGA (Field-Programmable Gate Array)",d={},o=[{value:"Resources &amp; Tips",id:"resources--tips",level:2},{value:"Why FPGA?",id:"why-fpga",level:2},{value:"Key Concepts",id:"key-concepts",level:2},{value:"Major Vendors",id:"major-vendors",level:2},{value:"Intel Altera",id:"intel-altera",level:2},{value:"FAQ",id:"faq",level:2}];function c(e){let n={a:"a",h1:"h1",h2:"h2",header:"header",li:"li",p:"p",strong:"strong",ul:"ul",...(0,s.R)(),...e.components};return(0,l.jsxs)(l.Fragment,{children:[(0,l.jsx)(n.header,{children:(0,l.jsx)(n.h1,{id:"fpga-field-programmable-gate-array",children:"FPGA (Field-Programmable Gate Array)"})}),"\n",(0,l.jsxs)(n.p,{children:[(0,l.jsx)(n.a,{href:"https://en.wikipedia.org/wiki/Field-programmable_gate_array",children:"FPGA"})," is an integrated circuit designed to be configured by a customer or a designer after manufacturing."]}),"\n",(0,l.jsx)(n.h2,{id:"resources--tips",children:"Resources & Tips"}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.a,{href:"http://www.fpga4fun.com/",children:"fpga4fun"})," - Excellent hands-on FPGA tutorials."]}),"\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.a,{href:"https://github.com/olofk/fusesoc",children:"FuseSoC"})," - Package manager and build abstraction tool for FPGA/HDL projects."]}),"\n",(0,l.jsx)(n.li,{children:(0,l.jsx)(n.a,{href:"https://en.wikipedia.org/wiki/List_of_HDL_simulators",children:"List of HDL Simulators"})}),"\n",(0,l.jsx)(n.li,{children:(0,l.jsx)(n.a,{href:"https://youtu.be/gUsHwi4M4xE",children:"Intro Video - What is an FPGA?"})}),"\n",(0,l.jsx)(n.li,{children:(0,l.jsx)(n.a,{href:"https://joelw.id.au/FPGA/CheapFPGADevelopmentBoards",children:"Cheap FPGA Development Boards"})}),"\n"]}),"\n",(0,l.jsx)(n.h2,{id:"why-fpga",children:"Why FPGA?"}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.strong,{children:"Versatility"}),": \u53EF\u4EE5\u505A\u4EFB\u4F55\u4E8B (Can implement any digital logic)."]}),"\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.strong,{children:"Performance"}),": \u975E\u5E38\u5FEB (Extremely fast processing)."]}),"\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.strong,{children:"Parallelism"}),": \u5927\u91CF\u7684\u5E76\u53D1 (Massive concurrency)."]}),"\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.strong,{children:"High I/O"}),": \u9AD8 IO capabilities."]}),"\n"]}),"\n",(0,l.jsx)(n.h2,{id:"key-concepts",children:"Key Concepts"}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.strong,{children:"CLB"}),": Configurable Logic Block."]}),"\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.strong,{children:"IOB"}),": I/O Block."]}),"\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.strong,{children:"LUT"}),": Lookup Table."]}),"\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.strong,{children:"LE (Logic Element)"}),": \u6700\u5C0F\u5355\u4F4D (The smallest unit) = LUT + Flip-Flop + MUX."]}),"\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.strong,{children:"Flip-Flop"}),": \u89E6\u53D1\u5668."]}),"\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.strong,{children:"PWM"}),": Pulse Width Modulator."]}),"\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.strong,{children:"MUX (Multiplexer)"}),": ",(0,l.jsx)(n.a,{href:"https://zh.wikipedia.org/wiki/%E6%95%B0%E6%8D%AE%E9%80%89%E6%8B%A9%E5%99%A8",children:"\u6570\u636E\u9009\u62E9\u5668"}),"."]}),"\n"]}),"\n",(0,l.jsx)(n.h2,{id:"major-vendors",children:"Major Vendors"}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsx)(n.li,{children:(0,l.jsx)(n.strong,{children:"Intel Altera"})}),"\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.strong,{children:"Xilinx"})," (now part of AMD)"]}),"\n",(0,l.jsx)(n.li,{children:(0,l.jsx)(n.strong,{children:"Lattice Semiconductor"})}),"\n",(0,l.jsx)(n.li,{children:(0,l.jsx)(n.strong,{children:"Microsemi"})}),"\n",(0,l.jsx)(n.li,{children:(0,l.jsx)(n.strong,{children:"Achronix"})}),"\n"]}),"\n",(0,l.jsx)(n.h2,{id:"intel-altera",children:"Intel Altera"}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsx)(n.li,{children:(0,l.jsx)(n.a,{href:"https://www.altera.com/products/fpga/overview.html",children:"Altera FPGA Overview"})}),"\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.strong,{children:"Cyclone Family"}),": \u4F4E\u529F\u8017, \u4F4E\u6210\u672C (Low power, low cost).\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsx)(n.li,{children:(0,l.jsx)(n.a,{href:"https://www.intel.com/content/dam/altera-www/global/en_US/pdfs/literature/pt/cyclone-iv-product-table.pdf",children:"Cyclone IV Product Table"})}),"\n"]}),"\n"]}),"\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.strong,{children:"Quartus"}),": ",(0,l.jsx)(n.a,{href:"http://dl.altera.com/17.0/",children:"Development Environment"}),"."]}),"\n",(0,l.jsx)(n.li,{children:(0,l.jsx)(n.a,{href:"https://www.intel.com/content/www/us/en/programmable/products/devices/dev-format.html",children:"Device Part Number Format"})}),"\n"]}),"\n",(0,l.jsx)(n.h2,{id:"faq",children:"FAQ"}),"\n",(0,l.jsxs)(n.ul,{children:["\n",(0,l.jsxs)(n.li,{children:[(0,l.jsx)(n.strong,{children:"VHDL vs. Verilog"}),": The two primary Hardware Description Languages."]}),"\n"]})]})}function h(e={}){let{wrapper:n}={...(0,s.R)(),...e.components};return n?(0,l.jsx)(n,{...e,children:(0,l.jsx)(c,{...e})}):c(e)}},917776:function(e,n,r){r.d(n,{R:()=>t,x:()=>a});var i=r(7378);let l={},s=i.createContext(l);function t(e){let n=i.useContext(s);return i.useMemo(function(){return"function"==typeof e?e(n):{...n,...e}},[n,e])}function a(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(l):e.components||l:t(e.components),i.createElement(s.Provider,{value:n},e.children)}}}]);