

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sun Jul 14 19:39:07 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    14.360|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8113|  8113|  8113|  8113|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  8112|  8112|         8|          -|          -|  1014|    no    |
        | + Pool_Row_Loop                 |     5|     5|         4|          2|          1|     2|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [cnn/max_pool_1.cpp:10]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.82>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i10 [ 0, %0 ], [ %add_ln10, %Col_Loop_end ]" [cnn/max_pool_1.cpp:10]   --->   Operation 9 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %select_ln29_6, %Col_Loop_end ]" [cnn/max_pool_1.cpp:29]   --->   Operation 10 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln13_8, %Col_Loop_end ]" [cnn/max_pool_1.cpp:13]   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln13_7, %Col_Loop_end ]" [cnn/max_pool_1.cpp:13]   --->   Operation 12 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %c, %Col_Loop_end ]"   --->   Operation 13 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.77ns)   --->   "%icmp_ln10 = icmp eq i10 %indvar_flatten17, -10" [cnn/max_pool_1.cpp:10]   --->   Operation 14 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln10 = add i10 %indvar_flatten17, 1" [cnn/max_pool_1.cpp:10]   --->   Operation 15 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %4, label %Col_Loop_begin" [cnn/max_pool_1.cpp:10]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [cnn/max_pool_1.cpp:10]   --->   Operation 17 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1014, i64 1014, i64 1014)"   --->   Operation 19 'speclooptripcount' 'empty_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.55ns)   --->   "%icmp_ln13 = icmp eq i8 %indvar_flatten, -87" [cnn/max_pool_1.cpp:13]   --->   Operation 20 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln29_5 = select i1 %icmp_ln13, i4 0, i4 %r_0" [cnn/max_pool_1.cpp:29]   --->   Operation 21 'select' 'select_ln29_5' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.98ns)   --->   "%select_ln29_6 = select i1 %icmp_ln13, i3 %f, i3 %f_0" [cnn/max_pool_1.cpp:29]   --->   Operation 22 'select' 'select_ln29_6' <Predicate = (!icmp_ln10)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i3 %select_ln29_6 to i13" [cnn/max_pool_1.cpp:26]   --->   Operation 23 'zext' 'zext_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_6)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn/max_pool_1.cpp:26]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_6)   --->   "%select_ln29_7 = select i1 %icmp_ln13, i5 0, i5 %shl_ln" [cnn/max_pool_1.cpp:29]   --->   Operation 25 'select' 'select_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_7)   --->   "%xor_ln29 = xor i1 %icmp_ln13, true" [cnn/max_pool_1.cpp:29]   --->   Operation 26 'xor' 'xor_ln29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [cnn/max_pool_1.cpp:16]   --->   Operation 27 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_7 = and i1 %icmp_ln16, %xor_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 28 'and' 'and_ln29_7' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%r = add i4 %select_ln29_5, 1" [cnn/max_pool_1.cpp:13]   --->   Operation 29 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln13)   --->   "%or_ln13 = or i1 %and_ln29_7, %icmp_ln13" [cnn/max_pool_1.cpp:13]   --->   Operation 31 'or' 'or_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln13 = select i1 %or_ln13, i4 0, i4 %c_0" [cnn/max_pool_1.cpp:13]   --->   Operation 32 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln13_6)   --->   "%shl_ln26_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r, i1 false)" [cnn/max_pool_1.cpp:26]   --->   Operation 33 'bitconcatenate' 'shl_ln26_mid1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln13_6 = select i1 %and_ln29_7, i5 %shl_ln26_mid1, i5 %select_ln29_7" [cnn/max_pool_1.cpp:13]   --->   Operation 34 'select' 'select_ln13_6' <Predicate = (!icmp_ln10)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.02ns)   --->   "%select_ln13_7 = select i1 %and_ln29_7, i4 %r, i4 %select_ln29_5" [cnn/max_pool_1.cpp:13]   --->   Operation 35 'select' 'select_ln13_7' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %select_ln13_7 to i8" [cnn/max_pool_1.cpp:36]   --->   Operation 36 'zext' 'zext_ln36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.49ns)   --->   "%mul_ln36 = mul i8 %zext_ln36, 13" [cnn/max_pool_1.cpp:36]   --->   Operation 37 'mul' 'mul_ln36' <Predicate = (!icmp_ln10)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str247) nounwind" [cnn/max_pool_1.cpp:17]   --->   Operation 38 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str247)" [cnn/max_pool_1.cpp:17]   --->   Operation 39 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln13, i1 false)" [cnn/max_pool_1.cpp:27]   --->   Operation 40 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i5 %shl_ln2 to i10" [cnn/max_pool_1.cpp:27]   --->   Operation 41 'zext' 'zext_ln27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln27 = or i5 %shl_ln2, 1" [cnn/max_pool_1.cpp:27]   --->   Operation 42 'or' 'or_ln27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i5 %or_ln27 to i10" [cnn/max_pool_1.cpp:20]   --->   Operation 43 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.76ns)   --->   "br label %2" [cnn/max_pool_1.cpp:20]   --->   Operation 44 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [cnn/max_pool_1.cpp:40]   --->   Operation 45 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 14.3>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %select_ln29_2, %Pool_Row_Loop ]" [cnn/max_pool_1.cpp:29]   --->   Operation 46 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop ]"   --->   Operation 47 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [cnn/max_pool_1.cpp:20]   --->   Operation 48 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.56ns)   --->   "%mpr = add i2 %mpr_0, 1" [cnn/max_pool_1.cpp:20]   --->   Operation 50 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %3, label %Pool_Row_Loop" [cnn/max_pool_1.cpp:20]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0 to i5" [cnn/max_pool_1.cpp:20]   --->   Operation 52 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.78ns)   --->   "%i = add i5 %zext_ln20, %select_ln13_6" [cnn/max_pool_1.cpp:26]   --->   Operation 53 'add' 'i' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %i to i10" [cnn/max_pool_1.cpp:29]   --->   Operation 54 'zext' 'zext_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i10 26, %zext_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 55 'mul' 'mul_ln29' <Predicate = (!icmp_ln20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln29 = add i10 %mul_ln29, %zext_ln27" [cnn/max_pool_1.cpp:29]   --->   Operation 56 'add' 'add_ln29' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29, i3 0)" [cnn/max_pool_1.cpp:29]   --->   Operation 57 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29, i1 false)" [cnn/max_pool_1.cpp:29]   --->   Operation 58 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i11 %tmp to i13" [cnn/max_pool_1.cpp:29]   --->   Operation 59 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i13 %p_shl2_cast, %zext_ln29_3" [cnn/max_pool_1.cpp:29]   --->   Operation 60 'sub' 'sub_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 61 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_4 = add i13 %sub_ln29, %zext_ln26" [cnn/max_pool_1.cpp:29]   --->   Operation 61 'add' 'add_ln29_4' <Predicate = (!icmp_ln20)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i13 %add_ln29_4 to i64" [cnn/max_pool_1.cpp:29]   --->   Operation 62 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [4056 x float]* @conv_1_out, i64 0, i64 %zext_ln29_4" [cnn/max_pool_1.cpp:29]   --->   Operation 63 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln29_5 = add i10 %mul_ln29, %zext_ln20_1" [cnn/max_pool_1.cpp:29]   --->   Operation 64 'add' 'add_ln29_5' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln29_5, i3 0)" [cnn/max_pool_1.cpp:29]   --->   Operation 65 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln29_5, i1 false)" [cnn/max_pool_1.cpp:29]   --->   Operation 66 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i11 %tmp_6 to i13" [cnn/max_pool_1.cpp:29]   --->   Operation 67 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_1 = sub i13 %p_shl_cast, %zext_ln29_5" [cnn/max_pool_1.cpp:29]   --->   Operation 68 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_6 = add i13 %sub_ln29_1, %zext_ln26" [cnn/max_pool_1.cpp:29]   --->   Operation 69 'add' 'add_ln29_6' <Predicate = (!icmp_ln20)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i13 %add_ln29_6 to i64" [cnn/max_pool_1.cpp:29]   --->   Operation 70 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [4056 x float]* @conv_1_out, i64 0, i64 %zext_ln29_6" [cnn/max_pool_1.cpp:29]   --->   Operation 71 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 72 'load' 'conv_1_out_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_3 : Operation 73 [2/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 73 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 4 <SV = 3> <Delay = 8.68>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 74 'load' 'conv_1_out_load' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_4 : Operation 75 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp ogt float %conv_1_out_load, %max_0" [cnn/max_pool_1.cpp:29]   --->   Operation 75 'fcmp' 'tmp_2' <Predicate = (!icmp_ln20)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [cnn/max_pool_1.cpp:29]   --->   Operation 76 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>

State 5 <SV = 4> <Delay = 12.5>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_1_out_load to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 77 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 78 'partselect' 'tmp_s' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 79 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast float %max_0 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 80 'bitcast' 'bitcast_ln29_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 81 'partselect' 'tmp_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i32 %bitcast_ln29_4 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 82 'trunc' 'trunc_ln29_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_s, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 83 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln20)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (2.44ns)   --->   "%icmp_ln29_8 = icmp eq i23 %trunc_ln29, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 84 'icmp' 'icmp_ln29_8' <Predicate = (!icmp_ln20)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29 = or i1 %icmp_ln29_8, %icmp_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 85 'or' 'or_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (1.55ns)   --->   "%icmp_ln29_9 = icmp ne i8 %tmp_1, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 86 'icmp' 'icmp_ln29_9' <Predicate = (!icmp_ln20)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (2.44ns)   --->   "%icmp_ln29_10 = icmp eq i23 %trunc_ln29_4, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 87 'icmp' 'icmp_ln29_10' <Predicate = (!icmp_ln20)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_4 = or i1 %icmp_ln29_10, %icmp_ln29_9" [cnn/max_pool_1.cpp:29]   --->   Operation 88 'or' 'or_ln29_4' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%and_ln29 = and i1 %or_ln29, %or_ln29_4" [cnn/max_pool_1.cpp:29]   --->   Operation 89 'and' 'and_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp ogt float %conv_1_out_load, %max_0" [cnn/max_pool_1.cpp:29]   --->   Operation 90 'fcmp' 'tmp_2' <Predicate = (!icmp_ln20)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_4 = and i1 %and_ln29, %tmp_2" [cnn/max_pool_1.cpp:29]   --->   Operation 91 'and' 'and_ln29_4' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29_4, float %conv_1_out_load, float %max_0" [cnn/max_pool_1.cpp:29]   --->   Operation 92 'select' 'select_ln29' <Predicate = (!icmp_ln20)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %conv_1_out_load_1, %select_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 93 'fcmp' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 12.5>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str348) nounwind" [cnn/max_pool_1.cpp:21]   --->   Operation 94 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str348)" [cnn/max_pool_1.cpp:21]   --->   Operation 95 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str449) nounwind" [cnn/max_pool_1.cpp:22]   --->   Operation 96 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast float %conv_1_out_load_1 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 97 'bitcast' 'bitcast_ln29_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_5, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 98 'partselect' 'tmp_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i32 %bitcast_ln29_5 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 99 'trunc' 'trunc_ln29_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast float %select_ln29 to i32" [cnn/max_pool_1.cpp:29]   --->   Operation 100 'bitcast' 'bitcast_ln29_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_6, i32 23, i32 30)" [cnn/max_pool_1.cpp:29]   --->   Operation 101 'partselect' 'tmp_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i32 %bitcast_ln29_6 to i23" [cnn/max_pool_1.cpp:29]   --->   Operation 102 'trunc' 'trunc_ln29_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.55ns)   --->   "%icmp_ln29_11 = icmp ne i8 %tmp_3, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 103 'icmp' 'icmp_ln29_11' <Predicate = (!icmp_ln20)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (2.44ns)   --->   "%icmp_ln29_12 = icmp eq i23 %trunc_ln29_5, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 104 'icmp' 'icmp_ln29_12' <Predicate = (!icmp_ln20)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_5 = or i1 %icmp_ln29_12, %icmp_ln29_11" [cnn/max_pool_1.cpp:29]   --->   Operation 105 'or' 'or_ln29_5' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (1.55ns)   --->   "%icmp_ln29_13 = icmp ne i8 %tmp_4, -1" [cnn/max_pool_1.cpp:29]   --->   Operation 106 'icmp' 'icmp_ln29_13' <Predicate = (!icmp_ln20)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (2.44ns)   --->   "%icmp_ln29_14 = icmp eq i23 %trunc_ln29_6, 0" [cnn/max_pool_1.cpp:29]   --->   Operation 107 'icmp' 'icmp_ln29_14' <Predicate = (!icmp_ln20)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_6 = or i1 %icmp_ln29_14, %icmp_ln29_13" [cnn/max_pool_1.cpp:29]   --->   Operation 108 'or' 'or_ln29_6' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%and_ln29_5 = and i1 %or_ln29_5, %or_ln29_6" [cnn/max_pool_1.cpp:29]   --->   Operation 109 'and' 'and_ln29_5' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp ogt float %conv_1_out_load_1, %select_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 110 'fcmp' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_6 = and i1 %and_ln29_5, %tmp_5" [cnn/max_pool_1.cpp:29]   --->   Operation 111 'and' 'and_ln29_6' <Predicate = (!icmp_ln20)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_6, float %conv_1_out_load_1, float %select_ln29" [cnn/max_pool_1.cpp:29]   --->   Operation 112 'select' 'select_ln29_2' <Predicate = (!icmp_ln20)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str348, i32 %tmp_8)" [cnn/max_pool_1.cpp:34]   --->   Operation 113 'specregionend' 'empty_7' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "br label %2" [cnn/max_pool_1.cpp:20]   --->   Operation 114 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 5.16>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i4 %select_ln13 to i8" [cnn/max_pool_1.cpp:36]   --->   Operation 115 'zext' 'zext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.91ns)   --->   "%add_ln36 = add i8 %mul_ln36, %zext_ln36_4" [cnn/max_pool_1.cpp:36]   --->   Operation 116 'add' 'add_ln36' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i8 %add_ln36 to i64" [cnn/max_pool_1.cpp:36]   --->   Operation 117 'zext' 'zext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%max_pool_out_0_addr = getelementptr [169 x float]* %max_pool_out_0, i64 0, i64 %zext_ln36_5" [cnn/max_pool_1.cpp:36]   --->   Operation 118 'getelementptr' 'max_pool_out_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%max_pool_out_1_addr = getelementptr [169 x float]* %max_pool_out_1, i64 0, i64 %zext_ln36_5" [cnn/max_pool_1.cpp:36]   --->   Operation 119 'getelementptr' 'max_pool_out_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%max_pool_out_2_addr = getelementptr [169 x float]* %max_pool_out_2, i64 0, i64 %zext_ln36_5" [cnn/max_pool_1.cpp:36]   --->   Operation 120 'getelementptr' 'max_pool_out_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%max_pool_out_3_addr = getelementptr [169 x float]* %max_pool_out_3, i64 0, i64 %zext_ln36_5" [cnn/max_pool_1.cpp:36]   --->   Operation 121 'getelementptr' 'max_pool_out_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%max_pool_out_4_addr = getelementptr [169 x float]* %max_pool_out_4, i64 0, i64 %zext_ln36_5" [cnn/max_pool_1.cpp:36]   --->   Operation 122 'getelementptr' 'max_pool_out_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%max_pool_out_5_addr = getelementptr [169 x float]* %max_pool_out_5, i64 0, i64 %zext_ln36_5" [cnn/max_pool_1.cpp:36]   --->   Operation 123 'getelementptr' 'max_pool_out_5_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.30ns)   --->   "switch i3 %select_ln29_6, label %branch5 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
  ]" [cnn/max_pool_1.cpp:36]   --->   Operation 124 'switch' <Predicate = true> <Delay = 1.30>
ST_7 : Operation 125 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_4_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 125 'store' <Predicate = (select_ln29_6 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 126 'br' <Predicate = (select_ln29_6 == 4)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_3_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 127 'store' <Predicate = (select_ln29_6 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 128 'br' <Predicate = (select_ln29_6 == 3)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_2_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 129 'store' <Predicate = (select_ln29_6 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 130 'br' <Predicate = (select_ln29_6 == 2)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_1_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 131 'store' <Predicate = (select_ln29_6 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 132 'br' <Predicate = (select_ln29_6 == 1)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_0_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 133 'store' <Predicate = (select_ln29_6 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 134 'br' <Predicate = (select_ln29_6 == 0)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (3.25ns)   --->   "store float %max_0, float* %max_pool_out_5_addr, align 4" [cnn/max_pool_1.cpp:36]   --->   Operation 135 'store' <Predicate = (select_ln29_6 == 7) | (select_ln29_6 == 6) | (select_ln29_6 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 169> <RAM>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn/max_pool_1.cpp:36]   --->   Operation 136 'br' <Predicate = (select_ln29_6 == 7) | (select_ln29_6 == 6) | (select_ln29_6 == 5)> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str247, i32 %tmp_7)" [cnn/max_pool_1.cpp:37]   --->   Operation 137 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln13, 1" [cnn/max_pool_1.cpp:16]   --->   Operation 138 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (1.91ns)   --->   "%add_ln13_2 = add i8 %indvar_flatten, 1" [cnn/max_pool_1.cpp:13]   --->   Operation 139 'add' 'add_ln13_2' <Predicate = (!icmp_ln13)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (1.24ns)   --->   "%select_ln13_8 = select i1 %icmp_ln13, i8 1, i8 %add_ln13_2" [cnn/max_pool_1.cpp:13]   --->   Operation 140 'select' 'select_ln13_8' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "br label %1" [cnn/max_pool_1.cpp:16]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_out_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10             (br               ) [ 01111111]
indvar_flatten17    (phi              ) [ 00100000]
f_0                 (phi              ) [ 00100000]
indvar_flatten      (phi              ) [ 00111111]
r_0                 (phi              ) [ 00100000]
c_0                 (phi              ) [ 00100000]
icmp_ln10           (icmp             ) [ 00111111]
add_ln10            (add              ) [ 01111111]
br_ln10             (br               ) [ 00000000]
f                   (add              ) [ 00000000]
specloopname_ln0    (specloopname     ) [ 00000000]
empty_9             (speclooptripcount) [ 00000000]
icmp_ln13           (icmp             ) [ 00011111]
select_ln29_5       (select           ) [ 00000000]
select_ln29_6       (select           ) [ 01111111]
zext_ln26           (zext             ) [ 00011110]
shl_ln              (bitconcatenate   ) [ 00000000]
select_ln29_7       (select           ) [ 00000000]
xor_ln29            (xor              ) [ 00000000]
icmp_ln16           (icmp             ) [ 00000000]
and_ln29_7          (and              ) [ 00000000]
r                   (add              ) [ 00000000]
specloopname_ln0    (specloopname     ) [ 00000000]
or_ln13             (or               ) [ 00000000]
select_ln13         (select           ) [ 00011111]
shl_ln26_mid1       (bitconcatenate   ) [ 00000000]
select_ln13_6       (select           ) [ 00011110]
select_ln13_7       (select           ) [ 01111111]
zext_ln36           (zext             ) [ 00000000]
mul_ln36            (mul              ) [ 00011111]
specloopname_ln17   (specloopname     ) [ 00000000]
tmp_7               (specregionbegin  ) [ 00011111]
shl_ln2             (bitconcatenate   ) [ 00000000]
zext_ln27           (zext             ) [ 00011110]
or_ln27             (or               ) [ 00000000]
zext_ln20_1         (zext             ) [ 00011110]
br_ln20             (br               ) [ 00111111]
ret_ln40            (ret              ) [ 00000000]
max_0               (phi              ) [ 00011101]
mpr_0               (phi              ) [ 00010000]
icmp_ln20           (icmp             ) [ 00111111]
empty               (speclooptripcount) [ 00000000]
mpr                 (add              ) [ 00111111]
br_ln20             (br               ) [ 00000000]
zext_ln20           (zext             ) [ 00000000]
i                   (add              ) [ 00000000]
zext_ln29           (zext             ) [ 00000000]
mul_ln29            (mul              ) [ 00000000]
add_ln29            (add              ) [ 00000000]
p_shl2_cast         (bitconcatenate   ) [ 00000000]
tmp                 (bitconcatenate   ) [ 00000000]
zext_ln29_3         (zext             ) [ 00000000]
sub_ln29            (sub              ) [ 00000000]
add_ln29_4          (add              ) [ 00000000]
zext_ln29_4         (zext             ) [ 00000000]
conv_1_out_addr     (getelementptr    ) [ 00001000]
add_ln29_5          (add              ) [ 00000000]
p_shl_cast          (bitconcatenate   ) [ 00000000]
tmp_6               (bitconcatenate   ) [ 00000000]
zext_ln29_5         (zext             ) [ 00000000]
sub_ln29_1          (sub              ) [ 00000000]
add_ln29_6          (add              ) [ 00000000]
zext_ln29_6         (zext             ) [ 00000000]
conv_1_out_addr_1   (getelementptr    ) [ 00001000]
conv_1_out_load     (load             ) [ 00010100]
conv_1_out_load_1   (load             ) [ 00011110]
bitcast_ln29        (bitcast          ) [ 00000000]
tmp_s               (partselect       ) [ 00000000]
trunc_ln29          (trunc            ) [ 00000000]
bitcast_ln29_4      (bitcast          ) [ 00000000]
tmp_1               (partselect       ) [ 00000000]
trunc_ln29_4        (trunc            ) [ 00000000]
icmp_ln29           (icmp             ) [ 00000000]
icmp_ln29_8         (icmp             ) [ 00000000]
or_ln29             (or               ) [ 00000000]
icmp_ln29_9         (icmp             ) [ 00000000]
icmp_ln29_10        (icmp             ) [ 00000000]
or_ln29_4           (or               ) [ 00000000]
and_ln29            (and              ) [ 00000000]
tmp_2               (fcmp             ) [ 00000000]
and_ln29_4          (and              ) [ 00000000]
select_ln29         (select           ) [ 00001010]
specloopname_ln21   (specloopname     ) [ 00000000]
tmp_8               (specregionbegin  ) [ 00000000]
specpipeline_ln22   (specpipeline     ) [ 00000000]
bitcast_ln29_5      (bitcast          ) [ 00000000]
tmp_3               (partselect       ) [ 00000000]
trunc_ln29_5        (trunc            ) [ 00000000]
bitcast_ln29_6      (bitcast          ) [ 00000000]
tmp_4               (partselect       ) [ 00000000]
trunc_ln29_6        (trunc            ) [ 00000000]
icmp_ln29_11        (icmp             ) [ 00000000]
icmp_ln29_12        (icmp             ) [ 00000000]
or_ln29_5           (or               ) [ 00000000]
icmp_ln29_13        (icmp             ) [ 00000000]
icmp_ln29_14        (icmp             ) [ 00000000]
or_ln29_6           (or               ) [ 00000000]
and_ln29_5          (and              ) [ 00000000]
tmp_5               (fcmp             ) [ 00000000]
and_ln29_6          (and              ) [ 00000000]
select_ln29_2       (select           ) [ 00111111]
empty_7             (specregionend    ) [ 00000000]
br_ln20             (br               ) [ 00111111]
zext_ln36_4         (zext             ) [ 00000000]
add_ln36            (add              ) [ 00000000]
zext_ln36_5         (zext             ) [ 00000000]
max_pool_out_0_addr (getelementptr    ) [ 00000000]
max_pool_out_1_addr (getelementptr    ) [ 00000000]
max_pool_out_2_addr (getelementptr    ) [ 00000000]
max_pool_out_3_addr (getelementptr    ) [ 00000000]
max_pool_out_4_addr (getelementptr    ) [ 00000000]
max_pool_out_5_addr (getelementptr    ) [ 00000000]
switch_ln36         (switch           ) [ 00000000]
store_ln36          (store            ) [ 00000000]
br_ln36             (br               ) [ 00000000]
store_ln36          (store            ) [ 00000000]
br_ln36             (br               ) [ 00000000]
store_ln36          (store            ) [ 00000000]
br_ln36             (br               ) [ 00000000]
store_ln36          (store            ) [ 00000000]
br_ln36             (br               ) [ 00000000]
store_ln36          (store            ) [ 00000000]
br_ln36             (br               ) [ 00000000]
store_ln36          (store            ) [ 00000000]
br_ln36             (br               ) [ 00000000]
empty_8             (specregionend    ) [ 00000000]
c                   (add              ) [ 01111111]
add_ln13_2          (add              ) [ 00000000]
select_ln13_8       (select           ) [ 01111111]
br_ln16             (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_out_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_pool_out_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_out_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_pool_out_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_1_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str247"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str449"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="conv_1_out_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="13" slack="0"/>
<pin id="114" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="conv_1_out_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="13" slack="0"/>
<pin id="121" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_1/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="131" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="0"/>
<pin id="133" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_load/3 conv_1_out_load_1/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="max_pool_out_0_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_0_addr/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="max_pool_out_1_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="8" slack="0"/>
<pin id="146" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_1_addr/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="max_pool_out_2_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_2_addr/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="max_pool_out_3_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_3_addr/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="max_pool_out_4_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_4_addr/7 "/>
</bind>
</comp>

<comp id="170" class="1004" name="max_pool_out_5_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_5_addr/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln36_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="1"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln36_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln36_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln36_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="1"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln36_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln36_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="1"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/7 "/>
</bind>
</comp>

<comp id="213" class="1005" name="indvar_flatten17_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="1"/>
<pin id="215" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="indvar_flatten17_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="10" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/2 "/>
</bind>
</comp>

<comp id="224" class="1005" name="f_0_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="1"/>
<pin id="226" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="f_0_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="235" class="1005" name="indvar_flatten_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="indvar_flatten_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="8" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="r_0_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="1"/>
<pin id="249" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="r_0_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="4" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="c_0_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="1"/>
<pin id="260" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="c_0_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="4" slack="1"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="max_0_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="max_0_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="32" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/3 "/>
</bind>
</comp>

<comp id="287" class="1005" name="mpr_0_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="1"/>
<pin id="289" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="mpr_0_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="2" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/4 tmp_5/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln10_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln10_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="f_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln13_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln29_5_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_5/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln29_6_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="3" slack="0"/>
<pin id="339" dir="0" index="2" bw="3" slack="0"/>
<pin id="340" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_6/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln26_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="0"/>
<pin id="346" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="shl_ln_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="0" index="2" bw="1" slack="0"/>
<pin id="352" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="select_ln29_7_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_7/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="xor_ln29_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln29/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln16_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="3" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="and_ln29_7_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_7/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="r_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="4" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="or_ln13_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln13/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln13_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="4" slack="0"/>
<pin id="398" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="shl_ln26_mid1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="0" index="1" bw="4" slack="0"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln26_mid1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln13_6_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="0" index="2" bw="5" slack="0"/>
<pin id="414" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_6/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln13_7_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="0" index="2" bw="4" slack="0"/>
<pin id="422" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_7/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln36_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mul_ln36_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="4" slack="0"/>
<pin id="432" dir="0" index="1" bw="5" slack="0"/>
<pin id="433" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln36/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="shl_ln2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln27_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="or_ln27_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln20_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln20_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="2" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="mpr_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="2" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln20_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="0"/>
<pin id="472" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="i_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="0" index="1" bw="5" slack="1"/>
<pin id="477" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln29_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="mul_ln29_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="0"/>
<pin id="485" dir="0" index="1" bw="5" slack="0"/>
<pin id="486" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln29_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="0"/>
<pin id="491" dir="0" index="1" bw="5" slack="1"/>
<pin id="492" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_shl2_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="13" slack="0"/>
<pin id="496" dir="0" index="1" bw="10" slack="0"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="11" slack="0"/>
<pin id="504" dir="0" index="1" bw="10" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln29_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="11" slack="0"/>
<pin id="512" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_3/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sub_ln29_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="13" slack="0"/>
<pin id="516" dir="0" index="1" bw="11" slack="0"/>
<pin id="517" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln29_4_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="13" slack="0"/>
<pin id="522" dir="0" index="1" bw="3" slack="1"/>
<pin id="523" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_4/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln29_4_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="13" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_4/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln29_5_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="10" slack="0"/>
<pin id="532" dir="0" index="1" bw="5" slack="1"/>
<pin id="533" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_5/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_shl_cast_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="13" slack="0"/>
<pin id="537" dir="0" index="1" bw="10" slack="0"/>
<pin id="538" dir="0" index="2" bw="1" slack="0"/>
<pin id="539" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_6_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="11" slack="0"/>
<pin id="545" dir="0" index="1" bw="10" slack="0"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln29_5_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="11" slack="0"/>
<pin id="553" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_5/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sub_ln29_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="13" slack="0"/>
<pin id="557" dir="0" index="1" bw="11" slack="0"/>
<pin id="558" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_1/3 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln29_6_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="13" slack="0"/>
<pin id="563" dir="0" index="1" bw="3" slack="1"/>
<pin id="564" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_6/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln29_6_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="13" slack="0"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_6/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="bitcast_ln29_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_s_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="0" index="2" bw="6" slack="0"/>
<pin id="578" dir="0" index="3" bw="6" slack="0"/>
<pin id="579" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="trunc_ln29_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="0"/>
<pin id="586" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="bitcast_ln29_4_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="2"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_4/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="0" index="2" bw="6" slack="0"/>
<pin id="596" dir="0" index="3" bw="6" slack="0"/>
<pin id="597" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="trunc_ln29_4_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_4/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln29_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln29_8_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="23" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_8/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="or_ln29_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln29_9_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_9/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln29_10_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="23" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_10/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="or_ln29_4_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_4/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="and_ln29_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="and_ln29_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_4/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="select_ln29_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="1"/>
<pin id="657" dir="0" index="2" bw="32" slack="2"/>
<pin id="658" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/5 "/>
</bind>
</comp>

<comp id="662" class="1004" name="bitcast_ln29_5_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="2"/>
<pin id="664" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_5/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_3_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="0"/>
<pin id="667" dir="0" index="1" bw="32" slack="0"/>
<pin id="668" dir="0" index="2" bw="6" slack="0"/>
<pin id="669" dir="0" index="3" bw="6" slack="0"/>
<pin id="670" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="trunc_ln29_5_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_5/6 "/>
</bind>
</comp>

<comp id="679" class="1004" name="bitcast_ln29_6_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_6/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_4_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="8" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="0" index="2" bw="6" slack="0"/>
<pin id="686" dir="0" index="3" bw="6" slack="0"/>
<pin id="687" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="trunc_ln29_6_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="0"/>
<pin id="694" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29_6/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln29_11_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_11/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln29_12_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="23" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_12/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="or_ln29_5_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_5/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="icmp_ln29_13_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_13/6 "/>
</bind>
</comp>

<comp id="720" class="1004" name="icmp_ln29_14_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="23" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_14/6 "/>
</bind>
</comp>

<comp id="726" class="1004" name="or_ln29_6_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_6/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="and_ln29_5_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_5/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="and_ln29_6_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29_6/6 "/>
</bind>
</comp>

<comp id="744" class="1004" name="select_ln29_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="2"/>
<pin id="747" dir="0" index="2" bw="32" slack="1"/>
<pin id="748" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="zext_ln36_4_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="2"/>
<pin id="752" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/7 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln36_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="8" slack="2"/>
<pin id="755" dir="0" index="1" bw="4" slack="0"/>
<pin id="756" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/7 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln36_5_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_5/7 "/>
</bind>
</comp>

<comp id="768" class="1004" name="c_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="4" slack="2"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/7 "/>
</bind>
</comp>

<comp id="773" class="1004" name="add_ln13_2_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="2"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/7 "/>
</bind>
</comp>

<comp id="779" class="1004" name="select_ln13_8_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="2"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="0" index="2" bw="8" slack="0"/>
<pin id="783" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_8/7 "/>
</bind>
</comp>

<comp id="786" class="1005" name="icmp_ln10_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="790" class="1005" name="add_ln10_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="0"/>
<pin id="792" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="795" class="1005" name="icmp_ln13_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="2"/>
<pin id="797" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="800" class="1005" name="select_ln29_6_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="3" slack="0"/>
<pin id="802" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln29_6 "/>
</bind>
</comp>

<comp id="805" class="1005" name="zext_ln26_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="13" slack="1"/>
<pin id="807" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="811" class="1005" name="select_ln13_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="4" slack="2"/>
<pin id="813" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="817" class="1005" name="select_ln13_6_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="5" slack="1"/>
<pin id="819" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_6 "/>
</bind>
</comp>

<comp id="822" class="1005" name="select_ln13_7_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="4" slack="0"/>
<pin id="824" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13_7 "/>
</bind>
</comp>

<comp id="827" class="1005" name="mul_ln36_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="2"/>
<pin id="829" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln36 "/>
</bind>
</comp>

<comp id="832" class="1005" name="zext_ln27_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="10" slack="1"/>
<pin id="834" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

<comp id="837" class="1005" name="zext_ln20_1_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="10" slack="1"/>
<pin id="839" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_1 "/>
</bind>
</comp>

<comp id="842" class="1005" name="icmp_ln20_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="846" class="1005" name="mpr_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="2" slack="0"/>
<pin id="848" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="851" class="1005" name="conv_1_out_addr_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="12" slack="1"/>
<pin id="853" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="856" class="1005" name="conv_1_out_addr_1_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="12" slack="1"/>
<pin id="858" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_1 "/>
</bind>
</comp>

<comp id="861" class="1005" name="conv_1_out_load_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_load "/>
</bind>
</comp>

<comp id="868" class="1005" name="conv_1_out_load_1_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_load_1 "/>
</bind>
</comp>

<comp id="875" class="1005" name="select_ln29_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="1"/>
<pin id="877" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="882" class="1005" name="select_ln29_2_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="1"/>
<pin id="884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_2 "/>
</bind>
</comp>

<comp id="887" class="1005" name="c_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="4" slack="1"/>
<pin id="889" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="892" class="1005" name="select_ln13_8_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="1"/>
<pin id="894" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln13_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="76" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="76" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="110" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="117" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="76" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="76" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="76" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="76" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="76" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="76" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="163" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="156" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="149" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="142" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="135" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="170" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="239" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="20" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="60" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="278"><net_src comp="269" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="285"><net_src comp="269" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="290"><net_src comp="62" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="124" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="269" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="217" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="217" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="228" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="26" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="239" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="20" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="251" pin="4"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="322" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="316" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="228" pin="4"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="251" pin="4"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="361"><net_src comp="322" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="42" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="348" pin="3"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="322" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="44" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="262" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="46" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="364" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="328" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="48" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="376" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="322" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="399"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="20" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="262" pin="4"/><net_sink comp="394" pin=2"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="382" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="40" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="415"><net_src comp="376" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="402" pin="3"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="356" pin="3"/><net_sink comp="410" pin=2"/></net>

<net id="423"><net_src comp="376" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="382" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="328" pin="3"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="52" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="38" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="394" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="40" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="436" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="58" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="291" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="64" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="291" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="68" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="291" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="474" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="70" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="479" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="72" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="489" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="16" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="74" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="489" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="40" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="494" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="510" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="534"><net_src comp="483" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="540"><net_src comp="72" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="530" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="16" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="548"><net_src comp="74" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="530" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="40" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="554"><net_src comp="543" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="535" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="561" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="580"><net_src comp="78" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="571" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="80" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="82" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="587"><net_src comp="571" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="269" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="78" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="588" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="80" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="82" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="605"><net_src comp="588" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="574" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="84" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="584" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="86" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="606" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="592" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="84" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="602" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="86" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="624" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="618" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="298" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="269" pin="1"/><net_sink comp="654" pin=2"/></net>

<net id="661"><net_src comp="654" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="671"><net_src comp="78" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="662" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="80" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="82" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="678"><net_src comp="662" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="688"><net_src comp="78" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="679" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="80" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="82" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="695"><net_src comp="679" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="665" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="84" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="675" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="86" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="696" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="682" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="84" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="692" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="86" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="720" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="714" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="708" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="726" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="742"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="298" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="749"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="757"><net_src comp="750" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="761"><net_src comp="753" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="765"><net_src comp="758" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="766"><net_src comp="758" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="767"><net_src comp="758" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="772"><net_src comp="48" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="235" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="108" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="784"><net_src comp="108" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="785"><net_src comp="773" pin="2"/><net_sink comp="779" pin=2"/></net>

<net id="789"><net_src comp="304" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="310" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="798"><net_src comp="322" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="803"><net_src comp="336" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="808"><net_src comp="344" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="814"><net_src comp="394" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="816"><net_src comp="811" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="820"><net_src comp="410" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="825"><net_src comp="418" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="830"><net_src comp="430" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="835"><net_src comp="444" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="840"><net_src comp="454" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="845"><net_src comp="458" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="464" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="854"><net_src comp="110" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="859"><net_src comp="117" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="864"><net_src comp="124" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="867"><net_src comp="861" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="871"><net_src comp="124" pin="7"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="874"><net_src comp="868" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="878"><net_src comp="654" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="881"><net_src comp="875" pin="1"/><net_sink comp="744" pin=2"/></net>

<net id="885"><net_src comp="744" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="890"><net_src comp="768" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="895"><net_src comp="779" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="239" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_0 | {7 }
	Port: max_pool_out_1 | {7 }
	Port: max_pool_out_2 | {7 }
	Port: max_pool_out_3 | {7 }
	Port: max_pool_out_4 | {7 }
	Port: max_pool_out_5 | {7 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln29_5 : 2
		select_ln29_6 : 2
		zext_ln26 : 3
		shl_ln : 1
		select_ln29_7 : 2
		xor_ln29 : 2
		icmp_ln16 : 1
		and_ln29_7 : 2
		r : 3
		or_ln13 : 2
		select_ln13 : 2
		shl_ln26_mid1 : 4
		select_ln13_6 : 5
		select_ln13_7 : 2
		zext_ln36 : 3
		mul_ln36 : 4
		shl_ln2 : 3
		zext_ln27 : 4
		or_ln27 : 4
		zext_ln20_1 : 4
	State 3
		icmp_ln20 : 1
		mpr : 1
		br_ln20 : 2
		zext_ln20 : 1
		i : 2
		zext_ln29 : 3
		mul_ln29 : 4
		add_ln29 : 5
		p_shl2_cast : 6
		tmp : 6
		zext_ln29_3 : 7
		sub_ln29 : 8
		add_ln29_4 : 9
		zext_ln29_4 : 10
		conv_1_out_addr : 11
		add_ln29_5 : 5
		p_shl_cast : 6
		tmp_6 : 6
		zext_ln29_5 : 7
		sub_ln29_1 : 8
		add_ln29_6 : 9
		zext_ln29_6 : 10
		conv_1_out_addr_1 : 11
		conv_1_out_load : 12
		conv_1_out_load_1 : 12
	State 4
		tmp_2 : 1
	State 5
		tmp_s : 1
		trunc_ln29 : 1
		tmp_1 : 1
		trunc_ln29_4 : 1
		icmp_ln29 : 2
		icmp_ln29_8 : 2
		or_ln29 : 3
		icmp_ln29_9 : 2
		icmp_ln29_10 : 2
		or_ln29_4 : 3
		and_ln29 : 3
		and_ln29_4 : 3
		select_ln29 : 3
		tmp_5 : 4
	State 6
		tmp_3 : 1
		trunc_ln29_5 : 1
		tmp_4 : 1
		trunc_ln29_6 : 1
		icmp_ln29_11 : 2
		icmp_ln29_12 : 2
		or_ln29_5 : 3
		icmp_ln29_13 : 2
		icmp_ln29_14 : 2
		or_ln29_6 : 3
		and_ln29_5 : 3
		and_ln29_6 : 3
		select_ln29_2 : 3
		empty_7 : 1
	State 7
		add_ln36 : 1
		zext_ln36_5 : 2
		max_pool_out_0_addr : 3
		max_pool_out_1_addr : 3
		max_pool_out_2_addr : 3
		max_pool_out_3_addr : 3
		max_pool_out_4_addr : 3
		max_pool_out_5_addr : 3
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
		store_ln36 : 4
		select_ln13_8 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_298      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_310   |    0    |    0    |    14   |
|          |       f_fu_316       |    0    |    0    |    12   |
|          |       r_fu_382       |    0    |    0    |    13   |
|          |      mpr_fu_464      |    0    |    0    |    10   |
|          |       i_fu_474       |    0    |    0    |    15   |
|    add   |    add_ln29_fu_489   |    0    |    0    |    14   |
|          |   add_ln29_4_fu_520  |    0    |    0    |    13   |
|          |   add_ln29_5_fu_530  |    0    |    0    |    14   |
|          |   add_ln29_6_fu_561  |    0    |    0    |    13   |
|          |    add_ln36_fu_753   |    0    |    0    |    15   |
|          |       c_fu_768       |    0    |    0    |    13   |
|          |   add_ln13_2_fu_773  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_304   |    0    |    0    |    13   |
|          |   icmp_ln13_fu_322   |    0    |    0    |    11   |
|          |   icmp_ln16_fu_370   |    0    |    0    |    9    |
|          |   icmp_ln20_fu_458   |    0    |    0    |    8    |
|          |   icmp_ln29_fu_606   |    0    |    0    |    11   |
|   icmp   |  icmp_ln29_8_fu_612  |    0    |    0    |    18   |
|          |  icmp_ln29_9_fu_624  |    0    |    0    |    11   |
|          |  icmp_ln29_10_fu_630 |    0    |    0    |    18   |
|          |  icmp_ln29_11_fu_696 |    0    |    0    |    11   |
|          |  icmp_ln29_12_fu_702 |    0    |    0    |    18   |
|          |  icmp_ln29_13_fu_714 |    0    |    0    |    11   |
|          |  icmp_ln29_14_fu_720 |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          | select_ln29_5_fu_328 |    0    |    0    |    4    |
|          | select_ln29_6_fu_336 |    0    |    0    |    3    |
|          | select_ln29_7_fu_356 |    0    |    0    |    5    |
|          |  select_ln13_fu_394  |    0    |    0    |    4    |
|  select  | select_ln13_6_fu_410 |    0    |    0    |    5    |
|          | select_ln13_7_fu_418 |    0    |    0    |    4    |
|          |  select_ln29_fu_654  |    0    |    0    |    32   |
|          | select_ln29_2_fu_744 |    0    |    0    |    32   |
|          | select_ln13_8_fu_779 |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln36_fu_430   |    0    |    0    |    17   |
|          |    mul_ln29_fu_483   |    0    |    0    |    26   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln29_fu_514   |    0    |    0    |    13   |
|          |   sub_ln29_1_fu_555  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |   and_ln29_7_fu_376  |    0    |    0    |    2    |
|          |    and_ln29_fu_642   |    0    |    0    |    2    |
|    and   |   and_ln29_4_fu_648  |    0    |    0    |    2    |
|          |   and_ln29_5_fu_732  |    0    |    0    |    2    |
|          |   and_ln29_6_fu_738  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln13_fu_388    |    0    |    0    |    2    |
|          |    or_ln27_fu_448    |    0    |    0    |    0    |
|    or    |    or_ln29_fu_618    |    0    |    0    |    2    |
|          |   or_ln29_4_fu_636   |    0    |    0    |    2    |
|          |   or_ln29_5_fu_708   |    0    |    0    |    2    |
|          |   or_ln29_6_fu_726   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln29_fu_364   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln26_fu_344   |    0    |    0    |    0    |
|          |   zext_ln36_fu_426   |    0    |    0    |    0    |
|          |   zext_ln27_fu_444   |    0    |    0    |    0    |
|          |  zext_ln20_1_fu_454  |    0    |    0    |    0    |
|          |   zext_ln20_fu_470   |    0    |    0    |    0    |
|   zext   |   zext_ln29_fu_479   |    0    |    0    |    0    |
|          |  zext_ln29_3_fu_510  |    0    |    0    |    0    |
|          |  zext_ln29_4_fu_525  |    0    |    0    |    0    |
|          |  zext_ln29_5_fu_551  |    0    |    0    |    0    |
|          |  zext_ln29_6_fu_566  |    0    |    0    |    0    |
|          |  zext_ln36_4_fu_750  |    0    |    0    |    0    |
|          |  zext_ln36_5_fu_758  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_348    |    0    |    0    |    0    |
|          | shl_ln26_mid1_fu_402 |    0    |    0    |    0    |
|          |    shl_ln2_fu_436    |    0    |    0    |    0    |
|bitconcatenate|  p_shl2_cast_fu_494  |    0    |    0    |    0    |
|          |      tmp_fu_502      |    0    |    0    |    0    |
|          |   p_shl_cast_fu_535  |    0    |    0    |    0    |
|          |     tmp_6_fu_543     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_574     |    0    |    0    |    0    |
|partselect|     tmp_1_fu_592     |    0    |    0    |    0    |
|          |     tmp_3_fu_665     |    0    |    0    |    0    |
|          |     tmp_4_fu_682     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln29_fu_584  |    0    |    0    |    0    |
|   trunc  |  trunc_ln29_4_fu_602 |    0    |    0    |    0    |
|          |  trunc_ln29_5_fu_675 |    0    |    0    |    0    |
|          |  trunc_ln29_6_fu_692 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    66   |   745   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln10_reg_790    |   10   |
|       c_0_reg_258       |    4   |
|        c_reg_887        |    4   |
|conv_1_out_addr_1_reg_856|   12   |
| conv_1_out_addr_reg_851 |   12   |
|conv_1_out_load_1_reg_868|   32   |
| conv_1_out_load_reg_861 |   32   |
|       f_0_reg_224       |    3   |
|    icmp_ln10_reg_786    |    1   |
|    icmp_ln13_reg_795    |    1   |
|    icmp_ln20_reg_842    |    1   |
| indvar_flatten17_reg_213|   10   |
|  indvar_flatten_reg_235 |    8   |
|      max_0_reg_269      |   32   |
|      mpr_0_reg_287      |    2   |
|       mpr_reg_846       |    2   |
|     mul_ln36_reg_827    |    8   |
|       r_0_reg_247       |    4   |
|  select_ln13_6_reg_817  |    5   |
|  select_ln13_7_reg_822  |    4   |
|  select_ln13_8_reg_892  |    8   |
|   select_ln13_reg_811   |    4   |
|  select_ln29_2_reg_882  |   32   |
|  select_ln29_6_reg_800  |    3   |
|   select_ln29_reg_875   |   32   |
|   zext_ln20_1_reg_837   |   10   |
|    zext_ln26_reg_805    |   13   |
|    zext_ln27_reg_832    |   10   |
+-------------------------+--------+
|          Total          |   299  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_124   |  p0  |   2  |  12  |   24   ||    9    |
|    grp_access_fu_124   |  p2  |   2  |   0  |    0   ||    9    |
| indvar_flatten_reg_235 |  p0  |   2  |   8  |   16   ||    9    |
|      max_0_reg_269     |  p0  |   2  |  32  |   64   ||    9    |
|       grp_fu_298       |  p0  |   3  |  32  |   96   ||    15   |
|       grp_fu_298       |  p1  |   3  |  32  |   96   ||    15   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   296  || 10.7055 ||    66   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   66   |   745  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   66   |
|  Register |    -   |    -   |   299  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   10   |   365  |   811  |
+-----------+--------+--------+--------+--------+
