{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576214044791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576214044793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 22:14:04 2019 " "Processing started: Thu Dec 12 22:14:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576214044793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214044793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProjectCPU -c FinalProjectCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProjectCPU -c FinalProjectCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214044793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576214045073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576214045073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/wire_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/wire_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 wire_mem " "Found entity 1: wire_mem" {  } { { "IO/wire_mem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/wire_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "IO/timer.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/sec_to_sevseg.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/sec_to_sevseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sec_to_sevseg " "Found entity 1: sec_to_sevseg" {  } { { "IO/sec_to_sevseg.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/rgb_led.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/rgb_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_led " "Found entity 1: rgb_led" {  } { { "IO/rgb_led.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/rgb_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/oleds.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/oleds.v" { { "Info" "ISGN_ENTITY_NAME" "1 oleds " "Found entity 1: oleds" {  } { { "IO/oleds.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/oleds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "IO/mux5.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/mux5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/morse_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/morse_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_mem " "Found entity 1: morse_mem" {  } { { "IO/morse_mem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/ktane_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/ktane_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ktane_mem " "Found entity 1: ktane_mem" {  } { { "IO/ktane_mem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/keypad_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/keypad_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_mem " "Found entity 1: keypad_mem" {  } { { "IO/keypad_mem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/keypad_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/I2C.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/I2C.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "IO/I2C.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/I2C.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/extras_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/extras_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 extras_mem " "Found entity 1: extras_mem" {  } { { "IO/extras_mem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "IO/dual_port_ram.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/dual_port_ram.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "IO/divider.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/button_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/button_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_mem " "Found entity 1: button_mem" {  } { { "IO/button_mem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/button_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/BlockRam.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/BlockRam.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockRam " "Found entity 1: BlockRam" {  } { { "IO/BlockRam.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/BlockRam.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/bcd_to_sevseg.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/bcd_to_sevseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevseg " "Found entity 1: sevseg" {  } { { "IO/bcd_to_sevseg.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/bcd_to_sevseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/adc.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_controller " "Found entity 1: adc_controller" {  } { { "IO/adc.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/adc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUTestOnBoard.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUTestOnBoard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUTestOnBoard " "Found entity 1: ALUTestOnBoard" {  } { { "ALUTestOnBoard.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/ALUTestOnBoard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUController.v 1 1 " "Found 1 design units, including 1 entities, in source file ALUController.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUController " "Found entity 1: ALUController" {  } { { "ALUController.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/ALUController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionRegister.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMem.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "StorageRam.v 1 1 " "Found 1 design units, including 1 entities, in source file StorageRam.v" { { "Info" "ISGN_ENTITY_NAME" "1 StorageRam " "Found entity 1: StorageRam" {  } { { "StorageRam.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/StorageRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.v 1 1 " "Found 1 design units, including 1 entities, in source file FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052553 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.v(11) " "Verilog HDL information at RegisterFile.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576214052556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtender.v 1 1 " "Found 1 design units, including 1 entities, in source file SignExtender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/SignExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ZeroExtender.v 1 1 " "Found 1 design units, including 1 entities, in source file ZeroExtender.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtender " "Found entity 1: ZeroExtender" {  } { { "ZeroExtender.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/ZeroExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PSR.v 1 1 " "Found 1 design units, including 1 entities, in source file PSR.v" { { "Info" "ISGN_ENTITY_NAME" "1 PSR " "Found entity 1: PSR" {  } { { "PSR.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/PSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "IO/adc_ltc2308.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052576 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "morse_blink.v(127) " "Verilog HDL information at morse_blink.v(127): always construct contains both blocking and non-blocking assignments" {  } { { "IO/morse_blink.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_blink.v" 127 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1576214052579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/morse_blink.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/morse_blink.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_blink " "Found entity 1: morse_blink" {  } { { "IO/morse_blink.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_blink.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IO/morse_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file IO/morse_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_divider " "Found entity 1: morse_divider" {  } { { "IO/morse_divider.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214052584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052584 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576214052656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm\"" {  } { { "CPU.v" "fsm" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pc\"" {  } { { "CPU.v" "pc" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem InstructionMem:instMem " "Elaborating entity \"InstructionMem\" for hierarchy \"InstructionMem:instMem\"" {  } { { "CPU.v" "instMem" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052663 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "65000 0 65535 InstructionMem.v(20) " "Verilog HDL warning at InstructionMem.v(20): number of words (65000) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "InstructionMem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1576214052665 "|CPU|InstructionMem:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder\"" {  } { { "CPU.v" "decoder" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052666 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "newInstr Decoder.v(9) " "Verilog HDL Always Construct warning at Decoder.v(9): inferring latch(es) for variable \"newInstr\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576214052668 "|CPU|Decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRegister InstructionRegister:ir " "Elaborating entity \"InstructionRegister\" for hierarchy \"InstructionRegister:ir\"" {  } { { "CPU.v" "ir" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:rf " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:rf\"" {  } { { "CPU.v" "rf" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:pcOrReg " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:pcOrReg\"" {  } { { "CPU.v" "pcOrReg" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:signExt " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:signExt\"" {  } { { "CPU.v" "signExt" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroExtender ZeroExtender:zeroExt " "Elaborating entity \"ZeroExtender\" for hierarchy \"ZeroExtender:zeroExt\"" {  } { { "CPU.v" "zeroExt" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:immMux " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:immMux\"" {  } { { "CPU.v" "immMux" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUController ALUController:aluCtl " "Elaborating entity \"ALUController\" for hierarchy \"ALUController:aluCtl\"" {  } { { "CPU.v" "aluCtl" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "CPU.v" "alu" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSR PSR:psr " "Elaborating entity \"PSR\" for hierarchy \"PSR:psr\"" {  } { { "CPU.v" "psr" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052706 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagsOut PSR.v(6) " "Verilog HDL Always Construct warning at PSR.v(6): inferring latch(es) for variable \"flagsOut\", which holds its previous value in one or more paths through the always construct" {  } { { "PSR.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/PSR.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576214052708 "|CPU|PSR:psr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagsOut\[0\] PSR.v(8) " "Inferred latch for \"flagsOut\[0\]\" at PSR.v(8)" {  } { { "PSR.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/PSR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052708 "|CPU|PSR:psr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagsOut\[1\] PSR.v(8) " "Inferred latch for \"flagsOut\[1\]\" at PSR.v(8)" {  } { { "PSR.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/PSR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052708 "|CPU|PSR:psr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagsOut\[2\] PSR.v(8) " "Inferred latch for \"flagsOut\[2\]\" at PSR.v(8)" {  } { { "PSR.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/PSR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052708 "|CPU|PSR:psr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagsOut\[3\] PSR.v(8) " "Inferred latch for \"flagsOut\[3\]\" at PSR.v(8)" {  } { { "PSR.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/PSR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052708 "|CPU|PSR:psr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagsOut\[4\] PSR.v(8) " "Inferred latch for \"flagsOut\[4\]\" at PSR.v(8)" {  } { { "PSR.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/PSR.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052708 "|CPU|PSR:psr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ktane_mem ktane_mem:memory " "Elaborating entity \"ktane_mem\" for hierarchy \"ktane_mem:memory\"" {  } { { "CPU.v" "memory" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockRam ktane_mem:memory\|BlockRam:br " "Elaborating entity \"BlockRam\" for hierarchy \"ktane_mem:memory\|BlockRam:br\"" {  } { { "IO/ktane_mem.v" "br" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052712 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "65000 0 65535 BlockRam.v(18) " "Verilog HDL warning at BlockRam.v(18): number of words (65000) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "IO/BlockRam.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/BlockRam.v" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1576214052715 "|CPU|ktane_mem:memory|BlockRam:br"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_mem ktane_mem:memory\|button_mem:button_mem " "Elaborating entity \"button_mem\" for hierarchy \"ktane_mem:memory\|button_mem:button_mem\"" {  } { { "IO/ktane_mem.v" "button_mem" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oleds ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled " "Elaborating entity \"oleds\" for hierarchy \"ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\"" {  } { { "IO/button_mem.v" "button_oled" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/button_mem.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div " "Elaborating entity \"divider\" for hierarchy \"ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\"" {  } { { "IO/oleds.v" "div" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/oleds.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1 " "Elaborating entity \"I2C\" for hierarchy \"ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\"" {  } { { "IO/oleds.v" "U1" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/oleds.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_led ktane_mem:memory\|button_mem:button_mem\|rgb_led:l1 " "Elaborating entity \"rgb_led\" for hierarchy \"ktane_mem:memory\|button_mem:button_mem\|rgb_led:l1\"" {  } { { "IO/button_mem.v" "l1" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/button_mem.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_mem ktane_mem:memory\|keypad_mem:keypad_mem " "Elaborating entity \"keypad_mem\" for hierarchy \"ktane_mem:memory\|keypad_mem:keypad_mem\"" {  } { { "IO/ktane_mem.v" "keypad_mem" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_mem ktane_mem:memory\|morse_mem:morse_mem " "Elaborating entity \"morse_mem\" for hierarchy \"ktane_mem:memory\|morse_mem:morse_mem\"" {  } { { "IO/ktane_mem.v" "morse_mem" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevseg ktane_mem:memory\|morse_mem:morse_mem\|sevseg:s1 " "Elaborating entity \"sevseg\" for hierarchy \"ktane_mem:memory\|morse_mem:morse_mem\|sevseg:s1\"" {  } { { "IO/morse_mem.v" "s1" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_mem.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_blink ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker " "Elaborating entity \"morse_blink\" for hierarchy \"ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\"" {  } { { "IO/morse_mem.v" "blinker" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_mem.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052740 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "morse_led morse_blink.v(42) " "Verilog HDL Always Construct warning at morse_blink.v(42): inferring latch(es) for variable \"morse_led\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/morse_blink.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_blink.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576214052742 "|CPU|ktane_mem:memory|morse_mem:morse_mem|morse_blink:blinker"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "morse_led morse_blink.v(42) " "Inferred latch for \"morse_led\" at morse_blink.v(42)" {  } { { "IO/morse_blink.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_blink.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052742 "|CPU|ktane_mem:memory|morse_mem:morse_mem|morse_blink:blinker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_divider ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|morse_divider:div " "Elaborating entity \"morse_divider\" for hierarchy \"ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|morse_divider:div\"" {  } { { "IO/morse_blink.v" "div" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/morse_blink.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wire_mem ktane_mem:memory\|wire_mem:wires_mem " "Elaborating entity \"wire_mem\" for hierarchy \"ktane_mem:memory\|wire_mem:wires_mem\"" {  } { { "IO/ktane_mem.v" "wires_mem" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_controller ktane_mem:memory\|wire_mem:wires_mem\|adc_controller:adc " "Elaborating entity \"adc_controller\" for hierarchy \"ktane_mem:memory\|wire_mem:wires_mem\|adc_controller:adc\"" {  } { { "IO/wire_mem.v" "adc" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/wire_mem.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ltc2308 ktane_mem:memory\|wire_mem:wires_mem\|adc_controller:adc\|adc_ltc2308:adc " "Elaborating entity \"adc_ltc2308\" for hierarchy \"ktane_mem:memory\|wire_mem:wires_mem\|adc_controller:adc\|adc_ltc2308:adc\"" {  } { { "IO/adc.v" "adc" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/adc.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052755 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adc_ltc2308.v(119) " "Verilog HDL assignment warning at adc_ltc2308.v(119): truncated value with size 32 to match size of target (4)" {  } { { "IO/adc_ltc2308.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/adc_ltc2308.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576214052757 "|CPU|ktane_mem:memory|wire_mem:wires_mem|adc_controller:adc|adc_ltc2308:adc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adc_ltc2308.v(184) " "Verilog HDL assignment warning at adc_ltc2308.v(184): truncated value with size 32 to match size of target (3)" {  } { { "IO/adc_ltc2308.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/adc_ltc2308.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576214052757 "|CPU|ktane_mem:memory|wire_mem:wires_mem|adc_controller:adc|adc_ltc2308:adc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extras_mem ktane_mem:memory\|extras_mem:extras_mem " "Elaborating entity \"extras_mem\" for hierarchy \"ktane_mem:memory\|extras_mem:extras_mem\"" {  } { { "IO/ktane_mem.v" "extras_mem" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052758 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "numStrikes extras_mem.v(29) " "Verilog HDL Always Construct warning at extras_mem.v(29): inferring latch(es) for variable \"numStrikes\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/extras_mem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576214052759 "|CPU|ktane_mem:memory|extras_mem:extras_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "leds extras_mem.v(29) " "Verilog HDL Always Construct warning at extras_mem.v(29): inferring latch(es) for variable \"leds\", which holds its previous value in one or more paths through the always construct" {  } { { "IO/extras_mem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576214052759 "|CPU|ktane_mem:memory|extras_mem:extras_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\] extras_mem.v(47) " "Inferred latch for \"leds\[0\]\" at extras_mem.v(47)" {  } { { "IO/extras_mem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052759 "|CPU|ktane_mem:memory|extras_mem:extras_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\] extras_mem.v(47) " "Inferred latch for \"leds\[1\]\" at extras_mem.v(47)" {  } { { "IO/extras_mem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052759 "|CPU|ktane_mem:memory|extras_mem:extras_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\] extras_mem.v(47) " "Inferred latch for \"leds\[2\]\" at extras_mem.v(47)" {  } { { "IO/extras_mem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052759 "|CPU|ktane_mem:memory|extras_mem:extras_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numStrikes\[0\] extras_mem.v(47) " "Inferred latch for \"numStrikes\[0\]\" at extras_mem.v(47)" {  } { { "IO/extras_mem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052759 "|CPU|ktane_mem:memory|extras_mem:extras_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "numStrikes\[1\] extras_mem.v(47) " "Inferred latch for \"numStrikes\[1\]\" at extras_mem.v(47)" {  } { { "IO/extras_mem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214052759 "|CPU|ktane_mem:memory|extras_mem:extras_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer ktane_mem:memory\|extras_mem:extras_mem\|timer:t1 " "Elaborating entity \"timer\" for hierarchy \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\"" {  } { { "IO/extras_mem.v" "t1" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec_to_sevseg ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1 " "Elaborating entity \"sec_to_sevseg\" for hierarchy \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\"" {  } { { "IO/timer.v" "s1" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/timer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sec_to_sevseg.v(13) " "Verilog HDL assignment warning at sec_to_sevseg.v(13): truncated value with size 32 to match size of target (4)" {  } { { "IO/sec_to_sevseg.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576214052764 "|CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sec_to_sevseg.v(14) " "Verilog HDL assignment warning at sec_to_sevseg.v(14): truncated value with size 32 to match size of target (4)" {  } { { "IO/sec_to_sevseg.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576214052764 "|CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sec_to_sevseg.v(15) " "Verilog HDL assignment warning at sec_to_sevseg.v(15): truncated value with size 32 to match size of target (4)" {  } { { "IO/sec_to_sevseg.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1576214052764 "|CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 ktane_mem:memory\|mux5:output_mux " "Elaborating entity \"mux5\" for hierarchy \"ktane_mem:memory\|mux5:output_mux\"" {  } { { "IO/ktane_mem.v" "output_mux" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/ktane_mem.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214052766 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux23 " "Found clock multiplexer RegisterFile:rf\|Mux23" {  } { { "RegisterFile.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|RegisterFile:rf|Mux23"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux22 " "Found clock multiplexer RegisterFile:rf\|Mux22" {  } { { "RegisterFile.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|RegisterFile:rf|Mux22"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux21 " "Found clock multiplexer RegisterFile:rf\|Mux21" {  } { { "RegisterFile.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|RegisterFile:rf|Mux21"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux19 " "Found clock multiplexer RegisterFile:rf\|Mux19" {  } { { "RegisterFile.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|RegisterFile:rf|Mux19"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux18 " "Found clock multiplexer RegisterFile:rf\|Mux18" {  } { { "RegisterFile.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|RegisterFile:rf|Mux18"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux20 " "Found clock multiplexer RegisterFile:rf\|Mux20" {  } { { "RegisterFile.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|RegisterFile:rf|Mux20"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux17 " "Found clock multiplexer RegisterFile:rf\|Mux17" {  } { { "RegisterFile.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|RegisterFile:rf|Mux17"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RegisterFile:rf\|Mux16 " "Found clock multiplexer RegisterFile:rf\|Mux16" {  } { { "RegisterFile.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|RegisterFile:rf|Mux16"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[12\] " "Found clock multiplexer Decoder:decoder\|decoded\[12\]" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|decoded[12]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux15 " "Found clock multiplexer Decoder:decoder\|Mux15" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux15"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux3 " "Found clock multiplexer Decoder:decoder\|Mux3" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[13\] " "Found clock multiplexer Decoder:decoder\|decoded\[13\]" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|decoded[13]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux14 " "Found clock multiplexer Decoder:decoder\|Mux14" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux14"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux2 " "Found clock multiplexer Decoder:decoder\|Mux2" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[15\] " "Found clock multiplexer Decoder:decoder\|decoded\[15\]" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|decoded[15]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux12 " "Found clock multiplexer Decoder:decoder\|Mux12" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux12"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux0 " "Found clock multiplexer Decoder:decoder\|Mux0" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[14\] " "Found clock multiplexer Decoder:decoder\|decoded\[14\]" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|decoded[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux13 " "Found clock multiplexer Decoder:decoder\|Mux13" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux13"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux1 " "Found clock multiplexer Decoder:decoder\|Mux1" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[4\] " "Found clock multiplexer Decoder:decoder\|decoded\[4\]" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|decoded[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux23 " "Found clock multiplexer Decoder:decoder\|Mux23" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux23"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux7 " "Found clock multiplexer Decoder:decoder\|Mux7" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[5\] " "Found clock multiplexer Decoder:decoder\|decoded\[5\]" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|decoded[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux22 " "Found clock multiplexer Decoder:decoder\|Mux22" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux22"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux6 " "Found clock multiplexer Decoder:decoder\|Mux6" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[6\] " "Found clock multiplexer Decoder:decoder\|decoded\[6\]" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|decoded[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux21 " "Found clock multiplexer Decoder:decoder\|Mux21" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux21"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux5 " "Found clock multiplexer Decoder:decoder\|Mux5" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|decoded\[7\] " "Found clock multiplexer Decoder:decoder\|decoded\[7\]" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|decoded[7]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux20 " "Found clock multiplexer Decoder:decoder\|Mux20" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 36 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux20"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Mux4 " "Found clock multiplexer Decoder:decoder\|Mux4" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214053141 "|CPU|Decoder:decoder|Mux4"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1576214053141 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/db/FinalProjectCPU.ram0_InstructionMem_c85af554.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/db/FinalProjectCPU.ram0_InstructionMem_c85af554.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1576214053973 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~0 " "Found clock multiplexer InstructionMem:instMem\|ram~0" {  } { { "InstructionMem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214058344 "|CPU|InstructionMem:instMem|ram~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~1 " "Found clock multiplexer InstructionMem:instMem\|ram~1" {  } { { "InstructionMem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214058344 "|CPU|InstructionMem:instMem|ram~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~2 " "Found clock multiplexer InstructionMem:instMem\|ram~2" {  } { { "InstructionMem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214058344 "|CPU|InstructionMem:instMem|ram~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~3 " "Found clock multiplexer InstructionMem:instMem\|ram~3" {  } { { "InstructionMem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214058344 "|CPU|InstructionMem:instMem|ram~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~4 " "Found clock multiplexer InstructionMem:instMem\|ram~4" {  } { { "InstructionMem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214058344 "|CPU|InstructionMem:instMem|ram~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~5 " "Found clock multiplexer InstructionMem:instMem\|ram~5" {  } { { "InstructionMem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214058344 "|CPU|InstructionMem:instMem|ram~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~6 " "Found clock multiplexer InstructionMem:instMem\|ram~6" {  } { { "InstructionMem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214058344 "|CPU|InstructionMem:instMem|ram~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~7 " "Found clock multiplexer InstructionMem:instMem\|ram~7" {  } { { "InstructionMem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214058344 "|CPU|InstructionMem:instMem|ram~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~8 " "Found clock multiplexer InstructionMem:instMem\|ram~8" {  } { { "InstructionMem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214058344 "|CPU|InstructionMem:instMem|ram~8"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~9 " "Found clock multiplexer InstructionMem:instMem\|ram~9" {  } { { "InstructionMem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214058344 "|CPU|InstructionMem:instMem|ram~9"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~10 " "Found clock multiplexer InstructionMem:instMem\|ram~10" {  } { { "InstructionMem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214058344 "|CPU|InstructionMem:instMem|ram~10"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "InstructionMem:instMem\|ram~11 " "Found clock multiplexer InstructionMem:instMem\|ram~11" {  } { { "InstructionMem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/InstructionMem.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214058344 "|CPU|InstructionMem:instMem|ram~11"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1576214058344 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Selector1~0 " "Found clock multiplexer Decoder:decoder\|Selector1~0" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214060068 "|CPU|Decoder:decoder|Selector1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Selector0~0 " "Found clock multiplexer Decoder:decoder\|Selector0~0" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214060068 "|CPU|Decoder:decoder|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Selector2~0 " "Found clock multiplexer Decoder:decoder\|Selector2~0" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214060068 "|CPU|Decoder:decoder|Selector2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Selector3~0 " "Found clock multiplexer Decoder:decoder\|Selector3~0" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214060068 "|CPU|Decoder:decoder|Selector3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Selector7~0 " "Found clock multiplexer Decoder:decoder\|Selector7~0" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214060068 "|CPU|Decoder:decoder|Selector7~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Selector5~0 " "Found clock multiplexer Decoder:decoder\|Selector5~0" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214060068 "|CPU|Decoder:decoder|Selector5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Decoder:decoder\|Selector4~0 " "Found clock multiplexer Decoder:decoder\|Selector4~0" {  } { { "Decoder.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1576214060068 "|CPU|Decoder:decoder|Selector4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1576214060068 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ktane_mem:memory\|BlockRam:br\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ktane_mem:memory\|BlockRam:br\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FinalProjectCPU.ram0_BlockRam_6ecff6b0.hdl.mif " "Parameter INIT_FILE set to db/FinalProjectCPU.ram0_BlockRam_6ecff6b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1576214060611 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1576214060611 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576214060611 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div0\"" {  } { { "IO/sec_to_sevseg.v" "Div0" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576214060612 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div1\"" {  } { { "IO/sec_to_sevseg.v" "Div1" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1576214060612 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1576214060612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ktane_mem:memory\|BlockRam:br\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ktane_mem:memory\|BlockRam:br\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214060661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ktane_mem:memory\|BlockRam:br\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ktane_mem:memory\|BlockRam:br\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FinalProjectCPU.ram0_BlockRam_6ecff6b0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FinalProjectCPU.ram0_BlockRam_6ecff6b0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060661 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576214060661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_95t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_95t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_95t1 " "Found entity 1: altsyncram_95t1" {  } { { "db/altsyncram_95t1.tdf" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/db/altsyncram_95t1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214060717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214060717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214060756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214060756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214060791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214060791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0\"" {  } { { "IO/sec_to_sevseg.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214060805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0 " "Instantiated megafunction \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060805 ""}  } { { "IO/sec_to_sevseg.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576214060805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mbm " "Found entity 1: lpm_divide_mbm" {  } { { "db/lpm_divide_mbm.tdf" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/db/lpm_divide_mbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214060835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214060835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214060842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214060842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/db/alt_u_div_uve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214060855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214060855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1\"" {  } { { "IO/sec_to_sevseg.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214060864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1 " "Instantiated megafunction \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060864 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214060864 ""}  } { { "IO/sec_to_sevseg.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/sec_to_sevseg.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576214060864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214060896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214060896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214060903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214060903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576214060927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214060927 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1576214061331 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "ktane_mem:memory\|extras_mem:extras_mem\|numStrikes\[1\] ktane_mem:memory\|extras_mem:extras_mem\|leds\[1\] " "Duplicate LATCH primitive \"ktane_mem:memory\|extras_mem:extras_mem\|numStrikes\[1\]\" merged with LATCH primitive \"ktane_mem:memory\|extras_mem:extras_mem\|leds\[1\]\"" {  } { { "IO/extras_mem.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/IO/extras_mem.v" 47 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1576214061377 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1576214061377 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576214063093 "|CPU|ADC_SDI"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576214063093 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576214063299 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576214066691 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/output_files/FinalProjectCPU.map.smsg " "Generated suppressed messages file /home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/output_files/FinalProjectCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214066824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576214067199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576214067199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3851 " "Implemented 3851 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576214067488 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576214067488 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1576214067488 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3654 " "Implemented 3654 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576214067488 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1576214067488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576214067488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1248 " "Peak virtual memory: 1248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576214067535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 22:14:27 2019 " "Processing ended: Thu Dec 12 22:14:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576214067535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576214067535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576214067535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576214067535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1576214068271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576214068272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 22:14:28 2019 " "Processing started: Thu Dec 12 22:14:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576214068272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1576214068272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProjectCPU -c FinalProjectCPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProjectCPU -c FinalProjectCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1576214068273 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1576214068300 ""}
{ "Info" "0" "" "Project  = FinalProjectCPU" {  } {  } 0 0 "Project  = FinalProjectCPU" 0 0 "Fitter" 0 0 1576214068300 ""}
{ "Info" "0" "" "Revision = FinalProjectCPU" {  } {  } 0 0 "Revision = FinalProjectCPU" 0 0 "Fitter" 0 0 1576214068301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1576214068478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1576214068482 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProjectCPU 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"FinalProjectCPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1576214068503 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576214068548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1576214068548 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1576214068953 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1576214068970 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1576214069109 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1576214069182 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 69 " "No exact pin location assignment(s) for 8 pins of 69 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1576214069375 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1576214079100 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 903 global CLKCTRL_G6 " "clock~inputCLKENA0 with 903 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1576214079262 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1576214079262 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576214079263 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1576214079295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576214079299 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1576214079307 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1576214079315 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1576214079315 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1576214079318 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1576214080258 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProjectCPU.sdc " "Synopsys Design Constraints File file not found: 'FinalProjectCPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1576214080261 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1576214080261 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1576214080317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1576214080319 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1576214080320 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1576214080658 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1576214080661 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1576214080661 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576214080813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1576214085222 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1576214085982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576214093861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1576214102393 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1576214111193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576214111193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1576214112760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.1% " "2e+03 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1576214121005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1576214125830 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1576214125830 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1576214241772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1576214330668 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1576214330668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:34 " "Fitter routing operations ending: elapsed time is 00:03:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576214330671 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.97 " "Total time spent on timing analysis during the Fitter is 12.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1576214334959 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576214335064 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576214337261 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1576214337264 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1576214339372 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1576214344908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/output_files/FinalProjectCPU.fit.smsg " "Generated suppressed messages file /home/kenneth/keep_talking_and_nobody_explodes_but_for_real_life/output_files/FinalProjectCPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1576214345481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2563 " "Peak virtual memory: 2563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576214346955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 22:19:06 2019 " "Processing ended: Thu Dec 12 22:19:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576214346955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:38 " "Elapsed time: 00:04:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576214346955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:04 " "Total CPU time (on all processors): 00:06:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576214346955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1576214346955 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1576214347911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576214347913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 22:19:07 2019 " "Processing started: Thu Dec 12 22:19:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576214347913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1576214347913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProjectCPU -c FinalProjectCPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProjectCPU -c FinalProjectCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1576214347913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1576214348661 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1576214354313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1018 " "Peak virtual memory: 1018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576214354850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 22:19:14 2019 " "Processing ended: Thu Dec 12 22:19:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576214354850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576214354850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576214354850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1576214354850 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1576214355003 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1576214355534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576214355536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 22:19:15 2019 " "Processing started: Thu Dec 12 22:19:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576214355536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1576214355536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProjectCPU -c FinalProjectCPU " "Command: quartus_sta FinalProjectCPU -c FinalProjectCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1576214355536 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1576214355565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1576214356146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1576214356146 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576214356191 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576214356191 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1576214356840 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProjectCPU.sdc " "Synopsys Design Constraints File file not found: 'FinalProjectCPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1576214356987 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1576214356987 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576214357023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:fsm\|currentState.10 FSM:fsm\|currentState.10 " "create_clock -period 1.000 -name FSM:fsm\|currentState.10 FSM:fsm\|currentState.10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576214357023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:fsm\|currentState.11 FSM:fsm\|currentState.11 " "create_clock -period 1.000 -name FSM:fsm\|currentState.11 FSM:fsm\|currentState.11" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576214357023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576214357023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576214357023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data " "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576214357023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en " "create_clock -period 1.000 -name ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576214357023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg " "create_clock -period 1.000 -name ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576214357023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data " "create_clock -period 1.000 -name ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576214357023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en " "create_clock -period 1.000 -name ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576214357023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg " "create_clock -period 1.000 -name ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576214357023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data " "create_clock -period 1.000 -name ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576214357023 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH " "create_clock -period 1.000 -name ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1576214357023 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576214357023 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1576214357058 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576214357139 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1576214357142 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1576214357156 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576214357768 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576214357768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.973 " "Worst-case setup slack is -18.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.973             -60.079 FSM:fsm\|currentState.11  " "  -18.973             -60.079 FSM:fsm\|currentState.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.676          -34209.909 clock  " "  -18.676          -34209.909 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.207            -618.955 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en  " "  -16.207            -618.955 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.095            -634.743 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en  " "  -16.095            -634.743 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.895            -435.445 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "  -15.895            -435.445 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.690            -133.514 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg  " "   -5.690            -133.514 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.567              -5.567 ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH  " "   -5.567              -5.567 ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.713            -127.272 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg  " "   -4.713            -127.272 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.622            -131.536 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -4.622            -131.536 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.416             -27.705 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data  " "   -3.416             -27.705 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.394             -24.471 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data  " "   -3.394             -24.471 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.123             -10.845 FSM:fsm\|currentState.10  " "   -3.123             -10.845 FSM:fsm\|currentState.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.111             -22.424 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data  " "   -3.111             -22.424 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576214357787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.452 " "Worst-case hold slack is -1.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.452              -1.452 FSM:fsm\|currentState.11  " "   -1.452              -1.452 FSM:fsm\|currentState.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.440              -9.569 clock  " "   -1.440              -9.569 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.044              -1.703 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "   -1.044              -1.703 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549              -1.094 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en  " "   -0.549              -1.094 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.198              -0.198 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en  " "   -0.198              -0.198 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg  " "    0.278               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "    0.284               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg  " "    0.284               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 FSM:fsm\|currentState.10  " "    0.398               0.000 FSM:fsm\|currentState.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data  " "    0.647               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data  " "    0.649               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data  " "    0.666               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.503               0.000 ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH  " "    3.503               0.000 ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576214357866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.525 " "Worst-case recovery slack is -5.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.525            -158.340 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg  " "   -5.525            -158.340 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.088            -128.147 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg  " "   -5.088            -128.147 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.802            -138.409 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -4.802            -138.409 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576214357877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.542 " "Worst-case removal slack is -0.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.542              -5.395 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg  " "   -0.542              -5.395 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.812               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg  " "    0.812               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "    0.877               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576214357891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -21050.039 clock  " "   -2.636          -21050.039 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924              -7.128 FSM:fsm\|currentState.10  " "   -0.924              -7.128 FSM:fsm\|currentState.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.509              -4.633 FSM:fsm\|currentState.11  " "   -0.509              -4.633 FSM:fsm\|currentState.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457             -44.342 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "   -0.457             -44.342 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406             -54.697 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en  " "   -0.406             -54.697 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -53.205 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en  " "   -0.394             -53.205 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -21.730 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg  " "   -0.394             -21.730 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -21.656 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg  " "   -0.394             -21.656 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -18.280 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -0.394             -18.280 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.575 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data  " "   -0.394              -6.575 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.918 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data  " "   -0.394              -5.918 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.486 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data  " "   -0.394              -5.486 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH  " "    0.379               0.000 ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214357910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576214357910 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576214357996 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576214357996 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1576214358002 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1576214358041 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1576214361162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576214361514 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1576214361635 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1576214361635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.632 " "Worst-case setup slack is -18.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.632             -60.450 FSM:fsm\|currentState.11  " "  -18.632             -60.450 FSM:fsm\|currentState.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.203          -32879.832 clock  " "  -18.203          -32879.832 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.959            -613.204 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en  " "  -15.959            -613.204 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.904            -626.732 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en  " "  -15.904            -626.732 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.797            -434.569 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "  -15.797            -434.569 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.624            -134.028 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg  " "   -5.624            -134.028 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.546              -5.546 ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH  " "   -5.546              -5.546 ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.749            -128.339 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg  " "   -4.749            -128.339 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.632            -131.843 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -4.632            -131.843 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.311             -27.419 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data  " "   -3.311             -27.419 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.283             -11.532 FSM:fsm\|currentState.10  " "   -3.283             -11.532 FSM:fsm\|currentState.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.259             -24.129 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data  " "   -3.259             -24.129 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.032             -22.515 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data  " "   -3.032             -22.515 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576214361638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.644 " "Worst-case hold slack is -1.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.644             -20.783 clock  " "   -1.644             -20.783 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.332              -1.332 FSM:fsm\|currentState.11  " "   -1.332              -1.332 FSM:fsm\|currentState.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.958              -1.504 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "   -0.958              -1.504 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455              -0.837 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en  " "   -0.455              -0.837 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.187              -0.187 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en  " "   -0.187              -0.187 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg  " "    0.278               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "    0.282               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg  " "    0.282               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 FSM:fsm\|currentState.10  " "    0.461               0.000 FSM:fsm\|currentState.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data  " "    0.641               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.646               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data  " "    0.646               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data  " "    0.662               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.511               0.000 ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH  " "    3.511               0.000 ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576214361718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.512 " "Worst-case recovery slack is -5.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.512            -157.788 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg  " "   -5.512            -157.788 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.117            -129.583 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg  " "   -5.117            -129.583 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.826            -139.181 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -4.826            -139.181 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576214361727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.475 " "Worst-case removal slack is -0.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475              -4.720 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg  " "   -0.475              -4.720 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.755               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg  " "    0.755               0.000 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "    0.820               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576214361736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -20963.080 clock  " "   -2.636          -20963.080 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.935              -7.620 FSM:fsm\|currentState.10  " "   -0.935              -7.620 FSM:fsm\|currentState.10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493              -4.614 FSM:fsm\|currentState.11  " "   -0.493              -4.614 FSM:fsm\|currentState.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445             -44.367 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "   -0.445             -44.367 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -52.534 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en  " "   -0.394             -52.534 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -52.010 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en  " "   -0.394             -52.010 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -22.186 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg  " "   -0.394             -22.186 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -21.117 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg  " "   -0.394             -21.117 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -18.148 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -0.394             -18.148 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.612 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data  " "   -0.394              -6.612 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled2\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.868 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data  " "   -0.394              -5.868 ktane_mem:memory\|keypad_mem:keypad_mem\|oleds:button_oled1\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.272 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data  " "   -0.394              -5.272 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS.end_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH  " "    0.363               0.000 ktane_mem:memory\|morse_mem:morse_mem\|morse_blink:blinker\|CS.FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1576214361746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1576214361746 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1576214361846 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1576214361846 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1576214361851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1576214362008 ""}
