Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Sep 18 13:08:45 2025
| Host         : ENG_8JCHGB4 running 64-bit major release  (build 9200)
| Command      : report_utilization -file fpga_utilization_synth.rpt -pb fpga_utilization_synth.pb
| Design       : fpga
| Device       : xczu48dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 24829 |     0 |          0 |    425280 |  5.84 |
|   LUT as Logic             | 24213 |     0 |          0 |    425280 |  5.69 |
|   LUT as Memory            |   616 |     0 |          0 |    213600 |  0.29 |
|     LUT as Distributed RAM |   600 |     0 |            |           |       |
|     LUT as Shift Register  |    16 |     0 |            |           |       |
| CLB Registers              | 18831 |     0 |          0 |    850560 |  2.21 |
|   Register as Flip Flop    | 18831 |     0 |          0 |    850560 |  2.21 |
|   Register as Latch        |     0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |   193 |     0 |          0 |     53160 |  0.36 |
| F7 Muxes                   |   361 |     0 |          0 |    212640 |  0.17 |
| F8 Muxes                   |    72 |     0 |          0 |    106320 |  0.07 |
| F9 Muxes                   |     0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 340   |          Yes |           - |          Set |
| 8     |          Yes |           - |        Reset |
| 786   |          Yes |         Set |            - |
| 17697 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 43.5 |     0 |          0 |      1080 |  4.03 |
|   RAMB36/FIFO*    |   38 |     0 |          0 |      1080 |  3.52 |
|     RAMB36E2 only |   38 |       |            |           |       |
|   RAMB18          |   11 |     0 |          0 |      2160 |  0.51 |
|     RAMB18E2 only |   11 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      4272 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   30 |     0 |          0 |       347 |  8.65 |
| RF_ADC     |    0 |     0 |          4 |         4 |  0.00 |
| RF_DAC     |    0 |     0 |          4 |         4 |  0.00 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    6 |     0 |          0 |       216 |  2.78 |
| BUFGCE_DIV |    0 |     0 |          0 |        32 |  0.00 |
| BUFG_GT    |    2 |     0 |          0 |       312 |  0.64 |
| BUFG_PS    |    0 |     0 |          0 |        72 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        64 |  0.00 |
| PLL        |    0 |     0 |          0 |        16 |  0.00 |
| MMCM       |    2 |     0 |          0 |         8 | 25.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         2 |  0.00 |
| FE              |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| RFADC           |    0 |     0 |          0 |         4 |  0.00 |
| RFDAC           |    0 |     0 |          0 |         4 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| RFADC_13B4W_M0  |    0 |     0 |          0 |         4 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+--------+
|  Site Type  | Used | Fixed | Prohibited | Available |  Util% |
+-------------+------+-------+------------+-----------+--------+
| BSCANE2     |    0 |     0 |          0 |         4 |   0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |   0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |   0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |   0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |   0.00 |
| STARTUPE3   |    1 |     0 |          0 |         1 | 100.00 |
+-------------+------+-------+------------+-----------+--------+


8. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 17697 |            Register |
| LUT6         | 12376 |                 CLB |
| LUT5         |  5436 |                 CLB |
| LUT4         |  4268 |                 CLB |
| LUT3         |  3984 |                 CLB |
| LUT2         |  2536 |                 CLB |
| FDSE         |   786 |            Register |
| LUT1         |   676 |                 CLB |
| RAMD32       |   448 |                 CLB |
| MUXF7        |   361 |                 CLB |
| FDPE         |   340 |            Register |
| RAMS32       |   320 |                 CLB |
| CARRY8       |   193 |                 CLB |
| RAMD64E      |    88 |                 CLB |
| MUXF8        |    72 |                 CLB |
| RAMB36E2     |    38 |            BLOCKRAM |
| SRL16E       |    16 |                 CLB |
| OBUF         |    14 |                 I/O |
| RAMB18E2     |    11 |            BLOCKRAM |
| IBUFCTRL     |     9 |              Others |
| FDCE         |     8 |            Register |
| OBUFT        |     6 |                 I/O |
| INBUF        |     6 |                 I/O |
| BUFGCE       |     6 |               Clock |
| DIFFINBUF    |     3 |                 I/O |
| MMCME4_ADV   |     2 |               Clock |
| IBUFDS_GTE4  |     2 |                 I/O |
| BUFG_GT_SYNC |     2 |               Clock |
| BUFG_GT      |     2 |               Clock |
| STARTUPE3    |     1 |       Configuration |
+--------------+-------+---------------------+


9. Black Boxes
--------------

+-----------------------------------------------+------+
|                    Ref Name                   | Used |
+-----------------------------------------------+------+
| taxi_eth_phy_25g_us_gty_ll_ch                 |    6 |
| taxi_eth_phy_25g_us_gty_ll_full               |    2 |
| usp_rfdc_0                                    |    1 |
| qpsk_for_htg_zynq_ultra_ps_e_0_0              |    1 |
| qpsk_for_htg_system_ila_1_0                   |    1 |
| qpsk_for_htg_system_ila_0_0                   |    1 |
| qpsk_for_htg_proc_sys_reset_2_0               |    1 |
| qpsk_for_htg_proc_sys_reset_1_0               |    1 |
| qpsk_for_htg_proc_sys_reset_0_0               |    1 |
| qpsk_for_htg_clk_wiz_0_0                      |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_xbar_0    |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_auto_pc_2 |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_auto_pc_1 |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_auto_pc_0 |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_auto_ds_2 |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_auto_ds_1 |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_auto_ds_0 |    1 |
| qpsk_for_htg_axi_interconnect_2_imp_auto_cc_0 |    1 |
| qpsk_for_htg_axi_interconnect_1_imp_auto_us_0 |    1 |
| qpsk_for_htg_axi_interconnect_0_imp_auto_us_0 |    1 |
| qpsk_for_htg_axi_dmac_1_0                     |    1 |
| qpsk_for_htg_axi_dmac_0_0                     |    1 |
| qpsk_for_htg_QPSK_0_0                         |    1 |
| qpsk_for_htg_DAC_Muxer_0_0                    |    1 |
| qpsk_for_htg_ADC_Demuxer_0_0                  |    1 |
+-----------------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


