<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.3' in function 'matmul' (matmul.cpp:49:4)." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:14:59.505+0530" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.2' in function 'matmul' (matmul.cpp:49:4)." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:14:59.397+0530" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.1' in function 'matmul' (matmul.cpp:49:4)." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:14:59.395+0530" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_imag.0' in function 'matmul' (matmul.cpp:49:4)." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:14:59.392+0530" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.3' in function 'matmul' (matmul.cpp:49:4)." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:14:59.390+0530" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.2' in function 'matmul' (matmul.cpp:49:4)." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:14:59.388+0530" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.1' in function 'matmul' (matmul.cpp:49:4)." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:14:59.386+0530" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'rxmat._M_real.0' in function 'matmul' (matmul.cpp:49:4)." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:14:59.382+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:14:46.603+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:14:45.501+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U76/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;4565000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 4605 ns : File &quot;/home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/sim/verilog/matmul.autotb.v&quot; Line 406&#xA;## quit" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:31.110+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U77/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.778+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U80/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.772+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U81/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.767+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U84/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.759+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U85/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.752+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U88/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.746+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U89/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.740+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U92/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.735+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U93/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.730+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U96/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.724+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U97/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.719+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U100/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.711+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U101/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.704+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fsub_32ns_bkb_U104/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.698+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DiagMatMul_fu_625/matmul_fadd_32ns_cud_U105/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.691+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U1/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.685+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U2/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.681+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U3/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.676+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U4/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.671+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U5/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.666+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U6/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.660+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U7/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.656+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U8/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.651+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U9/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.646+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U10/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.642+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U11/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.637+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U12/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.633+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U13/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.630+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U14/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.598+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fsub_32ns_bkb_U15/matmul_ap_fsub_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.594+0530" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 100010 ps  Iteration: 0  Process: /apatb_matmul_top/AESL_inst_matmul/grp_DopplerDelay_fu_709/matmul_fadd_32ns_cud_U16/matmul_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /media/sidharth/media/Programs/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.590+0530" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xA;## set out_stream_group [add_wave_group out_stream(axis) -into $coutputgroup]&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TLAST -into $out_stream_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TSTRB -into $out_stream_group -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TKEEP -into $out_stream_group -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TREADY -into $out_stream_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TVALID -into $out_stream_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/out_stream_TDATA -into $out_stream_group -radix hex&#xA;## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/interrupt -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_BRESP -into $return_group -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_BREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_BVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RRESP -into $return_group -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RDATA -into $return_group -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_RVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_ARREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_ARVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_ARADDR -into $return_group -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WSTRB -into $return_group -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WDATA -into $return_group -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_WVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_AWREADY -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_AWVALID -into $return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/s_axi_control_AWADDR -into $return_group -radix hex&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xA;## set in_stream_group [add_wave_group in_stream(axis) -into $cinputgroup]&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TLAST -into $in_stream_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TSTRB -into $in_stream_group -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TKEEP -into $in_stream_group -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TREADY -into $in_stream_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TVALID -into $in_stream_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/in_stream_TDATA -into $in_stream_group -radix hex&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_done -into $blocksiggroup&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_idle -into $blocksiggroup&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_ready -into $blocksiggroup&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_start -into $blocksiggroup&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_rst_n -into $resetgroup&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xA;## add_wave /apatb_matmul_top/AESL_inst_matmul/ap_clk -into $clockgroup&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xA;## add_wave /apatb_matmul_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_matmul_top/ready_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_matmul_top/done_cnt -into $tb_simstatus_group -radix hex&#xA;## add_wave /apatb_matmul_top/LENGTH_in_stream_V_data_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_matmul_top/LENGTH_in_stream_V_keep_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_matmul_top/LENGTH_in_stream_V_strb_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_matmul_top/LENGTH_in_stream_V_last_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_matmul_top/LENGTH_out_stream_V_data_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_matmul_top/LENGTH_out_stream_V_keep_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_matmul_top/LENGTH_out_stream_V_strb_V -into $tb_portdepth_group -radix hex&#xA;## add_wave /apatb_matmul_top/LENGTH_out_stream_V_last_V -into $tb_portdepth_group -radix hex&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xA;## set tb_out_stream_group [add_wave_group out_stream(axis) -into $tbcoutputgroup]&#xA;## add_wave /apatb_matmul_top/out_stream_TLAST -into $tb_out_stream_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/out_stream_TSTRB -into $tb_out_stream_group -radix hex&#xA;## add_wave /apatb_matmul_top/out_stream_TKEEP -into $tb_out_stream_group -radix hex&#xA;## add_wave /apatb_matmul_top/out_stream_TREADY -into $tb_out_stream_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/out_stream_TVALID -into $tb_out_stream_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/out_stream_TDATA -into $tb_out_stream_group -radix hex&#xA;## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]&#xA;## add_wave /apatb_matmul_top/control_INTERRUPT -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/control_BRESP -into $tb_return_group -radix hex&#xA;## add_wave /apatb_matmul_top/control_BREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/control_BVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/control_RRESP -into $tb_return_group -radix hex&#xA;## add_wave /apatb_matmul_top/control_RDATA -into $tb_return_group -radix hex&#xA;## add_wave /apatb_matmul_top/control_RREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/control_RVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/control_ARREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/control_ARVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/control_ARADDR -into $tb_return_group -radix hex&#xA;## add_wave /apatb_matmul_top/control_WSTRB -into $tb_return_group -radix hex&#xA;## add_wave /apatb_matmul_top/control_WDATA -into $tb_return_group -radix hex&#xA;## add_wave /apatb_matmul_top/control_WREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/control_WVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/control_AWREADY -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/control_AWVALID -into $tb_return_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/control_AWADDR -into $tb_return_group -radix hex&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xA;## set tb_in_stream_group [add_wave_group in_stream(axis) -into $tbcinputgroup]&#xA;## add_wave /apatb_matmul_top/in_stream_TLAST -into $tb_in_stream_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/in_stream_TSTRB -into $tb_in_stream_group -radix hex&#xA;## add_wave /apatb_matmul_top/in_stream_TKEEP -into $tb_in_stream_group -radix hex&#xA;## add_wave /apatb_matmul_top/in_stream_TREADY -into $tb_in_stream_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/in_stream_TVALID -into $tb_in_stream_group -color #ffff00 -radix hex&#xA;## add_wave /apatb_matmul_top/in_stream_TDATA -into $tb_in_stream_group -radix hex&#xA;## save_wave_config matmul.wcfg&#xA;## run all" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:23.584+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_ap_fmul_0_max_dsp_32.vhd:195]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package ieee.numeric_std&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_viv_comp&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_exp_table_...&#xA;Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_9.floating_point_v7_1_9_pkg&#xA;Compiling package floating_point_v7_1_9.flt_utils&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package ieee.vital_timing&#xA;Compiling package ieee.vital_primitives&#xA;Compiling package unisim.vpkg&#xA;Compiling module xil_defaultlib.matmul_rxmat_delaeOg_ram&#xA;Compiling module xil_defaultlib.matmul_rxmat_delaeOg(DataWidth=3...&#xA;Compiling module xil_defaultlib.matmul_rxmat_M_reudo_ram&#xA;Compiling module xil_defaultlib.matmul_rxmat_M_reudo(DataWidth=3...&#xA;Compiling module xil_defaultlib.matmul_control_s_axi&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=7,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,length=0,fast_in...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=16,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=48,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=24,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=13,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27,length=0)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=27)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=5,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3)\]&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=10,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_gt [\compare_gt(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare [\compare(c_xdevicefamily=&quot;zynqup...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=9)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,fast_input=true)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0,fast_input=true)...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23)\]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_add [\flt_add(c_xdevicefamily=&quot;zynqup...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]&#xA;Compiling architecture matmul_ap_fsub_2_full_dsp_32_arch of entity xil_defaultlib.matmul_ap_fsub_2_full_dsp_32 [matmul_ap_fsub_2_full_dsp_32_def...]&#xA;Compiling module xil_defaultlib.matmul_fsub_32ns_bkb&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_add [\flt_add(c_xdevicefamily=&quot;zynqup...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]&#xA;Compiling architecture matmul_ap_fadd_2_full_dsp_32_arch of entity xil_defaultlib.matmul_ap_fadd_2_full_dsp_32 [matmul_ap_fadd_2_full_dsp_32_def...]&#xA;Compiling module xil_defaultlib.matmul_fadd_32ns_cud(ID=1)&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=17,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.fix_mult [\fix_mult(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=3,length=0,fast_inp...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;z...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=30,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=18,length=0)\]&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xA;Compiling architecture struct of entity floating_point_v7_1_9.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xA;Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_9.flt_mult [\flt_mult(c_xdevicefamily=&quot;zynqu...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]&#xA;Compiling architecture matmul_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.matmul_ap_fmul_0_max_dsp_32 [matmul_ap_fmul_0_max_dsp_32_defa...]&#xA;Compiling module xil_defaultlib.matmul_fmul_32ns_dEe(ID=1)&#xA;Compiling module xil_defaultlib.DiagMatMul&#xA;Compiling module xil_defaultlib.DopplerDelay&#xA;Compiling module xil_defaultlib.matmul_mux_165_32KfY(ID=1,din16_...&#xA;Compiling module xil_defaultlib.ibuf(W=65)&#xA;Compiling module xil_defaultlib.obuf(W=65)&#xA;Compiling module xil_defaultlib.regslice_both(DataWidth=64)&#xA;Compiling module xil_defaultlib.ibuf(W=9)&#xA;Compiling module xil_defaultlib.obuf(W=9)&#xA;Compiling module xil_defaultlib.regslice_both(DataWidth=8)&#xA;Compiling module xil_defaultlib.ibuf(W=2)&#xA;Compiling module xil_defaultlib.obuf(W=2)&#xA;Compiling module xil_defaultlib.regslice_both(DataWidth=1)&#xA;Compiling module xil_defaultlib.matmul&#xA;Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=64)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=256)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=256,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_in_stream&#xA;Compiling module xil_defaultlib.fifo(WIDTH=64)&#xA;Compiling module xil_defaultlib.fifo&#xA;Compiling module xil_defaultlib.fifo(WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_out_stream&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xA;Compiling module xil_defaultlib.apatb_matmul_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot matmul&#xA;&#xA;&#xA;****** Webtalk v2019.2 (64-bit)&#xA;  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019&#xA;  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019&#xA;    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source /home/sidharth/Documents/BTP/FPGA-IP/Diag-Mat-Mul-Delay/DiagMatMul/solution1/sim/verilog/xsim.dir/matmul/webtalk/xsim_webtalk.tcl -notrace" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:16.277+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_ap_fadd_2_full_dsp_32.vhd:201]" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:00.199+0530" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/matmul_ap_fsub_2_full_dsp_32.vhd:201]" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:15:59.424+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:15:56.312+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:15:25.757+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:15:24.685+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'matmul_ap_fsub_2_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:55.574+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'matmul_ap_fmul_0_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:55.253+0530" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'matmul_ap_fadd_2_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:54.811+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:41.678+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:16:40.489+0530" type="Warning"/>
      </packageLog>
      <csimLog>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:28:28.810+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'." projectName="DiagMatMul" solutionName="solution1" date="2021-10-20T23:28:27.566+0530" type="Warning"/>
      </csimLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
