#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Feb  1 17:50:05 2025
# Process ID: 12688
# Current directory: C:/Users/dzj0489/Desktop/fffff/project/darksoul/fpga/darksoul/darksoul.runs/synth_1
# Command line: vivado.exe -log soc_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_top.tcl
# Log file: C:/Users/dzj0489/Desktop/fffff/project/darksoul/fpga/darksoul/darksoul.runs/synth_1/soc_top.vds
# Journal file: C:/Users/dzj0489/Desktop/fffff/project/darksoul/fpga/darksoul/darksoul.runs/synth_1\vivado.jou
# Running On: MSI, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 16920 MB
#-----------------------------------------------------------
source soc_top.tcl -notrace
Command: synth_design -top soc_top -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2132
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'store_hand_suc', assumed default net type 'wire' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/cpu_top.v:789]
INFO: [Synth 8-11241] undeclared symbol 'load_hand_suc', assumed default net type 'wire' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/cpu_top.v:790]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1213.285 ; gain = 407.676
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'soc_top' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/soc/soc_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/cpu_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'if_stage' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/if_stage.v:7]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/pc_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/pc_reg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'if_stage' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/if_stage.v:7]
INFO: [Synth 8-6157] synthesizing module 'if_id' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/if_id.v:4]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/if_id.v:4]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/id_stage.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/decoder.v:5]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/imm_gen.v:5]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/imm_gen.v:5]
INFO: [Synth 8-226] default block is never used [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/decoder.v:130]
INFO: [Synth 8-226] default block is never used [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/decoder.v:447]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/decoder.v:5]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/id_stage.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/regfile.v:5]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/regfile.v:5]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/id_ex.v:7]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/id_ex.v:7]
INFO: [Synth 8-6157] synthesizing module 'ex_stage' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/ex_stage.v:7]
INFO: [Synth 8-6157] synthesizing module 'mux_alu' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/mux_alu.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mux_alu' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/mux_alu.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/alu.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/alu.v:7]
INFO: [Synth 8-6157] synthesizing module 'bju' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/bju.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bju' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/bju.v:7]
INFO: [Synth 8-6157] synthesizing module 'agu' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/agu.v:7]
INFO: [Synth 8-6155] done synthesizing module 'agu' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/agu.v:7]
INFO: [Synth 8-6157] synthesizing module 'mul' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/mul.v:4]
INFO: [Synth 8-6157] synthesizing module 'booth_encoder' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/booth_encoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'booth_encoder' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/booth_encoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'pp_gen' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/pp_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pp_gen' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/pp_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'wallace_tree' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/wallace_tree.v:1]
	Parameter N bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'N_comp3_2' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/compressor.v:18]
	Parameter N bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'comp3_2' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/compressor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'comp3_2' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/compressor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'N_comp3_2' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/compressor.v:18]
INFO: [Synth 8-6157] synthesizing module 'N_comp4_2' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/compressor.v:74]
	Parameter N bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'comp4_2' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/compressor.v:51]
INFO: [Synth 8-6155] done synthesizing module 'comp4_2' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/compressor.v:51]
INFO: [Synth 8-6155] done synthesizing module 'N_comp4_2' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/compressor.v:74]
INFO: [Synth 8-6155] done synthesizing module 'wallace_tree' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/wallace_tree.v:1]
INFO: [Synth 8-6157] synthesizing module 'LCA' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/LCA.v:6]
	Parameter N bound to: 68 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'LCA_4' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/LCA.v:42]
INFO: [Synth 8-6155] done synthesizing module 'LCA_4' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/LCA.v:42]
INFO: [Synth 8-6155] done synthesizing module 'LCA' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/LCA.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mul' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/mul.v:4]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/div.v:3]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/div.v:3]
INFO: [Synth 8-6157] synthesizing module 'csru' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csru.v:3]
INFO: [Synth 8-6155] done synthesizing module 'csru' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csru.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ex_stage' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/ex_stage.v:7]
INFO: [Synth 8-6157] synthesizing module 'csr' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:3]
INFO: [Synth 8-6157] synthesizing module 'csr_reg' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:389]
INFO: [Synth 8-6155] done synthesizing module 'csr_reg' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:389]
INFO: [Synth 8-6157] synthesizing module 'csr_reg__parameterized0' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:389]
	Parameter CSR_REG_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'csr_reg__parameterized0' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:389]
INFO: [Synth 8-6157] synthesizing module 'csr_reg__parameterized1' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:389]
	Parameter CSR_REG_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'csr_reg__parameterized1' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:389]
INFO: [Synth 8-6157] synthesizing module 'csr_reg__parameterized2' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:389]
	Parameter CSR_REG_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'csr_reg__parameterized2' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:389]
INFO: [Synth 8-6157] synthesizing module 'csr_reg__parameterized3' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:389]
	Parameter CSR_REG_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'csr_reg__parameterized3' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:389]
INFO: [Synth 8-6157] synthesizing module 'csr_reg__parameterized4' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:389]
	Parameter CSR_REG_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'csr_reg__parameterized4' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:389]
INFO: [Synth 8-6155] done synthesizing module 'csr' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:3]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/ex_mem.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/ex_mem.v:5]
INFO: [Synth 8-6157] synthesizing module 'mem_stage' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/mem_stage.v:7]
WARNING: [Synth 8-6104] Input port 'mem_is_wfi_inst_o' has an internal driver [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/mem_stage.v:48]
INFO: [Synth 8-6155] done synthesizing module 'mem_stage' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/mem_stage.v:7]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/mem_wb.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/mem_wb.v:5]
INFO: [Synth 8-6157] synthesizing module 'pipe_ctrl' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/pipe_ctrl.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pipe_ctrl' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/pipe_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'bus_if' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/bus_if.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bus_if' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/bus_if.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/cpu_top.v:5]
INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/soc/axi_xbar.v:1]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/soc/axi_xbar.v:1]
INFO: [Synth 8-6157] synthesizing module 'AXI2SRAM' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/utils/AXI2SRAM.v:185]
INFO: [Synth 8-6155] done synthesizing module 'AXI2SRAM' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/utils/AXI2SRAM.v:185]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/fpga/darksoul/darksoul.runs/synth_1/.Xil/Vivado-12688-MSI/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/fpga/darksoul/darksoul.runs/synth_1/.Xil/Vivado-12688-MSI/realtime/blk_mem_gen_0_stub.v:5]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (10) of module 'blk_mem_gen_0' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/soc/soc_top.v:342]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (10) of module 'blk_mem_gen_0' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/soc/soc_top.v:345]
INFO: [Synth 8-6157] synthesizing module 'AXI2SRAM_1' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/utils/AXI2SRAM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AXI2SRAM_1' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/utils/AXI2SRAM.v:1]
INFO: [Synth 8-6157] synthesizing module 'clint' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/perips/clint.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clint' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/perips/clint.v:4]
INFO: [Synth 8-6155] done synthesizing module 'soc_top' (0#1) [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/soc/soc_top.v:1]
WARNING: [Synth 8-7137] Register csr_reg_rdata_reg in module csr_reg has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:404]
WARNING: [Synth 8-7137] Register csr_reg_rdata_reg in module csr_reg__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:404]
WARNING: [Synth 8-7137] Register csr_reg_rdata_reg in module csr_reg__parameterized1 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:404]
WARNING: [Synth 8-7137] Register csr_reg_rdata_reg in module csr_reg__parameterized2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:404]
WARNING: [Synth 8-7137] Register csr_reg_rdata_reg in module csr_reg__parameterized3 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:404]
WARNING: [Synth 8-7137] Register csr_reg_rdata_reg in module csr_reg__parameterized4 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/csr.v:404]
WARNING: [Synth 8-3848] Net mem_is_wfi_inst_o in module/entity cpu_top does not have driver. [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/cpu_top.v:171]
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[7] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[6] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[5] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[4] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[3] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[2] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[1] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[0] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_size[2] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_size[1] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_size[0] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_burst[1] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_burst[0] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_lock[1] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_lock[0] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_cache[3] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_cache[2] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_cache[1] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_cache[0] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_prot[2] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_prot[1] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_prot[0] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_id[3] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_id[2] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_id[1] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_id[0] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[7] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[6] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[5] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[4] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[3] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[2] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[1] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[0] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_size[2] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_size[1] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_size[0] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_burst[1] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_burst[0] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_lock[1] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_lock[0] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_cache[3] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_cache[2] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_cache[1] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_cache[0] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_prot[2] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_prot[1] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_prot[0] in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_w_payload_last in module AXI2SRAM_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_addr[1] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_addr[0] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[7] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[6] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[5] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[4] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[3] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[2] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[1] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_len[0] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_size[2] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_size[1] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_size[0] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_burst[1] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_burst[0] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_lock[1] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_lock[0] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_cache[3] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_cache[2] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_cache[1] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_cache[0] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_prot[2] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_prot[1] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_ar_payload_prot[0] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_id[3] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_id[2] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_id[1] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_id[0] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[7] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[6] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[5] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[4] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[3] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[2] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[1] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_len[0] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_size[2] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_size[1] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_size[0] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_burst[1] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_burst[0] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_lock[1] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_lock[0] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_cache[3] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_cache[2] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_cache[1] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_cache[0] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_prot[2] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_prot[1] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_aw_payload_prot[0] in module AXI2SRAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port slave_axi_w_payload_last in module AXI2SRAM is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1345.160 ; gain = 539.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1345.160 ; gain = 539.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1345.160 ; gain = 539.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1345.160 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/dzj0489/Desktop/fffff/project/darksoul/fpga/darksoul/darksoul.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'SRAM_inst'
Finished Parsing XDC File [c:/Users/dzj0489/Desktop/fffff/project/darksoul/fpga/darksoul/darksoul.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'SRAM_inst'
Parsing XDC File [C:/Users/dzj0489/Desktop/fffff/project/darksoul/fpga/darksoul/darksoul.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/dzj0489/Desktop/fffff/project/darksoul/fpga/darksoul/darksoul.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1459.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1459.141 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1459.141 ; gain = 653.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1459.141 ; gain = 653.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for SRAM_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1459.141 ; gain = 653.531
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_store_req_ok_fsm_stateReg_reg' in module 'bus_if'
INFO: [Synth 8-802] inferred FSM for state register 'axi_store_fsm_stateReg_reg' in module 'bus_if'
INFO: [Synth 8-802] inferred FSM for state register 'axi_fetch_fsm_stateReg_reg' in module 'bus_if'
INFO: [Synth 8-802] inferred FSM for state register 'axi_load_fsm_stateReg_reg' in module 'bus_if'
INFO: [Synth 8-802] inferred FSM for state register 'axi_exp_fetch_fsm_stateReg_reg' in module 'bus_if'
INFO: [Synth 8-802] inferred FSM for state register 'myClockingArea_write_cmd_stateReg_reg' in module 'AXI2SRAM'
INFO: [Synth 8-802] inferred FSM for state register 'myClockingArea_write_cmd_stateReg_reg' in module 'AXI2SRAM_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
axi_store_fsm_enumDef_WAIT_1 |                               01 |                               10
axi_store_fsm_enumDef_REQ |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_store_fsm_stateReg_reg' using encoding 'sequential' in module 'bus_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               11 |                               00
*
axi_store_req_ok_fsm_enumDef_WOK |                               10 |                               10
axi_store_req_ok_fsm_enumDef_REQOK |                               00 |                               11
axi_store_req_ok_fsm_enumDef_AWOK |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_store_req_ok_fsm_stateReg_reg' using encoding 'sequential' in module 'bus_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
axi_fetch_fsm_enumDef_REQ |                              010 |                               01
axi_fetch_fsm_enumDef_WAIT_1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_fetch_fsm_stateReg_reg' using encoding 'one-hot' in module 'bus_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
axi_load_fsm_enumDef_REQ |                              010 |                               01
axi_load_fsm_enumDef_WAIT_1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_load_fsm_stateReg_reg' using encoding 'one-hot' in module 'bus_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
axi_exp_fetch_fsm_enumDef_USELESS |                               01 |                               10
axi_exp_fetch_fsm_enumDef_EXP |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_exp_fetch_fsm_stateReg_reg' using encoding 'sequential' in module 'bus_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
myClockingArea_write_cmd_enumDef_ADDR_OK |                              010 |                               01
myClockingArea_write_cmd_enumDef_WRITE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'myClockingArea_write_cmd_stateReg_reg' using encoding 'one-hot' in module 'AXI2SRAM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
myClockingArea_write_cmd_enumDef_ADDR_OK |                              010 |                               01
myClockingArea_write_cmd_enumDef_WRITE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'myClockingArea_write_cmd_stateReg_reg' using encoding 'one-hot' in module 'AXI2SRAM_1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1459.141 ; gain = 653.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 10    
	   3 Input   32 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 1088  
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 138   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               68 Bit    Registers := 20    
	               64 Bit    Registers := 5     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 61    
	               30 Bit    Registers := 2     
	               17 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 83    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 14    
	   2 Input   35 Bit        Muxes := 34    
	   4 Input   34 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 78    
	   7 Input   32 Bit        Muxes := 2     
	  11 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 3     
	   5 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 5     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 1     
	  12 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 3     
	  12 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	  18 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 25    
	  12 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 54    
	  11 Input    2 Bit        Muxes := 1     
	  12 Input    2 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 7     
	   3 Input    2 Bit        Muxes := 12    
	   5 Input    2 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 148   
	   7 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 19    
	   4 Input    1 Bit        Muxes := 39    
	   8 Input    1 Bit        Muxes := 16    
	  10 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mem_is_wfi_inst_o with 1st driver pin 'cpu_top_inst/mem_stage/p_0_out_inferred/p_0_out' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/mem_stage.v:48]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mem_is_wfi_inst_o with 2nd driver pin 'cpu_top_inst/mem_stage/mem_is_wfi_inst_o' [C:/Users/dzj0489/Desktop/fffff/project/darksoul/rtl/core/mem_stage.v:7]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1459.141 ; gain = 653.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1459.141 ; gain = 653.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1459.141 ; gain = 653.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[31]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[29]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[28]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[27]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[26]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[25]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[24]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[23]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[22]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[21]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[20]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[19]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[18]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[17]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[16]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[15]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[14]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[13]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[11]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[10]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[9]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[7]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[6]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[5]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[4]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[3]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[2]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[1]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/misa_csr_reg/csr_reg_rdata_reg[0]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[31]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[30]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[29]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[28]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[27]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[26]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[25]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[24]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[23]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[22]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[21]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[20]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[19]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[18]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[17]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[16]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[15]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[14]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[13]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[12]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[11]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[10]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[9]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[8]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[7]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[6]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[5]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[4]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[3]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[2]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[1]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mvendorid_csr_reg/csr_reg_rdata_reg[0]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[31]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[30]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[29]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[28]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[27]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[26]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[25]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[24]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[23]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[22]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[21]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[20]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[19]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[18]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[17]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[16]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[15]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[14]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[13]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[12]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[11]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[10]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[9]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[8]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[7]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[6]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[5]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[4]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[3]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[2]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/marchid_csr_reg/csr_reg_rdata_reg[1]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mimpid_csr_reg/csr_reg_rdata_reg[31]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mimpid_csr_reg/csr_reg_rdata_reg[30]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mimpid_csr_reg/csr_reg_rdata_reg[29]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mimpid_csr_reg/csr_reg_rdata_reg[28]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mimpid_csr_reg/csr_reg_rdata_reg[27]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mimpid_csr_reg/csr_reg_rdata_reg[26]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mimpid_csr_reg/csr_reg_rdata_reg[25]_LDC) is unused and will be removed from module soc_top.
WARNING: [Synth 8-3332] Sequential element (cpu_top_inst/csr_instance/mimpid_csr_reg/csr_reg_rdata_reg[24]_LDC) is unused and will be removed from module soc_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1615.461 ; gain = 809.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.770 ; gain = 817.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.770 ; gain = 817.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.770 ; gain = 817.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1622.770 ; gain = 817.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1622.770 ; gain = 817.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1622.770 ; gain = 817.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     2|
|3     |CARRY4      |   187|
|4     |LUT1        |   131|
|5     |LUT2        |   665|
|6     |LUT3        |  1771|
|7     |LUT4        |   349|
|8     |LUT5        |  1975|
|9     |LUT6        |  2391|
|10    |MUXF7       |   419|
|11    |FDCE        |  3483|
|12    |FDPE        |    20|
|13    |FDRE        |   480|
|14    |LDC         |     9|
|15    |IBUF        |     3|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1622.770 ; gain = 817.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 513 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1622.770 ; gain = 703.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1622.770 ; gain = 817.160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1622.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 615 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1622.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LDC => LDCE (inverted pins: G): 9 instances

Synth Design complete, checksum: 1b76ce37
INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 211 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 1622.770 ; gain = 1196.363
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/dzj0489/Desktop/fffff/project/darksoul/fpga/darksoul/darksoul.runs/synth_1/soc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file soc_top_utilization_synth.rpt -pb soc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  1 17:51:07 2025...
