

================================================================
== Vitis HLS Report for 'full_pipeline'
================================================================
* Date:           Thu May 15 15:32:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Eindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |        ?|        ?|     2 ~ ?|          -|          -|     ?|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 26 27 33 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 2 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.10>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 34 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 35 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln66 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [Include/HLS.c:66]   --->   Operation 36 'spectopmodule' 'spectopmodule_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 9402976, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %height"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %height, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %width"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %kernel, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %max_out, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %max_out, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %min_out, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %min_out, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %avg_out, void @empty_3, i32 4294967295, i32 4294967295, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %avg_out, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_5, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%avg_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %avg_out" [Include/HLS.c:67]   --->   Operation 58 'read' 'avg_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%min_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %min_out" [Include/HLS.c:67]   --->   Operation 59 'read' 'min_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (1.00ns)   --->   "%max_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %max_out" [Include/HLS.c:67]   --->   Operation 60 'read' 'max_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "%conv_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv_out" [Include/HLS.c:67]   --->   Operation 61 'read' 'conv_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "%kernel_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %kernel" [Include/HLS.c:67]   --->   Operation 62 'read' 'kernel_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 63 [1/1] (1.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %width" [Include/HLS.c:67]   --->   Operation 63 'read' 'width_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 64 [1/1] (1.00ns)   --->   "%height_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %height" [Include/HLS.c:67]   --->   Operation 64 'read' 'height_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r" [Include/HLS.c:67]   --->   Operation 65 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 66 [1/1] (2.55ns)   --->   "%sub_i = add i32 %height_read, i32 4294967294" [Include/HLS.c:67]   --->   Operation 66 'add' 'sub_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (2.55ns)   --->   "%sub2_i = add i32 %width_read, i32 4294967294" [Include/HLS.c:67]   --->   Operation 67 'add' 'sub2_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty = trunc i32 %sub2_i" [Include/HLS.c:67]   --->   Operation 68 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (2.55ns)   --->   "%cmp38_i = icmp_sgt  i32 %sub2_i, i32 0" [Include/HLS.c:67]   --->   Operation 69 'icmp' 'cmp38_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%wide_trip_count_i = zext i32 %sub2_i" [Include/HLS.c:67]   --->   Operation 70 'zext' 'wide_trip_count_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %kernel_read, i32 2, i32 63" [Include/HLS.c:67]   --->   Operation 71 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [Include/HLS.c:67]   --->   Operation 72 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast" [Include/HLS.c:67]   --->   Operation 73 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln5 = store i31 0, i31 %i" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 74 'store' 'store_ln5' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln0 = store i45 0, i45 %phi_mul"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln5 = br void %VITIS_LOOP_6_2.i" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 76 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.77>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%phi_mul_load = load i45 %phi_mul" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 77 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 78 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (3.01ns)   --->   "%add_ln5_2 = add i45 %phi_mul_load, i45 8528" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 79 'add' 'add_ln5_2' <Predicate = true> <Delay = 3.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i31 %i_1" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 80 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.55ns)   --->   "%icmp_ln5 = icmp_slt  i32 %zext_ln5, i32 %sub_i" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 81 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (2.52ns)   --->   "%add_ln5_1 = add i31 %i_1, i31 1" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 82 'add' 'add_ln5_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %convolution2D.exit.loopexit, void %VITIS_LOOP_6_2.i.split" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 83 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 84 'specloopname' 'specloopname_ln5' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i45 %phi_mul_load" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 85 'zext' 'zext_ln5_1' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (3.52ns)   --->   "%add_ln5 = add i64 %zext_ln5_1, i64 %conv_out_read" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 86 'add' 'add_ln5' <Predicate = (icmp_ln5)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %cmp38_i, void %for.inc32.i, void %VITIS_LOOP_9_3.lr.ph.i" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 87 'br' 'br_ln6' <Predicate = (icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln5, i32 2, i32 63" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 88 'partselect' 'trunc_ln6' <Predicate = (icmp_ln5 & cmp38_i)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %height_read, i32 31" [Include/HLS.c:67]   --->   Operation 89 'bitselect' 'tmp' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.55ns)   --->   "%p_neg3 = sub i32 0, i32 %height_read" [Include/HLS.c:67]   --->   Operation 90 'sub' 'p_neg3' <Predicate = (!icmp_ln5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_lshr4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_neg3, i32 1, i32 31" [Include/HLS.c:67]   --->   Operation 91 'partselect' 'p_lshr4' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_lshr4_cast = zext i31 %p_lshr4" [Include/HLS.c:67]   --->   Operation 92 'zext' 'p_lshr4_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.52ns)   --->   "%p_neg_t5 = sub i32 0, i32 %p_lshr4_cast" [Include/HLS.c:67]   --->   Operation 93 'sub' 'p_neg_t5' <Predicate = (!icmp_ln5)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_lshr_f6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %height_read, i32 1, i32 31" [Include/HLS.c:67]   --->   Operation 94 'partselect' 'p_lshr_f6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_lshr_f6_cast = zext i31 %p_lshr_f6" [Include/HLS.c:67]   --->   Operation 95 'zext' 'p_lshr_f6_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.69ns)   --->   "%div_i = select i1 %tmp, i32 %p_neg_t5, i32 %p_lshr_f6_cast" [Include/HLS.c:67]   --->   Operation 96 'select' 'div_i' <Predicate = (!icmp_ln5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %width_read, i32 31" [Include/HLS.c:67]   --->   Operation 97 'bitselect' 'tmp_38' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (2.55ns)   --->   "%p_neg = sub i32 0, i32 %width_read" [Include/HLS.c:67]   --->   Operation 98 'sub' 'p_neg' <Predicate = (!icmp_ln5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_lshr = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_neg, i32 1, i32 31" [Include/HLS.c:67]   --->   Operation 99 'partselect' 'p_lshr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i31 %p_lshr" [Include/HLS.c:67]   --->   Operation 100 'zext' 'p_lshr_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (2.52ns)   --->   "%p_neg_t = sub i32 0, i32 %p_lshr_cast" [Include/HLS.c:67]   --->   Operation 101 'sub' 'p_neg_t' <Predicate = (!icmp_ln5)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_lshr_f = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %width_read, i32 1, i32 31" [Include/HLS.c:67]   --->   Operation 102 'partselect' 'p_lshr_f' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i31 %p_lshr_f" [Include/HLS.c:67]   --->   Operation 103 'zext' 'p_lshr_f_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.69ns)   --->   "%div2_i = select i1 %tmp_38, i32 %p_neg_t, i32 %p_lshr_f_cast" [Include/HLS.c:67]   --->   Operation 104 'select' 'div2_i' <Predicate = (!icmp_ln5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (2.52ns)   --->   "%icmp_ln20 = icmp_sgt  i31 %p_lshr_f6, i31 0" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 105 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln5)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %avg_pooling.exit, void %VITIS_LOOP_21_2.lr.ph.i" [Include/HLS.c:20->Include/HLS.c:94]   --->   Operation 106 'br' 'br_ln20' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (2.52ns)   --->   "%icmp45 = icmp_sgt  i31 %p_lshr_f, i31 0" [Include/HLS.c:67]   --->   Operation 107 'icmp' 'icmp45' <Predicate = (!icmp_ln5 & icmp_ln20)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 108 [8/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9" [Include/HLS.c:67]   --->   Operation 108 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln6 = sext i62 %trunc_ln6" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 109 'sext' 'sext_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln6" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 110 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (7.30ns)   --->   "%empty_50 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count_i" [Include/HLS.c:6->Include/HLS.c:93]   --->   Operation 111 'writereq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 112 [7/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9" [Include/HLS.c:67]   --->   Operation 112 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 113 [6/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9" [Include/HLS.c:67]   --->   Operation 113 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 114 [5/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9" [Include/HLS.c:67]   --->   Operation 114 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 115 [4/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9" [Include/HLS.c:67]   --->   Operation 115 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 116 [3/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9" [Include/HLS.c:67]   --->   Operation 116 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 117 [2/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9" [Include/HLS.c:67]   --->   Operation 117 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 118 [1/8] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 9" [Include/HLS.c:67]   --->   Operation 118 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 119 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [Include/HLS.c:67]   --->   Operation 119 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 120 [1/1] (7.30ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [Include/HLS.c:67]   --->   Operation 120 'read' 'gmem_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 121 [1/1] (7.30ns)   --->   "%gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [Include/HLS.c:67]   --->   Operation 121 'read' 'gmem_addr_read_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 122 [1/1] (7.30ns)   --->   "%gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [Include/HLS.c:67]   --->   Operation 122 'read' 'gmem_addr_read_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 123 [1/1] (7.30ns)   --->   "%gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [Include/HLS.c:67]   --->   Operation 123 'read' 'gmem_addr_read_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 124 [1/1] (7.30ns)   --->   "%gmem_addr_read_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [Include/HLS.c:67]   --->   Operation 124 'read' 'gmem_addr_read_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 125 [1/1] (7.30ns)   --->   "%gmem_addr_read_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [Include/HLS.c:67]   --->   Operation 125 'read' 'gmem_addr_read_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 126 [1/1] (7.30ns)   --->   "%gmem_addr_read_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [Include/HLS.c:67]   --->   Operation 126 'read' 'gmem_addr_read_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 127 [1/1] (7.30ns)   --->   "%gmem_addr_read_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [Include/HLS.c:67]   --->   Operation 127 'read' 'gmem_addr_read_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 5.30>
ST_20 : Operation 128 [2/2] (5.30ns)   --->   "%call_ln67 = call void @full_pipeline_Pipeline_VITIS_LOOP_6_2, i32 %gmem, i31 %empty, i62 %trunc_ln6, i45 %phi_mul_load, i64 %input_r_read, i32 %gmem_addr_read_2, i32 %gmem_addr_read_5, i32 %gmem_addr_read_1, i32 %gmem_addr_read_8, i32 %gmem_addr_read, i32 %gmem_addr_read_6, i32 %gmem_addr_read_4, i32 %gmem_addr_read_3, i32 %gmem_addr_read_7" [Include/HLS.c:67]   --->   Operation 128 'call' 'call_ln67' <Predicate = true> <Delay = 5.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln67 = call void @full_pipeline_Pipeline_VITIS_LOOP_6_2, i32 %gmem, i31 %empty, i62 %trunc_ln6, i45 %phi_mul_load, i64 %input_r_read, i32 %gmem_addr_read_2, i32 %gmem_addr_read_5, i32 %gmem_addr_read_1, i32 %gmem_addr_read_8, i32 %gmem_addr_read, i32 %gmem_addr_read_6, i32 %gmem_addr_read_4, i32 %gmem_addr_read_3, i32 %gmem_addr_read_7" [Include/HLS.c:67]   --->   Operation 129 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 130 [5/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 130 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 131 [4/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 131 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 132 [3/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 132 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 133 [2/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 133 'writeresp' 'empty_51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 134 [1/5] (7.30ns)   --->   "%empty_51 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 134 'writeresp' 'empty_51' <Predicate = (cmp38_i)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln5 = br void %for.inc32.i" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 135 'br' 'br_ln5' <Predicate = (cmp38_i)> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln5 = store i31 %add_ln5_1, i31 %i" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 136 'store' 'store_ln5' <Predicate = true> <Delay = 1.58>
ST_26 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln5 = store i45 %add_ln5_2, i45 %phi_mul" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 137 'store' 'store_ln5' <Predicate = true> <Delay = 1.58>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln5 = br void %VITIS_LOOP_6_2.i" [Include/HLS.c:5->Include/HLS.c:93]   --->   Operation 138 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>

State 27 <SV = 2> <Delay = 6.91>
ST_27 : Operation 139 [1/1] (0.00ns)   --->   "%cast = zext i32 %div_i" [Include/HLS.c:67]   --->   Operation 139 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 140 [1/1] (0.00ns)   --->   "%cast4 = zext i32 %div2_i" [Include/HLS.c:67]   --->   Operation 140 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 141 [2/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast4" [Include/HLS.c:67]   --->   Operation 141 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 3> <Delay = 6.91>
ST_28 : Operation 142 [1/1] (0.69ns)   --->   "%empty_52 = select i1 %icmp45, i32 %div2_i, i32 0" [Include/HLS.c:67]   --->   Operation 142 'select' 'empty_52' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 143 [1/2] (6.91ns)   --->   "%bound = mul i64 %cast, i64 %cast4" [Include/HLS.c:67]   --->   Operation 143 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 144 [2/2] (0.00ns)   --->   "%call_ln67 = call void @full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2, i32 %gmem, i32 %div2_i, i64 %bound, i64 %input_r_read, i32 %empty_52, i64 %max_out_read" [Include/HLS.c:67]   --->   Operation 144 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 4> <Delay = 0.00>
ST_29 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln67 = call void @full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2, i32 %gmem, i32 %div2_i, i64 %bound, i64 %input_r_read, i32 %empty_52, i64 %max_out_read" [Include/HLS.c:67]   --->   Operation 145 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 5> <Delay = 0.00>
ST_30 : Operation 146 [2/2] (0.00ns)   --->   "%call_ln67 = call void @full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2, i32 %gmem, i32 %div2_i, i64 %bound, i64 %input_r_read, i32 %empty_52, i64 %min_out_read" [Include/HLS.c:67]   --->   Operation 146 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 6> <Delay = 0.00>
ST_31 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln67 = call void @full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2, i32 %gmem, i32 %div2_i, i64 %bound, i64 %input_r_read, i32 %empty_52, i64 %min_out_read" [Include/HLS.c:67]   --->   Operation 147 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 7> <Delay = 0.00>
ST_32 : Operation 148 [2/2] (0.00ns)   --->   "%call_ln67 = call void @full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2, i32 %gmem, i32 %div2_i, i64 %bound, i64 %input_r_read, i32 %empty_52, i64 %avg_out_read" [Include/HLS.c:67]   --->   Operation 148 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 8> <Delay = 0.00>
ST_33 : Operation 149 [1/2] (0.00ns)   --->   "%call_ln67 = call void @full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2, i32 %gmem, i32 %div2_i, i64 %bound, i64 %input_r_read, i32 %empty_52, i64 %avg_out_read" [Include/HLS.c:67]   --->   Operation 149 'call' 'call_ln67' <Predicate = (icmp_ln20)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %avg_pooling.exit"   --->   Operation 150 'br' 'br_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_33 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln97 = ret" [Include/HLS.c:97]   --->   Operation 151 'ret' 'ret_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.104ns
The critical path consists of the following:
	s_axi read operation ('width_read', Include/HLS.c:67) on port 'width' (Include/HLS.c:67) [39]  (1.000 ns)
	'add' operation 32 bit ('sub2_i', Include/HLS.c:67) [43]  (2.552 ns)
	'icmp' operation 1 bit ('cmp38_i', Include/HLS.c:67) [45]  (2.552 ns)

 <State 2>: 5.772ns
The critical path consists of the following:
	'sub' operation 32 bit ('p_neg3', Include/HLS.c:67) [90]  (2.552 ns)
	'sub' operation 32 bit ('p_neg_t5', Include/HLS.c:67) [93]  (2.522 ns)
	'select' operation 32 bit ('div_i', Include/HLS.c:67) [96]  (0.698 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [67]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [67]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [67]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [67]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [67]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [67]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [67]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_49', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [67]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [68]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_1', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [69]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_2', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [70]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_3', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [71]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_4', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [72]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_5', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [73]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_6', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [74]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_7', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [75]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read_8', Include/HLS.c:67) on port 'gmem' (Include/HLS.c:67) [76]  (7.300 ns)

 <State 20>: 5.307ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln67', Include/HLS.c:67) to 'full_pipeline_Pipeline_VITIS_LOOP_6_2' [81]  (5.307 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', Include/HLS.c:5->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:5->Include/HLS.c:93) [82]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', Include/HLS.c:5->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:5->Include/HLS.c:93) [82]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', Include/HLS.c:5->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:5->Include/HLS.c:93) [82]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', Include/HLS.c:5->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:5->Include/HLS.c:93) [82]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_51', Include/HLS.c:5->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:5->Include/HLS.c:93) [82]  (7.300 ns)

 <State 27>: 6.912ns
The critical path consists of the following:
	'mul' operation 64 bit ('bound', Include/HLS.c:67) [112]  (6.912 ns)

 <State 28>: 6.912ns
The critical path consists of the following:
	'mul' operation 64 bit ('bound', Include/HLS.c:67) [112]  (6.912 ns)

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
