// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition"

// DATE "11/24/2017 13:19:31"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module csgo (
	CLOCK_50,
	KEY,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;

// Design Ports Information
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~37_sumout ;
wire \KEY[0]~input_o ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|xCounter[3]~DUPLICATE_q ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|xCounter[8]~DUPLICATE_q ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|Add0~22 ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~feeder_combout ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|Add1~2 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|VGA_VS1~1_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|xCounter[9]~DUPLICATE_q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~q ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[1]~input_o ;
wire \signals|currentstate~48_combout ;
wire \signals|currentstate.start~q ;
wire \signals|currentstate~46_combout ;
wire \signals|currentstate.bd_to_90~q ;
wire \signals|currentstate~36_combout ;
wire \signals|currentstate.blood_90~q ;
wire \signals|currentstate~47_combout ;
wire \signals|currentstate.bd_to_80~q ;
wire \signals|currentstate~37_combout ;
wire \signals|currentstate.blood_80~q ;
wire \signals|currentstate~38_combout ;
wire \signals|currentstate.bd_to_70~q ;
wire \signals|currentstate~29_combout ;
wire \signals|currentstate.blood_70~q ;
wire \signals|currentstate~41_combout ;
wire \signals|currentstate.bd_to_60~q ;
wire \signals|currentstate~32_combout ;
wire \signals|currentstate.blood_60~q ;
wire \signals|currentstate~39_combout ;
wire \signals|currentstate.bd_to_50~q ;
wire \signals|currentstate~30_combout ;
wire \signals|currentstate.blood_50~q ;
wire \signals|currentstate~40_combout ;
wire \signals|currentstate.bd_to_40~q ;
wire \signals|currentstate~31_combout ;
wire \signals|currentstate.blood_40~q ;
wire \signals|currentstate~44_combout ;
wire \signals|currentstate.bd_to_30~q ;
wire \signals|currentstate~34_combout ;
wire \signals|currentstate.blood_30~q ;
wire \signals|currentstate~45_combout ;
wire \signals|currentstate.bd_to_20~q ;
wire \signals|currentstate~35_combout ;
wire \signals|currentstate.blood_20~q ;
wire \signals|currentstate~43_combout ;
wire \signals|currentstate.bd_to_10~q ;
wire \signals|currentstate~33_combout ;
wire \signals|currentstate.blood_10~q ;
wire \signals|currentstate~42_combout ;
wire \signals|currentstate.bd_to_00~q ;
wire \signals|Selector20~0_combout ;
wire \signals|currentstate.gameover~q ;
wire \control|start_y[5]~0_combout ;
wire \signals|WideOr22~3_combout ;
wire \signals|WideOr22~2_combout ;
wire \signals|WideOr22~1_combout ;
wire \signals|WideOr22~combout ;
wire \control|Add3~1_sumout ;
wire \control|Add3~2 ;
wire \control|Add3~5_sumout ;
wire \control|Add3~6 ;
wire \control|Add3~9_sumout ;
wire \control|Add3~10 ;
wire \control|Add3~13_sumout ;
wire \control|Add3~14 ;
wire \control|Add3~21_sumout ;
wire \control|Add3~22 ;
wire \control|Add3~25_sumout ;
wire \control|Add3~26 ;
wire \control|Add3~17_sumout ;
wire \control|count_endy[0]~0_combout ;
wire \control|count_endy[0]~4_combout ;
wire \control|count_endy[1]~5_combout ;
wire \control|count_endy[2]~6_combout ;
wire \control|count_endy[0]~7_combout ;
wire \control|count_endy[3]~8_combout ;
wire \control|count_endy[2]~1_combout ;
wire \control|count_endy[4]~3_combout ;
wire \control|count_endy[5]~2_combout ;
wire \control|count_endy[3]~DUPLICATE_q ;
wire \signals|WideOr22~0_combout ;
wire \control|count_x[0]~0_combout ;
wire \control|count_x[1]~1_combout ;
wire \control|always1~0_combout ;
wire \control|count_x[2]~2_combout ;
wire \control|count_x[3]~3_combout ;
wire \control|count_y[0]~0_combout ;
wire \control|count_y[0]~1_combout ;
wire \control|count_y[1]~2_combout ;
wire \control|count_y[2]~3_combout ;
wire \control|count_y[0]~4_combout ;
wire \control|count_y[3]~5_combout ;
wire \control|Add5~18 ;
wire \control|Add5~14 ;
wire \control|Add5~10 ;
wire \control|Add5~6 ;
wire \control|Add5~1_sumout ;
wire \control|Add5~9_sumout ;
wire \control|Add5~13_sumout ;
wire \control|Add5~5_sumout ;
wire \control|Add5~17_sumout ;
wire \control|Add5~22_combout ;
wire \control|count_endy[1]~DUPLICATE_q ;
wire \control|Add5~21_combout ;
wire \signals|WideOr22~4_combout ;
wire \control|count_endx[6]~DUPLICATE_q ;
wire \control|Add4~24_combout ;
wire \control|start_x~1_combout ;
wire \control|start_x~0_combout ;
wire \control|Add4~25_combout ;
wire \control|Add4~18 ;
wire \control|Add4~22 ;
wire \control|Add4~10 ;
wire \control|Add4~6 ;
wire \control|Add4~1_sumout ;
wire \control|Add5~20_combout ;
wire \control|Add4~5_sumout ;
wire \control|Add4~9_sumout ;
wire \VGA|user_input_translator|Add1~18 ;
wire \VGA|user_input_translator|Add1~19 ;
wire \VGA|user_input_translator|Add1~22 ;
wire \VGA|user_input_translator|Add1~23 ;
wire \VGA|user_input_translator|Add1~26 ;
wire \VGA|user_input_translator|Add1~27 ;
wire \VGA|user_input_translator|Add1~30 ;
wire \VGA|user_input_translator|Add1~31 ;
wire \VGA|user_input_translator|Add1~34 ;
wire \VGA|user_input_translator|Add1~35 ;
wire \VGA|user_input_translator|Add1~38 ;
wire \VGA|user_input_translator|Add1~39 ;
wire \VGA|user_input_translator|Add1~42 ;
wire \VGA|user_input_translator|Add1~43 ;
wire \VGA|user_input_translator|Add1~13_sumout ;
wire \VGA|writeEn~2_combout ;
wire \VGA|writeEn~1_combout ;
wire \VGA|writeEn~0_combout ;
wire \VGA|user_input_translator|Add1~14 ;
wire \VGA|user_input_translator|Add1~15 ;
wire \VGA|user_input_translator|Add1~6 ;
wire \VGA|user_input_translator|Add1~7 ;
wire \VGA|user_input_translator|Add1~2 ;
wire \VGA|user_input_translator|Add1~3 ;
wire \VGA|user_input_translator|Add1~9_sumout ;
wire \VGA|user_input_translator|Add1~1_sumout ;
wire \VGA|user_input_translator|Add1~5_sumout ;
wire \VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ;
wire \VGA|controller|yCounter[8]~DUPLICATE_q ;
wire \VGA|controller|yCounter[6]~DUPLICATE_q ;
wire \VGA|controller|yCounter[3]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~42 ;
wire \VGA|controller|controller_translator|Add1~43 ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \control|colour_out[16]~0_combout ;
wire \control|Add4~12_combout ;
wire \control|Add4~13_combout ;
wire \control|Add4~14_combout ;
wire \control|Add4~15_combout ;
wire \control|Add4~17_sumout ;
wire \control|Add4~21_sumout ;
wire \VGA|user_input_translator|Add1~17_sumout ;
wire \VGA|user_input_translator|Add1~21_sumout ;
wire \VGA|user_input_translator|Add1~25_sumout ;
wire \VGA|user_input_translator|Add1~29_sumout ;
wire \VGA|user_input_translator|Add1~33_sumout ;
wire \VGA|user_input_translator|Add1~37_sumout ;
wire \VGA|user_input_translator|Add1~41_sumout ;
wire \VGA|controller|xCounter[4]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|controller|controller_translator|Add1~41_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a208~portbdataout ;
wire \VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ;
wire \control|colour_out[17]~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a232~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a160~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a184~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a136~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a112~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ;
wire \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a88~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a161~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a137~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a113~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a185~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a89~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a65~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a209~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a233 ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~3_combout ;
wire \control|colour_out[18]~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a210~portbdataout ;
wire \control|colour_out[19]~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a234~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a162~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a186~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a114~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a138~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a90~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a211~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a235 ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a67~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a91~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a187~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a139~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a115~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a163~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~3_combout ;
wire \control|colour_out[20]~4_combout ;
wire \control|colour_out[21]~5_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a236~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a212~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a92~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a164~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a140~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a188~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a116~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a93~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a69~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a117~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a165~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a141~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a189~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a237 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a213~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~3_combout ;
wire \control|colour_out[22]~6_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a214~portbdataout ;
wire \control|colour_out[23]~7_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a238~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a94~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a142~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a166~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a118~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a190~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a215~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a239 ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a71~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a95~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a119~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a191~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a143~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a167~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~3_combout ;
wire \control|colour_out[8]~8_combout ;
wire \control|colour_out[9]~9_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a224~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a200~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a80~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a128~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a176~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a152~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a104~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a57~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a81~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a201~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a225 ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a177~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a129~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a153~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a105~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~3_combout ;
wire \control|colour_out[10]~10_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a106~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a130~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a154~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a178~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a82~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a202~portbdataout ;
wire \control|colour_out[11]~11_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a226~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a83~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a59~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a107~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a155~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a131~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a179~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a227 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a203~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~3_combout ;
wire \control|colour_out[12]~12_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a108~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a180~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a132~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a156~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~1_combout ;
wire \control|colour_out[13]~13_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a228~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a204~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a84~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a229 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a205~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a61~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a85~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a181~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a157~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a133~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a109~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~3_combout ;
wire \control|colour_out[14]~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a86~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~0_combout ;
wire \control|colour_out[15]~15_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a230~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a206~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a182~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a134~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a110~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a158~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a111~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a135~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a183~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a159~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a231 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a207~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a87~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a63~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~3_combout ;
wire \control|colour_out[0]~16_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a192~portbdataout ;
wire \control|colour_out[1]~17_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a216~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a144~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a96~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a168~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a120~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a72~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a97~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a121~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a169~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a145~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a193~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a217 ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a73~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a49~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ;
wire \control|colour_out[2]~18_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a146~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a170~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a98~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a122~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a74~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \control|colour_out[3]~19_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a218~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a194~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a51~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a75~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a219 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a195~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a99~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a147~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a171~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a123~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ;
wire \control|colour_out[4]~20_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a76~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a196~portbdataout ;
wire \control|colour_out[5]~21_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a220~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a148~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a172~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a100~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a124~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a53~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a77~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a197~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a221 ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a149~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a125~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a101~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a173~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ;
wire \control|colour_out[6]~22_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a102~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a174~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a126~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a150~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ;
wire \control|colour_out[7]~23_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a222~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a198~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a78~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a79~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a55~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a127~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a103~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a175~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a151~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a223 ;
wire \VGA|VideoMemory|auto_generated|ram_block1a199~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ;
wire [9:0] \VGA|controller|xCounter ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode2027w ;
wire [9:0] \VGA|controller|yCounter ;
wire [23:0] \control|gameover|altsyncram_component|auto_generated|q_a ;
wire [23:0] \control|bloodout|altsyncram_component|auto_generated|q_a ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w ;
wire [3:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [3:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode2044w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode2054w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode2064w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode2074w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode2084w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode2094w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode2104w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w ;
wire [3:0] \control|count_x ;
wire [6:0] \control|count_endx ;
wire [8:0] \control|start_x ;
wire [7:0] \control|start_y ;
wire [5:0] \control|count_endy ;
wire [3:0] \control|count_y ;
wire [8:0] \control|x ;
wire [7:0] \control|y ;
wire [23:0] \control|colour_out ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a160_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a184_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a232_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a208_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a161_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a185_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a209_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a162_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a186_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a234_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a210_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a163_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a187_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a211_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a164_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a188_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a236_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a212_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a165_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a189_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a213_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a166_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a190_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a238_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a214_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a167_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a191_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a215_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a224_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a200_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a177_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a201_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a226_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a202_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a179_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a203_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a180_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a228_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a204_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a181_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a205_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a182_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a230_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a206_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a183_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a207_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a216_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a169_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a193_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a170_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a218_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a194_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a171_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a195_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a172_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a220_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a173_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a197_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a174_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a222_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a198_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a175_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a199_PORTBDATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [39:0] \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \control|gameover|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a88~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a112~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a136~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a160~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a160_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a184~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a184_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a232~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a232_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a233  = \VGA|VideoMemory|auto_generated|ram_block1a232_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a208~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a208_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a65~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a89~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a113~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a137~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a161~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a161_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a185~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a185_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a209~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a209_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a90~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a114~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a138~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a162~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a162_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a186~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a186_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a234~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a234_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a235  = \VGA|VideoMemory|auto_generated|ram_block1a234_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a210~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a210_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a67~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a91~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a115~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a139~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a163~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a163_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a187~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a187_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a211~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a211_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a92~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a116~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a140~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a164~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a164_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a188~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a188_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a236~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a236_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a237  = \VGA|VideoMemory|auto_generated|ram_block1a236_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a212~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a212_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a69~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a93~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a117~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a141~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a165~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a165_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a189~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a189_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a213~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a213_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a94~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a118~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a142~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a166~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a166_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a190~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a190_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a238~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a238_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a239  = \VGA|VideoMemory|auto_generated|ram_block1a238_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a214~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a214_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a71~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a95~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a119~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a143~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a167~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a167_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a191~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a191_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a215~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a215_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a80~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a104~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a128~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a152~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a176~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a224~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a224_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a225  = \VGA|VideoMemory|auto_generated|ram_block1a224_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a200~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a200_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a57~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a81~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a105~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a129~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a153~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a177~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a177_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a201~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a201_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a82~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a106~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a130~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a154~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a178~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a226~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a226_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a227  = \VGA|VideoMemory|auto_generated|ram_block1a226_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a202~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a202_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a59~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a83~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a107~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a131~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a155~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a179~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a179_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a203~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a203_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a84~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a108~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a132~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a156~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a180~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a180_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a228~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a228_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a229  = \VGA|VideoMemory|auto_generated|ram_block1a228_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a204~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a204_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a61~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a85~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a109~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a133~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a157~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a181~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a181_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a205~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a205_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a86~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a110~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a134~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a158~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a182~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a182_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a230~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a230_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a231  = \VGA|VideoMemory|auto_generated|ram_block1a230_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a206~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a206_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a63~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a87~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a111~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a135~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a159~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a183~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a183_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a207~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a207_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a72~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a96~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a120~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a144~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a168~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a216~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a216_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a217  = \VGA|VideoMemory|auto_generated|ram_block1a216_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a192~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a49~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a73~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a97~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a121~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a145~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a169~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a169_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a193~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a193_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a74~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a98~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a122~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a146~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a170~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a170_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a218~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a218_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a219  = \VGA|VideoMemory|auto_generated|ram_block1a218_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a194~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a194_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a51~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a75~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a99~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a123~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a147~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a171~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a171_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a195~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a195_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a76~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a100~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a124~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a148~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a172~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a172_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a220~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a220_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a221  = \VGA|VideoMemory|auto_generated|ram_block1a220_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a196~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a53~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a77~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a101~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a125~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a149~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a173~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a173_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a197~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a197_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a78~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a102~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a126~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a150~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a174~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a174_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a222~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a222_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a223  = \VGA|VideoMemory|auto_generated|ram_block1a222_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a198~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a198_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a55~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a79~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a103~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a127~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a151~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a175~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a175_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a199~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a199_PORTBDATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [16] = \control|gameover|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [17] = \control|gameover|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [18] = \control|gameover|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [19] = \control|gameover|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [20] = \control|gameover|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [21] = \control|gameover|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [22] = \control|gameover|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [23] = \control|gameover|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [8] = \control|gameover|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [9] = \control|gameover|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [10] = \control|gameover|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [11] = \control|gameover|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [12] = \control|gameover|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [13] = \control|gameover|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [14] = \control|gameover|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [15] = \control|gameover|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [0] = \control|gameover|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \control|bloodout|altsyncram_component|auto_generated|q_a [0] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [1] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [2] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [3] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [4] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [5] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [6] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [7] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [8] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [9] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [10] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [11] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [12] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [13] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [14] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [15] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [16] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [17] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [18] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [19] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [20] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [21] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [22] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \control|bloodout|altsyncram_component|auto_generated|q_a [23] = \control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];

assign \control|gameover|altsyncram_component|auto_generated|q_a [1] = \control|gameover|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [2] = \control|gameover|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [3] = \control|gameover|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [4] = \control|gameover|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [5] = \control|gameover|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [6] = \control|gameover|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \control|gameover|altsyncram_component|auto_generated|q_a [7] = \control|gameover|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N0
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N24
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N27
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N29
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N10
dffeas \VGA|controller|xCounter[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N57
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter[3]~DUPLICATE_q  & ( !\VGA|controller|xCounter [7] & ( (\VGA|controller|xCounter [2] & (\VGA|controller|xCounter [9] & \VGA|controller|xCounter [4])) ) ) )

	.dataa(!\VGA|controller|xCounter [2]),
	.datab(!\VGA|controller|xCounter [9]),
	.datac(!\VGA|controller|xCounter [4]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter[3]~DUPLICATE_q ),
	.dataf(!\VGA|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000010100000000;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N48
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( \VGA|controller|xCounter [0] & ( !\VGA|controller|xCounter [5] & ( (\VGA|controller|xCounter [1] & !\VGA|controller|xCounter [6]) ) ) )

	.dataa(!\VGA|controller|xCounter [1]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [6]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [0]),
	.dataf(!\VGA|controller|xCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h0000505000000000;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N25
dffeas \VGA|controller|xCounter[8]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N3
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( \VGA|controller|xCounter[8]~DUPLICATE_q  & ( (\VGA|controller|Equal0~0_combout  & \VGA|controller|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|Equal0~0_combout ),
	.datad(!\VGA|controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N2
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N3
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N5
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N6
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N7
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N9
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N11
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N12
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N14
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N15
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N17
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N18
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~22  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(\VGA|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N19
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N21
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N22
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N26
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N36
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [1] & ( \VGA|controller|xCounter [4] & ( ((\VGA|controller|xCounter [0]) # (\VGA|controller|xCounter [3])) # (\VGA|controller|xCounter [2]) ) ) ) # ( !\VGA|controller|xCounter [1] & ( 
// \VGA|controller|xCounter [4] & ( (\VGA|controller|xCounter [3]) # (\VGA|controller|xCounter [2]) ) ) )

	.dataa(!\VGA|controller|xCounter [2]),
	.datab(!\VGA|controller|xCounter [3]),
	.datac(!\VGA|controller|xCounter [0]),
	.datad(gnd),
	.datae(!\VGA|controller|xCounter [1]),
	.dataf(!\VGA|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h0000000077777F7F;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N42
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [9] & ( ((!\VGA|controller|xCounter [7]) # ((\VGA|controller|xCounter [6] & \VGA|controller|xCounter [5]))) # (\VGA|controller|xCounter [8]) ) ) ) # ( 
// !\VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [9] & ( ((!\VGA|controller|xCounter [7]) # ((!\VGA|controller|xCounter [6] & !\VGA|controller|xCounter [5]))) # (\VGA|controller|xCounter [8]) ) ) ) # ( \VGA|controller|VGA_HS1~0_combout  & 
// ( !\VGA|controller|xCounter [9] ) ) # ( !\VGA|controller|VGA_HS1~0_combout  & ( !\VGA|controller|xCounter [9] ) )

	.dataa(!\VGA|controller|xCounter [8]),
	.datab(!\VGA|controller|xCounter [7]),
	.datac(!\VGA|controller|xCounter [6]),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(!\VGA|controller|VGA_HS1~0_combout ),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFFDDDDDDF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N43
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N39
cyclonev_lcell_comb \VGA|controller|VGA_HS~feeder (
// Equation(s):
// \VGA|controller|VGA_HS~feeder_combout  = ( \VGA|controller|VGA_HS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_HS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_HS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_HS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N40
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N30
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N0
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( \VGA|controller|yCounter [3] & ( (!\VGA|controller|yCounter [4] & (!\VGA|controller|yCounter [0] & (!\VGA|controller|yCounter [1] & \VGA|controller|yCounter [2]))) ) )

	.dataa(!\VGA|controller|yCounter [4]),
	.datab(!\VGA|controller|yCounter [0]),
	.datac(!\VGA|controller|yCounter [1]),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h0000000000800080;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N51
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N54
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N56
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N57
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N59
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N6
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [5] & ( !\VGA|controller|yCounter [6] & ( (!\VGA|controller|yCounter [7] & (!\VGA|controller|yCounter [8] & \VGA|controller|yCounter [9])) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [7]),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(!\VGA|controller|yCounter [5]),
	.dataf(!\VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h00C0000000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N27
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|always1~2_combout  & ( \VGA|controller|always1~1_combout  & ( (\VGA|controller|xCounter[8]~DUPLICATE_q  & (\VGA|controller|Equal0~1_combout  & \VGA|controller|Equal0~0_combout )) ) ) )

	.dataa(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datab(!\VGA|controller|Equal0~1_combout ),
	.datac(!\VGA|controller|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\VGA|controller|always1~2_combout ),
	.dataf(!\VGA|controller|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000000000101;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N32
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N33
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~2  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(\VGA|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N34
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N36
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N37
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N39
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N41
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N42
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N43
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N45
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N46
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N48
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N50
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y33_N52
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N18
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [6] & ( (\VGA|controller|yCounter [7] & (\VGA|controller|yCounter [8] & \VGA|controller|yCounter [5])) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [7]),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000000030003;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N21
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( \VGA|controller|yCounter [3] & ( (!\VGA|controller|yCounter [4] & \VGA|controller|yCounter [2]) ) )

	.dataa(!\VGA|controller|yCounter [4]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N15
cyclonev_lcell_comb \VGA|controller|VGA_VS1~1 (
// Equation(s):
// \VGA|controller|VGA_VS1~1_combout  = ( \VGA|controller|yCounter [1] & ( (!\VGA|controller|VGA_VS1~0_combout ) # (((!\VGA|controller|always1~0_combout ) # (\VGA|controller|yCounter [0])) # (\VGA|controller|yCounter [9])) ) ) # ( !\VGA|controller|yCounter 
// [1] & ( (!\VGA|controller|VGA_VS1~0_combout ) # (((!\VGA|controller|yCounter [0]) # (!\VGA|controller|always1~0_combout )) # (\VGA|controller|yCounter [9])) ) )

	.dataa(!\VGA|controller|VGA_VS1~0_combout ),
	.datab(!\VGA|controller|yCounter [9]),
	.datac(!\VGA|controller|yCounter [0]),
	.datad(!\VGA|controller|always1~0_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~1 .lut_mask = 64'hFFFBFFFBFFBFFFBF;
defparam \VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N16
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y47_N39
cyclonev_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = ( \VGA|controller|VGA_VS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_VS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_VS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y47_N40
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N28
dffeas \VGA|controller|xCounter[9]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y33_N12
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( \VGA|controller|xCounter[8]~DUPLICATE_q  & ( (!\VGA|controller|VGA_VS1~0_combout  & (!\VGA|controller|yCounter [9] & !\VGA|controller|xCounter[9]~DUPLICATE_q )) ) ) # ( !\VGA|controller|xCounter[8]~DUPLICATE_q  & 
// ( (!\VGA|controller|VGA_VS1~0_combout  & (!\VGA|controller|yCounter [9] & ((!\VGA|controller|xCounter [7]) # (!\VGA|controller|xCounter[9]~DUPLICATE_q )))) ) )

	.dataa(!\VGA|controller|VGA_VS1~0_combout ),
	.datab(!\VGA|controller|yCounter [9]),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(!\VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'h8880888088008800;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N14
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y45_N13
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|VGA_BLANK1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N33
cyclonev_lcell_comb \signals|currentstate~48 (
// Equation(s):
// \signals|currentstate~48_combout  = ( \KEY[0]~input_o  & ( (!\KEY[1]~input_o ) # (\signals|currentstate.start~q ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\signals|currentstate.start~q ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~48 .extended_lut = "off";
defparam \signals|currentstate~48 .lut_mask = 64'h00000000AAFFAAFF;
defparam \signals|currentstate~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N34
dffeas \signals|currentstate.start (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\signals|currentstate~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.start .is_wysiwyg = "true";
defparam \signals|currentstate.start .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N39
cyclonev_lcell_comb \signals|currentstate~46 (
// Equation(s):
// \signals|currentstate~46_combout  = (!\KEY[1]~input_o  & (\KEY[0]~input_o  & ((!\signals|currentstate.start~q ) # (\signals|currentstate.bd_to_90~q ))))

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\signals|currentstate.start~q ),
	.datad(!\signals|currentstate.bd_to_90~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~46 .extended_lut = "off";
defparam \signals|currentstate~46 .lut_mask = 64'h2022202220222022;
defparam \signals|currentstate~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N41
dffeas \signals|currentstate.bd_to_90 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\signals|currentstate~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.bd_to_90~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.bd_to_90 .is_wysiwyg = "true";
defparam \signals|currentstate.bd_to_90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N27
cyclonev_lcell_comb \signals|currentstate~36 (
// Equation(s):
// \signals|currentstate~36_combout  = (\KEY[1]~input_o  & (\KEY[0]~input_o  & ((\signals|currentstate.blood_90~q ) # (\signals|currentstate.bd_to_90~q ))))

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\signals|currentstate.bd_to_90~q ),
	.datad(!\signals|currentstate.blood_90~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~36 .extended_lut = "off";
defparam \signals|currentstate~36 .lut_mask = 64'h0111011101110111;
defparam \signals|currentstate~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N38
dffeas \signals|currentstate.blood_90 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\signals|currentstate~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.blood_90~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.blood_90 .is_wysiwyg = "true";
defparam \signals|currentstate.blood_90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N21
cyclonev_lcell_comb \signals|currentstate~47 (
// Equation(s):
// \signals|currentstate~47_combout  = ( !\KEY[1]~input_o  & ( (\KEY[0]~input_o  & ((\signals|currentstate.bd_to_80~q ) # (\signals|currentstate.blood_90~q ))) ) )

	.dataa(!\signals|currentstate.blood_90~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\signals|currentstate.bd_to_80~q ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~47 .extended_lut = "off";
defparam \signals|currentstate~47 .lut_mask = 64'h1133113300000000;
defparam \signals|currentstate~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N23
dffeas \signals|currentstate.bd_to_80 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\signals|currentstate~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.bd_to_80~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.bd_to_80 .is_wysiwyg = "true";
defparam \signals|currentstate.bd_to_80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N57
cyclonev_lcell_comb \signals|currentstate~37 (
// Equation(s):
// \signals|currentstate~37_combout  = ( \signals|currentstate.bd_to_80~q  & ( (\KEY[1]~input_o  & \KEY[0]~input_o ) ) ) # ( !\signals|currentstate.bd_to_80~q  & ( (\KEY[1]~input_o  & (\KEY[0]~input_o  & \signals|currentstate.blood_80~q )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\signals|currentstate.blood_80~q ),
	.datae(gnd),
	.dataf(!\signals|currentstate.bd_to_80~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~37 .extended_lut = "off";
defparam \signals|currentstate~37 .lut_mask = 64'h0011001111111111;
defparam \signals|currentstate~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N59
dffeas \signals|currentstate.blood_80 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\signals|currentstate~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.blood_80~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.blood_80 .is_wysiwyg = "true";
defparam \signals|currentstate.blood_80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N9
cyclonev_lcell_comb \signals|currentstate~38 (
// Equation(s):
// \signals|currentstate~38_combout  = ( !\KEY[1]~input_o  & ( (\KEY[0]~input_o  & ((\signals|currentstate.bd_to_70~q ) # (\signals|currentstate.blood_80~q ))) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\signals|currentstate.blood_80~q ),
	.datad(!\signals|currentstate.bd_to_70~q ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~38 .extended_lut = "off";
defparam \signals|currentstate~38 .lut_mask = 64'h0333033300000000;
defparam \signals|currentstate~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N10
dffeas \signals|currentstate.bd_to_70 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\signals|currentstate~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.bd_to_70~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.bd_to_70 .is_wysiwyg = "true";
defparam \signals|currentstate.bd_to_70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N48
cyclonev_lcell_comb \signals|currentstate~29 (
// Equation(s):
// \signals|currentstate~29_combout  = ( \KEY[1]~input_o  & ( (\KEY[0]~input_o  & ((\signals|currentstate.bd_to_70~q ) # (\signals|currentstate.blood_70~q ))) ) )

	.dataa(!\signals|currentstate.blood_70~q ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\signals|currentstate.bd_to_70~q ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~29 .extended_lut = "off";
defparam \signals|currentstate~29 .lut_mask = 64'h00000000050F050F;
defparam \signals|currentstate~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N50
dffeas \signals|currentstate.blood_70 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\signals|currentstate~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.blood_70~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.blood_70 .is_wysiwyg = "true";
defparam \signals|currentstate.blood_70 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N45
cyclonev_lcell_comb \signals|currentstate~41 (
// Equation(s):
// \signals|currentstate~41_combout  = (!\KEY[1]~input_o  & (\KEY[0]~input_o  & ((\signals|currentstate.bd_to_60~q ) # (\signals|currentstate.blood_70~q ))))

	.dataa(!\KEY[1]~input_o ),
	.datab(!\signals|currentstate.blood_70~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\signals|currentstate.bd_to_60~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~41 .extended_lut = "off";
defparam \signals|currentstate~41 .lut_mask = 64'h020A020A020A020A;
defparam \signals|currentstate~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N47
dffeas \signals|currentstate.bd_to_60 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\signals|currentstate~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.bd_to_60~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.bd_to_60 .is_wysiwyg = "true";
defparam \signals|currentstate.bd_to_60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N48
cyclonev_lcell_comb \signals|currentstate~32 (
// Equation(s):
// \signals|currentstate~32_combout  = (\KEY[1]~input_o  & (\KEY[0]~input_o  & ((\signals|currentstate.bd_to_60~q ) # (\signals|currentstate.blood_60~q ))))

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\signals|currentstate.blood_60~q ),
	.datad(!\signals|currentstate.bd_to_60~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~32 .extended_lut = "off";
defparam \signals|currentstate~32 .lut_mask = 64'h0111011101110111;
defparam \signals|currentstate~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N8
dffeas \signals|currentstate.blood_60 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\signals|currentstate~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.blood_60~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.blood_60 .is_wysiwyg = "true";
defparam \signals|currentstate.blood_60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N54
cyclonev_lcell_comb \signals|currentstate~39 (
// Equation(s):
// \signals|currentstate~39_combout  = ( !\KEY[1]~input_o  & ( (\KEY[0]~input_o  & ((\signals|currentstate.bd_to_50~q ) # (\signals|currentstate.blood_60~q ))) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\signals|currentstate.blood_60~q ),
	.datad(!\signals|currentstate.bd_to_50~q ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~39 .extended_lut = "off";
defparam \signals|currentstate~39 .lut_mask = 64'h0333033300000000;
defparam \signals|currentstate~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N56
dffeas \signals|currentstate.bd_to_50 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\signals|currentstate~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.bd_to_50~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.bd_to_50 .is_wysiwyg = "true";
defparam \signals|currentstate.bd_to_50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N42
cyclonev_lcell_comb \signals|currentstate~30 (
// Equation(s):
// \signals|currentstate~30_combout  = ( \signals|currentstate.bd_to_50~q  & ( \signals|currentstate.blood_50~q  & ( (\KEY[1]~input_o  & \KEY[0]~input_o ) ) ) ) # ( !\signals|currentstate.bd_to_50~q  & ( \signals|currentstate.blood_50~q  & ( (\KEY[1]~input_o 
//  & \KEY[0]~input_o ) ) ) ) # ( \signals|currentstate.bd_to_50~q  & ( !\signals|currentstate.blood_50~q  & ( (\KEY[1]~input_o  & \KEY[0]~input_o ) ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\signals|currentstate.bd_to_50~q ),
	.dataf(!\signals|currentstate.blood_50~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~30 .extended_lut = "off";
defparam \signals|currentstate~30 .lut_mask = 64'h0000111111111111;
defparam \signals|currentstate~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N11
dffeas \signals|currentstate.blood_50 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\signals|currentstate~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.blood_50~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.blood_50 .is_wysiwyg = "true";
defparam \signals|currentstate.blood_50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N24
cyclonev_lcell_comb \signals|currentstate~40 (
// Equation(s):
// \signals|currentstate~40_combout  = ( \signals|currentstate.blood_50~q  & ( (!\KEY[1]~input_o  & \KEY[0]~input_o ) ) ) # ( !\signals|currentstate.blood_50~q  & ( (!\KEY[1]~input_o  & (\KEY[0]~input_o  & \signals|currentstate.bd_to_40~q )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\signals|currentstate.bd_to_40~q ),
	.datae(gnd),
	.dataf(!\signals|currentstate.blood_50~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~40 .extended_lut = "off";
defparam \signals|currentstate~40 .lut_mask = 64'h0022002222222222;
defparam \signals|currentstate~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N25
dffeas \signals|currentstate.bd_to_40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\signals|currentstate~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.bd_to_40~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.bd_to_40 .is_wysiwyg = "true";
defparam \signals|currentstate.bd_to_40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N27
cyclonev_lcell_comb \signals|currentstate~31 (
// Equation(s):
// \signals|currentstate~31_combout  = ( \signals|currentstate.blood_40~q  & ( (\KEY[1]~input_o  & \KEY[0]~input_o ) ) ) # ( !\signals|currentstate.blood_40~q  & ( (\KEY[1]~input_o  & (\KEY[0]~input_o  & \signals|currentstate.bd_to_40~q )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\signals|currentstate.bd_to_40~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\signals|currentstate.blood_40~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~31 .extended_lut = "off";
defparam \signals|currentstate~31 .lut_mask = 64'h0101010111111111;
defparam \signals|currentstate~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N53
dffeas \signals|currentstate.blood_40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\signals|currentstate~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.blood_40~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.blood_40 .is_wysiwyg = "true";
defparam \signals|currentstate.blood_40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N24
cyclonev_lcell_comb \signals|currentstate~44 (
// Equation(s):
// \signals|currentstate~44_combout  = (!\KEY[1]~input_o  & (\KEY[0]~input_o  & ((\signals|currentstate.bd_to_30~q ) # (\signals|currentstate.blood_40~q ))))

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\signals|currentstate.blood_40~q ),
	.datad(!\signals|currentstate.bd_to_30~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~44 .extended_lut = "off";
defparam \signals|currentstate~44 .lut_mask = 64'h0222022202220222;
defparam \signals|currentstate~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N25
dffeas \signals|currentstate.bd_to_30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\signals|currentstate~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.bd_to_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.bd_to_30 .is_wysiwyg = "true";
defparam \signals|currentstate.bd_to_30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N3
cyclonev_lcell_comb \signals|currentstate~34 (
// Equation(s):
// \signals|currentstate~34_combout  = ( \signals|currentstate.bd_to_30~q  & ( (\KEY[1]~input_o  & \KEY[0]~input_o ) ) ) # ( !\signals|currentstate.bd_to_30~q  & ( (\signals|currentstate.blood_30~q  & (\KEY[1]~input_o  & \KEY[0]~input_o )) ) )

	.dataa(!\signals|currentstate.blood_30~q ),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\signals|currentstate.bd_to_30~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~34 .extended_lut = "off";
defparam \signals|currentstate~34 .lut_mask = 64'h00050005000F000F;
defparam \signals|currentstate~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N5
dffeas \signals|currentstate.blood_30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\signals|currentstate~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.blood_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.blood_30 .is_wysiwyg = "true";
defparam \signals|currentstate.blood_30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N36
cyclonev_lcell_comb \signals|currentstate~45 (
// Equation(s):
// \signals|currentstate~45_combout  = ( \signals|currentstate.bd_to_20~q  & ( (!\KEY[1]~input_o  & \KEY[0]~input_o ) ) ) # ( !\signals|currentstate.bd_to_20~q  & ( (!\KEY[1]~input_o  & (\KEY[0]~input_o  & \signals|currentstate.blood_30~q )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\signals|currentstate.blood_30~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\signals|currentstate.bd_to_20~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~45 .extended_lut = "off";
defparam \signals|currentstate~45 .lut_mask = 64'h0202020222222222;
defparam \signals|currentstate~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N44
dffeas \signals|currentstate.bd_to_20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\signals|currentstate~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.bd_to_20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.bd_to_20 .is_wysiwyg = "true";
defparam \signals|currentstate.bd_to_20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N51
cyclonev_lcell_comb \signals|currentstate~35 (
// Equation(s):
// \signals|currentstate~35_combout  = ( \KEY[1]~input_o  & ( (\KEY[0]~input_o  & ((\signals|currentstate.blood_20~q ) # (\signals|currentstate.bd_to_20~q ))) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\signals|currentstate.bd_to_20~q ),
	.datad(!\signals|currentstate.blood_20~q ),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~35 .extended_lut = "off";
defparam \signals|currentstate~35 .lut_mask = 64'h0000000003330333;
defparam \signals|currentstate~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N53
dffeas \signals|currentstate.blood_20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\signals|currentstate~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.blood_20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.blood_20 .is_wysiwyg = "true";
defparam \signals|currentstate.blood_20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N12
cyclonev_lcell_comb \signals|currentstate~43 (
// Equation(s):
// \signals|currentstate~43_combout  = (!\KEY[1]~input_o  & (\KEY[0]~input_o  & ((\signals|currentstate.bd_to_10~q ) # (\signals|currentstate.blood_20~q ))))

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\signals|currentstate.blood_20~q ),
	.datad(!\signals|currentstate.bd_to_10~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~43 .extended_lut = "off";
defparam \signals|currentstate~43 .lut_mask = 64'h0222022202220222;
defparam \signals|currentstate~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N13
dffeas \signals|currentstate.bd_to_10 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\signals|currentstate~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.bd_to_10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.bd_to_10 .is_wysiwyg = "true";
defparam \signals|currentstate.bd_to_10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N15
cyclonev_lcell_comb \signals|currentstate~33 (
// Equation(s):
// \signals|currentstate~33_combout  = ( \signals|currentstate.blood_10~q  & ( (\KEY[1]~input_o  & \KEY[0]~input_o ) ) ) # ( !\signals|currentstate.blood_10~q  & ( (\KEY[1]~input_o  & (\KEY[0]~input_o  & \signals|currentstate.bd_to_10~q )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\signals|currentstate.bd_to_10~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\signals|currentstate.blood_10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~33 .extended_lut = "off";
defparam \signals|currentstate~33 .lut_mask = 64'h0101010111111111;
defparam \signals|currentstate~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N29
dffeas \signals|currentstate.blood_10 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\signals|currentstate~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.blood_10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.blood_10 .is_wysiwyg = "true";
defparam \signals|currentstate.blood_10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N30
cyclonev_lcell_comb \signals|currentstate~42 (
// Equation(s):
// \signals|currentstate~42_combout  = ( \signals|currentstate.blood_10~q  & ( (!\KEY[1]~input_o  & \KEY[0]~input_o ) ) ) # ( !\signals|currentstate.blood_10~q  & ( (!\KEY[1]~input_o  & (\KEY[0]~input_o  & \signals|currentstate.bd_to_00~q )) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\signals|currentstate.bd_to_00~q ),
	.datae(gnd),
	.dataf(!\signals|currentstate.blood_10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|currentstate~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|currentstate~42 .extended_lut = "off";
defparam \signals|currentstate~42 .lut_mask = 64'h0022002222222222;
defparam \signals|currentstate~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N32
dffeas \signals|currentstate.bd_to_00 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\signals|currentstate~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.bd_to_00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.bd_to_00 .is_wysiwyg = "true";
defparam \signals|currentstate.bd_to_00 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N33
cyclonev_lcell_comb \signals|Selector20~0 (
// Equation(s):
// \signals|Selector20~0_combout  = ( \signals|currentstate.gameover~q  ) # ( !\signals|currentstate.gameover~q  & ( (\KEY[1]~input_o  & \signals|currentstate.bd_to_00~q ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(!\signals|currentstate.bd_to_00~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\signals|currentstate.gameover~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|Selector20~0 .extended_lut = "off";
defparam \signals|Selector20~0 .lut_mask = 64'h05050505FFFFFFFF;
defparam \signals|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N29
dffeas \signals|currentstate.gameover (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\signals|Selector20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\signals|currentstate.gameover~q ),
	.prn(vcc));
// synopsys translate_off
defparam \signals|currentstate.gameover .is_wysiwyg = "true";
defparam \signals|currentstate.gameover .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y32_N54
cyclonev_lcell_comb \control|start_y[5]~0 (
// Equation(s):
// \control|start_y[5]~0_combout  = ( !\signals|currentstate.gameover~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\signals|currentstate.gameover~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|start_y[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|start_y[5]~0 .extended_lut = "off";
defparam \control|start_y[5]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \control|start_y[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N18
cyclonev_lcell_comb \signals|WideOr22~3 (
// Equation(s):
// \signals|WideOr22~3_combout  = ( !\signals|currentstate.blood_50~q  & ( !\signals|currentstate.blood_70~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\signals|currentstate.blood_70~q ),
	.datae(gnd),
	.dataf(!\signals|currentstate.blood_50~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|WideOr22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|WideOr22~3 .extended_lut = "off";
defparam \signals|WideOr22~3 .lut_mask = 64'hFF00FF0000000000;
defparam \signals|WideOr22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N18
cyclonev_lcell_comb \signals|WideOr22~2 (
// Equation(s):
// \signals|WideOr22~2_combout  = (!\signals|currentstate.blood_90~q  & !\signals|currentstate.blood_80~q )

	.dataa(!\signals|currentstate.blood_90~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\signals|currentstate.blood_80~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|WideOr22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|WideOr22~2 .extended_lut = "off";
defparam \signals|WideOr22~2 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \signals|WideOr22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N42
cyclonev_lcell_comb \signals|WideOr22~1 (
// Equation(s):
// \signals|WideOr22~1_combout  = ( !\signals|currentstate.blood_10~q  & ( (!\signals|currentstate.blood_20~q  & !\signals|currentstate.blood_30~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.blood_20~q ),
	.datad(!\signals|currentstate.blood_30~q ),
	.datae(gnd),
	.dataf(!\signals|currentstate.blood_10~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|WideOr22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|WideOr22~1 .extended_lut = "off";
defparam \signals|WideOr22~1 .lut_mask = 64'hF000F00000000000;
defparam \signals|WideOr22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N6
cyclonev_lcell_comb \signals|WideOr22 (
// Equation(s):
// \signals|WideOr22~combout  = ( \signals|currentstate.blood_60~q  & ( \signals|WideOr22~1_combout  ) ) # ( !\signals|currentstate.blood_60~q  & ( \signals|WideOr22~1_combout  & ( ((!\signals|WideOr22~3_combout ) # ((!\signals|WideOr22~2_combout ) # 
// (\signals|currentstate.gameover~q ))) # (\signals|currentstate.blood_40~q ) ) ) ) # ( \signals|currentstate.blood_60~q  & ( !\signals|WideOr22~1_combout  ) ) # ( !\signals|currentstate.blood_60~q  & ( !\signals|WideOr22~1_combout  ) )

	.dataa(!\signals|currentstate.blood_40~q ),
	.datab(!\signals|WideOr22~3_combout ),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(!\signals|WideOr22~2_combout ),
	.datae(!\signals|currentstate.blood_60~q ),
	.dataf(!\signals|WideOr22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|WideOr22~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|WideOr22 .extended_lut = "off";
defparam \signals|WideOr22 .lut_mask = 64'hFFFFFFFFFFDFFFFF;
defparam \signals|WideOr22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y32_N56
dffeas \control|start_y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|start_y[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\signals|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|start_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|start_y[5] .is_wysiwyg = "true";
defparam \control|start_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N30
cyclonev_lcell_comb \control|Add3~1 (
// Equation(s):
// \control|Add3~1_sumout  = SUM(( \control|count_endx [0] ) + ( VCC ) + ( !VCC ))
// \control|Add3~2  = CARRY(( \control|count_endx [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|count_endx [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add3~1_sumout ),
	.cout(\control|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \control|Add3~1 .extended_lut = "off";
defparam \control|Add3~1 .lut_mask = 64'h0000000000000F0F;
defparam \control|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N44
dffeas \control|count_endx[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|Add3~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\signals|currentstate.gameover~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endx[0] .is_wysiwyg = "true";
defparam \control|count_endx[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N33
cyclonev_lcell_comb \control|Add3~5 (
// Equation(s):
// \control|Add3~5_sumout  = SUM(( \control|count_endx [1] ) + ( GND ) + ( \control|Add3~2  ))
// \control|Add3~6  = CARRY(( \control|count_endx [1] ) + ( GND ) + ( \control|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|count_endx [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add3~5_sumout ),
	.cout(\control|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \control|Add3~5 .extended_lut = "off";
defparam \control|Add3~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N17
dffeas \control|count_endx[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|Add3~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\signals|currentstate.gameover~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endx[1] .is_wysiwyg = "true";
defparam \control|count_endx[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N36
cyclonev_lcell_comb \control|Add3~9 (
// Equation(s):
// \control|Add3~9_sumout  = SUM(( \control|count_endx [2] ) + ( GND ) + ( \control|Add3~6  ))
// \control|Add3~10  = CARRY(( \control|count_endx [2] ) + ( GND ) + ( \control|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|count_endx [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add3~9_sumout ),
	.cout(\control|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \control|Add3~9 .extended_lut = "off";
defparam \control|Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N59
dffeas \control|count_endx[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|Add3~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\signals|currentstate.gameover~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endx[2] .is_wysiwyg = "true";
defparam \control|count_endx[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N39
cyclonev_lcell_comb \control|Add3~13 (
// Equation(s):
// \control|Add3~13_sumout  = SUM(( \control|count_endx [3] ) + ( GND ) + ( \control|Add3~10  ))
// \control|Add3~14  = CARRY(( \control|count_endx [3] ) + ( GND ) + ( \control|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|count_endx [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add3~13_sumout ),
	.cout(\control|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \control|Add3~13 .extended_lut = "off";
defparam \control|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N40
dffeas \control|count_endx[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\signals|currentstate.gameover~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endx[3] .is_wysiwyg = "true";
defparam \control|count_endx[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N42
cyclonev_lcell_comb \control|Add3~21 (
// Equation(s):
// \control|Add3~21_sumout  = SUM(( \control|count_endx [4] ) + ( GND ) + ( \control|Add3~14  ))
// \control|Add3~22  = CARRY(( \control|count_endx [4] ) + ( GND ) + ( \control|Add3~14  ))

	.dataa(gnd),
	.datab(!\control|count_endx [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add3~21_sumout ),
	.cout(\control|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \control|Add3~21 .extended_lut = "off";
defparam \control|Add3~21 .lut_mask = 64'h0000FFFF00003333;
defparam \control|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N56
dffeas \control|count_endx[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|Add3~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\signals|currentstate.gameover~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endx[4] .is_wysiwyg = "true";
defparam \control|count_endx[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N45
cyclonev_lcell_comb \control|Add3~25 (
// Equation(s):
// \control|Add3~25_sumout  = SUM(( \control|count_endx [5] ) + ( GND ) + ( \control|Add3~22  ))
// \control|Add3~26  = CARRY(( \control|count_endx [5] ) + ( GND ) + ( \control|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|count_endx [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add3~25_sumout ),
	.cout(\control|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \control|Add3~25 .extended_lut = "off";
defparam \control|Add3~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N47
dffeas \control|count_endx[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\signals|currentstate.gameover~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endx[5] .is_wysiwyg = "true";
defparam \control|count_endx[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N48
cyclonev_lcell_comb \control|Add3~17 (
// Equation(s):
// \control|Add3~17_sumout  = SUM(( \control|count_endx [6] ) + ( GND ) + ( \control|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|count_endx [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add3~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add3~17 .extended_lut = "off";
defparam \control|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \control|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N49
dffeas \control|count_endx[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\signals|currentstate.gameover~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endx[6] .is_wysiwyg = "true";
defparam \control|count_endx[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N54
cyclonev_lcell_comb \control|count_endy[0]~0 (
// Equation(s):
// \control|count_endy[0]~0_combout  = ( \control|count_endx [2] & ( \control|count_endx [1] & ( (\control|count_endx [4] & (\control|count_endx [5] & (\control|count_endx [6] & \control|count_endx [3]))) ) ) )

	.dataa(!\control|count_endx [4]),
	.datab(!\control|count_endx [5]),
	.datac(!\control|count_endx [6]),
	.datad(!\control|count_endx [3]),
	.datae(!\control|count_endx [2]),
	.dataf(!\control|count_endx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_endy[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_endy[0]~0 .extended_lut = "off";
defparam \control|count_endy[0]~0 .lut_mask = 64'h0000000000000001;
defparam \control|count_endy[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N45
cyclonev_lcell_comb \control|count_endy[0]~4 (
// Equation(s):
// \control|count_endy[0]~4_combout  = ( \control|count_endy [0] & ( (!\control|count_endy[0]~0_combout ) # ((!\control|count_endx [0]) # (!\signals|currentstate.gameover~q )) ) ) # ( !\control|count_endy [0] & ( (\control|count_endy[0]~0_combout  & 
// (\control|count_endx [0] & \signals|currentstate.gameover~q )) ) )

	.dataa(!\control|count_endy[0]~0_combout ),
	.datab(!\control|count_endx [0]),
	.datac(gnd),
	.datad(!\signals|currentstate.gameover~q ),
	.datae(!\control|count_endy [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_endy[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_endy[0]~4 .extended_lut = "off";
defparam \control|count_endy[0]~4 .lut_mask = 64'h0011FFEE0011FFEE;
defparam \control|count_endy[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y28_N46
dffeas \control|count_endy[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_endy[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endy[0] .is_wysiwyg = "true";
defparam \control|count_endy[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N48
cyclonev_lcell_comb \control|count_endy[1]~5 (
// Equation(s):
// \control|count_endy[1]~5_combout  = ( \control|count_endy [1] & ( \control|count_endy [0] & ( (!\control|count_endy[0]~0_combout ) # ((!\signals|currentstate.gameover~q ) # (!\control|count_endx [0])) ) ) ) # ( !\control|count_endy [1] & ( 
// \control|count_endy [0] & ( (\control|count_endy[0]~0_combout  & (\signals|currentstate.gameover~q  & \control|count_endx [0])) ) ) ) # ( \control|count_endy [1] & ( !\control|count_endy [0] ) )

	.dataa(!\control|count_endy[0]~0_combout ),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(!\control|count_endx [0]),
	.datae(!\control|count_endy [1]),
	.dataf(!\control|count_endy [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_endy[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_endy[1]~5 .extended_lut = "off";
defparam \control|count_endy[1]~5 .lut_mask = 64'h0000FFFF0005FFFA;
defparam \control|count_endy[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y28_N50
dffeas \control|count_endy[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_endy[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endy[1] .is_wysiwyg = "true";
defparam \control|count_endy[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N30
cyclonev_lcell_comb \control|count_endy[2]~6 (
// Equation(s):
// \control|count_endy[2]~6_combout  = ( \control|count_endy [2] & ( \control|count_endy [0] & ( (!\control|count_endy[0]~0_combout ) # ((!\signals|currentstate.gameover~q ) # ((!\control|count_endy [1]) # (!\control|count_endx [0]))) ) ) ) # ( 
// !\control|count_endy [2] & ( \control|count_endy [0] & ( (\control|count_endy[0]~0_combout  & (\signals|currentstate.gameover~q  & (\control|count_endy [1] & \control|count_endx [0]))) ) ) ) # ( \control|count_endy [2] & ( !\control|count_endy [0] ) )

	.dataa(!\control|count_endy[0]~0_combout ),
	.datab(!\signals|currentstate.gameover~q ),
	.datac(!\control|count_endy [1]),
	.datad(!\control|count_endx [0]),
	.datae(!\control|count_endy [2]),
	.dataf(!\control|count_endy [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_endy[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_endy[2]~6 .extended_lut = "off";
defparam \control|count_endy[2]~6 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \control|count_endy[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y28_N32
dffeas \control|count_endy[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_endy[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endy [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endy[2] .is_wysiwyg = "true";
defparam \control|count_endy[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N18
cyclonev_lcell_comb \control|count_endy[0]~7 (
// Equation(s):
// \control|count_endy[0]~7_combout  = ( \signals|currentstate.gameover~q  & ( \control|count_endx [0] ) )

	.dataa(gnd),
	.datab(!\control|count_endx [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\signals|currentstate.gameover~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_endy[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_endy[0]~7 .extended_lut = "off";
defparam \control|count_endy[0]~7 .lut_mask = 64'h0000333300003333;
defparam \control|count_endy[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N0
cyclonev_lcell_comb \control|count_endy[3]~8 (
// Equation(s):
// \control|count_endy[3]~8_combout  = ( \control|count_endy [3] & ( \control|count_endy [0] & ( (!\control|count_endy[0]~0_combout ) # ((!\control|count_endy [2]) # ((!\control|count_endy [1]) # (!\control|count_endy[0]~7_combout ))) ) ) ) # ( 
// !\control|count_endy [3] & ( \control|count_endy [0] & ( (\control|count_endy[0]~0_combout  & (\control|count_endy [2] & (\control|count_endy [1] & \control|count_endy[0]~7_combout ))) ) ) ) # ( \control|count_endy [3] & ( !\control|count_endy [0] ) )

	.dataa(!\control|count_endy[0]~0_combout ),
	.datab(!\control|count_endy [2]),
	.datac(!\control|count_endy [1]),
	.datad(!\control|count_endy[0]~7_combout ),
	.datae(!\control|count_endy [3]),
	.dataf(!\control|count_endy [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_endy[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_endy[3]~8 .extended_lut = "off";
defparam \control|count_endy[3]~8 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \control|count_endy[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y28_N2
dffeas \control|count_endy[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_endy[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endy [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endy[3] .is_wysiwyg = "true";
defparam \control|count_endy[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N15
cyclonev_lcell_comb \control|count_endy[2]~1 (
// Equation(s):
// \control|count_endy[2]~1_combout  = ( \control|count_endy[0]~0_combout  & ( \control|count_endy [1] & ( (\control|count_endy [0] & (\control|count_endx [0] & \signals|currentstate.gameover~q )) ) ) )

	.dataa(!\control|count_endy [0]),
	.datab(!\control|count_endx [0]),
	.datac(gnd),
	.datad(!\signals|currentstate.gameover~q ),
	.datae(!\control|count_endy[0]~0_combout ),
	.dataf(!\control|count_endy [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_endy[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_endy[2]~1 .extended_lut = "off";
defparam \control|count_endy[2]~1 .lut_mask = 64'h0000000000000011;
defparam \control|count_endy[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N36
cyclonev_lcell_comb \control|count_endy[4]~3 (
// Equation(s):
// \control|count_endy[4]~3_combout  = ( \control|count_endy[2]~1_combout  & ( !\control|count_endy [4] $ (((!\control|count_endy [3]) # (!\control|count_endy [2]))) ) ) # ( !\control|count_endy[2]~1_combout  & ( \control|count_endy [4] ) )

	.dataa(!\control|count_endy [3]),
	.datab(!\control|count_endy [2]),
	.datac(gnd),
	.datad(!\control|count_endy [4]),
	.datae(gnd),
	.dataf(!\control|count_endy[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_endy[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_endy[4]~3 .extended_lut = "off";
defparam \control|count_endy[4]~3 .lut_mask = 64'h00FF00FF11EE11EE;
defparam \control|count_endy[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y28_N37
dffeas \control|count_endy[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_endy[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endy [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endy[4] .is_wysiwyg = "true";
defparam \control|count_endy[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y28_N39
cyclonev_lcell_comb \control|count_endy[5]~2 (
// Equation(s):
// \control|count_endy[5]~2_combout  = ( \control|count_endy [4] & ( !\control|count_endy [5] $ (((!\control|count_endy [3]) # ((!\control|count_endy [2]) # (!\control|count_endy[2]~1_combout )))) ) ) # ( !\control|count_endy [4] & ( \control|count_endy [5] 
// ) )

	.dataa(!\control|count_endy [3]),
	.datab(!\control|count_endy [2]),
	.datac(!\control|count_endy[2]~1_combout ),
	.datad(!\control|count_endy [5]),
	.datae(gnd),
	.dataf(!\control|count_endy [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_endy[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_endy[5]~2 .extended_lut = "off";
defparam \control|count_endy[5]~2 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \control|count_endy[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y28_N40
dffeas \control|count_endy[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_endy[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endy [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endy[5] .is_wysiwyg = "true";
defparam \control|count_endy[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y32_N5
dffeas \control|start_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\signals|currentstate.gameover~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\signals|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|start_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|start_y[3] .is_wysiwyg = "true";
defparam \control|start_y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y28_N1
dffeas \control|count_endy[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_endy[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endy[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endy[3]~DUPLICATE .is_wysiwyg = "true";
defparam \control|count_endy[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N51
cyclonev_lcell_comb \signals|WideOr22~0 (
// Equation(s):
// \signals|WideOr22~0_combout  = ( \signals|currentstate.blood_40~q  ) # ( !\signals|currentstate.blood_40~q  & ( (((\signals|currentstate.blood_60~q ) # (\signals|currentstate.blood_50~q )) # (\signals|currentstate.gameover~q )) # 
// (\signals|currentstate.blood_70~q ) ) )

	.dataa(!\signals|currentstate.blood_70~q ),
	.datab(!\signals|currentstate.gameover~q ),
	.datac(!\signals|currentstate.blood_50~q ),
	.datad(!\signals|currentstate.blood_60~q ),
	.datae(gnd),
	.dataf(!\signals|currentstate.blood_40~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|WideOr22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|WideOr22~0 .extended_lut = "off";
defparam \signals|WideOr22~0 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \signals|WideOr22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N30
cyclonev_lcell_comb \control|count_x[0]~0 (
// Equation(s):
// \control|count_x[0]~0_combout  = ( \signals|WideOr22~1_combout  & ( !\control|count_x [0] $ ((((\signals|WideOr22~2_combout  & !\signals|WideOr22~0_combout )) # (\signals|currentstate.gameover~q ))) ) ) # ( !\signals|WideOr22~1_combout  & ( 
// !\signals|currentstate.gameover~q  $ (\control|count_x [0]) ) )

	.dataa(!\signals|currentstate.gameover~q ),
	.datab(!\signals|WideOr22~2_combout ),
	.datac(!\signals|WideOr22~0_combout ),
	.datad(!\control|count_x [0]),
	.datae(gnd),
	.dataf(!\signals|WideOr22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_x[0]~0 .extended_lut = "off";
defparam \control|count_x[0]~0 .lut_mask = 64'hAA55AA558A758A75;
defparam \control|count_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N32
dffeas \control|count_x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_x[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_x[0] .is_wysiwyg = "true";
defparam \control|count_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N54
cyclonev_lcell_comb \control|count_x[1]~1 (
// Equation(s):
// \control|count_x[1]~1_combout  = ( \control|count_x [1] & ( \signals|WideOr22~1_combout  & ( ((!\control|count_x [0]) # ((!\signals|WideOr22~0_combout  & \signals|WideOr22~2_combout ))) # (\signals|currentstate.gameover~q ) ) ) ) # ( !\control|count_x [1] 
// & ( \signals|WideOr22~1_combout  & ( (!\signals|currentstate.gameover~q  & (\control|count_x [0] & ((!\signals|WideOr22~2_combout ) # (\signals|WideOr22~0_combout )))) ) ) ) # ( \control|count_x [1] & ( !\signals|WideOr22~1_combout  & ( (!\control|count_x 
// [0]) # (\signals|currentstate.gameover~q ) ) ) ) # ( !\control|count_x [1] & ( !\signals|WideOr22~1_combout  & ( (!\signals|currentstate.gameover~q  & \control|count_x [0]) ) ) )

	.dataa(!\signals|WideOr22~0_combout ),
	.datab(!\signals|currentstate.gameover~q ),
	.datac(!\control|count_x [0]),
	.datad(!\signals|WideOr22~2_combout ),
	.datae(!\control|count_x [1]),
	.dataf(!\signals|WideOr22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_x[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_x[1]~1 .extended_lut = "off";
defparam \control|count_x[1]~1 .lut_mask = 64'h0C0CF3F30C04F3FB;
defparam \control|count_x[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N56
dffeas \control|count_x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_x[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_x[1] .is_wysiwyg = "true";
defparam \control|count_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N15
cyclonev_lcell_comb \control|always1~0 (
// Equation(s):
// \control|always1~0_combout  = ( \signals|WideOr22~2_combout  & ( \signals|currentstate.blood_60~q  & ( !\signals|currentstate.gameover~q  ) ) ) # ( !\signals|WideOr22~2_combout  & ( \signals|currentstate.blood_60~q  & ( !\signals|currentstate.gameover~q  
// ) ) ) # ( \signals|WideOr22~2_combout  & ( !\signals|currentstate.blood_60~q  & ( (!\signals|currentstate.gameover~q  & ((!\signals|WideOr22~1_combout ) # ((!\signals|WideOr22~3_combout ) # (\signals|currentstate.blood_40~q )))) ) ) ) # ( 
// !\signals|WideOr22~2_combout  & ( !\signals|currentstate.blood_60~q  & ( !\signals|currentstate.gameover~q  ) ) )

	.dataa(!\signals|currentstate.gameover~q ),
	.datab(!\signals|WideOr22~1_combout ),
	.datac(!\signals|WideOr22~3_combout ),
	.datad(!\signals|currentstate.blood_40~q ),
	.datae(!\signals|WideOr22~2_combout ),
	.dataf(!\signals|currentstate.blood_60~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|always1~0 .extended_lut = "off";
defparam \control|always1~0 .lut_mask = 64'hAAAAA8AAAAAAAAAA;
defparam \control|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N39
cyclonev_lcell_comb \control|count_x[2]~2 (
// Equation(s):
// \control|count_x[2]~2_combout  = ( \control|always1~0_combout  & ( !\control|count_x [2] $ (((!\control|count_x [1]) # (!\control|count_x [0]))) ) ) # ( !\control|always1~0_combout  & ( \control|count_x [2] ) )

	.dataa(gnd),
	.datab(!\control|count_x [1]),
	.datac(!\control|count_x [0]),
	.datad(!\control|count_x [2]),
	.datae(gnd),
	.dataf(!\control|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_x[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_x[2]~2 .extended_lut = "off";
defparam \control|count_x[2]~2 .lut_mask = 64'h00FF00FF03FC03FC;
defparam \control|count_x[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N41
dffeas \control|count_x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_x[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_x[2] .is_wysiwyg = "true";
defparam \control|count_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N24
cyclonev_lcell_comb \control|count_x[3]~3 (
// Equation(s):
// \control|count_x[3]~3_combout  = ( \control|count_x [3] & ( \control|always1~0_combout  & ( (!\control|count_x [0]) # ((!\control|count_x [2]) # (!\control|count_x [1])) ) ) ) # ( !\control|count_x [3] & ( \control|always1~0_combout  & ( (\control|count_x 
// [0] & (\control|count_x [2] & \control|count_x [1])) ) ) ) # ( \control|count_x [3] & ( !\control|always1~0_combout  ) )

	.dataa(gnd),
	.datab(!\control|count_x [0]),
	.datac(!\control|count_x [2]),
	.datad(!\control|count_x [1]),
	.datae(!\control|count_x [3]),
	.dataf(!\control|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_x[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_x[3]~3 .extended_lut = "off";
defparam \control|count_x[3]~3 .lut_mask = 64'h0000FFFF0003FFFC;
defparam \control|count_x[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N26
dffeas \control|count_x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_x[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_x[3] .is_wysiwyg = "true";
defparam \control|count_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N36
cyclonev_lcell_comb \control|count_y[0]~0 (
// Equation(s):
// \control|count_y[0]~0_combout  = ( \control|count_y [0] & ( \control|always1~0_combout  & ( (!\control|count_x [2]) # ((!\control|count_x [1]) # ((!\control|count_x [3]) # (!\control|count_x [0]))) ) ) ) # ( !\control|count_y [0] & ( 
// \control|always1~0_combout  & ( (\control|count_x [2] & (\control|count_x [1] & (\control|count_x [3] & \control|count_x [0]))) ) ) ) # ( \control|count_y [0] & ( !\control|always1~0_combout  ) )

	.dataa(!\control|count_x [2]),
	.datab(!\control|count_x [1]),
	.datac(!\control|count_x [3]),
	.datad(!\control|count_x [0]),
	.datae(!\control|count_y [0]),
	.dataf(!\control|always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_y[0]~0 .extended_lut = "off";
defparam \control|count_y[0]~0 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \control|count_y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N38
dffeas \control|count_y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_y[0] .is_wysiwyg = "true";
defparam \control|count_y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N0
cyclonev_lcell_comb \control|count_y[0]~1 (
// Equation(s):
// \control|count_y[0]~1_combout  = ( \control|count_x [1] & ( \signals|WideOr22~1_combout  & ( (\control|count_x [0] & (!\signals|currentstate.gameover~q  & ((!\signals|WideOr22~2_combout ) # (\signals|WideOr22~0_combout )))) ) ) ) # ( \control|count_x [1] 
// & ( !\signals|WideOr22~1_combout  & ( (\control|count_x [0] & !\signals|currentstate.gameover~q ) ) ) )

	.dataa(!\signals|WideOr22~2_combout ),
	.datab(!\signals|WideOr22~0_combout ),
	.datac(!\control|count_x [0]),
	.datad(!\signals|currentstate.gameover~q ),
	.datae(!\control|count_x [1]),
	.dataf(!\signals|WideOr22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_y[0]~1 .extended_lut = "off";
defparam \control|count_y[0]~1 .lut_mask = 64'h00000F0000000B00;
defparam \control|count_y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N30
cyclonev_lcell_comb \control|count_y[1]~2 (
// Equation(s):
// \control|count_y[1]~2_combout  = ( \control|count_y [1] & ( \control|count_y [0] & ( (!\control|count_x [3]) # ((!\control|count_y[0]~1_combout ) # (!\control|count_x [2])) ) ) ) # ( !\control|count_y [1] & ( \control|count_y [0] & ( (\control|count_x [3] 
// & (\control|count_y[0]~1_combout  & \control|count_x [2])) ) ) ) # ( \control|count_y [1] & ( !\control|count_y [0] ) )

	.dataa(!\control|count_x [3]),
	.datab(!\control|count_y[0]~1_combout ),
	.datac(!\control|count_x [2]),
	.datad(gnd),
	.datae(!\control|count_y [1]),
	.dataf(!\control|count_y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_y[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_y[1]~2 .extended_lut = "off";
defparam \control|count_y[1]~2 .lut_mask = 64'h0000FFFF0101FEFE;
defparam \control|count_y[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N32
dffeas \control|count_y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_y[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_y[1] .is_wysiwyg = "true";
defparam \control|count_y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N12
cyclonev_lcell_comb \control|count_y[2]~3 (
// Equation(s):
// \control|count_y[2]~3_combout  = ( \control|count_y [2] & ( \control|count_y [0] & ( (!\control|count_x [3]) # ((!\control|count_y[0]~1_combout ) # ((!\control|count_x [2]) # (!\control|count_y [1]))) ) ) ) # ( !\control|count_y [2] & ( \control|count_y 
// [0] & ( (\control|count_x [3] & (\control|count_y[0]~1_combout  & (\control|count_x [2] & \control|count_y [1]))) ) ) ) # ( \control|count_y [2] & ( !\control|count_y [0] ) )

	.dataa(!\control|count_x [3]),
	.datab(!\control|count_y[0]~1_combout ),
	.datac(!\control|count_x [2]),
	.datad(!\control|count_y [1]),
	.datae(!\control|count_y [2]),
	.dataf(!\control|count_y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_y[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_y[2]~3 .extended_lut = "off";
defparam \control|count_y[2]~3 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \control|count_y[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N14
dffeas \control|count_y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_y[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_y[2] .is_wysiwyg = "true";
defparam \control|count_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N3
cyclonev_lcell_comb \control|count_y[0]~4 (
// Equation(s):
// \control|count_y[0]~4_combout  = ( \control|count_x [1] & ( \control|count_x [0] & ( (\control|count_x [3] & (\control|always1~0_combout  & \control|count_x [2])) ) ) )

	.dataa(!\control|count_x [3]),
	.datab(!\control|always1~0_combout ),
	.datac(gnd),
	.datad(!\control|count_x [2]),
	.datae(!\control|count_x [1]),
	.dataf(!\control|count_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_y[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_y[0]~4 .extended_lut = "off";
defparam \control|count_y[0]~4 .lut_mask = 64'h0000000000000011;
defparam \control|count_y[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N18
cyclonev_lcell_comb \control|count_y[3]~5 (
// Equation(s):
// \control|count_y[3]~5_combout  = ( \control|count_y [3] & ( \control|count_y[0]~4_combout  & ( (!\control|count_y [0]) # ((!\control|count_y [2]) # (!\control|count_y [1])) ) ) ) # ( !\control|count_y [3] & ( \control|count_y[0]~4_combout  & ( 
// (\control|count_y [0] & (\control|count_y [2] & \control|count_y [1])) ) ) ) # ( \control|count_y [3] & ( !\control|count_y[0]~4_combout  ) )

	.dataa(!\control|count_y [0]),
	.datab(!\control|count_y [2]),
	.datac(gnd),
	.datad(!\control|count_y [1]),
	.datae(!\control|count_y [3]),
	.dataf(!\control|count_y[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|count_y[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|count_y[3]~5 .extended_lut = "off";
defparam \control|count_y[3]~5 .lut_mask = 64'h0000FFFF0011FFEE;
defparam \control|count_y[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y31_N20
dffeas \control|count_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_y[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_y[3] .is_wysiwyg = "true";
defparam \control|count_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y32_N0
cyclonev_lcell_comb \control|Add5~17 (
// Equation(s):
// \control|Add5~17_sumout  = SUM(( (!\signals|currentstate.gameover~q  & ((\control|count_y [3]))) # (\signals|currentstate.gameover~q  & (\control|count_endy[3]~DUPLICATE_q )) ) + ( \control|start_y [3] ) + ( !VCC ))
// \control|Add5~18  = CARRY(( (!\signals|currentstate.gameover~q  & ((\control|count_y [3]))) # (\signals|currentstate.gameover~q  & (\control|count_endy[3]~DUPLICATE_q )) ) + ( \control|start_y [3] ) + ( !VCC ))

	.dataa(!\signals|currentstate.gameover~q ),
	.datab(!\control|count_endy[3]~DUPLICATE_q ),
	.datac(!\control|start_y [3]),
	.datad(!\control|count_y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add5~17_sumout ),
	.cout(\control|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \control|Add5~17 .extended_lut = "off";
defparam \control|Add5~17 .lut_mask = 64'h0000F0F0000011BB;
defparam \control|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y32_N3
cyclonev_lcell_comb \control|Add5~13 (
// Equation(s):
// \control|Add5~13_sumout  = SUM(( \control|start_y [3] ) + ( (\signals|currentstate.gameover~q  & \control|count_endy [4]) ) + ( \control|Add5~18  ))
// \control|Add5~14  = CARRY(( \control|start_y [3] ) + ( (\signals|currentstate.gameover~q  & \control|count_endy [4]) ) + ( \control|Add5~18  ))

	.dataa(!\signals|currentstate.gameover~q ),
	.datab(gnd),
	.datac(!\control|count_endy [4]),
	.datad(!\control|start_y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add5~13_sumout ),
	.cout(\control|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \control|Add5~13 .extended_lut = "off";
defparam \control|Add5~13 .lut_mask = 64'h0000FAFA000000FF;
defparam \control|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y32_N6
cyclonev_lcell_comb \control|Add5~9 (
// Equation(s):
// \control|Add5~9_sumout  = SUM(( \control|start_y [5] ) + ( (\control|count_endy [5] & \signals|currentstate.gameover~q ) ) + ( \control|Add5~14  ))
// \control|Add5~10  = CARRY(( \control|start_y [5] ) + ( (\control|count_endy [5] & \signals|currentstate.gameover~q ) ) + ( \control|Add5~14  ))

	.dataa(!\control|count_endy [5]),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(!\control|start_y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add5~9_sumout ),
	.cout(\control|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \control|Add5~9 .extended_lut = "off";
defparam \control|Add5~9 .lut_mask = 64'h0000FAFA000000FF;
defparam \control|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y32_N9
cyclonev_lcell_comb \control|Add5~5 (
// Equation(s):
// \control|Add5~5_sumout  = SUM(( VCC ) + ( GND ) + ( \control|Add5~10  ))
// \control|Add5~6  = CARRY(( VCC ) + ( GND ) + ( \control|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add5~5_sumout ),
	.cout(\control|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \control|Add5~5 .extended_lut = "off";
defparam \control|Add5~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \control|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y32_N12
cyclonev_lcell_comb \control|Add5~1 (
// Equation(s):
// \control|Add5~1_sumout  = SUM(( \control|start_y [5] ) + ( GND ) + ( \control|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|start_y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add5~1 .extended_lut = "off";
defparam \control|Add5~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \control|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N48
cyclonev_lcell_comb \control|y[7] (
// Equation(s):
// \control|y [7] = ( \control|y [7] & ( (!\signals|WideOr22~combout ) # (\control|Add5~1_sumout ) ) ) # ( !\control|y [7] & ( (\control|Add5~1_sumout  & \signals|WideOr22~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Add5~1_sumout ),
	.datad(!\signals|WideOr22~combout ),
	.datae(gnd),
	.dataf(!\control|y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|y [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|y[7] .extended_lut = "off";
defparam \control|y[7] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \control|y[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N39
cyclonev_lcell_comb \control|y[5] (
// Equation(s):
// \control|y [5] = ( \control|y [5] & ( (!\signals|WideOr22~combout ) # (\control|Add5~9_sumout ) ) ) # ( !\control|y [5] & ( (\control|Add5~9_sumout  & \signals|WideOr22~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Add5~9_sumout ),
	.datad(!\signals|WideOr22~combout ),
	.datae(gnd),
	.dataf(!\control|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|y [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|y[5] .extended_lut = "off";
defparam \control|y[5] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \control|y[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N54
cyclonev_lcell_comb \control|y[4] (
// Equation(s):
// \control|y [4] = ( \control|Add5~13_sumout  & ( (\signals|WideOr22~combout ) # (\control|y [4]) ) ) # ( !\control|Add5~13_sumout  & ( (\control|y [4] & !\signals|WideOr22~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|y [4]),
	.datad(!\signals|WideOr22~combout ),
	.datae(gnd),
	.dataf(!\control|Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|y [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|y[4] .extended_lut = "off";
defparam \control|y[4] .lut_mask = 64'h0F000F000FFF0FFF;
defparam \control|y[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N45
cyclonev_lcell_comb \control|y[6] (
// Equation(s):
// \control|y [6] = ( \signals|WideOr22~combout  & ( \control|Add5~5_sumout  ) ) # ( !\signals|WideOr22~combout  & ( \control|y [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Add5~5_sumout ),
	.datad(!\control|y [6]),
	.datae(gnd),
	.dataf(!\signals|WideOr22~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|y [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|y[6] .extended_lut = "off";
defparam \control|y[6] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \control|y[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N51
cyclonev_lcell_comb \control|y[3] (
// Equation(s):
// \control|y [3] = ( \control|y [3] & ( (!\signals|WideOr22~combout ) # (\control|Add5~17_sumout ) ) ) # ( !\control|y [3] & ( (\control|Add5~17_sumout  & \signals|WideOr22~combout ) ) )

	.dataa(!\control|Add5~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\signals|WideOr22~combout ),
	.datae(gnd),
	.dataf(!\control|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|y [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|y[3] .extended_lut = "off";
defparam \control|y[3] .lut_mask = 64'h00550055FF55FF55;
defparam \control|y[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N48
cyclonev_lcell_comb \control|Add5~22 (
// Equation(s):
// \control|Add5~22_combout  = ( \control|count_y [2] & ( (!\signals|currentstate.gameover~q ) # (\control|count_endy [2]) ) ) # ( !\control|count_y [2] & ( (\signals|currentstate.gameover~q  & \control|count_endy [2]) ) )

	.dataa(!\signals|currentstate.gameover~q ),
	.datab(gnd),
	.datac(!\control|count_endy [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|count_y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Add5~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add5~22 .extended_lut = "off";
defparam \control|Add5~22 .lut_mask = 64'h05050505AFAFAFAF;
defparam \control|Add5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N18
cyclonev_lcell_comb \control|y[2] (
// Equation(s):
// \control|y [2] = ( \signals|WideOr22~combout  & ( \control|y [2] & ( \control|Add5~22_combout  ) ) ) # ( !\signals|WideOr22~combout  & ( \control|y [2] ) ) # ( \signals|WideOr22~combout  & ( !\control|y [2] & ( \control|Add5~22_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Add5~22_combout ),
	.datad(gnd),
	.datae(!\signals|WideOr22~combout ),
	.dataf(!\control|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|y [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|y[2] .extended_lut = "off";
defparam \control|y[2] .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \control|y[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y28_N49
dffeas \control|count_endy[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|count_endy[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endy[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endy[1]~DUPLICATE .is_wysiwyg = "true";
defparam \control|count_endy[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N33
cyclonev_lcell_comb \control|Add5~21 (
// Equation(s):
// \control|Add5~21_combout  = ( \control|count_y [1] & ( \signals|currentstate.gameover~q  & ( \control|count_endy[1]~DUPLICATE_q  ) ) ) # ( !\control|count_y [1] & ( \signals|currentstate.gameover~q  & ( \control|count_endy[1]~DUPLICATE_q  ) ) ) # ( 
// \control|count_y [1] & ( !\signals|currentstate.gameover~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|count_endy[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\control|count_y [1]),
	.dataf(!\signals|currentstate.gameover~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Add5~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add5~21 .extended_lut = "off";
defparam \control|Add5~21 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \control|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N27
cyclonev_lcell_comb \control|y[1] (
// Equation(s):
// \control|y [1] = ( \control|y [1] & ( \signals|WideOr22~combout  & ( \control|Add5~21_combout  ) ) ) # ( !\control|y [1] & ( \signals|WideOr22~combout  & ( \control|Add5~21_combout  ) ) ) # ( \control|y [1] & ( !\signals|WideOr22~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Add5~21_combout ),
	.datad(gnd),
	.datae(!\control|y [1]),
	.dataf(!\signals|WideOr22~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|y [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|y[1] .extended_lut = "off";
defparam \control|y[1] .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \control|y[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N18
cyclonev_lcell_comb \signals|WideOr22~4 (
// Equation(s):
// \signals|WideOr22~4_combout  = ( !\signals|currentstate.blood_60~q  & ( \signals|WideOr22~1_combout  & ( (!\signals|currentstate.gameover~q  & (!\signals|currentstate.blood_40~q  & \signals|WideOr22~3_combout )) ) ) )

	.dataa(gnd),
	.datab(!\signals|currentstate.gameover~q ),
	.datac(!\signals|currentstate.blood_40~q ),
	.datad(!\signals|WideOr22~3_combout ),
	.datae(!\signals|currentstate.blood_60~q ),
	.dataf(!\signals|WideOr22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\signals|WideOr22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \signals|WideOr22~4 .extended_lut = "off";
defparam \signals|WideOr22~4 .lut_mask = 64'h0000000000C00000;
defparam \signals|WideOr22~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N19
dffeas \control|start_x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\signals|WideOr22~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\signals|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|start_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control|start_x[7] .is_wysiwyg = "true";
defparam \control|start_x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N50
dffeas \control|count_endx[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\control|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\signals|currentstate.gameover~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|count_endx[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \control|count_endx[6]~DUPLICATE .is_wysiwyg = "true";
defparam \control|count_endx[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N2
dffeas \control|start_x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\signals|WideOr22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\signals|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|start_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control|start_x[6] .is_wysiwyg = "true";
defparam \control|start_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N54
cyclonev_lcell_comb \control|Add4~24 (
// Equation(s):
// \control|Add4~24_combout  = (\signals|currentstate.gameover~q  & \control|start_x [6])

	.dataa(!\signals|currentstate.gameover~q ),
	.datab(!\control|start_x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Add4~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add4~24 .extended_lut = "off";
defparam \control|Add4~24 .lut_mask = 64'h1111111111111111;
defparam \control|Add4~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N0
cyclonev_lcell_comb \control|start_x~1 (
// Equation(s):
// \control|start_x~1_combout  = ( \signals|currentstate.gameover~q  ) # ( !\signals|currentstate.gameover~q  & ( (((\signals|currentstate.blood_70~q ) # (\signals|currentstate.blood_20~q )) # (\signals|currentstate.blood_60~q )) # 
// (\signals|currentstate.blood_30~q ) ) )

	.dataa(!\signals|currentstate.blood_30~q ),
	.datab(!\signals|currentstate.blood_60~q ),
	.datac(!\signals|currentstate.blood_20~q ),
	.datad(!\signals|currentstate.blood_70~q ),
	.datae(gnd),
	.dataf(!\signals|currentstate.gameover~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|start_x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|start_x~1 .extended_lut = "off";
defparam \control|start_x~1 .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \control|start_x~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N22
dffeas \control|start_x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|start_x~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\signals|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|start_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control|start_x[5] .is_wysiwyg = "true";
defparam \control|start_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N39
cyclonev_lcell_comb \control|start_x~0 (
// Equation(s):
// \control|start_x~0_combout  = ( !\signals|currentstate.blood_40~q  & ( (!\signals|currentstate.blood_60~q  & (!\signals|currentstate.gameover~q  & (!\signals|currentstate.blood_20~q  & !\signals|currentstate.blood_80~q ))) ) )

	.dataa(!\signals|currentstate.blood_60~q ),
	.datab(!\signals|currentstate.gameover~q ),
	.datac(!\signals|currentstate.blood_20~q ),
	.datad(!\signals|currentstate.blood_80~q ),
	.datae(gnd),
	.dataf(!\signals|currentstate.blood_40~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|start_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|start_x~0 .extended_lut = "off";
defparam \control|start_x~0 .lut_mask = 64'h8000800000000000;
defparam \control|start_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y32_N20
dffeas \control|start_x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\control|start_x~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\signals|WideOr22~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control|start_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control|start_x[4] .is_wysiwyg = "true";
defparam \control|start_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N57
cyclonev_lcell_comb \control|Add4~25 (
// Equation(s):
// \control|Add4~25_combout  = ( \control|start_x [4] & ( \signals|currentstate.gameover~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\signals|currentstate.gameover~q ),
	.datae(gnd),
	.dataf(!\control|start_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Add4~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add4~25 .extended_lut = "off";
defparam \control|Add4~25 .lut_mask = 64'h0000000000FF00FF;
defparam \control|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N0
cyclonev_lcell_comb \control|Add4~17 (
// Equation(s):
// \control|Add4~17_sumout  = SUM(( \control|Add4~25_combout  ) + ( (!\signals|currentstate.gameover~q  & ((\control|start_x [4]))) # (\signals|currentstate.gameover~q  & (\control|count_endx [4])) ) + ( !VCC ))
// \control|Add4~18  = CARRY(( \control|Add4~25_combout  ) + ( (!\signals|currentstate.gameover~q  & ((\control|start_x [4]))) # (\signals|currentstate.gameover~q  & (\control|count_endx [4])) ) + ( !VCC ))

	.dataa(!\signals|currentstate.gameover~q ),
	.datab(gnd),
	.datac(!\control|count_endx [4]),
	.datad(!\control|Add4~25_combout ),
	.datae(gnd),
	.dataf(!\control|start_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add4~17_sumout ),
	.cout(\control|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \control|Add4~17 .extended_lut = "off";
defparam \control|Add4~17 .lut_mask = 64'h0000FA50000000FF;
defparam \control|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N3
cyclonev_lcell_comb \control|Add4~21 (
// Equation(s):
// \control|Add4~21_sumout  = SUM(( (!\signals|currentstate.gameover~q  & (\control|start_x [5])) # (\signals|currentstate.gameover~q  & ((\control|count_endx [5]))) ) + ( (\signals|currentstate.gameover~q  & \control|start_x [5]) ) + ( \control|Add4~18  ))
// \control|Add4~22  = CARRY(( (!\signals|currentstate.gameover~q  & (\control|start_x [5])) # (\signals|currentstate.gameover~q  & ((\control|count_endx [5]))) ) + ( (\signals|currentstate.gameover~q  & \control|start_x [5]) ) + ( \control|Add4~18  ))

	.dataa(!\signals|currentstate.gameover~q ),
	.datab(gnd),
	.datac(!\control|start_x [5]),
	.datad(!\control|count_endx [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add4~21_sumout ),
	.cout(\control|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \control|Add4~21 .extended_lut = "off";
defparam \control|Add4~21 .lut_mask = 64'h0000FAFA00000A5F;
defparam \control|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N6
cyclonev_lcell_comb \control|Add4~9 (
// Equation(s):
// \control|Add4~9_sumout  = SUM(( \control|Add4~24_combout  ) + ( (!\signals|currentstate.gameover~q  & ((\control|start_x [6]))) # (\signals|currentstate.gameover~q  & (\control|count_endx[6]~DUPLICATE_q )) ) + ( \control|Add4~22  ))
// \control|Add4~10  = CARRY(( \control|Add4~24_combout  ) + ( (!\signals|currentstate.gameover~q  & ((\control|start_x [6]))) # (\signals|currentstate.gameover~q  & (\control|count_endx[6]~DUPLICATE_q )) ) + ( \control|Add4~22  ))

	.dataa(!\signals|currentstate.gameover~q ),
	.datab(gnd),
	.datac(!\control|count_endx[6]~DUPLICATE_q ),
	.datad(!\control|Add4~24_combout ),
	.datae(gnd),
	.dataf(!\control|start_x [6]),
	.datag(gnd),
	.cin(\control|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add4~9_sumout ),
	.cout(\control|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \control|Add4~9 .extended_lut = "off";
defparam \control|Add4~9 .lut_mask = 64'h0000FA50000000FF;
defparam \control|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N9
cyclonev_lcell_comb \control|Add4~5 (
// Equation(s):
// \control|Add4~5_sumout  = SUM(( (!\signals|currentstate.gameover~q  & \control|start_x [7]) ) + ( (\signals|currentstate.gameover~q  & \control|start_x [7]) ) + ( \control|Add4~10  ))
// \control|Add4~6  = CARRY(( (!\signals|currentstate.gameover~q  & \control|start_x [7]) ) + ( (\signals|currentstate.gameover~q  & \control|start_x [7]) ) + ( \control|Add4~10  ))

	.dataa(!\signals|currentstate.gameover~q ),
	.datab(gnd),
	.datac(!\control|start_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add4~5_sumout ),
	.cout(\control|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \control|Add4~5 .extended_lut = "off";
defparam \control|Add4~5 .lut_mask = 64'h0000FAFA00000A0A;
defparam \control|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N12
cyclonev_lcell_comb \control|Add4~1 (
// Equation(s):
// \control|Add4~1_sumout  = SUM(( GND ) + ( GND ) + ( \control|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\control|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\control|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add4~1 .extended_lut = "off";
defparam \control|Add4~1 .lut_mask = 64'h0000FFFF00000000;
defparam \control|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N36
cyclonev_lcell_comb \control|x[8] (
// Equation(s):
// \control|x [8] = ( \signals|WideOr22~combout  & ( \control|Add4~1_sumout  ) ) # ( !\signals|WideOr22~combout  & ( \control|x [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Add4~1_sumout ),
	.datad(!\control|x [8]),
	.datae(gnd),
	.dataf(!\signals|WideOr22~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|x [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|x[8] .extended_lut = "off";
defparam \control|x[8] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \control|x[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y32_N39
cyclonev_lcell_comb \control|Add5~20 (
// Equation(s):
// \control|Add5~20_combout  = ( \control|count_endy [0] & ( \control|count_y [0] ) ) # ( !\control|count_endy [0] & ( \control|count_y [0] & ( !\signals|currentstate.gameover~q  ) ) ) # ( \control|count_endy [0] & ( !\control|count_y [0] & ( 
// \signals|currentstate.gameover~q  ) ) )

	.dataa(!\signals|currentstate.gameover~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|count_endy [0]),
	.dataf(!\control|count_y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Add5~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add5~20 .extended_lut = "off";
defparam \control|Add5~20 .lut_mask = 64'h00005555AAAAFFFF;
defparam \control|Add5~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N45
cyclonev_lcell_comb \control|y[0] (
// Equation(s):
// \control|y [0] = ( \signals|WideOr22~combout  & ( \control|Add5~20_combout  ) ) # ( !\signals|WideOr22~combout  & ( \control|y [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Add5~20_combout ),
	.datad(!\control|y [0]),
	.datae(gnd),
	.dataf(!\signals|WideOr22~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|y [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|y[0] .extended_lut = "off";
defparam \control|y[0] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \control|y[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N33
cyclonev_lcell_comb \control|x[7] (
// Equation(s):
// \control|x [7] = ( \control|x [7] & ( (!\signals|WideOr22~combout ) # (\control|Add4~5_sumout ) ) ) # ( !\control|x [7] & ( (\signals|WideOr22~combout  & \control|Add4~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|WideOr22~combout ),
	.datad(!\control|Add4~5_sumout ),
	.datae(gnd),
	.dataf(!\control|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|x [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|x[7] .extended_lut = "off";
defparam \control|x[7] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \control|x[7] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N57
cyclonev_lcell_comb \control|x[6] (
// Equation(s):
// \control|x [6] = ( \signals|WideOr22~combout  & ( \control|Add4~9_sumout  ) ) # ( !\signals|WideOr22~combout  & ( \control|x [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|Add4~9_sumout ),
	.datad(!\control|x [6]),
	.datae(gnd),
	.dataf(!\signals|WideOr22~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|x [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|x[6] .extended_lut = "off";
defparam \control|x[6] .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \control|x[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N0
cyclonev_lcell_comb \VGA|user_input_translator|Add1~17 (
// Equation(s):
// \VGA|user_input_translator|Add1~17_sumout  = SUM(( !\control|y [0] $ (!\control|x [6]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~18  = CARRY(( !\control|y [0] $ (!\control|x [6]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~19  = SHARE((\control|y [0] & \control|x [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|y [0]),
	.datad(!\control|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~17_sumout ),
	.cout(\VGA|user_input_translator|Add1~18 ),
	.shareout(\VGA|user_input_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~17 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N3
cyclonev_lcell_comb \VGA|user_input_translator|Add1~21 (
// Equation(s):
// \VGA|user_input_translator|Add1~21_sumout  = SUM(( !\control|x [7] $ (!\control|y [1]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~22  = CARRY(( !\control|x [7] $ (!\control|y [1]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~23  = SHARE((\control|x [7] & \control|y [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|x [7]),
	.datad(!\control|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~18 ),
	.sharein(\VGA|user_input_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~21_sumout ),
	.cout(\VGA|user_input_translator|Add1~22 ),
	.shareout(\VGA|user_input_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N6
cyclonev_lcell_comb \VGA|user_input_translator|Add1~25 (
// Equation(s):
// \VGA|user_input_translator|Add1~25_sumout  = SUM(( !\control|y [2] $ (!\control|x [8] $ (\control|y [0])) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~26  = CARRY(( !\control|y [2] $ (!\control|x [8] $ (\control|y [0])) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~27  = SHARE((!\control|y [2] & (\control|x [8] & \control|y [0])) # (\control|y [2] & ((\control|y [0]) # (\control|x [8]))))

	.dataa(gnd),
	.datab(!\control|y [2]),
	.datac(!\control|x [8]),
	.datad(!\control|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~22 ),
	.sharein(\VGA|user_input_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~25_sumout ),
	.cout(\VGA|user_input_translator|Add1~26 ),
	.shareout(\VGA|user_input_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~25 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|user_input_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N9
cyclonev_lcell_comb \VGA|user_input_translator|Add1~29 (
// Equation(s):
// \VGA|user_input_translator|Add1~29_sumout  = SUM(( !\control|y [3] $ (!\control|y [1]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~30  = CARRY(( !\control|y [3] $ (!\control|y [1]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~31  = SHARE((\control|y [3] & \control|y [1]))

	.dataa(!\control|y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~26 ),
	.sharein(\VGA|user_input_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~29_sumout ),
	.cout(\VGA|user_input_translator|Add1~30 ),
	.shareout(\VGA|user_input_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~29 .lut_mask = 64'h00000055000055AA;
defparam \VGA|user_input_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N12
cyclonev_lcell_comb \VGA|user_input_translator|Add1~33 (
// Equation(s):
// \VGA|user_input_translator|Add1~33_sumout  = SUM(( !\control|y [2] $ (!\control|y [4]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~34  = CARRY(( !\control|y [2] $ (!\control|y [4]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~35  = SHARE((\control|y [2] & \control|y [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|y [2]),
	.datad(!\control|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~30 ),
	.sharein(\VGA|user_input_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~33_sumout ),
	.cout(\VGA|user_input_translator|Add1~34 ),
	.shareout(\VGA|user_input_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~33 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|user_input_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N15
cyclonev_lcell_comb \VGA|user_input_translator|Add1~37 (
// Equation(s):
// \VGA|user_input_translator|Add1~37_sumout  = SUM(( !\control|y [3] $ (!\control|y [5]) ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~38  = CARRY(( !\control|y [3] $ (!\control|y [5]) ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~39  = SHARE((\control|y [3] & \control|y [5]))

	.dataa(!\control|y [3]),
	.datab(!\control|y [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~34 ),
	.sharein(\VGA|user_input_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~37_sumout ),
	.cout(\VGA|user_input_translator|Add1~38 ),
	.shareout(\VGA|user_input_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~37 .lut_mask = 64'h0000111100006666;
defparam \VGA|user_input_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N18
cyclonev_lcell_comb \VGA|user_input_translator|Add1~41 (
// Equation(s):
// \VGA|user_input_translator|Add1~41_sumout  = SUM(( !\control|y [4] $ (!\control|y [6]) ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~42  = CARRY(( !\control|y [4] $ (!\control|y [6]) ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~43  = SHARE((\control|y [4] & \control|y [6]))

	.dataa(gnd),
	.datab(!\control|y [4]),
	.datac(!\control|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~38 ),
	.sharein(\VGA|user_input_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~41_sumout ),
	.cout(\VGA|user_input_translator|Add1~42 ),
	.shareout(\VGA|user_input_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~41 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~41 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|user_input_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N21
cyclonev_lcell_comb \VGA|user_input_translator|Add1~13 (
// Equation(s):
// \VGA|user_input_translator|Add1~13_sumout  = SUM(( !\control|y [7] $ (!\control|y [5]) ) + ( \VGA|user_input_translator|Add1~43  ) + ( \VGA|user_input_translator|Add1~42  ))
// \VGA|user_input_translator|Add1~14  = CARRY(( !\control|y [7] $ (!\control|y [5]) ) + ( \VGA|user_input_translator|Add1~43  ) + ( \VGA|user_input_translator|Add1~42  ))
// \VGA|user_input_translator|Add1~15  = SHARE((\control|y [7] & \control|y [5]))

	.dataa(!\control|y [7]),
	.datab(gnd),
	.datac(!\control|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~42 ),
	.sharein(\VGA|user_input_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~13_sumout ),
	.cout(\VGA|user_input_translator|Add1~14 ),
	.shareout(\VGA|user_input_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|user_input_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N15
cyclonev_lcell_comb \VGA|writeEn~2 (
// Equation(s):
// \VGA|writeEn~2_combout  = ( \control|y [6] & ( (\control|y [5] & \control|y [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|y [5]),
	.datad(!\control|y [4]),
	.datae(gnd),
	.dataf(!\control|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~2 .extended_lut = "off";
defparam \VGA|writeEn~2 .lut_mask = 64'h00000000000F000F;
defparam \VGA|writeEn~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N6
cyclonev_lcell_comb \VGA|writeEn~1 (
// Equation(s):
// \VGA|writeEn~1_combout  = ( \signals|WideOr22~2_combout  & ( (\signals|WideOr22~1_combout  & !\signals|WideOr22~0_combout ) ) )

	.dataa(!\signals|WideOr22~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\signals|WideOr22~0_combout ),
	.datae(gnd),
	.dataf(!\signals|WideOr22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~1 .extended_lut = "off";
defparam \VGA|writeEn~1 .lut_mask = 64'h0000000055005500;
defparam \VGA|writeEn~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N48
cyclonev_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = ( \control|x [6] & ( !\VGA|writeEn~1_combout  & ( (!\control|x [8] & ((!\control|y [7]) # (!\VGA|writeEn~2_combout ))) ) ) ) # ( !\control|x [6] & ( !\VGA|writeEn~1_combout  & ( (!\control|x [7] & ((!\control|y [7]) # 
// ((!\VGA|writeEn~2_combout )))) # (\control|x [7] & (!\control|x [8] & ((!\control|y [7]) # (!\VGA|writeEn~2_combout )))) ) ) )

	.dataa(!\control|x [7]),
	.datab(!\control|y [7]),
	.datac(!\control|x [8]),
	.datad(!\VGA|writeEn~2_combout ),
	.datae(!\control|x [6]),
	.dataf(!\VGA|writeEn~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~0 .extended_lut = "off";
defparam \VGA|writeEn~0 .lut_mask = 64'hFAC8F0C000000000;
defparam \VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N24
cyclonev_lcell_comb \VGA|user_input_translator|Add1~5 (
// Equation(s):
// \VGA|user_input_translator|Add1~5_sumout  = SUM(( \control|y [6] ) + ( \VGA|user_input_translator|Add1~15  ) + ( \VGA|user_input_translator|Add1~14  ))
// \VGA|user_input_translator|Add1~6  = CARRY(( \control|y [6] ) + ( \VGA|user_input_translator|Add1~15  ) + ( \VGA|user_input_translator|Add1~14  ))
// \VGA|user_input_translator|Add1~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~14 ),
	.sharein(\VGA|user_input_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~5_sumout ),
	.cout(\VGA|user_input_translator|Add1~6 ),
	.shareout(\VGA|user_input_translator|Add1~7 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~5 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|user_input_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N27
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_sumout  = SUM(( \control|y [7] ) + ( \VGA|user_input_translator|Add1~7  ) + ( \VGA|user_input_translator|Add1~6  ))
// \VGA|user_input_translator|Add1~2  = CARRY(( \control|y [7] ) + ( \VGA|user_input_translator|Add1~7  ) + ( \VGA|user_input_translator|Add1~6  ))
// \VGA|user_input_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(!\control|y [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~6 ),
	.sharein(\VGA|user_input_translator|Add1~7 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~1_sumout ),
	.cout(\VGA|user_input_translator|Add1~2 ),
	.shareout(\VGA|user_input_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add1~9 (
// Equation(s):
// \VGA|user_input_translator|Add1~9_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add1~3  ) + ( \VGA|user_input_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~2 ),
	.sharein(\VGA|user_input_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~9 .lut_mask = 64'h0000000000000000;
defparam \VGA|user_input_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout  = ( !\VGA|user_input_translator|Add1~5_sumout  & ( (!\VGA|user_input_translator|Add1~13_sumout  & (\VGA|writeEn~0_combout  & (\VGA|user_input_translator|Add1~9_sumout  & 
// !\VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0 .lut_mask = 64'h0200020000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y33_N55
dffeas \VGA|controller|yCounter[8]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y33_N49
dffeas \VGA|controller|yCounter[6]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y33_N40
dffeas \VGA|controller|yCounter[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N0
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|yCounter [1] $ (!\VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|yCounter [1] $ (!\VGA|controller|xCounter [7]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((\VGA|controller|yCounter [1] & \VGA|controller|xCounter [7]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [1]),
	.datac(!\VGA|controller|xCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N3
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter[8]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|xCounter[8]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter [2] & \VGA|controller|xCounter[8]~DUPLICATE_q ))

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N6
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter [1] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q  $ (\VGA|controller|xCounter [9])) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter [1] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q  $ (\VGA|controller|xCounter [9])) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((!\VGA|controller|yCounter [1] & (\VGA|controller|yCounter[3]~DUPLICATE_q  & \VGA|controller|xCounter [9])) # (\VGA|controller|yCounter [1] & ((\VGA|controller|xCounter [9]) # 
// (\VGA|controller|yCounter[3]~DUPLICATE_q ))))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [1]),
	.datac(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N9
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [2] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [2] & \VGA|controller|yCounter [4]))

	.dataa(!\VGA|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N12
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter[3]~DUPLICATE_q  $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter[3]~DUPLICATE_q  $ (!\VGA|controller|yCounter [5]) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter[3]~DUPLICATE_q  & \VGA|controller|yCounter [5]))

	.dataa(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N15
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( !\VGA|controller|yCounter[6]~DUPLICATE_q  $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE((\VGA|controller|yCounter[6]~DUPLICATE_q  & \VGA|controller|yCounter [4]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N18
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~41 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~41_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [7]) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~42  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [7]) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~43  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter [7]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [5]),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~41_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~42 ),
	.shareout(\VGA|controller|controller_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~41 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~41 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N21
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( !\VGA|controller|yCounter[8]~DUPLICATE_q  $ (!\VGA|controller|yCounter[6]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  
// ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( !\VGA|controller|yCounter[8]~DUPLICATE_q  $ (!\VGA|controller|yCounter[6]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE((\VGA|controller|yCounter[8]~DUPLICATE_q  & \VGA|controller|yCounter[6]~DUPLICATE_q ))

	.dataa(!\VGA|controller|yCounter[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~42 ),
	.sharein(\VGA|controller|controller_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N24
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N27
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( \VGA|controller|yCounter[8]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( \VGA|controller|yCounter[8]~DUPLICATE_q  ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE(GND)

	.dataa(!\VGA|controller|yCounter[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N30
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( \VGA|controller|controller_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3] = ( !\VGA|controller|controller_translator|Add1~1_sumout  & ( (!\VGA|controller|controller_translator|Add1~13_sumout  & (!\VGA|controller|controller_translator|Add1~9_sumout  & 
// \VGA|controller|controller_translator|Add1~5_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w[3] .lut_mask = 64'h0808080800000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(40'b0000000000000000000000000000000000000000),
	.portaaddr({\control|count_y [3],\control|count_y [2],\control|count_y [1],\control|count_y [0],\control|count_x [3],\control|count_x [2],\control|count_x [1],\control|count_x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|bloodout|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .init_file = "blackout.mif";
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:control|black:bloodout|altsyncram:altsyncram_component|altsyncram_8dg1:auto_generated|ALTSYNCRAM";
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \control|bloodout|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFF8FBDFBBBDE9FF3E8136D8CB99FFFFFFF8F3BD66C2CDCE963BDD20B6E7FFFFFFF867FF3D93C9B8EEEA1E2A9B7BFFFFFFF80AA1E66BE2133F802A3DE329FFFFFFF8CB8A46A6FE2C4FDE05F283DFFFFFFFF83102FFC6575AC023552A1F97FFFFFFF8E378CEFF6273BDCBB6B1999FFFFFFFF8A61EA0DDA773C8FF42C3F373FFFFFFFCEA106F9B96F550EB3888F0E7D7FFFFFEE7485199D0EBE131D5F56F47B9FFFFFFF43F1653FE4FF6B505A462A13FFFFFFFBFB4033E37577842AB7CEFEF5BFFFFFFD391257FB5D64215E2FA2E41EBFFFFFFDB5A8DAF0E520055D42980EBBCFFFFFF47B96E67CB40A4FD9EEB37265FFFFFFFC8AAF518B56FD9AB1A61FC056FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FFFF5E665AB7E9B99DD24B88EC313C3FFFFFF51CE86E96E4ACE9C55AF6191E3FFFFFC9551CD6831C4865481181D3DD3FFFFFF64509BEE3EDB71288B868685B3FFFFFDDBFF562B76E6C4DD796008A2F3FFFFCFDEE5FC1D076E7CFFF252C9DAE3FFFFC247F6BF1B772328FAE82CABB0D1FFFFC640AF9CAE1B307BDE1BE8C03421FFFFAEB47F000FC7D0F67CC5FB1BDDD3FFFFAE5F4F000E1BD972B81B17FD10B3FFFFAC58B000095EDB71764BFD5A6EA3FFFFAB26F00009CF6A6231DEC7C03E23FFFFA36670000E0B7F8E75ADC3B24D63FFFFAD8C30000CF0F4D35373B17A7973FFFFA415F0000F327FE7ABEEDE9F9D23FFFFA99DF8000CEC817D937077FD7493F";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FF937BCF00000CA79F74A3BA6337ED9FFFFD2ACD00001E7FF2FF6FEFB4CEF71FFFDF4DDB00003F4FFDBAE9561F495F1FFF79E1E200003FFFAA67F6BAF3418F3FFFEE9D7E00003F91915D15EBB56C7F3FFFF3F78200003F16CDA8E6F00193D03FFF987B3D00001ECFDD31F377EDE4687FFFD1ED4700000C5FB279D2FDE170427FFF978DA13CEF290DBB1EF636E29C897DFFA7BC0BDF7DA753F7B046EF7969143DFE533C29BFE3D76E9A7400C9ED5F14FFFCFF05E7FB85BFE0773C28FF7B14E8F6FCB0AD595FFF77B991D089801FBA69EEF8D3AEB6F53B28BFED41F8BA2C77407DF814F1F77957F6AEED7A6EADF4B03473F8910033C635867B5E990B657795D1FE";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "FD9FA63FFC1A2266FFCF5CF10297199FFDF94AE7DB1D328DA1E455A95411451FFC3AA00DC893CF3D1B2E223A7A22611FFCD44FFD6646C3D35C23DFE2F860263FFC33B2D90693C3763F0C6CAE98A59A3FFEE6960FE70720EE003A70C36D84393FFEC271F8D946B8AC06A48B2A74E0777FFE45EADCB819AB5AC213240D7740657FFCA7470F52005A00C1C210705B6D53BFFC9AAC9F5441FE00E240012A03FC65F7FE2ACD121546E8005BDAA9026EAD38BEFF7A35368002CD00F6608D896FCBDDB7FF67A8D109C15300173DFF26F2D6C437FFFA97C4A276FA00CFF6F4EEC31AC1A2FFB23494062D93808E8D3EA372BE2EADFFC8A800C1430280ECCD2D91F6219C3E";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N12
cyclonev_lcell_comb \control|colour_out[16]~0 (
// Equation(s):
// \control|colour_out[16]~0_combout  = ( \control|gameover|altsyncram_component|auto_generated|q_a [16] & ( (\control|bloodout|altsyncram_component|auto_generated|q_a [16]) # (\signals|currentstate.gameover~q ) ) ) # ( 
// !\control|gameover|altsyncram_component|auto_generated|q_a [16] & ( (!\signals|currentstate.gameover~q  & \control|bloodout|altsyncram_component|auto_generated|q_a [16]) ) )

	.dataa(gnd),
	.datab(!\signals|currentstate.gameover~q ),
	.datac(!\control|bloodout|altsyncram_component|auto_generated|q_a [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[16]~0 .extended_lut = "off";
defparam \control|colour_out[16]~0 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \control|colour_out[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N45
cyclonev_lcell_comb \control|colour_out[16] (
// Equation(s):
// \control|colour_out [16] = ( \control|colour_out[16]~0_combout  & ( (\control|colour_out [16]) # (\signals|WideOr22~combout ) ) ) # ( !\control|colour_out[16]~0_combout  & ( (!\signals|WideOr22~combout  & \control|colour_out [16]) ) )

	.dataa(!\signals|WideOr22~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|colour_out [16]),
	.datae(gnd),
	.dataf(!\control|colour_out[16]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [16]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[16] .extended_lut = "off";
defparam \control|colour_out[16] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \control|colour_out[16] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N33
cyclonev_lcell_comb \control|Add4~12 (
// Equation(s):
// \control|Add4~12_combout  = ( \control|count_x [0] & ( (!\signals|currentstate.gameover~q ) # (\control|count_endx [0]) ) ) # ( !\control|count_x [0] & ( (\control|count_endx [0] & \signals|currentstate.gameover~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|count_endx [0]),
	.datad(!\signals|currentstate.gameover~q ),
	.datae(gnd),
	.dataf(!\control|count_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Add4~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add4~12 .extended_lut = "off";
defparam \control|Add4~12 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \control|Add4~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N42
cyclonev_lcell_comb \control|x[0] (
// Equation(s):
// \control|x [0] = ( \control|x [0] & ( (!\signals|WideOr22~combout ) # (\control|Add4~12_combout ) ) ) # ( !\control|x [0] & ( (\signals|WideOr22~combout  & \control|Add4~12_combout ) ) )

	.dataa(!\signals|WideOr22~combout ),
	.datab(gnd),
	.datac(!\control|Add4~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|x [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|x[0] .extended_lut = "off";
defparam \control|x[0] .lut_mask = 64'h05050505AFAFAFAF;
defparam \control|x[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N36
cyclonev_lcell_comb \control|Add4~13 (
// Equation(s):
// \control|Add4~13_combout  = ( \control|count_endx [1] & ( (\control|count_x [1]) # (\signals|currentstate.gameover~q ) ) ) # ( !\control|count_endx [1] & ( (!\signals|currentstate.gameover~q  & \control|count_x [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(!\control|count_x [1]),
	.datae(gnd),
	.dataf(!\control|count_endx [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Add4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add4~13 .extended_lut = "off";
defparam \control|Add4~13 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \control|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N9
cyclonev_lcell_comb \control|x[1] (
// Equation(s):
// \control|x [1] = ( \control|Add4~13_combout  & ( \control|x [1] ) ) # ( !\control|Add4~13_combout  & ( \control|x [1] & ( !\signals|WideOr22~combout  ) ) ) # ( \control|Add4~13_combout  & ( !\control|x [1] & ( \signals|WideOr22~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\signals|WideOr22~combout ),
	.datae(!\control|Add4~13_combout ),
	.dataf(!\control|x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|x [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|x[1] .extended_lut = "off";
defparam \control|x[1] .lut_mask = 64'h000000FFFF00FFFF;
defparam \control|x[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N57
cyclonev_lcell_comb \control|Add4~14 (
// Equation(s):
// \control|Add4~14_combout  = ( \control|count_x [2] & ( (!\signals|currentstate.gameover~q ) # (\control|count_endx [2]) ) ) # ( !\control|count_x [2] & ( (\control|count_endx [2] & \signals|currentstate.gameover~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|count_endx [2]),
	.datad(!\signals|currentstate.gameover~q ),
	.datae(gnd),
	.dataf(!\control|count_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Add4~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add4~14 .extended_lut = "off";
defparam \control|Add4~14 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \control|Add4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N12
cyclonev_lcell_comb \control|x[2] (
// Equation(s):
// \control|x [2] = ( \control|x [2] & ( (!\signals|WideOr22~combout ) # (\control|Add4~14_combout ) ) ) # ( !\control|x [2] & ( (\signals|WideOr22~combout  & \control|Add4~14_combout ) ) )

	.dataa(!\signals|WideOr22~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|Add4~14_combout ),
	.datae(gnd),
	.dataf(!\control|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|x [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|x[2] .extended_lut = "off";
defparam \control|x[2] .lut_mask = 64'h00550055AAFFAAFF;
defparam \control|x[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N54
cyclonev_lcell_comb \control|Add4~15 (
// Equation(s):
// \control|Add4~15_combout  = ( \control|count_endx [3] & ( \signals|currentstate.gameover~q  ) ) # ( \control|count_endx [3] & ( !\signals|currentstate.gameover~q  & ( \control|count_x [3] ) ) ) # ( !\control|count_endx [3] & ( 
// !\signals|currentstate.gameover~q  & ( \control|count_x [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|count_x [3]),
	.datad(gnd),
	.datae(!\control|count_endx [3]),
	.dataf(!\signals|currentstate.gameover~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|Add4~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|Add4~15 .extended_lut = "off";
defparam \control|Add4~15 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \control|Add4~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N9
cyclonev_lcell_comb \control|x[3] (
// Equation(s):
// \control|x [3] = ( \signals|WideOr22~combout  & ( \control|x [3] & ( \control|Add4~15_combout  ) ) ) # ( !\signals|WideOr22~combout  & ( \control|x [3] ) ) # ( \signals|WideOr22~combout  & ( !\control|x [3] & ( \control|Add4~15_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|Add4~15_combout ),
	.datae(!\signals|WideOr22~combout ),
	.dataf(!\control|x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|x [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|x[3] .extended_lut = "off";
defparam \control|x[3] .lut_mask = 64'h000000FFFFFF00FF;
defparam \control|x[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N18
cyclonev_lcell_comb \control|x[4] (
// Equation(s):
// \control|x [4] = (!\signals|WideOr22~combout  & (\control|x [4])) # (\signals|WideOr22~combout  & ((\control|Add4~17_sumout )))

	.dataa(!\signals|WideOr22~combout ),
	.datab(!\control|x [4]),
	.datac(!\control|Add4~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|x [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|x[4] .extended_lut = "off";
defparam \control|x[4] .lut_mask = 64'h2727272727272727;
defparam \control|x[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N27
cyclonev_lcell_comb \control|x[5] (
// Equation(s):
// \control|x [5] = ( \control|x [5] & ( (!\signals|WideOr22~combout ) # (\control|Add4~21_sumout ) ) ) # ( !\control|x [5] & ( (\signals|WideOr22~combout  & \control|Add4~21_sumout ) ) )

	.dataa(!\signals|WideOr22~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|Add4~21_sumout ),
	.datae(gnd),
	.dataf(!\control|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|x [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|x[5] .extended_lut = "off";
defparam \control|x[5] .lut_mask = 64'h00550055AAFFAAFF;
defparam \control|x[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N13
dffeas \VGA|controller|xCounter[4]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a208 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [16]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a208_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .mem_init2 = "000000000000000000C1E0000000001830040800B6000000109C07F20000000000EA01000005875A0000000000000011003A0800000000063A400300D80000000CC4840C0000000000500760000403290000000000000001E00718000000000102E00000400000C0029A9BDC00000000070428900019F89B00000000000002609F00800000000000C7A400A00022007A00033C9C0000000009678EE0002C6107000000000000034015E000000000000027441DD000210641000000880C000000182C2F20000085A1000000000000C240012C0000000000001091824001C0CE1C40000FC03A00000024806FD800042D0E00000000000006000013A00000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .mem_init1 = "0368007000480831320034B8460000001240500800004A2C0000000000088440000168000000000000D6406000008411260052E4340000000561AEE80001B4A400000000000242800000028000000000001010040400F3028E00C700000000000012AEE80000EBB40000000000481441C00000F4000000000009FA4C0E01F4541C0068100000000001B12748000001600020000000CD80049400002CC0000000000BB7F400005200100200380000000000A03DC80000000000120000100300800A800000D8000000000302C800000000008F041000000000000029C800000000005303004110008C0160000006800000000000500000000005DE0A1000000014";
defparam \VGA|VideoMemory|auto_generated|ram_block1a208 .mem_init0 = "E01088880000000000C4020040000180001300000158000000000000000000000E8D04200000008D139C4038000000000078FD0694000100000128000036000010018104100000000401603C0000019949E600F000000000006160AC0800430800001300000300000601E3C63800021000191008000008B05B3001B010000000000000100006E610000000C0000006002280F18E1C08053926B12C00C3879D178EE400B038000000008000000009561000000026000000C001C05AEE085C02187D69D61845414FA7403801C8100000000080000000067010000000023000009004E06B45383801EDAF5D2EAE79BB8F9480000088000000000080000000000020";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout  = ( !\VGA|user_input_translator|Add1~5_sumout  & ( (\VGA|user_input_translator|Add1~13_sumout  & (\VGA|writeEn~0_combout  & (\VGA|user_input_translator|Add1~9_sumout  & 
// !\VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0 .lut_mask = 64'h0100010000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w [3] = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & (\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w[3] .lut_mask = 64'h1100110000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFABAE915C0EEEDF9AD83CE1F6FFFFFFFF929D4EF53E9CF3DACD76CAF7FFFFFFFF8779596513083E37A9682DFAFFFFFFFFF7C7E804EB19E7DF7D322A67FFFFFFFF8F6AA07F703347004F93523EFFFFFFFFB1D8E243B7FBDB480102BC57FFFFFFFFDDCB93B34A673CA7D800439FFFFFFFFFF38BD9E4F47FFAF6FE4194BFFFFFFFFFDED3945ED3C3B8F0BA10E9CBD7FFFFFF7668FB53BCC8E594D5B4484BFEFFFFFF70B3EEFFEF46C9602AB65A50BFFFFFFFB1A7E2EEEFD785443AEF06EAB5FFFFFFB2BBE1F786F408AF7F4E07C6EBFFFFFFFBA20FBEFDF841776EFF85BEB6FFFFFFFE33BF5758DB2AF4F7E286C0FFFFFFFFF1297FABC9EA84BFB9BFA5D077FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FFFFE6F9D3D97F7E45F91582E8D5BFFFFFFF50CFBD2DDDCC79A328949D83F7FFFFFFD1D2F7DA665EC5A5F6C26A10ECFFFFFF73E9EB66A3F2BDD64B8BD3E61EFFFFFF9A9A7B4C6BBB50A4EF2503A289FFFFFFB54FDBBDB3F077EB7287B908CFFFFFFF82896DB9B15EECDFF651192DBFFFFFFFEECFF9FFFB5E3FF4FA9EC56A02FFFFFDAF150FFF697FDB6E941FF54753FFFFFDE7AF0FFF2EDF061D09097E5EDDFFFFFD4E6AFFFFD6DDD5DD013FE8BDF6FFFFFD84F8FFFF5AE3ED7D3FCE6A8B72FFFFFD85CFFFFF27B2ADFFD61BBDEE19FFFFFDCE19FFFFE61DDB797F2B9A8F6FFFFFFDFA4AFFFFFBB6DA6756C9A8FB0FFFFFFD97CFFFFFEABDDCEDB47E735670FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFD7ACE9FFFFF3E45FAD2FBB3D86BE7FFFFFB6CAFFFFE15BDF245FD73BEF12FFFFE9FE39FFFFC0D34DA2E1D62FB56CFFFFFC4B86FFFFC0BDB79EBBEBC6A485FFFF2DD1E7FFFFC0DFBFF8966F094C23FFFFFBF3E5FFFFC0DCCFFC73BB40DFB1FFFFD753EFFFFFE17E4B5B3F53367A61FFFF367C28FFFFF3D1B595FA43F2FD87FFFFFE7FDEADEEDD8CBF816EF6324D6AEFFFFFBF7FBCFA7F766FC8D3D7CF58807FFF50C9DAE5C586A4FFF20E73A2BE49F6FFF40F177C71F6F87D28218E054DD8BFFFFCB41FF3BECFB370ED09E17EB5CBFFFF5577A67F77DBFFC72E2F0BD58AA0F9FFFE1187F39777F6E748296E9370D9FFFF1F86DA6C7CA24126002125EA1384BB";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FEFDE168BEDAC1D1C50177C4A264417FFE6FCC1B7B6DC1FEB00BADAFD5261CFFFFF0628A8C3730780B86115862006FFFFFF69E15A00B3CCC45129C1ED26115FFFFE5478F30003C2E63F815DCFB8E9CFFFFF0599DEC87DF9D1D04EE68F60870FFFFC22FFB4357C7ED00A0AE89BCCAFBFFFFEDBCB4B091C7EB504020A46E04CFFFFF25B9F98040EFFFF004DA288BD3A4DDFFDEDF090808B7FFFB890942BB94C3FBFF6C326B2114FDFF6BFEC02031E5851EFFE901946D1057FFF8616543F9A3A565FF71C8840044F5FF2E9BF706BEFEF304FFDF912D0012F6FFFD77AAFF8591E16FFF3676B0000D917FBE73EF4E5FAE4A7FFFED084D00526A7F379EA81EEAEB793E";
// synopsys translate_on

// Location: LABCELL_X48_Y30_N39
cyclonev_lcell_comb \control|colour_out[17]~1 (
// Equation(s):
// \control|colour_out[17]~1_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [17] & ( \control|gameover|altsyncram_component|auto_generated|q_a [17] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [17] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [17] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [17] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [17] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [17]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[17]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[17]~1 .extended_lut = "off";
defparam \control|colour_out[17]~1 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \control|colour_out[17]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N21
cyclonev_lcell_comb \control|colour_out[17] (
// Equation(s):
// \control|colour_out [17] = ( \signals|WideOr22~combout  & ( \control|colour_out [17] & ( \control|colour_out[17]~1_combout  ) ) ) # ( !\signals|WideOr22~combout  & ( \control|colour_out [17] ) ) # ( \signals|WideOr22~combout  & ( !\control|colour_out [17] 
// & ( \control|colour_out[17]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|colour_out[17]~1_combout ),
	.datae(!\signals|WideOr22~combout ),
	.dataf(!\control|colour_out [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [17]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[17] .extended_lut = "off";
defparam \control|colour_out[17] .lut_mask = 64'h000000FFFFFF00FF;
defparam \control|colour_out[17] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a232 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [17],\control|colour_out [16]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a232_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a232 .mem_init0 = "FFFFFFFFFFFFFFFF95555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9555555555555555";
// synopsys translate_on

// Location: FF_X35_Y33_N35
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N38
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a232~portbdataout  ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] 
// & ( \VGA|VideoMemory|auto_generated|ram_block1a208~portbdataout  ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a208~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a232~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~2 .lut_mask = 64'h333333330F0F0F0F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y33_N25
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|controller_translator|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N13
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode2094w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3] = ( \VGA|user_input_translator|Add1~5_sumout  & ( (!\VGA|user_input_translator|Add1~13_sumout  & (\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|Add1~9_sumout  & 
// \VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2094w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2094w[3] .lut_mask = 64'h0000000000200020;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2094w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout  = (\VGA|controller|controller_translator|Add1~9_sumout  & (!\VGA|controller|controller_translator|Add1~1_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// \VGA|controller|controller_translator|Add1~13_sumout )))

	.dataa(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0 .lut_mask = 64'h0040004000400040;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a160 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [16]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a160_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .mem_init3 = "10EBFA60000000280000000000000000010083A3C078D1233DD1C0FC75DA1134FC98436D5FB4F1854A6A905800000078C000000000000000000101240675707112569F917123CBD9B29578042BDA79DC4182B068000000300000000000000000006178050090503DC825E97619AF9FDDA1A70F4D07F0A19B8CF252D00000040A00000C00000000000004100100E8E396E20212C577EB8CA00F2ECFB0EA9B87364F0925C800000412000000000000000003C40800057CCF31B5479DF4C66235B0A9157B6C6DE9D4FFC5C5FA2800000000000000CDC0000000119888A1879BE70C6FB7CB7AA53134FD18E43C9F91DFB5476DE4EFE0000000000040007846F00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .mem_init2 = "000C2EDD91EB929800C000002880013D76C940A6853F499BD7ED45A800000000002003FFC38C00000146A3E82A0011DABAAE7409180000442AC62A0E49D69C45718D16700000000200000600600C000111F16A803BF28012BDF19778582210635CC2530110000010BD3CD0180000000100000C00000000FE295A6E600A505377F1D5FFD81C974476B773A0B078020018C4F90E68000000010040080000004709B8BE45E0930E78A122CB9FC529E547F0E8EC9E4349098C29B939F9C000000003002005BA7001983E890825E0781E0B856562CC78BB29EE5190DFD35DF69858F1D4FC0E2040000001006001B8CAC05CF6A3E0DBC07979FFC5FADF0133B27F50AA";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .mem_init1 = "762CBC3C81CAE4F96D06E1F8A00000000020037795C0C5E17B30BC8260D11B78051B59EBFCE4CE0EC44832CA4FA48DDAE36C6020400000180000037FBF01440E6232CF00884111BD0F6DDD6549D2095B4E53F3FF55B8CB41097F7A80000000100070007F73C0081D5252690554657C73CB7E539335A7AB6735981F01BFCEE802443E2FF8000000700001982458401B39037284051D103BEAA276163690785BA6EE508010B001AA832F3071980000003000350C0FF7409635C206421CDD3DEE0E978D4413FF2A97C20F011831160A889565F29EA000000000006A9C02410088200443381471A2D64B38270C994F294AAFE803A01A113E018C29EB716800000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a160 .mem_init0 = "002400010768613880AAF82AD37AC0B433BB6231C14E33AE0E0120182C08E7049589DCA0000000000000000002CC15204168003160131ABABDD114BD97EA37B5000623EB3181F6248247D6F0000008000480000003049C0247A460281540E3ADB7B00F679D12622A830216758F3E6D72D7E129A8000020004000000000002F4900E28028B2F4E40FFD54AA416843B1F1A402A68808E3DBC1DC718410000048000100000000000A0FC3FF80642F5AF4DD01CA7C4E96B79DA07307B69F74791CF55CAC4AC80000200028000000000000032B048F262A3F4E5B406DB1B0DD1F1283804690842215DA8BD7ED63100000000008000000000000000EAE40AA87191CBD";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N3
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode2104w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3] = ( \VGA|user_input_translator|Add1~1_sumout  & ( \VGA|user_input_translator|Add1~5_sumout  & ( (!\VGA|user_input_translator|Add1~9_sumout  & (\VGA|writeEn~0_combout  & 
// \VGA|user_input_translator|Add1~13_sumout )) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(gnd),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(!\VGA|user_input_translator|Add1~1_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2104w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2104w[3] .lut_mask = 64'h0000000000000022;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2104w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// \VGA|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0 .lut_mask = 64'h0000000004040404;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a184 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [16]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a184_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .mem_init3 = "000000002400000005441A3E57249B0DC5984D1CA8C805000000000800000000008000004005004A8000000003A000008030114CD4A678E3FDEC00CEC1300000000000080000140000800000C03400C540000000005C00001C0F7881A12ECA4F40300000000000000000001400012C000080000690B02803C00000000004E0006100D000A3E1A99A70000000000000000000018C000020000080000C21018C448401000000004A003EA82000016001852000760000001000001CF7480000001000800013D20143821203800000000720059C000000000000C206AD0880003800019881EC000000580080000A4000920001862500002000D400231FF0001B041C";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .mem_init2 = "84866A9C85001000023235080000004800800005800AE00005EE678000500009703E377F9FD086EB09FB59C860A0040925B107E0000000980080000E00450000018331180050000097C499F92FFF3B99B2AD13BAA0293217E25CB26800000050008000540D9000000000043400200000032C603DA008CA24DC37B1619FFB138672C4E80000000020008002A049800000000004BBB82800000005F82200023100F57CB75D91E69E5F5D7075740000000000800402E400000000002A22683400000000F00880670200178B89C83D7F0364E15D13B0000000000080026B2300000000004801F5CE00000000600000B227C184F9FEBFCC48023BC13C42E400000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .mem_init1 = "00800698E200000000002002255700000800180810300A4209873A40AC200DF5E6F45BC800000000008007804000000000000000000791021905FC56382024E10C879D9D3F401CBA14F207C80000000000800F0E008000000000000000023BF9C384B8255000B206E0FB12C3188090CCFC53F7BC0000000000000F032028000000000000000311D408E4EC3CE080678E010C094E5F81F119DC3C7CD00000000000C010E35BA3800000000000000000781549D8DD41C0E33E6AC50F4A9A00496C48E0C3C000000000000008004B94A9C000000000000000000835E403008040573877BED41CEE8B148A98EE840000000000000800001FF0E18000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a184 .mem_init0 = "02C55BF67F46003D36F69C7699185CAA45725F6C000000000000180000000FB0D3000000000000004D6FB70A81996022004B0F11D05AC28A5697E038000000000000100000000145B1A60000000000062B0515AF4714F0018D507160E5D417484E0A8A2000000000000010000000000017320C000000003DB7DB20BA624F1CE5BC705C2289B66824426840000000000000001800000000000000A8A0000001F829001F5070CEE714421A4B23AAF7E7528696F86800000008000008000000000000000AA60009949AC041C55A7B52E967DA788E7D3A6A5E54D1B450D800000014000000000000000000010159300B6237D173F9BA69776FE8B6D83C592430AC56";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N9
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode2084w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3] = ( \VGA|user_input_translator|Add1~1_sumout  & ( !\VGA|user_input_translator|Add1~5_sumout  & ( (!\VGA|user_input_translator|Add1~9_sumout  & (\VGA|writeEn~0_combout  & 
// \VGA|user_input_translator|Add1~13_sumout )) ) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(gnd),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(!\VGA|user_input_translator|Add1~1_sumout ),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2084w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2084w[3] .lut_mask = 64'h0000002200000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2084w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~5_sumout  & ( (!\VGA|controller|controller_translator|Add1~9_sumout  & (\VGA|controller|controller_translator|Add1~1_sumout  & 
// \VGA|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0 .lut_mask = 64'h0202020200000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a136 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [16]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .mem_init3 = "63F0A4EB990CF72D80099B8C1325308CB4E409E800000000B800000000000000004F4234341BDD75143135931915758CD08F3835EA31745AABFBAA7000000000384000000000000000068520AF8535E6048FAA0C74D7615250CF47A3964C3C11CB2BF198000000006D8740000000000000020E88BC2E46E656D9041182B88BB03069199CBD703FBCC7CE0CC0000003007126F7A80000000C02F07E497A22497E91EA3B7694E3435FD0071979F71E70F761CC1C80000002002097CE398D800B76F8D2DE4ADC4BCD58188868FECC039503A01566BD8BD2945B8B866AE040000000A8104C1A69F6B3BEB32AC2C1DD406E5735D802EFD0A909C78824ACD85A5FE5D1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .mem_init2 = "49F83628E00000004080222A82C11B2B2012E0045C7E66360773201CBFED0D84B560CCFEEA105150B65C6108400000003B8772BE0381E3398460372845573F795C4E003DC5561214C1811B8722DE81617C74A5D0000000C3999CB001C1C9D7EFFB817DBE4A0694B02EF800CABF70DA4F1FB30A876C0A28781F50324000000025D507B08BE8736A62A64AAB713AAF11A352BE70A06A3684218E40A24EC2274045383251A8000000739A0FC04338EC2EB0571E055DB15C96EDF8CAA08DFB30198215F7F77EE62A302652392278000000A015C287A6EDA853982D3EB3013B0BE0FB1E7F23101483C39CC0339F87BB43F028EC8B8F0000000000B4C177B1E5B75C69";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .mem_init1 = "2371E90EE6F4DC2B06E0C1B0230109164BE0B7DD0840083CB0538CA08000020010983C576BE7435BFD577C67052FD35D78362EBDBCF177F68D09608C9255C41DE03D8751C0000660344D8F034D167D1AAA5EC22CE1FC58113F86601632F757F12A25F03E54FD801BE05C0D31C0000010E3C3952872B14B6B56F326B51EB4EF48201BFED865259C53DBD6769D337CF004DCB010D0800001B0262C258B54781F88F27BCB77675103DF67CF85C9CE3C34DCC434AE5BFCE61A00861B2F90000000405029281F430B506872700D75CAB60D95BAA922D26556E465E2BD014073714B039F0B1C000000001013F295DA17EE94889E69571DE4C6A494DB868DB38A391E2C";
defparam \VGA|VideoMemory|auto_generated|ram_block1a136 .mem_init0 = "A267E50382591A0F1EE990E00000000093C89FC78F25B5F292FAB359E6F5F4DA62A315AE6BCE25F2FAED67354152FC08148794000000000033804EF5792F75436D8D6D1FD2707814D8C7C3FF673B976A77FE77523447E8041A419DE0000000001662A27055E7962AADD4A696D13E919C2C7F47FADE038120173790FED560441A3940B5E000000000E094F9FF005D4E9C4378FE5C2180B0946C47581D4D543D401E2FA4EDDDF630140652B1A000000200243C89BCE1EBD695C676CE356EDAFD92BE1EED684CA58C504B5F0FE84F68081203CC0AC000000300AF7676E815DEA053FFCF4067B8740047272D8A6A630D76C471B42C988004B0141DA61CE000000200";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode2074w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( (!\VGA|user_input_translator|Add1~13_sumout  & (\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|Add1~9_sumout  & 
// \VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2074w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2074w[3] .lut_mask = 64'h0020002000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2074w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( (!\VGA|controller|controller_translator|Add1~1_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// \VGA|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0 .lut_mask = 64'h00A000A000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a112 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [16]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .mem_init3 = "F35E0DD55D96964D4F6EC2F32A8BB0CADCAD1193883B85BE150E6BEC70A4C01C0DCA8EA000000000349555C66DB9CE57077BFDE2CCB9030B79C6C4AD4D1745AA19E82711EFCA980C1C200BA00000052458A4793A0F663683493141B75C48E1472E070E564F40F2B203660BBF2ECA901A1A14FBB0000002044D771A9D0D2C94B2292B4208B882100126753D1931849A750005F8B57C88600C11FB288000000000ED4DF6A8DAC71116BAE922D12003893120EDD607AFB3808004B4EEB97E031813192BD3A000000000FD013B5E8704C01E3ABD8CF0257C60F36059D9D86297CAB205CB8EAD0BBEAC04192C2EA000000000FB6EE0D6DAAE3F88B50F4260C556757F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .mem_init2 = "933F81DF09CFA5A95A5CA7027EC918863069F1E0000000004A257F5D87ED9EC000682422A9A0888066F040DDC203A5511043B007C9A3A9CB42B8416000000000B9D77EC335B78F547194934234CE0060C997549AE4E6E34BED40DE4B7B68FF684E97D4A0000000000D67F78D5AFBAFCF970CDA003008E7FE5017C50C85BCE4A96AB749F06308598A30E7E6A000000000F72264550250BDA8E539DC0076456B6D1C7E86D2B03EF3AF9B9AEE2BDA0CF6648909A92000000000C741CECFAABEF4B18463AC01882A218964FF12D5E7B016AAF813F1ED6FFFC01F47A89FE0000000008697425FFA3CD81EDD2B0B47277C41A1477B84ADCAC2BB3AC385A2980009FB3F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .mem_init1 = "FBCBEC20000000001DAA275E292A343AF50F48E38B2AFC46DF714EB801803C2B210C9AC36C028301C6333B9000000000F007C3D9510EEE6AC9236AE500EF20B0620114A14E9568235A5E05E246FFF0014146C60000000000E7D506AA0142985057A35AB10631F8225405341E2765AEE8020E0CE63058B8017D2867E000000000F45AA69D8C7E04496DC6B222A3AF2D364FA466C882F273CE38CFB2F298B9AC3E1454C61000000000A930F6E200F981EEED9EE9269C8EECEACF3740E22F9C823B26EC6A3321A3F2E7620AC33000000000DE6D2367431941E612DDF8E91380B7437F5102CCE2829E60E2F29A9017B967E4797B8DE00000000078A3431C7D20A026";
defparam \VGA|VideoMemory|auto_generated|ram_block1a112 .mem_init0 = "16A2E9CBDDC84E4721010496BA15C0B39A6AA47394F1489ACED0E5A000000000780CA7BF2C3260530A239DC609E8498DBB8D27B454CC082ABEBE801801B7ED470B90DE6000000000D41BFAB6C390428F97FF2AE7D5D78E00388EE77CBA047037F86E00000024896018B033C000000000C776BA166CC006DA640C28FC80C3DE86227C45EE791F59CF88B65C7D7855D0E063C3EA60000000001E78FA8888C00B1404F430EB460B87CE3DFDC113D007735D648826EA9F6C4E584B971FD0000000005AB0256D35800E7F291672D5DE40CA60FD0B18C3EA23BAE6D803BE277C433C6CDFA5A7D00000000014C8C89E7900520139D0EB158D69B1D650F87A9ED1BD7CD9";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a112~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a136~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a184~portbdataout )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a112~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a136~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a184~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a112~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a160~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a112~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ( (\VGA|VideoMemory|auto_generated|ram_block1a160~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a160~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a184~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a136~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a112~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~1 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N29
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N40
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N25
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder_combout  = ( \VGA|VideoMemory|auto_generated|address_reg_b [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y35_N37
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|out_address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode2027w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( (\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|Add1~9_sumout  & (!\VGA|user_input_translator|Add1~13_sumout  & 
// !\VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|user_input_translator|Add1~9_sumout ),
	.datac(!\VGA|user_input_translator|Add1~13_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2027w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2027w[3] .lut_mask = 64'h4000400000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2027w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3] = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( (!\VGA|controller|controller_translator|Add1~1_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w[3] .lut_mask = 64'h8080808000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [16]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init3 = "0000000000000000000000000000000000000140000000000000000000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000E0000020000000000000000000000000000000000000000000000000000000000000000000000000600000700000000000000F0000000000000000000000380300000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init2 = "0000014000000000000000000099800000000000000000000963F9AC00000000000000000000000000000080000020000000000005C70F00000000000000000030B8035F000000000000000000000000000000000000000000000000059000C000000000000000009900002E80000000000000000000000000000000000000000000000000A00107C00000000000003DA0000000C00000000000000000000000000000000000000000000000000001AC61000000000000674000000000000000000000000000000000000080000000000000000000000087C2C000000000009C8000000140000000000000000000000000000150000000000000000400000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init1 = "01C0000000003FC0000000000000000000000000000000000000001800000000000000078000000000FF0000000090A000000000E000000000000000000000000000008000000000000000020000000000B1860000003F400000000000000000000000000000000000000040000000000000000100000000005F0B00442A000000000001E000000000000000000000000000004000000000000000080000000000000300E9C3000000000000E000000000000000000000000000000000000000087F710000000000000002E0440A000000000000D00000000000000000000000000001400000000024C15A400000000000000100000000000000000019000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init0 = "000000000000000000000080000000001C3F708000000000000000C0000000000000000033CC0000000000000000000000000140000000000A8000000000000000000000000000000000000001460000000000000000000000000000000000000500000000000000000000000000000000000000001C40000000000000000000000001C000000000000000000000000000000000000000000000000000002000000000000000000000000140000000000000000000000000000000000000000000000000000010000000000000000000000001000000000000000000000000000000000000000000000000000000780000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode2044w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( (\VGA|user_input_translator|Add1~13_sumout  & (\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|Add1~9_sumout  & 
// !\VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2044w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2044w[3] .lut_mask = 64'h1000100000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2044w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~1_sumout  & ( (!\VGA|controller|controller_translator|Add1~13_sumout  & (!\VGA|controller|controller_translator|Add1~9_sumout  & 
// !\VGA|controller|controller_translator|Add1~5_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0 .lut_mask = 64'h0000000088008800;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a40 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [16]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init3 = "0000044000000200D740000000000000000000000000000000000000000000000000000000014800000004A001001E000980000000000000000000000000000000000000000000000000000000000BC0000004400D000C00040000000000000000000000000000000000000000000000000000000000150000000040038000000000000000000000000000000000000000000000000000000000000000000BC0000000E002000000000000000000000000000000000000000000000000000000000000000000001C000008E002000000000000000000000000000000000000000000000000000000000000000000001B20001440000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init2 = "000000000000000000000000000000000000000000000001A0101440000000000000000000000000000000000000000000000000000000000000000000000007203F14000000000000000000000000000000000000000000000000000000000000000000000000008010D8000000000000000000000000000000000000000000000000000000000000000000000000000000A800000000000000000000000000000000000000000000000000000000000000000000000000000028000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init1 = "0000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000040000000380000000000000000000000000000000000000000000000000000000000000000000000E0000000200000000000000000000000000000000000000000000000000000000000000000000000400000001C";
defparam \VGA|VideoMemory|auto_generated|ram_block1a40 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000040000000180000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000000000000000000140000000000000000000000000000000000000000000000000000000000000000000000000000001400000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode2064w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3] = ( !\VGA|user_input_translator|Add1~9_sumout  & ( (\VGA|user_input_translator|Add1~13_sumout  & (\VGA|writeEn~0_combout  & (\VGA|user_input_translator|Add1~5_sumout  & 
// !\VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2064w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2064w[3] .lut_mask = 64'h0100010000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2064w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0 .lut_mask = 64'h0000000044004400;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a88 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [16]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .mem_init3 = "7A1F367B120FD1B1FE4C7270000000007F548C43B4058A393B63A48CD8D7D1BC43A168E6243221C87A7C687BFED3AA38EA74D6D000000000D48EC32240817602AE1A7D36508CF46807FDE66275B4226BC3A60A60ED2D10FCFAF05A800000000003C658A1311145817B6D4B5D103B0B0175271BCA23C3676B85980814CBD458606861640000000000D796EE6DC1117AC66F9A5AF245FDCE56F8E3FF7DB6014D7EDC32000A8B3149BE7C900F50000000002B7A01B6D28605F6E28B0A54685BBB642649138F0AEF5D164F7C30394BBF02361424D99000000000B20A90BE830B7308A40D5473C3FE8CF3F6C97F158F0FF118B16F78A147F7C84AA339D27000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .mem_init2 = "976B583633C71A061D70DFE26B0324716630549E0353C089374F00EF1D1544D31387D1D000000000E64249A8F3CB0EF26814A37A6C059A9FEA848B2A7552B93905622A4D11A6CAD2794F70500000000056C65AD3BC68676AAEC1780A87D479D5FD29425CD4C0D3AAC60560DA1DCFCE3A26C4877000000000ED09F901BF44AC057E99E0B526AAEB7E1AE7B7ED15800603A8C2F0F6CC85713ADE95F3E000000000101834BCA23EA9674961294925182F9A5E3A779265E004A0B259C7667058BC6E0681E1B00000000039D1F96CB1B9826918001C8A0F919A271287135601E00242305943667F79C5E7985CB32000000000C618D2F211CD9051C000772386D43745";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .mem_init1 = "A02402DC479007403FBE67105357AC66F460A0B00000000052CE46C596A3483A20012B645E8E3D7FEA4F906732A002C02C4DA4E9C15A35DC2F2A03B000000000BBA28985DB34FDD6D06531C00C0889AD06DF1DDA26000240A70D780508A5987B9A5D500000000000BAFEBC5F858EB0642B70800001073FC5CB2C3A7C0A8002C028FAE21995984A3B296FE5F0000000000FA55F529A37852120CC00000200606BD21C8756910003C01655B6783C00072E3C8F5DC0000000005CB6B219069447EE5D80000000000C3321204D754B800140221E2C6E600027819AD5A3E00000000070F92474D232644EA000000000000E90656CBE1B988000805F82355F30002590";
defparam \VGA|VideoMemory|auto_generated|ram_block1a88 .mem_init0 = "4577532000000000F8CD6F8856409539800000000000030A31F221084E00004154616AED2001022334419B700000000054F5820D9D85A6693E000000000001D877B07E6982580157DA7A4BF20003877381951A5000000000BABE06712F8FD40E83000000000001EA65C1F4D964A20910173E97BDA001158A5B6558A0000000008D0D2B18F728B0107E000000002718B06C23EEE8EE10022D93FD04DA08007FAE4E040380000000009DB27CA1C50F800000002000BAABE2CDFC6F5FD4A5B5E449FD0640ABBA1BE42536ADAA4000000000D9DB632F9F58000000001EE6384F1BCFF338F856C0E37CF900075B6AB28EC62AE0684120000000005E7240E39EC00000";
// synopsys translate_on

// Location: LABCELL_X37_Y34_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode2054w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3] = ( !\VGA|user_input_translator|Add1~9_sumout  & ( (!\VGA|user_input_translator|Add1~13_sumout  & (\VGA|writeEn~0_combout  & (\VGA|user_input_translator|Add1~5_sumout  & 
// !\VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~13_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2054w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2054w[3] .lut_mask = 64'h0200020000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode2054w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y33_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( (!\VGA|controller|controller_translator|Add1~1_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0 .lut_mask = 64'h0000000080808080;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a64 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [16]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_first_bit_number = 16;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init3 = "000053BE5A00009780DB68EB39BFD15C00013EE246CC3781D2523D8000000000445FAB73E6000000001F6F0680000029E293F635C801DBB000009D1362A2B0EFDE9F68200000000076B94E851800000007D0BF18000000E076C3CBFC7C001A600000082BAFD07A60E6D9A08000000000653AA59BB8000001432F8016000000E962C1462F502001E0000000C5BA30781D190168D000000000D6737C2FC800006213C0000CA00000499364842460500FC00000015BC3B0696D6A0AEEC00000000066FCF25E8800099858000007B0000073186239B060F005C0000000C627A030C0A08108500000000023046AF7B001A206000000019000003F64C9609881C80240";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init2 = "0000000CF66000266B001870000000006F69AA67A0202580000000004000006FB4D9005086A7F0C0000005DE7D60002182488064000000003AB2BCCBB1462800000000001000001FCAC878809D1050800000046C1B400001059E4010000000007D70A9905F320000000000030000000A275891419200500000001F981C800006C82900A0000000007A737D182D20000000000006800000060B6B00813400DE4000008770080000007E408070000000004767ADD44800000000000002000000019BBE0000800058000001BE80000000000001C0600000000074C11C51C0000000000000034000000114800000000007600000ED8000000000000140A000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init1 = "2F14E60B40000000000000017000000580000000000001000000F000000000000001404000000000FEEE285200000000000000009B000000E0000000000000327FC06800000000000004400000000000C188FC860000000000000000575300031000000000000027204D800000000000001980000000000009CC5430000000000000000006EFFA8580000000000000027FAFC0000000000000180000000000009BE9900000000000000000000083E2730000000000000000003DA0000000000000087020000000007D7F8000000000000000000000207A8800000000000000000000D800000000000000F8A0000000009AD36000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a64 .mem_init0 = "000000000000000000000CC080000000000070C00000000016C3200000000000000000000000000000000000000000000000386084000000000000F0000000009F75C00000000000000000000000000000000000000000000000074033000000000004080000400079D8800000000000000000000000000000000000000000000000010007800000000002F00000E000434C0000000000000000000000000000000000000000000000000000019E0000000008A0000040000408000000000000000000000000000000000000000000000000000001F24000000004E00000040006900000000000000000000000000000000000000000000000000000009D6000";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a88~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) 
// ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a88~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout ))))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a88~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout ))))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a88~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout  & 
// ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a40~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a88~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a64~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~0 .lut_mask = 64'h404C434F707C737F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~0_combout  & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~2_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~0_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~1_combout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~0_combout  & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~2_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~0_combout  & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~1_combout  & 
// \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~2_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~1_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~3 .lut_mask = 64'h000F4400FF0F4400;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w16_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a161 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [17]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a161_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_a_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_b_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .mem_init3 = "373BA08C000000248000000000000000018201C5A059589CD461DA7D6200525F2C3CBBD4DA4662D1A2D52A7000000014C00000000000000000421EE60053701285EEE9EF2860D99BD95981D8AB9E4DFD031DF1600000006800000000000000000000601381078C493409BA1F64AC0895580F84D32869FE38AC688C0000000018000008000000000000200001841BB455C4F8E71D12DBB3389B43C424B480123EA987875000000404000008000000000018C4100106E9F5212949BF869B0D54B63844D9E042ED1E43EF21244800000000000004B8000000001164C1908393EBFF2FF7C360198009C19F90D7CE3B3C52569096C0700000000000000007C1C90000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .mem_init2 = "19E5463C980899E51FE0001036800137F354212476AC629EDC8208400000000000400000007C0000237FE0001EDA0623762E7436FE000046DC02AA71F801105CAD69466800000011002001FFA00C000239F7AFE83DEF2229E36BEBCF5C0E10A2FFFA5D01B00002834981FFD0000001020020000000000366B3DF49407D41F44B60271C020119139413A7DFC027FE0008E301F00000000001000000000000028D01A094A073C3742D6AB20AFC1CAC4101D5F489B80C79F3D5A13A1E500000000200000180A001D3CEB2778AC0D000378F3F0D4116C24C72D11348731CFF62EFCCF9CFF02800000001006000FD87810DBC2AB75B804C7B71C6860B4ABFE4411CB3";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .mem_init1 = "6D6244027ED43AB6C13F72584000000000700240148142554B0977827DEE2AB0063A875136F318A53727079F8E0422FC5F506910A0000008005002256E4134A1406961030D94860F4D24DDD05490235C3B669483D5A1B889D2889570400000300050022EC600278E10C89A0094CE1E8DD60BADA42A4E0DFF381067FE2FC8D2E330F632200000004800410305C9C054CD07699C0DF68039746E94328C16B1A69F72A0581008114B4F89FF1DC8000000500059FDE6F540DB614007A414D7E54CE3A26517D059588D1F8E00C82C9224DA26FFD69B280000000000060020EB403076434AC012DAAD66E024BBEDC04E5936C13801D001192157BA5576351000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a161 .mem_init0 = "000800000E8061EE86A1103A2B4E0DD8541768730C0639B80207E00F6E1A816C0BF2FD3800000000000000000102A9DA4B8D6060DB6F7EDFB83B2D3C4AD8F7EB1404AD00508FE3CBC45EAF08000010008480000000E655D6C1AB1003176BA08C2C539DC42783F77B1D0734ED253CF1C1F0209AE000000C00E480000000001B668C0CE071B478825A27FC52872E7264C1A106123C9DA439A0406A583800003800050000000000018649AB00501C94E110D2BAC8DF607689995707F5D60B2E80B805DFD850000000001800000000000004AF04CEDEBAEED906797B258227B2043BF2008B803970C328DFFE5DD00000000014000000000000000252169D9099783B";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a137 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [17]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_a_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_b_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .mem_init3 = "D4B58CCE79CE347B504005E7AF4B2D6374A77170000000006000000000000000005135AB8B8BAFE1088041172C4145C7A22F0C3AE7BDF7ED7F7233B000000000EAC00000000000000034DD1FAF479C87405C366C51C6888AE080E5A6981A4A12C19BD1A0000000005512C00000000000000B4782F1CD7D15BC8C295F56471B3BC049973ABCA52D29DC8EA98000000100D3A7BC5800000010032BDD4203DF3565A5F2767BC9E54CFA802F2EC3E02268051F4C14800800010038AD0DD2138004789AD4638D7C1B905A9A81932DCCB84807C0059FCE97ADE6F2E17553E008000000148D64FCC1699ADA9719AC49D72ADA5C38387043A4DBF3F568642EC7575F45C9";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .mem_init2 = "400430506000000058880C362CF504375CB0D6885A40E9F1B3515365ADBF0C0E8D404B3C57458343130A597000000000008273558A87132E8FAE732C395796B6F4867190F278122E0092150D7FFAFD8A8824A3F0000000009D2A31B714E1753177DEF598F31874F8B058513AAB45D2291B83D106380D88679FE85B20000000405684EE5C70EE008600858F28EBE701A8893E208399F7CD38B5EF354DCA301021F3182CB000000177EB0CE1889236F60CB122B69B85CE171F8D71D0C7CC717CBA3AB43DB13C4C5812982D4180000000A3CF4181463450184049B5DE8DAFECB616536793AE8286F09C7065659E7527083EC26D6B7000008000F2D0EBC74D7496D9";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .mem_init1 = "C27B9A8153169E262E3FD4D3FC0828530EA3C17357EFE003A9FBCB8000008100FD82BD15531A0CA2BF7FD9EF43F7973AFE279982C6BFBF000DB4CE7979AEBC0F75748140000002000D01E4DC6C1D75DF8B5157625A3FE18B51899ACCEDB53EE1297862BA43EB50029A1C0AB0000003002F3A0F5A8431A5C561A23676A94FE9537A402F563F8A32B6DA8DC3E7C43550058CBC1330000001D23E1544F2FC94A4BF64274FD875D4CB394B833DE9ADC762CB2CBD2F42C64066090B33354000000030C9729E51434124480D22D7E4A1798DB672CEC4CB8C40FDA77FFE8C4035A6C30415E7AA00000000215CD2E290ED48B489ADD9E44CE2F0ECA13287F8A4D0E76AC6";
defparam \VGA|VideoMemory|auto_generated|ram_block1a137 .mem_init0 = "C5898121A0CAC6051D039140000000005AD07C1958633E159CFEC13D8BFBCCDF12959561E904EAFCB04532C39065640417C54340000000006EEC9E235C302DA1A444C910A0E677C34FD5261EE86BF7184EFBF7AC0EE968011D41CA2000000000B4EB6745D5F4D82679160B43385E8BF3AD4D557BB34305A0531EA2DA8C451C0322A0417000000000564F19BE087EDC025796B3304B7F2BCFFDC4C9A2C872EBC046586D6D85D0B01A1CC10580000002004122575C5F11D3BFF209099F1E105A67DCD1E6A6F6F977506577AB7ABBEEF81E0453ED600000010063942A84D9A5AB30FA087A8A6A5243442C1D919FE06CA3B844B2BB2ABD65D8041A54824000000000";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a113 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [17]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_a_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_b_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .mem_init3 = "AE9BB15C5E47014EE683AB59100D309752A99D90136702345197978AFF24C80F00C43C0000000200BEC46B41EA249868DD1661CB9E05BA4E7A590C8E4901EAC77B996222635A280A1AC56320000000049472897790EF23BCF6F821D9957BE04A0B3F166D26F2DD42011F17C9DC3434141B60869000000000948D288F6E5D55C52144551544461E0EE579A5007D493FB00007FF86BD00B80318D9AD0000000000E0C369EC655AA40AA68D8C11AB62D04A523BEF9DED5F329A046718A38785741F19AC0E80000000004386007CFCC273B6E30D697100675065BA8D5D8D4FD45BA103A251C23C9A20002CC4E480000000004003B847E3422D428854E52476C5D026";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .mem_init2 = "8189D242E0D8AE1C80DDDF451E4FB48D5BDA97C000000000571DEDC1305E81021DD06EA17643CB002282071ED40D0CC2804C8CB62001854C79001C0000000000E9C798725DDA9B1F0B0511C27FF70CE3CA26B8BEEEC2208F5348317160071E1343F4FA200000000043CBE509825BFB4AE4CAFA0072ADBD2E81F3DE09FDFA523FE183653CA310146A3E40C91000000000CFCF811874EDD4936DD7A800026F02D4838329F24CE870FCC9CED3888A89A3FB0D77446000000000D192F81844B58CC34E858C058AFBD270E1B4BB970405ECB123860A65040EBEDF46A7F5E000000000483276E9CF18440C269C2546074455963B0C7C0D05E624494F51B5A18001A424";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .mem_init1 = "EC767A2000000000E51D61865716281105A44CE7BA3D91C9F05B675820AB4C894D9B399BC0A5B0C32AEF46C0000000005ED37B218110AA6BE17912F672F44AAF105832C775630828E4E5915F9CA668007C1D2FC00000000014B419C5BDD412D6A566E21D5D1400CF8903E5AC33329AD9E236B13FDB9C9400FD334D70000000007E569E81CC3A05787F579E03DDF0B4AFE2A9192D649AB857A99FF3F79BEA281738F3CB0000000000933C3A3AB35A813A3920D42FD6ACD1C1271100A38538E9E189403880E18CC41DA9390FA0000000006A1BC65485524002011E01B171A1E2E6BAE04148B0E5B748AED4ECFAB88AE85914C3A54000000000B20F58E443F720C8";
defparam \VGA|VideoMemory|auto_generated|ram_block1a113 .mem_init0 = "D93CB1CAEB8AD3B22712C954D8DD63B0B9D4DC1DF9D95E9F807CAB00000000009F9B4BAC8B8AA075D24BC630F3BC55BE8C91128018D115444FF8801840180158B5D4FE6000000000FB8A12215620418100298389AA91605887542DE6A4527AAB7BDA211901AC3BC01CFCF470000000005E229934B46006F9CEE156B200E6BC112D7B40A4DC729F4651CA1C3DA2133520224255A000000000AD45FDBC09C00243AE957255661E16B8AA2DCD004E4DFBE24C62B6369626293001FF1120000000000A6056C7FA400D844364754490C2C85B9FF156F87A6ADE3D92DDD49D2439D7C9B6818EA00000000055B089B78E00606868BCC760DBF63CB553D24AF08919016A";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a185 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [17]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a185_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_a_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_b_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .mem_init3 = "0000000016000006831E2FBE691CC6729539E5FAB8E805000000001400000800004000004004000080000000014000016001514CF6C76AEE500A00B11F3000000000001400011C0000400000E0140044C0000000003C000000072881FC21B0A5703000000000000000000008000394000040000610301443000000000002C00082801000CEDDEA325000000000000000000001E000012C0000400008A28135810001000000002C0026A8400001E0014F20007600000010000020D46800002800004000188803610064018000000003C0061A6000000000374384F90F8000280002445BA800000030004000331A01B40007DD67000030002A00B2200FFFFB07E9";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .mem_init2 = "053DFC9DB30010003534ED00000000580040004A4207400005F39A800048000680250FE63FD488AB8ACE35CFF6900C0E5A6C5E78000000000040101F005A000003D80F98004800007504E9D8B7EB011EAB9AA1888B602813A709E02400000050004028340D800000000008CE0030000000EB4005DFFAE49C5951C6FBAAA59F433AB4C62C00000000004011401500000000000A19483800000002100C00020100563C660075364D56CFF6D5580000000000400200BE00000000001DCE3A1400000000D001806522205A6093C91AF8FB4008002DD400000000004000AEA100080000002402462600000000400000927182D11DBB4FB34803CD64B283EC00000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .mem_init1 = "004006D0AE80000000001801028F800008011E081050244694873E3CCBE00C4960B91EA80000000000400E0041400000000000000003C3029089E766282020A5F3D04EB623401319C1782DE80000000000C009F0008000000000000000063583071E08915008124461DB3D214C80D207BA50B44400000000000003353C0000000000000000000334B9CD1A56A080656983CA6C588641B1617A77F8F00000000000400045B7E1400000000000000000000601697D4140A31A8378635DF31C1FA714CEBF60000000000000100125E2AE0000000000000000001444AFAF0080414368EE53F4BE5DCFF8C6E28C2000000000000010000124D58E0000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a185 .mem_init0 = "041A770100C600C8FFA3D27BC80012DF49B6C7E800000000000008000002E9D61C000000000000005BB180579F05604F7533A827FD2AFF5416615FE40000000000000800000004E034B8000000000004F9F62140389A90314CA1688AC60FCEF9CB9A2D140000000000000800000000000261B00000000016666731B0ABB7004BDFED9FB0077FE48D860F0B1C00000000000000000000000000217EC000000328CD3E89CB7D5FD481CFD1CC94FAC1B0A0150519FC00000000000008000000000000001F58000E1EF79300C4435167F02C135932D525890D4A5BC3C71C00000018000000000000000000010079403450CEA6664CA50A5B01F9548E641ED0827291";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a113~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a185~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|ram_block1a161~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VGA|VideoMemory|auto_generated|ram_block1a137~portbdataout 
// )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a113~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a185~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a161~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VGA|VideoMemory|auto_generated|ram_block1a137~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a113~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a185~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] 
// & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|ram_block1a161~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a137~portbdataout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a113~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a185~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a161~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a137~portbdataout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a161~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a137~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a113~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a185~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~1 .lut_mask = 64'h02468ACE13579BDF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N41
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a41 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [17]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init3 = "00000A0002000E00854000000000000000000000000000000000000000000000000000000001A80000000A0005000E00020000000000000000000000000000000000000000000000000000000000100000000E00050004000000000000000000000000000000000000000000000000000000000000001BE000000440070000000000000000000000000000000000000000000000000000000000000000000C08000000000700000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00000040000000020000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000001AD01F0040000000020000000000000000000000000000000000000000000000000000000000000009C0219CA0000000000000000000000000000000000000000000000000000000000000000000000000001E884000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000040000000300000000000000000000000000000000000000000000000000000000000000000000000A0000000700000000000000000000000000000000000000000000000000000000000000000000000A00000002400000000000000000000000000000000000000000000000000000000000000000000004000000008";
defparam \VGA|VideoMemory|auto_generated|ram_block1a41 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000040000000100000000000000000000000000000000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a89 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [17]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_b_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .mem_init3 = "AC0CF8A117BB64DB1D11A6E00000000052D4CB02728695B8E4F9F7F6AEFF298F35B1AE9F439CBFFAB72F70FB33A6593B725BC0200000000005D891F04B8F220039E83CD1FA67727E0EAD4063CF5E3F7EA1AABC5F78BFB4150CB75B8000000000E1A03BF6101B9203AC695870904CFE3CDC7D6880999662B6BF00182E9BCF6C3B752436C000000000B523FDA8F3DB590BC715BABCCF4A6C0733D8654A0EA544DC943800160B3DAD2CA3092D4000000000B574C06596AC7CE56BE94DBD69F113EAAB246AF7361E30611D368038B047DD9C17A340200000000094C9A24E46BED20402BBEAC9AA8FC069CC1596E3AA2CB00E15290C4EC748A65FECDF58E000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .mem_init2 = "01B6C92BAE37901A7F752FCBFE3F2C12DCC1012B12E69E7A272310EC4AB13195F72E34000000000047D389A9836FF10FD9FCE1C6B90F077C240655B30F02BE04EB93007A1514137150EE7AE000000000E7858A3A1E8F5D6C54B0C7BAF9E067B598178BE68540062BAB2DF4B96B378D851C4C054000000000A65E6C8CD15872EDDDDBB36C15013F42A78D71B8C3400AA6BAF212BBE85D6A1104C7D36000000000DA31A8A5BB2344F02D60FB62C9EFA4A9EE03714F1A2004C0C95C36F4CA9CC6F3DA07B02000000000010899A9551E10DD0000006993313CEBBDE9235DDCC00402F876608A940EE907A1DEC080000000007E1E4C700609D7C860000E00A8107F0D";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .mem_init1 = "E46502DAAF2001029A294516B26C554412DD314000000000458BFF2C44C6CA5D60076E249C854A72A47EB2D5C90002406280E74BB04D91142BA8D28000000000C8DDAE4B7837215440E3F1800107E2379F96FB1A058003803274E4D1D8D85A1B190560B00000000089EA8AA75F1E462619DEA0000603712C4C47B1FC2B8000805172A40061F662171AC4E3B000000000825A3D525BB65CE576480000020002D56E382E66CE8001801FD4CA134C006EC8A7AF35E0000000008086348C9E3629E8B9000000000001D6B254A30DB40001804B420C45C8006812F3D0B6A0000000006E0DA0FA13F03C79900000000000088340CCA0FAC60001806CF2487F580033C4";
defparam \VGA|VideoMemory|auto_generated|ram_block1a89 .mem_init0 = "872AC120000000001E9302DAF3B6C0B4A0000000000005D57F10550D7920008112D272B750030520C7BCF2D0000000004B380178F2295686E00000000000003F77D70A3CD808148037A5EBD1B00584193F9737D000000000EB5B3EF059B4291ADD002000000001199A68F6BC683A379167ABE109C0038088FB3346A00000000035BFFAF3D8B7401040005000001FDC6716DD0FA6221E9607D8EFDE9D100433C184ECA28000000000702B2B1AFC580000000050007EEBC64BCCF4910250FE667D32F227D2BF4A89A6173C14600000000022679AE2E4A000000000706615BFDF1D4F71B9219EE7E0698002AFA60D4B3E4F490E7A60000000003A95D553F7000000";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [17]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init3 = "000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000001200000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000160000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000000000000000000000000000000000000007FC00000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init2 = "00000140000070000000000004061F000000000000000000011002300000000000000000000000000000008000000000000000000EF8318000000000000000006387FC490000000000000000000000000000000000000000000000000F581E0000000000000000001100003300000000000000000000000000000000000000000000000004D0003800000000000000082000000080000000000000000000000000000000000000000000000000000147A18000000000000800000001C00000000000000000000000000000000000000000000000400000F802C00000000000680000000000000000000000000000000000000090000000000000000600000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init1 = "01C000000001C0A00000000140000000000000000000000000000178000000000000000CC00000000060000000033F6000000001400000000000000000000000000001700000000000000006E000000000DE04000001C04000000001E00000000000000000000000000001200000000000000009C00000000060082047FE0000000000014000000000000000000000000000016000000000000000140000000000000750EA35000000000000600000000000000000000000000001800000000000008F88000000000000032047EE000000000000A000000000000000000000000000014000000000303F71400000000000000260000000000000000053C00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init0 = "0000000000000000000000800000000097C08F8000000000000001000000000000000000277000000000000000000000000001C00000000028C000000000000000000000000000000000000003A80000000000000000000000000080000000000680000000000000000000000000000000000000002180000000000000000000000000000000000000000000000000000000000000000000000000000003400000000000000000000000008000000000000000000000000000000000000000000000000000019000000000000000000000000140000000000000000000000000000000000000000000000000000048000000000000000000000000C000000000";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a65 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [17]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .mem_init3 = "000042C0FEE000615E58645C05F954180000B418D5D22A8E992CA06000000000984E10F4940000000000CF0F000000AF8E2917FFF007C11000008433C7B076C2582E3040000000006B0F6B21B0000000000F00000000001F4062BA0A0000045000000C56E0E8D4970BE235400000000003C4258220000000B5F00004000000678E06696A38000C400000001915F00311328D123000000000051252E0B000001D1C00000F800000D9B99B86602040044000000062FBB00A257E88CE1000000000A6CC1633C00007D7A0000002100000066D1A89D040D802000000002B61E000990DC1289000000000009F2142000079B8000000022800000418E9A05182F7E280";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .mem_init2 = "000003B4CDE0002928000098000000003EC5D76F601FA70000000001D80000605193F841C6380380000004304BC0002ED54F809400000000F369C9E353C2F00000000000F0000030748698C1691FB080000001D4018000004311C0F000000000A89DBE4E9FBC0000000000020000001FAC71B162FA00D1C000000D381A000007622EC0A800000000FBAE7E4699C0000000000000000000083F0600C25C01550000003680000000020E014068000000004F4C36CB7C0000000000000E80000006A6C800018000C94000009C600000000004008070000000003C419D080000000000000005400000001E080000000005200001A380000000000000800000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .mem_init1 = "3FAAADF900000000000000013000000688000000000001F00000FE00000000000007004000000000A3E914C380000000000000009C000001A0000000000000138000100000000000000C400000000001E711B43800000000000000007E00000660000000000000247FB800000000000000028000000000002EDD7408000000000000000006C20EBC78000000000000038005C000000000000000000000000000AC304C00000000000000000004A06DEB3000000000000000002E000000000000000200600000000021E75800000000000000000000200EB0000000000000000000036000000000000004B02000000000A0111000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000D40700000000000000480000000052C7E000000000000000000000000000000000000000000000004BA8380000000000000800000000FEFE800000000000000000000000000000000000000000000000020746000000000004C800000000CA1280000000000000000000000000000000000000000000000003007C000000000006F0000040006B44000000000000000000000000000000000000000000000000000003A0000000000EA000004000ED400000000000000000000000000000000000000000000000000000011CA00000000AA000000400FFE0000000000000000000000000000000000000000000000000000000E05000";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a65~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a89~portbdataout ))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a65~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a89~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a65~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a65~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a41~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a89~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a65~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~0 .lut_mask = 64'h00CC33FF47474747;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a209 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [17]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a209_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_a_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_b_first_bit_number = 17;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .mem_init3 = "00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .mem_init2 = "0000000000000000008990000000000016000000B5FBFFFFEDD261C9FFFFFFFFFF37FFFFFFFF7162000000000000001600301000000000082AB80000200100000A7FD58C0000000000D006800003E46100000000000000162003C0000000000205D000000000008002D0D074000000000550EA700004913D000000000000020060000000000000004F9C03000050000000032FD4000000000B8BC7200007A30600000000000001200EC000000000000014183D40000BC00E000000880C0000001BECE66800183D5800000000000080C000B400000000000004608390019AA18800800F40420000002461B32000004F520000000000002460000B400000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .mem_init1 = "043380600084201BAA0030BCA2000000180348400000250400000000001926400000AC00000000000111400000051404DE004CC6440000000560618C0010200E00000000001F60400000078000000000005210060840E21332009F2C0000000000D203E4000042C0000000000088C881800001680000000000024A490302E7C478006810000000000151C5F400000080000000000446800258000014800000000001B5B60008081C200200280000000000A02C540000000000340000004800800500000158000000000202B800000000008D06100000000000006D54000000000034050011D8010C00D0000002800000000000500000000005560B100000001C";
defparam \VGA|VideoMemory|auto_generated|ram_block1a209 .mem_init0 = "0210F8940000000000E70A02C0600100000B00000120000000010000000000000A890608000000FBF50440240000008000C77D87800000000000B000001D00001001010410000000040570640000016D1FBE00E400000100006190C01000400000000A00000080002400E2CA280003100017D838000008E1314C01441000020000C000600006A100000001B0000030003A0091FE140805A382DE5800FF859517DFB400AC1000000000400000000D462000000016000007800240AEB20864020C1D94A83E92494EBB60780154000000000040000000060030000000010000003802A813793FD012477F54E29564B58A94C0000094000000000040000000014024";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N9
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a233  & ( (\VGA|VideoMemory|auto_generated|ram_block1a209~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a233  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a209~portbdataout ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a209~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a233 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~2_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~0_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~1_combout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~2_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~0_combout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~1_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]))) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~0_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~0_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~1_combout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~1_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~0_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~3 .lut_mask = 64'h10D010D01CDC10D0;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w17_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFEF4DC48EEBF7EC87593979BFFFFFFFFFF75C0BA231FEDBFE5486126FFFFFFFFFE7B22AADFF3AE6FCA0427C4FFFFFFFFFE6E09693F55BBBBC2B874BADFFFFFFFFEB4F191DC57DF60C4EA6D6DFFFFFFFFFE6AF546FC792BDDCD6A7E277FFFFFFFF720CBA17EF35F826DD22948EFFFFFFFFA73686EFE7EE7C9AAC894B1FFFFFFFFFFB9022AF876F64AA7800AEAF7FFFFFFFF67D84FF1E6FB9F1004C8F3BAFFFFFFFF2783D9784DFBB604FBE13F77FFFFFFFF27631EDD6CFF3000FFD0B3EDFFFFFFFF7B435BDAFD58805B6E927657FFFFFFFF87737CF3CDC6527F4F685ADB7FFFFFFF0C0BEFFC8CC96F7F76BD2487FFFFFFFF07AB5FECBD587BB291820597DFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFFBDAF7EFDBF217E3867233722FFFFFFFF83FCF3EEB740BEBB5CBB8A33BFFFFFFE75EBECFDDE75C0F921BCA614FFFFFFFFC896FDBBBC033BF81E6CCB48FFFFFFFFE8BF2FFFD63813B0FA77CED1EFFFFFFF066874F3BFC27FFFFFCF455CFFFFFFFF43DBAFFD9D66378DC5FF71E66FFFFFF6D4ED7B77DBBBDF7EE9D82B73BFFFFFF50ABFFFFDBF6A7FB8C4A90173BFFFFFF6C0FFFFFBC8BD5F73572FF2F3FFFFFFF4EBFFFFFF84DCAFFB90BCAA757FFFFFFC51DFFFFEEEEE5EBEBFDB85DDFFFFFFF030EFFFFFC7DFFD7F6BFD6AFFFFFFFFFC69AFFFFFF6F781EF5F6FD1DD7FFFFFF495BFFFF5F1B7A3D9DFF7B49D3FFFFFF2FDFFFFFFE9DCF9FABFFDF771FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFBBF4AFFFFFFA7FE9B7EBFE1CD53FFFF6D3B73FFFFFFFE9A277DEEF52C0FFFFF9EF7FBFFFFFF5FEFAEB63BF4A893FFFFFFFD73FFFFFFEEFDD4EFFFEEA13EFFFFBCAEE5FFFFFFB9FBA5DF6DF6B387FFFFFDBE7FFFFFFF9D7FFC7EBFF8156EFFFFF7D9C8FFFFFF77FFB291DE8A8318FFFFF36FFFFFFFFFF3FE93F8FDB22D88FFFFB78E7DF7BBFFFDF99C5F3B6524A4FFFF77B37FFB3FFEFED6C06FCF09048CBDFFDE7EBD6FFFFFD67FDC14FDF3A0FCFFFFAF9D3DFD7F797C065A63F77ADDC8FBFF733FD8F6CFEFF594B2E0B78866F0EFFFCFDEEFFDBBFDBBE3CAA34B8BF064BFFFF8ADB5AF8EBFF27EFC8253CC04C0FFFFF831B3DEFFFDFF01826CA1688601EF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFF1527FEF1FFFE9F4F3BC2CD7BB03FFFFF3E8FB5E2DFFB7369B4726FA4E01FFFFB5840FB817FFFF8CB00D47FC900BFFFF8ED3DFFE67FFD1B0CC3620B8C105FFFFF8DBA1F80FFFAC058729EDE14001FFFFA77D5DE425FFCE8009850CE99011FFFFE577E6C045FFF022001FBBD5004FFFFFB55E7D9201FFFF4A0200CF7D4335FFFFE7AFFB40015FFFF000001025EF4FBFFFD6A8375009BDFF79004008C5BA2277FFB20F5400028FFFCF8584002E1F00FFFFF600730000FFFFB3FCA709F3C031BFFFF904E00000E9FFFDFFFDAAD8BD88FFFFFD370000003FFFEBEEEFFF994CB8FDFFFB3B8000803FFFFBFFDBCC7FACE0A9FFFF040000000BFFFFFFF5E3DBEA102F";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N3
cyclonev_lcell_comb \control|colour_out[18]~2 (
// Equation(s):
// \control|colour_out[18]~2_combout  = ( \control|gameover|altsyncram_component|auto_generated|q_a [18] & ( \control|bloodout|altsyncram_component|auto_generated|q_a [18] ) ) # ( !\control|gameover|altsyncram_component|auto_generated|q_a [18] & ( 
// \control|bloodout|altsyncram_component|auto_generated|q_a [18] & ( !\signals|currentstate.gameover~q  ) ) ) # ( \control|gameover|altsyncram_component|auto_generated|q_a [18] & ( !\control|bloodout|altsyncram_component|auto_generated|q_a [18] & ( 
// \signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|gameover|altsyncram_component|auto_generated|q_a [18]),
	.dataf(!\control|bloodout|altsyncram_component|auto_generated|q_a [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[18]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[18]~2 .extended_lut = "off";
defparam \control|colour_out[18]~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \control|colour_out[18]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N21
cyclonev_lcell_comb \control|colour_out[18] (
// Equation(s):
// \control|colour_out [18] = ( \control|colour_out[18]~2_combout  & ( (\control|colour_out [18]) # (\signals|WideOr22~combout ) ) ) # ( !\control|colour_out[18]~2_combout  & ( (!\signals|WideOr22~combout  & \control|colour_out [18]) ) )

	.dataa(!\signals|WideOr22~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|colour_out [18]),
	.datae(gnd),
	.dataf(!\control|colour_out[18]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[18] .extended_lut = "off";
defparam \control|colour_out[18] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \control|colour_out[18] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a210 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [18]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a210_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .mem_init2 = "00000000000000000008E0000000000FA006F8FF81FBFFFFF2D57D33FFFFFFFFFFC0020000026AB00000000000000007807E20000000000419D00100200000000F9F32CC0000000001B8010000071FBA0000000000000007A002B0000000000114D000000000004002DDD87C0000000007C8164000023AF90000000000000061F8009000000000008CE400800000000000033FDC000000000E329020000830E700000000000000C003F0000000000000074604E000AD8076000000880C00000014C61F80100E66FA0000000000004400007400000000000010BD80A001CB47A900000FC07E000000325E04008000764500000000000194600007800000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .mem_init1 = "025440E00003011B840039BCEE0000001FFC23500000B75E000000000004244000006E0000000000009AE000000080140A007DC674000000056121F80000A5600000000000038C40000002800000000000053006000283C41400F73C0000000000B39F3000000C600000000000080001800001F000000000000ABA4B0401CB28280068100000000001F1FC300000000000100000048100842000000CC00000000009B7F60000001C000200380000000000A037D000000000003200001244000003C0000020000000000202E800000000008F061000000000000055D0000000000044000000A000800030000007000000000100500000000005DE0F100000001F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a210 .mem_init0 = "FE10B8900000000000100202880000880007000000C0000000000000000000000E8F0628000000F4E2EC403000000000002BE7810000011800004000000D000000010104100000000407704400000172D9C200D000000000008200E00000410C000005800000E000100063DE3800031000199838000008FD0B2401C000000000000000000006E30600000070000038002000F1821C0807BFFEFAFC00FF879D17DF3400B81000000000000000000B4C160000000E000007800B803EE6087C03E16680FA3F22C9CFAFE07801D000000000000000000006280600000000800000780048B5E73F881248832292F833BF8F94C0000090000000000000000000000002";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFDFF25FFBADAFFFE8385E6BFFFFFFFFFFFFE8BD7FBABEFFFC997B9BFFFFFFFFFFF72FF7FE3DDCFFF72FE2AD7FFFFFFFFFEFAFFFFFFB73FDD879994CFFFFFFFFFFCF05FFF7F977FE44E13ECBDFFFFFFFFFFF5BEFFFE777F8DCBE0CB73FFFFFFFFFE2A77DE7EA77FA24FB005DEFFFFFFFFFF41DFFAFC677C776BC007E1FFFFFFFFFF93FFFEFEFF7A2FC00001CABFFFFFFFFFFCFFE7DC4EB84F4208CBC2FFFFFFFFFF9CFDB77D4C311F00DFC3F33FFFFFFFFF55BFFFF4FC313A00FFA0FB3FFFFFFFFF14FC9F79FD98007B7F90A6BFFFFFFFFF78DCFFB2DDF8267FFFF1934FFFFFFFFFB1F5BAFF8FB2B7FF212ADE5FFFFFFFFFF9FBF7FD9F509FBF7FFD7BA7FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFFFF9767EBFDDEB4A35273E6F973FFFFFFFF9BDFDFFEFEA2B67F55657E23FFFFFFFF27DF8FFFBC07CB9103B7FF7EFFFFFFFF7E5FBFFF9FEBDC586CD978B8FFFFFFFFF93FFFFBBE6BC04AFE46B6FCFFFFFFFF1A7F7FFD3E037FFFF94989F67FFFFFFE5BFFFFFFFF78FFFFEF25576E3FFFFFFF59FFFFFF5FBBFFFFF198CC75BFFFFFFC3DFFFFFFDF2B7FF8402789F37FFFFFFE7AFFFFFFCBF93FF8DDB702BFBFFFFFFEDCFFFFFFEFBA7FF05F7F84777FFFFFFC38FFFFFFDF3D3FF1FFFFCDFFFFFFFFFCB0FFFFFFFFFE2FEBFFFFDCF37FFFFFF8F0FFFFFFF3E757F3FFFF8BF67FFFFFF831FFFFFFDBF98DF1FFFF9FF73FFFFFF07CDFFFFFFEFFB3FFFFFF3FFFBFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFF1FF7FFFFFFE7F6F6E7FFEFDE4FFFFFFF7FF3FFFFFFF7FFA73FFFE5BDB7FFFFFEFFFFFFFFFFFDFFB3DFFFFCB35FFFFFFEFFF7FFFFFFFFFF7CFFFFFDD03FFFFFFCFFEBFFFFFF7FFFC3FFFFF5DC8FFFFFFBFFDDFFFFFFAFFEE0F7FFD427DFFFFFFFFFCFFFFFFFE7FFEC5FFF93BFC7FFFFFFFF8FFFFFFFF7FFCFF97FD0E52AFFFFFFDF7FFFFFFFFDFFD82F3FB968CFFFFFFF387FFFFFFFFFFFE8B5DD5E06F4FFFFF7675FFFFFFFFFFBC104F77FAC21FFFFFEFF6FFFFFFFF8C397F3FF81A570FFFFF49BCFDFFFFFDB0A5FCD3FA9D7A07FFFF88FF7FFFFFFFFF4810BE7FFD7E07FFFF90917FF9FFFF8D6E98FFDD14DC0FFFFF70C7BFF7FFDD4050025C7E15380FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFE5F2BFF5FFFE033DB11F9FDA601FFFFFD7EC9F43FFFF92344DECBFD8207FFFFF4FF1FFE07FFF893FE2FFEF3D80DFFFFE5E50FFA07FFF0B6FFEBFFFF4007FFFFE9EFF8FC03FFDDB0C03FB4E90025FFFFF8FF19F405FFCA000649F7E4804AFFFFF9BFDFC803FFBC000013FC7680DCFFFFEFDED7E003FFFF4000007734C380FFFFF4CF1A0003FFFFD000000A33EBF7FFFFF2EF760000FFFFFA80000049FE7CFFFFFF14D80001FFFFFFF88010B940F47FFFF500660000FFFFFFFED280E3E1F0FFFFFB38900000FFFFFFFFFD1AFD5B743FFFFE078000007FFFFFFFFFFF59E170BFFFFE3D0000005DFFFFFFFF925F5DC07FFFFF080000001FFFFFFFFFC52EC5E0DF";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N42
cyclonev_lcell_comb \control|colour_out[19]~3 (
// Equation(s):
// \control|colour_out[19]~3_combout  = ( \control|gameover|altsyncram_component|auto_generated|q_a [19] & ( (\control|bloodout|altsyncram_component|auto_generated|q_a [19]) # (\signals|currentstate.gameover~q ) ) ) # ( 
// !\control|gameover|altsyncram_component|auto_generated|q_a [19] & ( (!\signals|currentstate.gameover~q  & \control|bloodout|altsyncram_component|auto_generated|q_a [19]) ) )

	.dataa(gnd),
	.datab(!\signals|currentstate.gameover~q ),
	.datac(!\control|bloodout|altsyncram_component|auto_generated|q_a [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[19]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[19]~3 .extended_lut = "off";
defparam \control|colour_out[19]~3 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \control|colour_out[19]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N0
cyclonev_lcell_comb \control|colour_out[19] (
// Equation(s):
// \control|colour_out [19] = ( \control|colour_out[19]~3_combout  & ( (\control|colour_out [19]) # (\signals|WideOr22~combout ) ) ) # ( !\control|colour_out[19]~3_combout  & ( (!\signals|WideOr22~combout  & \control|colour_out [19]) ) )

	.dataa(!\signals|WideOr22~combout ),
	.datab(gnd),
	.datac(!\control|colour_out [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|colour_out[19]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [19]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[19] .extended_lut = "off";
defparam \control|colour_out[19] .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \control|colour_out[19] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a234 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [19],\control|colour_out [18]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a234_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a234 .mem_init0 = "FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a210~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a234~portbdataout  ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a210~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a234~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a210~portbdataout  
// & ( !\VGA|VideoMemory|auto_generated|ram_block1a234~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a210~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a234~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~2 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a162 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [18]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a162_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .mem_init3 = "2703DB24000000380040080000000000008A8345E4349070A9B99FC3FE01B7B979FD77468230662AE6FA000800000000C04008000000000001400C1A024964FC03D591202788A10BFFEA05D82021AD362519C5B00000002480400800000000000000D8018397E19E0072EBB0FCAD935F78BB4FFE7AC901B14273671800000404004004000000000000241000025CA3FA378764EBF01B4E0ABACF4CDBDF3DD6235D468D8000000008004004000000000011041000023E7B2499E3C767FE05FE7F3657DD93D0425C02498133200000000C004003FC40000000106F8070846C6000D0083C81CA7FFE1423F1F09F3AE42D9DAA8B479800000100004000003FC10000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .mem_init2 = "09BCF1B30FCD07FEFFE000103E80013C56595E26DBD25C320A75764800000000004000000000000031BFE3301BE61783D11F943FFE000047C535EA7EB7FF9D42AF12D67800000000000007FFFFFC0001B132B37033634DC81030BFF23BEE10E3FFFA5701B0000108EB00FFD00000000200000400000007E5131EF31053BDF80473F73EED886CEF77EFC7FFFFDFFE00102001FFE000000002000004000000146B907D0820BC3FD168FE010022F334C1FDF8D890977005FFFEF6C01FB8000000010060039128001AF19B14A0C05FFE4CD8BAF38A728E06D9F92957731D7DF3022410FFFD880000000000000198B9C08CBE1136CFC1C4792EE7A607E080D17C0FB3";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .mem_init1 = "C3617FFC408525409EC0056800000000005002B30D8016C933BFBF83B686CED5CB20C284C67C950D8F80FBE3E0728471FF46950000000010005002BC4780EBCB13B0F50052485CE828877A2BF7F0E5A5660E33FFDD90ECB7C2FE3F08000000200010039235C1A62B02A06A065778770E47600CBF100FCAC37A40E00110372F83EEBE3E60000000000001FDDD2FC04E3F066B56066E683BFDEE94127489A12C9CEF614810A81ED3E0417FEDC800000000005F5E01D0C08CA1C40D8413090EB5FC18380ED3C674C7249202D82FBE3F75C3D6E88C6800000020007F00010B8090728043D41326F6BC4FC961B51A45A27474EA01103F1522021FDEA2F34000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a162 .mem_init0 = "0070000008E861F2531ED0198CA4A53AF5F4766967CEEDEA0C01605D5F1C03B4B1F903C8000001000060000006E68134C3150068925BED15B831423BD8DABCF400015F75A48F8BFC011EE048000018000440000000015160CFA0F0499C97A216C71046B54702311E0B02AC1DA56F19C017E0518800003000E50000000000320A0E74A010BE6366E1DE9C6408877AA953AA05D62931B53B627785BD88000030000300000000000001DAF140C39E9F06F2942603FBBF67EFA950029AFF448BBB8F9769C758000010000A00000000000000798012FDA182B25F07E1FB91B26518DBF14B9101EC23FC00BFE5EA28000000001000000000000000015A4FF0182CD2B9";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a186 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [18]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a186_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .mem_init3 = "000000000900000F00727FF278CCFF812F43ED4037D80500000000100000000000000000400100668000000000F00000A07151CCA5E70D74FFCE00FFFF300000000000180000040000000000A008004740000000000C00000C0DB88129C6D5D010300000000000000000001000010C000000000710601847400000000001C000C3809000FE5DEA28B000000000000000000001F0000030000000000961014183BC010000000010000B60000001E001B3A000760000001000003F09F80000300000000013C200B10012038000000001800306000000000039C387710F8000380003884E44000000000000003DB801880005F9E7000030001C00001FFFFFFB07E3";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .mem_init2 = "87FFA5937700100038AB9584000000400000007E800D800005DAB88000580001D008101FFFC274E0CB10044F20700C0F8A4B0A2C00000040000010390014000000048498005800000F81FAB680140FE01622A3771817C5EBBA65707800000060000028080A20000000001FEA003000000013500A0005AE00C0A984C9FCF2030F60594D3000000000000010C02E00000000000C10F83800000000502000020000C7F2E0EED34D143FF64DFEE0000000000000000276000000000010064FC400000000800B026722002EC7E3C824F003C1719C20D800000000000000073D00000000000006665600000000600000D277C3EBF808279F48033CA55E83B000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .mem_init1 = "00000320EE8000000000000000F5800008009E0810502A44EFE7C53E48A00E78E24FDC6C0000000000000800414000000000000000033F03E78F20FE382024E6DFF63A2D4F401F3B1600323C0000000000000E0000800000000000000001DF7FBD6F38CF5000B247E1E88D6B4480DDA68F09B61800000000004003D7C240000000000000000000F207F67163E08067AE8375027427C1908734708D5C0000000000000051E3CE000000000000000000000001C6FF41C0E2FFFD4C218F2E3F37540492CA4C000000000040080071FC500000000000000000000065347F008041323F001BE7F2FF98D11AD6B3DC00000000004008000038E0F00000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a186 .mem_init0 = "07086089FFC600A6B07AF078A292E8A19F845B140000000000400800000051EAE0000000000000006F78EDC79FFB6079CD7AB9166799931E1B4F842C00000000004008000000017F39C0000000000007498EF15F3066F031C5727CF474781008E8079714000000000040080000000000047CC000000000220670F577B21CFFFE4241EADDCA852330EC067B3C000000000040080000000000006165000000025B50D15AD5AA7A28AE9CFFCA861C9EC2FE207DDBEC0000000000400800000000000040031C000FE41CA8615FDD7F6CF112266EFC45D9D57DFE5FF7CF84000000100040080000000000000101108012887E52820A8101B6415E04697F8A7123E33E";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a114 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [18]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .mem_init3 = "C233ADF0868E2EA74D143D9270E911C61D24C5E86B0B013C731F481E794DA8090B385A0000000200A7B5472EA3C00AFC68DE5FE1EF5B1BC0182274E7B3D8DF203C940087EEDA00031220320000000020B7D5138D67CFD33C0C5C09B329BF84CF0C508C42F3DCDFB2035DB8157BC47C05148A0F0000000004F7149391CE1831DA3AD75DA1E1E0500264EB583A5B388A3000455D0AD105200412AF046000000000EDC7DEA42F5A9658B3998ED04302A02600F34028A905A9060444BF063EE254041E306FC000000000AD8BF3D40894E146BB8F9B5097028878102D2F444970CA9A04661C09352BF80536E805C000000000C7E2269F6F6CE9A5F454E761F822B862";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .mem_init2 = "132651AE9D078CBB0A34E4340C3BE682786D8580000000000D067B983727E51083974BE2C764E6842028992E620370C2784A7803F3A0AFC05A6AE70000000000B586E234672AF014496133C2335245612946825D65A0B207909B618F431D1E06797FE4C00000000045060A800C269886FD7DD2001A0088B9C03E094D46BB3765214A1AB063014C1B381B90E000000000F252BDD15BB081F3FFC5180060C25C152848B8602120EEAEC06FFA0FE5EEE9668B122C200000000043811EC6A745C4F9E97C3401D8661819023A408D67A55D21FD6A1F89FFFBC9D276DA674000000000CABBE1B20CD68824DB190E435C2A07A12C0D2E84369162B238FAA07C8001A643";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .mem_init1 = "B138A0A000000000EBB316C6837C640A46534AABBB05C2AFB0F565EC60D5F3C5EF7901A4B87A60814CB4DF2000000000CA83DB802E362C217A3878D5444E6B15C90539E5189E589DEC48132B5C09A000F219BBA00000000059C5D06F724E994C64767AB446CBAF4F7CCBAB8C37FBCF555F177504CE9CB800C5B7D100000000009BC132BB1D4906EC7C14B700299C85316E178014646035C3CA3F8E1908BCDC0DE98ED500000000007F35DB3C234C81BDAC35162603BDB2C8F14300A713A8513568DC700D6CA8B572B2F6D590000000007A7302010A7EC067D5EEEA4D593FF55A69A440CBA603E0E250B7F093058C9FF95DFA0BE00000000036C128EB28F16049";
defparam \VGA|VideoMemory|auto_generated|ram_block1a114 .mem_init0 = "4A3312231666FBCF77AD0E541DC157F8CD02046D897C0548666AD54000000000F1983E3BC452E054D332CF17E5D3DC5610A56995FD60F6474BBE001D004E418023AB07A00000000005EFFA43E6804206CBC8C00F366A8E5ABED1399CCE4E8CDD8B84201F012485803B9FF13000000000FEBA136D3EC007423D77444BC9F9DD176D8FD425C2145F77D7D0600000A7CDA05B119320000000004FE238BE8D600210F435D0D5D2DE5F987EC1416FB0AC347B1FFEF019198DA3A822620A6000000000147845446CA005B0EA14506A553E8301F897C4E42D621F8E8DFB8664EE69F56515A6CB200000000059D650790CE0708CA0D2AF48200FD52F2BD2AA86AA3403BE";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a138 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [18]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .mem_init3 = "F1B543084EFD5B2EF1403C13C445C1B7CC94C4D800000000C000000000000000006258B0216A88B3561A7E57586944F370898BA49DF5FA1DE231828800000000D9C0000000000000000F8D0E95D4FB0B5D236C5942EB8A869041745C8C26B090E87807080000000049F7C00000000000000BB48DFBC21CF56CFA66AD631FEC67D06231D33652B58ECBCBAA1800000200A17ADFF80000001FFC32784B399AF4A96D3A18498A3AC8B91022FB62D749D867FF300B280000000021B471DC007FFF984169FCC7EE1878ED50826664BB28D304F004FFF0007F04D934F0D838000000002D1D737D4E027FA94A4B1BC2D76DE621D0F8111B2DB90568382C2FCF1F5CF5CF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .mem_init2 = "000015E84000000002904A0BBA4C402318DA4E83600F4C25B64F13618CC90CC355007B057EDB14309CA1182800000000C681104BA51A030F86FAC12721427A208ABE324EF88B1E6217A3DCF3E42112629D24143800000000F18CEB7F956F06EAF9528F34E3471539EC18115781A55639AB414006100AE83018904AE8000001C366A55369D9B8337E10AA76B6CCDE0174B3CE10FDA970CF3D58915B594A3B000379426B4800000161FD9B9953F42AD5D9DBBFA7968A715F64B70EB0D068F034ABB0BDC1F4A249681BFF7921C000000040214B476F00BB02E8302EE6C3CEFDEAFEFF79136AF5350F8685D35B1E67638801BF3ECD7000000000FF42C105D7B3D719";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .mem_init1 = "2398C9424C5595F7C393F7793BC137F9A9EFCCD815AC1811ABB50DF0000001005487D03A8B967413BDEAB3A7C4692B4251B39164DF1DFC200A0FAE472C38A41BB670056000000180A3D57DFA97D855EB911596F0B86A38082919FFB910D758312D7FC2C50804B80AFC0C0D90000003E05D948078E9BD07419D5C87F2899FE2AF8D948F04C184B12EF3B4A07F733D780E0CBC1B40000000201A595076BFB2568ECAB09BE965D6924CAAC22FEC2992BD557CA9CF2B2CF7B60309DB2440000000106E1A42590D6F14C1255D78559B6CE44A55B6B5FD5664EBC80C678F015126FD01157BE92000000030A3EAE1439995754D52F6D79867C46F1A55279FAE6CEC74EB";
defparam \VGA|VideoMemory|auto_generated|ram_block1a138 .mem_init0 = "8D097F412531E60515C264C00000000064D36DE2145E66D93D92AB4C800A052DCC68567567840CFDD3BF798EAF57CC091C8208C000000000DCC7F78B1307F43FA9B60EE17AE5AF1A5FF526ED475B775E5BC2A8006285B8091AC08EF000000000CB43BC39214955F02ED43CB7D7E6A9C3D479F6EBEA8C06A07F39A9565103240539109E60000000004D458FC2FEEB57F42B641A5DDAD73C245DAE2D211CC039406E78939A6111D00910000D2000000000FF6A73A0E3EC981653EEDF9231DD5B01B7DB0578096F1550577C25AB6915780908EE1E800000020066F008FE05A62BCD206139871A6681023F6813FE52E4B2E05FBE748FC41F18031911760000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a114~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a138~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a162~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a186~portbdataout )))) 
// ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a114~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a138~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a162~portbdataout  & (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a186~portbdataout )))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a114~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a138~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # (\VGA|VideoMemory|auto_generated|ram_block1a162~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a186~portbdataout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a114~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a138~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a162~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a186~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a162~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a186~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a114~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a138~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~1 .lut_mask = 64'h0207A2A75257F2F7;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y34_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [18]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init3 = "0000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000020000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init2 = "000000800000000000000000031FE000000000000000000000F001C0000000000000000000000000000001C000002000000000000497C1800000000000000000187FFFBE0000000000000000000000000000014000000000000000003B581F8000000000000000000F00003D0000000000000000000000000000014000000000000000005CF001400000000000000000E00000018000000000000000000000000000014000000000000000006000010FFE0000000000006340000001800000000000000000000000000001400000000000000000200000FFFC8000000000005F8000000100000000000000000000000000000150000000000000000280000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init1 = "014000000000006000000001000000000000000000000000000001E800000000000000068000000000C0000000011FE00000000100000000000000000000000000000190000000000000000A6000000000FFF8000002FFC000000001500000000000000000000000000001A0000000000000000DC0000000007FF4003813000000000001D0000000000000000000000000000120000000000000000C00000000000006001003000000000000C00000000000000000000000000001C000000000000000E0000000000000010087EE000000000000E00000000000000000000000000001C00000000008FFF830000000000000025F40000000000000007C000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init0 = "0000000000000000000000800000000044BFFF8000000000000001FF8000000000000000384000000000000000000000000001C000000000EEC000000000000000000000000000000000000003CE0000000000000000000000000080000000000780000000000000000000000000000000000000003D0000000000000000000000000080000000000000000000000000000000000000000000000000000200000000000000000000000000800000000000000000000000000000000000000000000000000001C0000000000000000000000000800000000000000000000000000000000000000000000000000000580000000000000000000000008000000000";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a66 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [18]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init3 = "0000434DE100000984E91C5B0E0A313000021903B3C2532B55F916800000000004890CE30000000000004FB8000000710ED04CEA58001D6000007E643358697D9176C2C000000000A4ACCED960000000002040080000004B41561D7190001C600000053217AC29AF9FC844000000000046110BD540000000022000100000006F4E95E94A40000D80000000B637504A0B62046C10000000000FC8588930000002400000034000001544189A407020072000000015CCE03CF81E8B921000000000209727CDA0000024000000042000006DB421E0C0E0100300000001E235A000476100A010000000009D908F6810001F8000000003E00000E1908670B1C12800C0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init2 = "00000262BCA000CE78C00048000000009B66C5E78000F80000000001D00000470FA6F00182A03040000002F03C4000683FCF80740000000064CEC5F92038000000000000C0000016109D50C1111FC140000004443BC0000092E840680000000045E7E46165000000000000030000000DD17F01E3C200D08000000FB01D8000024C1140080000000045F25B049A0000000000000480000002E7DA00C37C01B880000046F0060000004E00C0F8000000001CE5ACD1A000000000000008800000025E1800018000D00000002600000000000000C09000000000944E9A3100000000000000060000000216080000000006C000015E00000000000000C0A000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init1 = "2279B68D00000000000000010000000288000000000001400000AC0000000000000040A000000000CEA78A6B000000000000000090000002E00000000000007C0000000000000000000D40A0000000002BDDB80E000000000000000063800001300000000000003A3FE0000000000000000F80A0400000000232AC000000000000000000097F810FD800000000000003FFF6800000000000000C00A0000000007A1A9800000000000000000004FF22F7F00000000000000000384000000000000001F0C0000000006B6F8800000000000000000000207EF800000000000000000003C000000000000003E8B000000000CF892000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000980000000000000018D800000000A96CA0000000000000000000000000000000000000000000000072FC40000000000018980000000035BD00000000000000000000000000000000000000000000000004FF84000000000014B80000000031C200000000000000000000000000000000000000000000000003007880000000000EB0000000007E38000000000000000000000000000000000000000000000000000002C00000000002E000004000CDD00000000000000000000000000000000000000000000000000000013F1000000002E000000000ABA0000000000000000000000000000000000000000000000000000000FF1800";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a42 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [18]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init3 = "0000024000000C00080000000000000000000000000000000000000000000000000000000001F00000000200060004000C00000000000000000000000000000000000000000000000000000000001C00000002000500000000000000000000000000000000000000000000000000000000000000000011D000000800020000000000000000000000000000000000000000000000000000000000000000000FE000000C0000000000000000000000000000000000000000000000000000000000000000000000001800000C0000000000000000000000000000000000000000000000000000000000000000000000001800000C00000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init2 = "0000000000000000000000000000000000000000000000132FE0040000000000000000000000000000000000000000000000000000000000000000000000000EBFD18C40000000000000000000000000000000000000000000000000000000000000000000000000801F10E0000000000000000000000000000000000000000000000000000000000000000000000000000198A0000000000000000000000000000000000000000000000000000000000000000000000000000168A00000000000000000000000000000000000000000000000000000000000000000000000000000F0E000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init1 = "0000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000300000000000000000000000000000000000000000000000000000000000000000000000A00000007800000000000000000000000000000000000000000000000000000000000000000000004000000028";
defparam \VGA|VideoMemory|auto_generated|ram_block1a42 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a90 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [18]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_b_first_bit_number = 18;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .mem_init3 = "48B3926D350362EC9326046000000000BDDC1A5D6BE7891BB521C76E41AFCC1F2A007D1AA41FB2DD08F73A58F3A77AE1AD4683C10000000037B4105EE36F350CF701F9B88561400C59A1866BE336185B1706205AD0EA44440EDA58100000000094D155628671030D7A5693326312DDD811EBBA869FBAABE4508004032A913CA588483920000000000644AF3F2733A1BAF65A97F199824799832EF75738DD0DD2DE3A001E0233DA5745899E4000000000A947AA9F97D8235AAD9D027889EB26F85655C3AC39A34A3A7338386F04A65A445EE4ACE0000000007D4558B0174273542C4BF8756C49EC0EC6371FF02E620FDB4045640EBF32DFFEBAD7C44000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .mem_init2 = "AE6443022FAC725073203B06132F55BBD117BD3E0B3FDF9860553224500135350A2674C00000000042400F57CE855ECE8E6B5EFF7650BC135FA24798BE001016AA4F32C85C73BB1D1D23686000000000468070F68A4C2AF5E6CFBFF191F6519B3D0D9EC975004889C2797230E07D9ED77A4D0720000000008D81C59B42F5DC5E713A49A3FEE1280ACFEBBB8AD9E005E01A0C40707C94BAC41DD0C34000000000282BFE745A612D79829FA613047A89D59833D7FF4320082362328CF188B5D134BF8C713000000000A6ACD231EC50B063D0005D925E382385E3FE83BFA5C006C1D85E61807A1C6BF0CDD83010000000007227B4D1A4F2E9F2C00002E4E0250442";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .mem_init1 = "00B3A3997CC00481DFBD2FB2590122657D3E40900000000088951F30F42E21378000BD7B1C0248D5E866E36FE6400081648CFB4DD789039519C972F0000000005F9C3872F467806280124E0002049F2D76C88F3A258002C08551A77D12B7F6A5FF1C23F000000000CD878852F448BAE7A6B74000000159C2A4BA94B42900014007491374D5FEA06F4B96031000000000BF53B67140808AA4797000000000413F6570863AC20001407383ECFC100027705C6DF2C000000000050AFBBCC8EFDF6BA600000000000F121865F8CD5A0000403DE4860B180005EEF45124800000000052A74B29A5A1A27BE000000000000DEB75FADDAE2C0001C0C51135BDB000194F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a90 .mem_init0 = "9A4EDF0000000000DA2531D60A903826000000000000019DD71A5D4183C000424C11169F700000CB6E67353000000000CC71AFF0DBF1C79980000000000000FD369FC62977B0004A906D116620018ED324C4CF300000000083138359A40C81EEDFFFC000000000B3F2244C09B05809365EC4A66D8000D8658ED4944000000000DEF5C386D73C00107FFFA0000000239A68AEB2A0C40E2D18E2FEA8CDE00A92644B243DE000000000F9757B419D040000000040000170371BB4F0D4C0A703737F40083B1DE60727AFA6D9B2C000000000FE1975A9B400000000004019C7C020FC90ADF8F7E0494A2E00011E76C6FA5810B6AF37E000000000BF36ABB7E8000000";
// synopsys translate_on

// Location: LABCELL_X42_Y42_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a90~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout 
// ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a90~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a90~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a90~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a66~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a42~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a90~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~0 .lut_mask = 64'h474700CC474733FF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~1_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~0_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~2_combout  & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~1_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~0_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~2_combout )))) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~1_combout  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~0_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~2_combout  & \VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~1_combout  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~0_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~2_combout  & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & \VGA|VideoMemory|auto_generated|out_address_reg_b [3]))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~2_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~1_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~3 .lut_mask = 64'h00200F20F020FF20;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w18_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a211 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [19]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a211_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_a_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_b_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .mem_init2 = "000000000000000000400000000000101C000000000000000B68234800000000000BFDFFFFFC64710000000000000019002028000000000039600000000100000D23AFCC000000000160010000039B1D00000000000000081004D80000000000181000000000008002DCE4740000000006B80F100003F739000000000000020081002000000000008C8C00800000000000033FD4000000000BE05FA00004FF270000000000000420142000000000000047063B2000580046000000880C000000170A01E800006B3B0000000000008000014200000000000010938120003EA93800800F40720000002FA00480000023B400000000000100000014A00000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .mem_init1 = "0061406000010125A60036BCDA0000001AFFB2A8000003A200000000000A00400001540000000000001FE0000002900008004EFE74000000056142C0001083A000000000000C480000001840000000000004F0060840631E1E009F2C0000000000D2B598000006E00000000000008043400001940000000000034A4D0303EF1000006810000000000151FD38000000000014000004E000041400002B800000000009B5B600080000000200280000000000A037D80000000000200000040000800080000198000000000002B800000000008D061000000000000045580000000000520400207000800008000002800000000000500000000005560B100000001F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a211 .mem_init0 = "FE10F898000000000083030000000008000280000120000000010000000000000A890638000000ED13FC403800000080008A9F8900000000000028000010000000000104100000000405704C000001C01C4200D800000100002200A01000400C00000300000060000C0162DA280003100019F838000008FC31FC016810000200008000000006A11E0000001000000800060091EA140805AFFEE07C00FF879517DFAC00B81000000000800000000D401200000005000000000B003EF6087403F2D91E763F314E4EBB60780158000000000080000000060002000000001000004004D031653F88129B02B29AE78FB78A94C0000098000000000080000000000006";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a211~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a235  ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a211~portbdataout 
//  & ( \VGA|VideoMemory|auto_generated|ram_block1a235  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a211~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a235  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a211~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a235 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~2 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a67 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [19]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .mem_init3 = "00007D5CE0000027EE78A2FDAC0D20600001BF75CECE24A1A5A41B400000000041166C8A9800000000000F30000000E34AACA265C8001800000018B74C2F07313540D500000000001391DB8E60000000002040100000001ED5CDAD2AA8000DE00000039BA6B0EA13CF069A8000000000823E9D1A500000000A0000180000002AD7C1224C40000020000000F6D6009E8B5A0F9430000000004FF5619C20000002A00000090000006C810089D840100000000000BDC2001435418A7010000000000D6C643E3000000C00000007C000004F78E3514880200340000001B94680005F32C18C50000000006B33F225B00019C000000003D0000078013380B180700200";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .mem_init2 = "000001A44E800035FE0000080000000013366EE93000A00000000001E0000078EA69902180AFD3000000018074C000095ECF800C00000000624BD4E54005000000000000C00000025AF4B0C1911FE380000004E03280000815F7403800000000FBC104F285C00000000000038000000564EE01636A00D28000000D400A00000580A0C0280000000038EEF53A4C0000000000000500000007BFD200C3FC01230000002580000000000000C018000000007FF6BB7FC00000000000000B80000003685800018000DA800000DA4000000000000040100000000013898AC4400000000000000780000000D3000000000006400000BA00000000000000404000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .mem_init1 = "FAAAB1E880000000000000011000000380000000000001A000005000000000000000C00000000000F6BA1DE20000000000000000A0000000E0000000000000400000000000000000000A404000000001AA932C4400000000000000007C000000100000000000003D8020000000000000000780400000000030C5F00000000000000000000B020009F800000000000003FFC0800000000000000400400000000085A50000000000000000000004DF95DFF000000000000000003E800000000000000FF0400000000022EB9000000000000000000000207EF800000000000000000003800000000000000088500000000017C52000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000E000000000000000081800000000235C4000000000000000000000000000000000000000000000007D27000000000000085800000000A9CF00000000000000000000000000000000000000000000000006FFF800000000000C0800000000A71000000000000000000000000000000000000000000000000003007E80000000000A1000004000CBC80000000000000000000000000000000000000000000000000000030000000000060000000000405000000000000000000000000000000000000000000000000000000160000000000600000000008D40000000000000000000000000000000000000000000000000000000FEA000";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a91 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [19]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_b_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .mem_init3 = "069898493DE4BC0DDFD082C000000000CD3102491127EEB148B3CCC56FFC6C3EFE2909DD0ACCCF7362B16452DD00254A81EA04800000000027D197CB57AA972E18ECF194589E7125E6013B726CD7E5183E36B86ABA61615307C412500000000022294ECFA4355B03E8F218AFF9F1CDC01F8CAAE02DF208E30D00041B82870E12AF7FF5A00000000074806DAAE2338B01C01D0662BFF6875EB657AD60181DE08D3C380008852307AB8FA8C500000000007F4B1AFA9BF11DBD3F12FB97008B3BB4AF3E1AA929B28DF8F376807E874572E40E6980400000000092C132C0FB4E3EBBE4AE010950CE34A2B62B36F18C40D3B6E835242632A23FBF8FB7E8C000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .mem_init2 = "742D026B9C3007A770B963AF7EF4F5BA85000BE085C523B4141B4C0875C50D958D686CA00000000080CAFB4B098AFC5F5A88413EF2131637343328E8E48175055E9958682A5B7B9F9C4D0AC000000000E7CAC32F08C087B59ABFBFEEE478FD7B4C9415E56E003EB2AA01A01CAD912CF3DF49054000000000E24773EBB16FE649C09811C1E1B748CE8E719FBA87A0030146927426782389914147D36000000000B00136EC2EED0050A4006002087201478DB935A9CC0007C1A69205A2DA65170F4E8A01F000000000E7347DD1F5F2B0EDC0003FFB7BD85FEAFC66E3B4D590058007805F90EB858E4EB2D1F250000000003A3D41B1646E90A4C0001FFB4458F4C9";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .mem_init1 = "CC72A2DB8CB00100986C59B3CDE550E1151E413000000000A3A04DD4B02D626100005D200B002E05F2585375CFA000017419FAFA1FDEDA654A2902F000000000A2C66E5FCCC66983F00530000600AF8B37D44C5A3800008046473486B8D36E682EC980700000000029E878E8A55206A7816A0000000261F19E0A9DB424000200064B72851201CFA702DCC17000000000C2FADF5048D82FA4A9400000020004F59113A9B2FB00020004724580080069CE5FACD7C0000000008B2D715802B1A0EED80000000000044B27EBBA7D2600030026005A13A00005CE02222E8000000000AC3C9D58407CB8420000000000000789A18ADFDAB300020012B1DD65D0001B9D";
defparam \VGA|VideoMemory|auto_generated|ram_block1a91 .mem_init0 = "5B6BDE000000000063F4EA4EE43DF955C000000000000065BD18D5567100020183044AE1600003EB2900B07000000000623F4A0D10A9C75DC000000000000058BAB4023C4C4002077DF350BE40020B5B8AE6FBD0000000002C563B6606EC81FEA10000000000003D741A868AF8381E583519AE8F100501FEDB38C5C000000000B4B3F493E92000107FFFE000000001CDFE5FFF82CC061D80D8EAFFFBE005AF06E46E460000000000BE4724804C0C000000006000006BD3FBD81D4A8D2601D04D800DDE69D03364FFB21BE480000000002DA19F816E0000000000600012300068C5672E6742A4050800075E43672329C0B6F9866000000000C894E3A0B4000000";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a43 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [19]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init3 = "000006A000000C00008000000000000000000000000000000000000000000000000000000001F800000006A0040004000A00000000000000000000000000000000000000000000000000000000001800000006A0070000000000000000000000000000000000000000000000000000000000000000001420000004E0040000000000000000000000000000000000000000000000000000000000000000000FF8000004A0000000000000000000000000000000000000000000000000000000000000000000000010000004A0000000000000000000000000000000000000000000000000000000000000000000000010000004E0000000020000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000001C50000CA000000002000000000000000000000000000000000000000000000000000000000000000F7FEE8CA0000000000000000000000000000000000000000000000000000000000000000000000000801F08A0000000000000000000000000000000000000000000000000000000000000000000000000000108E0000000000000000000000000000000000000000000000000000000000000000000000000000118E00000000000000000000000000000000000000000000000000000000000000000000000000000F0E000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init1 = "0000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000080000000000000000000000000000000000000000000000000000000000000000000000E00000001800000000000000000000000000000000000000000000000000000000000000000000004000000028";
defparam \VGA|VideoMemory|auto_generated|ram_block1a43 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [19]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init3 = "000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000020000020000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init2 = "000000800000000000000000001000000000000000000000000FFC00000000000000000000000000000000000000200000000000030FFE80000000000000000000FFFFD000000000000000000000000000000080000000000000000007781F000000000000000000DF00003F8000000000000000000000000000008000000000000000003CF00180000000000000000060000001000000000000000000000000000000800000000000000000200001782000000000000050C0000001000000000000000000000000000000800000000000000000200000FFFE0000000000003F8000000180000000000000000000000000000090000000000000000240000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init1 = "01C000000000006000000001800000000000000000000000000000B8000000000000000240000000008000000000C0A000000001800000000000000000000000000000F00000000000000006E000000000A000000001FFC000000001D00000000000000000000000000000E00000000000000005C0000000007FF800001100000000000110000000000000000000000000000060000000000000000C00000000000006003BF5000000000000800000000000000000000000000000800000000000000098000000000000020047EE000000000000800000000000000000000000000000000000000010808F7000000000000003A0C00000000000000040000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init0 = "0000000000000000000001C000000000F87FFF8000000000000001FF80000000000000003EA0000000000000000000000000000000000000EBC000000000000000000000000000000000000003F00000000000000000000000000140000000000780000000000000000000000000000000000000003E00000000000000000000000001C00000000000000000000000000000000000000000000000000003A0000000000000000000000001C00000000000000000000000000000000000000000000000000001E0000000000000000000000001400000000000000000000000000000000000000000000000000000400000000000000000000000004000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a67~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a91~portbdataout )))) ) 
// ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a67~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a91~portbdataout ))))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a67~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a91~portbdataout ))))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a67~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a91~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a67~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a91~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a43~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a187 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [19]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a187_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_a_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_b_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .mem_init3 = "000000000400000903903FB2473CEF29AAEFED7F7EE80500000000180000000000800000400100028000000000200000A00D514CF0D3C1BDCFFE00FFFF300000000000180000080000800000A008004740000000000A00001E0E28810F375F82D03000000000000000000010000114000080000770003C01C00000000000A000E081D000FEDDEAD6D000000000000000000001F00000080000800009E00000017C01000000000A001C30000001E001FBA000760000001000003FFE8000001000008000134200F6006202800000000120061040000000003B4387AB0F8000280003E2ABC4000000200080003A8803100003FDE7000030000600011FFFFFFB07EF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .mem_init2 = "85F90593770010003E184DF4000000600080005E02020000038E18800078000060000001C024FB00CBD2104F6EF00C0FFA86B6AC000000200080103B0000000000064A980078000004C1636E37F40219757D5DFFCA1FFBF48E6A504C000000000080280802C00000000007E600300000000830080000C500F1FB3900838AFB036BB54C0C000000000080102028000000000009D7F83800000000600000020100DC6A1521F4A0FF34EA5F918400000000008001006200000000001001DFD400000000E006806522200E43D9C81DF80340C1C5B0B4000000000080007C3F00080000001803F02600000000C00000B27583EBB1FCB6E348033C8556836400000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .mem_init1 = "00800600AE80000000000000006380000801DE0810702E477358030F99E00D5783D69DD40000000000800C0041400000000000000007FF03F78EF7F6282024A5DFFDBBDD3F401335C45424F400000000008008000080000000000000000033FF00F82F8D5008124661C489BAFC80DDF47D1998DC00000000000002F903C00000000000000000000435C06A3AA08065EB837F20B427413F4F367BDF040000000000000089D822000000000000000000000A0C7CFD4140A25FFF924176087F95F41F9871040000000000000801C9FB60000000000000000000107789EF0080419814200A82845BC8AE8F96D24C000000000000080001C0F6000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a187 .mem_init0 = "07D38072FFC600FBF970518BDEAAEFF5004FD4DC0000000000000000000321FF0000000000000000727A392460BD6058C9A7E8CE238F7EE999EF05A40000000000000000000007112E80000000000007EC8F3195A02E90375A0103A1F7E9610A201CE76C000000000000000000000000185E00000000003E4677F08A739BFFF6849DFA857E87B6F4E204CB040000000000000000000000000020B2000000038C639010418259E3181B77CE5C968450FF848D23F40000000000000800000000000000034C000FF99F3E2171875A8817B7F80BBE85E78B0D665A87E4B40000001000000000000000000000021300361996CA07F0800BE6B8ECD73B043E65420BDC";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a139 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [19]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_a_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_b_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .mem_init3 = "7ABB38EF693998FBF04A87737F06AF684B7C117800000000A000000000000000007C61BA9F62340C2E8DDCD23836AA33D2C3E1D27200BA7864D430C80000000047C00000000000000007A9070839C55219255B0BE1B4F723F00A95FE7DA70990F7F81FC800000000264FC000000000000008848432AA1A6885DF292A1B46645270462C8F4E097D31C878971800000100F6E37FF80000001FFFC11B4C874512576D1ADA4BBBA7487A7040621E6E64C77600F02208080001004AAACA07FFFFFFE8C396EB458E7EAF403282048B0A827F3EB027FFFE9FFFE3D355F6223808000000E88E4AB36C8014E4E249514235531CB6297832C72DB4824EC800AEDF175F7DC0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .mem_init2 = "40003F6860000000A79DA394AFB3E037185356848236233AF5413199F8DE8C700D00D03D3B04F72F400953A800000000C09203846688A3368EA1F3208FD72E59A05630E380B692203A922101902104E5189C3568000000004A93ED57AE1EE4B0F290D09106830E391E583153F3695A1FDBE3A006100FC81C0C4068F800000120BBA850760EAE83F814105C253A03C1F8CFCE10DCE9C9CD290A87BB4BCA39F003234E494800000120169787038232E490DEB65D1086FE9E963B69B0D52C7DF7A20F15EDBF206758168D09400000000000E4C2CD265031D380E9ADD184317CE20D6AE993440663A79125645D0E03EB581A084BCD50000080008F5413058D204449";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .mem_init1 = "220482844694DFBC27EFE54C06C925706E2D1F124B96180BA838CF8000008100A48EA03095237402BF1D5DA71C6B4B497FE3A7D1BBAA3EA00BB791F010042C0A800007700000000058D3C1BE393C65ABA5C5D0D709D4B00D1C5A8ABAAFA639D12D91C08571A1280739840AB000000300F67E8FA747DC460631B50F877C3E601B69E8AFA56D5578AED6225CCEE6B478020CE41A60000000625E50D6C549E4C4FDF89A86E94C1483AFBEE58DFD1859B9667AB54F8B69F34E060C0B2400000000308466035F7F8424A214CC3E55456937AB2517B6D199EE77D92C9F0F813E98B90219FAFC400000002125BF7652D9C2B467D7D8097CF920ED428DE7B9B2866974FB";
defparam \VGA|VideoMemory|auto_generated|ram_block1a139 .mem_init0 = "8E027C601278CE03100441000000000023F6582025FCD4F34EED56099A9C87E47B5696E3E3261FCEB6B3188C01575C08120605C0000000005C85E1826CAFF4262AB7B5E0F36580E55FD5468B381C757842C9FFFCAC35900518000EC00000000081E3C422A041470A57F61552F7A8A283954A366B508804A07B3635AD33A6940B2D40C30000000000A2C34EC278F8A52CA00CC793BE8959258595AB2AB183BBC06E5F4BD09AF1E0121C6107C00000020061BBC13201C00A9A60963E509393FE42E6EC45FBA44398505D74FC79991B28020A8C9EC000000100C156A8F887500A00D299A2A951E600C62D9391AE09B730B85CB3928CBAE2780E17BB710000000000";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a115 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [19]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_a_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_b_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .mem_init3 = "789D118600108A763AB81931598B10945274F98B55C600384F9E149FA4A7980F0C1B160000000000DCA3502730E1EB19AD2A15E98D0008CE78DD548151F7F5C37EB31E856A5A380E1083236000000004C0134562914FBA5A4A16CF9A95EEE04928D87C6661144BC0031DC6DC9CD0240216294520000000000C281B176CFDDD15C8425374C9806E02A5CAF82C1163813000456E956507281A12ABE0C000000000F40A5BA0D6A88C2AD4C9AEF1D646B00051397F26E879090E0425F5105D62DC0813EF200000000000262A89B0E2AAFFD681DD2D90368078466866BD4445694A8603E1A7093D9A1C06384E540000000000A34723245899E3B2D612E5E5A0C0E028";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .mem_init2 = "6236CB8B350C8715001F28950402E68267944D0000000000071B66C27D90C70A4CC64AA1EEE29F00406D999974052448A8DE68028023334443B9A58000000000518168761B54D8104A7ECFC264E45DE068B0E93A2123CC0402605FDC00050A084E4AE0A000000000DF4401175B52C210161BD6001802E01120D6C4CD4136F85FA5ABBB50C304E4043A3881C000000000B89CC8CC0A05D581DFCC7C00004642023ADD0904AE7CAF8BAF63E614108E6E0E082C31E0000000008B5D0EAC8F14C8D1EFA4A405AFA5CC7C14DF74A9428D3B63796BDDC584057C59A57E4B8000000000E2BFF4E58FE4C836367F3146451901A292052D513222C35AF516FDD9000345C3";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .mem_init1 = "7BF0E5A00000000025520422912D240AB2884EEF925E8C4BD5CB62FC42B4246105BCC1D900A48080D76495800000000082D4CEE5ADF03818631F12F27475633AC140B65F62C27987C03819B68804A00005D9BAE000000000B3B28BD91916185C35DE6029255B11BB08EC4F8786CC19AFD6DFD43BF5899800EC3741E0000000001AD4A1E05FA3066AEF3E1D1959B53A416FDF0007E88C4F62F7F8F558B0818C02A47D0FA000000000D3427B3A5C2681D83931F022D89645CB614F80E7BBBCAC8171A546528A170E9660874EB000000000AA10688FFCE840A162197E2580BB077FB244404C98E5A0C1E9F830DEB91E0963217AE16000000000B258FB0DD9E9A088";
defparam \VGA|VideoMemory|auto_generated|ram_block1a115 .mem_init0 = "DF344022A64A23986B1F4D9068310E5E831FC038080D633A954B8580000000007BB782113E72A1B4DE4A81D0D54ABC15C9A6791C132D72F1D16A8002C036EC100AF80C4000000000E810E572A7A04389D61A425CD65945EC052F7017AD1CBB32F1A22109814D5C40399962F000000000AEE1C1C64EA005394EA0DA2EC0DAFCA2691C81D244028EFE31D0401080C319E0264012E0000000003D893096D2E000C07ED23292DBBFC96F743B58AFA28B658671A4A01AC18FB4D8C3E91C800000000084B97A75A7A006027942249EC125647A84D8F08ABF97615B382FFC59D24E8584BA6A668000000000758246AD84206CEBC8F9AF22004907DB89E0EE5CD31F3DAE";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a163 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [19]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a163_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_a_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_b_first_bit_number = 19;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .mem_init3 = "FA94B68400000038800000000000000000CB8284D8331217DB8613C11182ABD9A8F0B7E3E6C42256820DD7F80000001800000000000000000081100014DB8E5F787C1BC03FE87EB80014072397FFAB37C503D538000000180000000000000000000638100387EE808039457FE4AF87FA9FAB9EDD29D01A2BDAA4119000000028000000000000000000000000847C09A2948C5F37124DB27D517B7DE5D0BC3EC8A467C6E0000004000000040000000000120400008146A3DA7EB7CC2275F08B3536B801F2DD0F07BA6520A6B00000000C000000878000000019324FF00FFFDFFFFFFFFFFFD77FFECE20F3D0BF70C54B61EA81C2500000000000000000003B0000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .mem_init2 = "1043D3D00BCF67E6FFE000103E80013AE915BFDB3629A2B0BFB3E838000000000000000000020000113FE0C80041F9FC2F1FF43FFE0000470B35AA7ECFFF9C41B47F86680000001100400400200A00001ACBC0E02F365ADC07746BDF63EE10A2FFFA5D01B0000389867E00380000010300400000000000FAB9380C407300423B1BFC6EDEF95DEFD7F7EFFFFFDFFE0009A001FFE80000000100400000000061F588AF1FA01FFF505F817FFC86ECCEBEBA0050F7C8CD7FFFFEB7FBE030000000010060016D1001B000999F4B807001B081DFF37EBF052897DA00018CE2FDFA8820D1CFFDD00000000000200163DB01119FA3C726007679CBBF29F04ABE1DBDD67C";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .mem_init1 = "4F608401FFD83FFF5FFFF9C800000000003002F5FC01E2EA40D5B7030E838B2DE625B99D3D9D31D89BE0076991898C42208D10E8000000180010037DB6406B3A06207001BCD753589C3A6147F2FC2BC5085EB4FFF5A1AF02FF389E9800000008005003A487004753607F24026D77E4C1A1CBE0BF4217DF57A639EFFF1FFFFB79EF163E70000000200001FFC41FC003380494080B77683AA8EEF436CFAD5EFF4BE7115810281F341341FFF0D800000020001F2405D700582E070FA80FDE16C568599948CC5DE3267D7300A83F8E385E0CB7DFE52800000020002A00210E00302C064B2C0C44359F1C5A5824681E388813FA05902715284E5F8FBFC99000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a163 .mem_init0 = "006000000FB0417E003FC009718AB88788064E06982738EE0001E05F3117095FDE0200A8000000000040000000FB013246202007711ACBB019CE9EF8A23DD41D1003F7C69A8E8BB3FEA0029800001800008000000000FAA08FA240678B00009F89D028F4E901CFFC020185B6187D61CCCFDF9B180000180080800000000036600CA7E01E2CAB67FA001C30AA1C7B6A32A904F0CCA2E52EBDD813E898000028008600000000000008EAFCC0D7341FE1CA0A7A3A9082202B9974061140E1F128B7DD36EC48000000000C000000000000001701868DA38D90E13A6862B9EE8C93DAF1449386C821EDC7502F62980000000018000000000000000092E4798AE0C32B";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a163~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a139~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a187~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ( \VGA|VideoMemory|auto_generated|ram_block1a163~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a115~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a163~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a139~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a187~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a163~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] 
// & \VGA|VideoMemory|auto_generated|ram_block1a115~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a187~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a139~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a115~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a163~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~1 .lut_mask = 64'h00F035350FFF3535;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~1_combout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~0_combout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~2_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~0_combout )))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~2_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~2_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~0_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~3 .lut_mask = 64'h10DC000010DCCCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w19_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y32_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFC9200029DFFE7283DA79FFFFFFFFFFE7C2C00011DEFFFE9ABC93FFFFFFFFFFFF0000003699FFFB501DF17FFFFFFFFFC71000017D7FFF9B8664B0BFFFFFFFFFC3B80002F73BFFBBF76EAD1FFFFFFFFFE6500005E377FD275E80DD9FFFFFFFFFE6500003D777FDBAB9013AEFFFFFFFFFF4E0001FF37FF07EA4018217FFFFFFFFF000002F8E6FC9E6480001E7FFFFFFFFF420005FDCEFE15A203E7A43FFFFFFFFF22000778E67F86004FF2533FFFFFFFFF66002E78FD700003FFE0809FFFFFFFFFEC005EF7EE1400176E80C9EFFFFFFFFFAC01FEFF9CA0067F7EC9213FFFFFFFFFA603FDFEFDE837F377B042EFFFFFFFFFA00FF3FDDD407FF79D79010BFFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFFFF221FFFFC9DE20E945FE10343FFFFFFFF862FEFFCDDE95F6FAB16004FFFFFFFFFEC7FDFFE5C2BAC0EE9880142FFFFFFFFE11FDFFCBDB67970DE820384FFFFFFFF263F3FFFBE6432F0FAB9C382FFFFFFFFA2FFFFFF7F303FFFF25DF581FFFFFFFF67FEFFFF1FF4FFFFFF46B841FFFFFFFE21FFFFFFFFA8FFFF68A408317FFFFFFFC1FFFFFFFF33FFFC814B3FF87FFFFFFC44FFFFFFDFD33FF6251F9DF47FFFFFFEC4FFFFFFBCFD1FED4FFFB1FCBFFFFFFE05FFFFFFCFFD0FC1FFFFD2F47FFFFFF801FFFFFFFF7E4FFFFFFF8BFC7FFFFFFC98FFFFFFF3FF8BF7FFFF53F5BFFFFFFCD1FFFFFFFFF5FDF3FFFF1FF9BFFFFFF0FDFFFFFFFEFFCCF97FFFBFE1FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFF3FEFFFFFFFFFFFD96BFFFBECC7FFFFFF3FFFFFFFFFF3FF731FFFEB5D17FFFFFEFFF7FFFFFFFFFFFFFFFFFDB0AFFFFFFEFFEBFFFFFF7FFFDEFFFFCB72EFFFFFFFFFFBFFFFFF3FFFCFFFFFE39997FFFFFDFFFBFFFFFFBFFFF37FFFCDD8A1FFFFF3FF1FFFFFFFC7FFE45BFFED40DDFFFFF3FE8FFFFFFFF1FF81FCFFCC1C72FFFFFFBF8FFFFFFFFEFF75BFBFAF3ED2FFFFF7F1AFFFFFFFFFFFFFCFDF028149FFFFF6EB8FFFFFFFFFFFD3F3F7C11C88FFFFFEDFFFFFFFFFF8853809278C02007FFFF65FAFFFFFFFFD1CE03A1BEF08307FFFFE9FEFFFFFFFFFFBFFA403F820607FFFFD5FAFFFFFFFF8CB0B0C1FFF0AC0FFFFF726BBFE5FFE6CD5002419EDA801FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFF56131FD6FFFF5A96C9201F05E03FFFFF801ADFE1FFF9E703CC811F81007FFFFECE98FFE07FFE9D801D003FC580FFFFFEDD64FFC07FFE0AF000002F4E003FFFFF07FFFF007FFE717BFC001F70011FFFFF6FF09F803FFB9002B1E01FB0050FFFFE8BFE7E805FF9F000001C3FC8045FFFFE8DE0FA001FFFFC000000632C18FFFFFF67FBA4003FFFFE000001437B349FFFFF8EEB48000FFFFFE4000006FFA0AFFFFFF38780001FFFFFFB7000079A80CFFFFFF00E80000FFFFFFFF0401F3FC097FFFFA44E00000FFFFFFFFFEFCFE000CBFFFFF03A000007FFFFFFFFFFFD146087FFFFF798000007FFFFFFFFFC3FD28187FFFFE8800000007FFFFFFFFD8B0EC087F";
// synopsys translate_on

// Location: MLABCELL_X47_Y32_N39
cyclonev_lcell_comb \control|colour_out[20]~4 (
// Equation(s):
// \control|colour_out[20]~4_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [20] & ( \control|gameover|altsyncram_component|auto_generated|q_a [20] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [20] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [20] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [20] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [20] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [20]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[20]~4 .extended_lut = "off";
defparam \control|colour_out[20]~4 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \control|colour_out[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N15
cyclonev_lcell_comb \control|colour_out[20] (
// Equation(s):
// \control|colour_out [20] = ( \control|colour_out [20] & ( (!\signals|WideOr22~combout ) # (\control|colour_out[20]~4_combout ) ) ) # ( !\control|colour_out [20] & ( (\signals|WideOr22~combout  & \control|colour_out[20]~4_combout ) ) )

	.dataa(!\signals|WideOr22~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|colour_out[20]~4_combout ),
	.datae(gnd),
	.dataf(!\control|colour_out [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [20]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[20] .extended_lut = "off";
defparam \control|colour_out[20] .lut_mask = 64'h00550055AAFFAAFF;
defparam \control|colour_out[20] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFF8F3F3FFFC9AFFFB66CCFEBFFFFFFFFFFFF3EFFFFDC9CFFFEF7D2B0FFFFFFFFFFD77FFFFFB9FBFFFDFFFD3DFFFFFFFFFFE7FFFFFE75DDFFEFFFFFF8BFFFFFFFFFE77FFFFCFBF7FF9F071DCEBFFFFFFFFFE2EFFFF9FB37FFFB038C76BFFFFFFFFFF39FFFFBD737FBF4FF037A4FFFFFFFFFE39FFFE7FA7FCF770C00FB4FFFFFFFFFF3BFFFDFEBE7FFF9D0003DCFFFFFFFFFFBFFFFBFBE4F867420CE3E47FFFFFFFFF3FFFFF7ACE3F7A00EFE13EFFFFFFFFFFFBFFDFFDDE7C0002FFB07E3FFFFFFFFFF5FFFEFFED78000FF7E0F89FFFFFFFFFF5FEFFF9CCB801FFFF88B87FFFFFFFFFFBFFF9FEDCE83377EBC57E6FFFFFFFFFFFF7F9FFBC76FB7B74FB7DA3FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FFFFF3DEFFBFD9CD18B3EFFEDFE7FFFFFFFFF9DCFE7FF9EC079E5F90BFE7DFFFFFFFFBDBFEFFFBC731FBFCFFFFF7FFFFFFFFF39FFDFFD3FDDA480EFFFFE3CFFFFFFFF79BF3FFF3EDFF309F9FFFF7C7FFFFFFF3DFFFFFFBEB7BFFFFFC97DFF7FFFFFFF3DFEFFFFFFCF7FFFD9F16FBE3FFFFFFE7FFFFFFFDF22FFFF503D4E7F7FFFFFFE7FFFFFFFFFD2FFFD0073EF7F3FFFFFFEFFFFFFFFBFD1FFF1F0FFFEFB3FFFFFFEFDFFFFFFDCF97FEF3FFF9FFB7FFFFFFC3FFFFFFFEEFEFFE3FFFFDEFB3FFFFFFA35FFFFFFF7DE1FEBFFFFD4FB7FFFFFF820FFFFFFFFDFAFE3FFFFFDF3BFFFFFF840FFFFFFFBF7F7F7FFFF7FF77FFFFFF83DFFFFFFFCFCFAFCBFFF3FFFFFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFBFFFFFFFFFF7FF78F7FFF7ED97FFFFFF3FFFFFFFFFF7FF52DFFFFF3CA7FFFFFF7FF3FFFFFFFFFFF5FFFFEFEAD7FFFFFE7FF3FFFFFFFFFFEFFFFFDE334FFFFFFEFFFBFFFFFFBFFFCFFFFFCAE867FFFFFFFFABFFFFFFFFFFF4EFFFEDBF9FFFFFF9FF8FFFFFFFFFFFBE15FFFFFFDDFFFFFBFE4FFFFFFFF7FFFFFEFFBFFD1FFFFFF7DE1FFFFFFFFDFF4FEFFFF5B43CFFFFFF709FFFFFFFFFFFF1E3FF9C02F9FFFFF7FB9FFFFFFFFFFFCFFEEF3F99FCFFFFFEBF8FFFFFFFFA380FFAEFEFFFE0FFFFFE1FDFFFFFFFFEE97FF5FF83FFF07FFFF37FF7FFFFFFFFEEFFE7E7E6FFE0FFFFF3BFE7FFFFFFEDFC0A87F5EEDFC0FFFFF13DD7FE1FFC644B0023F1F79280FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFB7FDBFF3FFFF0235EB3FDFFFE01FFFFEBBF9BFE2FFFD883FECFFFF3B005FFFFE1F7DFFC07FFFF9FFFFFFDFB8809FFFFE5CFBFFE07FFD13FFFFFFDFCC00BFFFFFBFFCDF407FFE4AD7FFFFFF04011FFFFF7FFFDE003FFCF00193FFEF6801FFFFFFA7FF7D001FFFC00000AFF7600D8FFFFEF1F859003FFFF800000247681FAFFFFF44F1BC001FFFFE000000C33E33BFFFFFEAFDE8001FFFFFE8000003FF7F9FFFFFF0DF60001FFFFFFF78000A7C1FC7FFFF880600000FFFFFFFFAE01EBE7FCBFFFF960E00000FFFFFFFFFEFDF23FFD7FFFFCD7000000FFFFFFFFFFFFC4FBF8BFFFFE3F0000001FFFFFFFFFF1E89BF03FFFFF0400000007FFFFFFFFBF1BC5E87F";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N36
cyclonev_lcell_comb \control|colour_out[21]~5 (
// Equation(s):
// \control|colour_out[21]~5_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [21] & ( \control|gameover|altsyncram_component|auto_generated|q_a [21] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [21] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [21] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [21] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [21] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(!\signals|currentstate.gameover~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [21]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[21]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[21]~5 .extended_lut = "off";
defparam \control|colour_out[21]~5 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \control|colour_out[21]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N39
cyclonev_lcell_comb \control|colour_out[21] (
// Equation(s):
// \control|colour_out [21] = ( \signals|WideOr22~combout  & ( \control|colour_out [21] & ( \control|colour_out[21]~5_combout  ) ) ) # ( !\signals|WideOr22~combout  & ( \control|colour_out [21] ) ) # ( \signals|WideOr22~combout  & ( !\control|colour_out [21] 
// & ( \control|colour_out[21]~5_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|colour_out[21]~5_combout ),
	.datae(!\signals|WideOr22~combout ),
	.dataf(!\control|colour_out [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [21]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[21] .extended_lut = "off";
defparam \control|colour_out[21] .lut_mask = 64'h000000FFFFFF00FF;
defparam \control|colour_out[21] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a236 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [21],\control|colour_out [20]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a236_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a236 .mem_init0 = "FFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a212 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [20]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a212_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .mem_init3 = "00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .mem_init2 = "000000000000000000000000000000000200000000000000051080040000000000000000000010040000000000000002001068000000000829500100600100000D6FAC4C000000000130030000033FBD0000000000000004200298000000000210500000000000C002DCD3340000000007A809F00007F339000000000000024042007000000000008F9C00800000000000033FD4000000000BC61FA00014F26700000000000000200C4000000000000007063C00002B807C000000880C000000118E0FE8100C7E7B000000000000040000C400000000000000D381000170EF4800800F407200000020E007C0800003EC0000000000010400000CC00000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .mem_init1 = "0461400000010828E60030BCBA0000001AFE62B80000272E00000000000000400000C80000000000011CE0000000000196004CC274000000056103600010232400000000001BD440000008800000000000447006084104821E00972C0000000000927D9000000F000000000000400001800000980000000000024A4B0703B51018006810000000000151FFB000000000000400000043000018000019000000000001B5B60008001C000200280000000000A033D00000000000360000200800800100000090000000000202A800000000008D061000000000000055500000000000730000A0100000001000000B0000000000005000000000055609100000001F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a212 .mem_init0 = "FE10B8900000000000020202000000080003000000B0000000010000000000000A890628000000E5F1EC40300000008000286F050800000000003000000E0000000101041000000004057074000001101DEA00C000000100002200901000411C000002000001C000180062DA2800031000198838000008FC20F4014010000200000000000006A0060000002000001C00120091A2140804AFFEEE7C00FF879517DFE400B000000000000000000009443200000006000003801200BEC6087403F87D65563F0C4A4EAB207801500000000000000000000610220000000020000030066015693FB8130B03803AC1D1B78A94C0000090000000000000000000004006";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a212~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a236~portbdataout ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a212~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a236~portbdataout ) 
// ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a236~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a212~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a68 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [20]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init3 = "00005FD4600000653C75EFDDA8090760000037EFFFDCE004C6611A2000000000E2BC4CF070000000000070B000000083107390C948000400000003B92599F7693CEC7FA00000000030CDE06300000000003FC0100000001B6055B13248000B8000000078DB61BCFBCF0F9F200000000097A2E4E5100000000DE000180000003B55865CC05000010000000073FE40665E52D26A30000000008C7D9109300000035800000F0000003D679890D0403005800000003386403005514568100000000038B44778B0000062000000066000003BCBF31070806001800000003C0500001BFE00087000000000FF412152B000114000000002600000731FB1405100E00180";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init2 = "000001A47F80006FC600006800000000AAF7AAE7E001280000000001E0000044E053600100A011800000017812400002C54F807400000000E2076FEE4023000000000000C0000017F08610C1911FC080000003980580000042704058000000007FCDE6FEC5200000000000030000000F254E01226200D100000002A00E00000240E0407800000000295FF1AC480000000000000400000006334A00C27C01B18000000BE0000000000A0040280000000004A9BA4C000000000000000F80000003F90C00018000D8800000EF80000000000000C03000000000014A98E7000000000000000700000000000000000000060000009400000000000000C06000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init1 = "EA5ABC2580000000000000011000000380000000000001C000006800000000000000C020000000008C91D8D4000000000000000090000001E0000000000000400000000000000000000940200000000109E7B834000000000000000073000000500000000000003C7FE0000000000000000F802040000000AACDF00000000000000000000F510009C800000000000003FFD5000000000000000C002000000000DCAEA800000000000000000004DFF1CFF000000000000000003DC00000000000000BF06000000000C25E7000000000000000000000207EF800000000000000000003C000000000000000F85000000000C2A9E000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000B80000000000000008680000000003DAC0000000000000000000000000000000000000000000000079E08000000000000848000000001D3800000000000000000000000000000000000000000000000004FF8400000000000C680000000089D400000000000000000000000000000000000000000000000003007D80000000000A30000000004DF0000000000000000000000000000000000000000000000000000003800000000002200000400073D00000000000000000000000000000000000000000000000000000011E00000000022000000000CAC0000000000000000000000000000000000000000000000000000000FE5000";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a92 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [20]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .mem_init3 = "0874EC3EBCF7BA8C4FD582A0000000001B470C72F1A7B39E11366A3D10D486DE30BB55DD12D7FBF4310B24017DEFB3794F28CF610000000063CF914811A9973B7B28D60FE7E35D659B183913E9D4512CE4BEA45D61A77E98BDD1D37000000000452A0CF164359D0E68FFED0A77E9FCF83AAEA26CA3C41ABC9D000407044D17EA9F7E7FA00000000050194DB914371B98C59F49AB4E4DA69D6254DD1C20ADC44D503A0005012B10B47FA8166000000000226A7BB995FA0262B19CD457056B23942D1A5A8BB355D7ADC54A806600887894A7E99AE00000000050E05758443F032E244B61B5A0C15CCF2A1F76FCBA3B18F31C171C6E49E2B6BDCF12FDE000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .mem_init2 = "193303B97345B73617A100351A3BF57A8CA62B21A2D4EBDE34352C2AB8A5CD95EF2E74A000000000D448A942881B8E3BD5483FF732EAB7B796B2DFBF43006C5A3CBF2C69E5743B5A56ADFAE000000000E7CE1D0B9C04CD79BEFFBFFAA89BF9F3414F36F20BC00344403BBC0C395C2CD87BC90560000000006E0EC60C361FCE4AD09B01BF1A4634FEAAB6B79B2460058086A6406790256B994655D36000000000A43FB37C7DEDB420CC00224379B3E6B59CB8E5EB52700601E6F28505423EA42D048D31D000000000D7BAD5536CFFB4DDA0003FFC300709E0F08D23B325A00600FFD240B44B97A4E71CD9523000000000783092D9C41CA07440001EBB4A015BE4";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .mem_init1 = "E6AEA2DB2D400381FEEB57E652ECED3CEC7D611000000000F4AD2970E48165E100007B6006065921649533E5C4C000019A8B8F93AFC21A4B8728739000000000C8C40C158209E500B00150000407C264C625CDFA3C000000276238400C9DAEC00A14A3D00000000002FC58E2B49976A7C17E0000020005029754B0F4280000802FD90C62BC003CA7B948C39000000000265BD35477D808A53FC0000002000133820CBFBAFA00008008155D1318002F5BD3ACD6C0000000008BDD133884DF11EBE8000000000007B866A5B29D370000803A1A093130002BBE4E0D2C8000000000936895EBA10A285C400000000000015BEB36779A180001800A218BEDA0000F84";
defparam \VGA|VideoMemory|auto_generated|ram_block1a92 .mem_init0 = "AEA3DF4000000000E531AA75E49CF5F5800000000000044F4734C563D1800181A03D9085400008BA3E22347000000000874A4A0C8109CA1D80000000000000ABD3FC3A3E00C0018610DBED68C00001DA0A528B1000000000AA13733AAA44F1EEBF00000000000033B60DE6EBB838088C089F9E51A0018BFC4F5D65C00000000094C0F0FB360780107FFFC000000001142ACCDEB244061C10CA167F43C0079F4CD4EBF7C00000000039C522C2723400000000400000433262D93E5A8EBC0153E90005D047F809D4EFC67BFD8000000000A44F90776FC00000000040009310006B5E7A1EE7C4A405AC0000DC6D63780900CFFDF6E0000000001BFEEFBCA6000000";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a44 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [20]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init3 = "0000026000000C00088000000000000000000000000000000000000000000000000000000001F8000000026004000C000E00000000000000000000000000000000000000000000000000000000001000000002200300000000000000000000000000000000000000000000000000000000000000000013E000000460070000000000000000000000000000000000000000000000000000000000000000000FF8000004600200000000000000000000000000000000000000000000000000000000000000000000180000046000000000000000000000000000000000000000000000000000000000000000000000001800000C60000000020000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000001770000C2000000002000000000000000000000000000000000000000000000000000000000000000FFFE08C20000000000000000000000000000000000000000000000000000000000000000000000000801F886000000000000000000000000000000000000000000000000000000000000000000000000000011860000000000000000000000000000000000000000000000000000000000000000000000000000118600000000000000000000000000000000000000000000000000000000000000000000000000000F02000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000060000000080000000000000000000000000000000000000000000000000000000000000000000000600000003000000000000000000000000000000000000000000000000000000000000000000000008000000020";
defparam \VGA|VideoMemory|auto_generated|ram_block1a44 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [20]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init3 = "000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init2 = "000000400000000000000000001F0000000000000000000000380300000000000000000000000000000000400000200000000000039FE080000000000000000008FFFFCC00000000000000000000000000000040000000000000000003281F8000000000000000009F00003F8000000000000000000000000000004000000000000000003CF001800000000000000000E000000180000000000000000000000000000040000000000000000020000107E000000000000074C0000001000000000000000000000000000000400000000000000000200000FFFE0000000000007F80000001800000000000000000000000000000D0000000000000000240000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init1 = "01C0000000000020000000010000000000000000000000000000006800000000000000024000000000C0000000003FA00000000100000000000000000000000000000050000000000000000620000000009F00000001FFC000000001700000000000000000000000000000600000000000000005C0000000007FFA000011000000000001300000000000000000000000000000A0000000000000000400000000000006003811000000000000800000000000000000000000000000400000000000000088000000000000020047EE000000000000800000000000000000000000000000400000000018FF707000000000000002E0400000000000000050000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init0 = "0000000000000000000000C000000000D8FFFF8000000000000001FF80000000000000003C20000000000000000000000000004000000000E94000000000000000000000000000000000000003DC00000000000000000000000000C0000000000780000000000000000000000000000000000000003E0000000000000000000000000040000000000000000000000000000000000000000000000000000260000000000000000000000000400000000000000000000000000000000000000000000000000001C0000000000000000000000000400000000000000000000000000000000000000000000000000000580000000000000000000000004000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a92~portbdataout )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a92~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a68~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a92~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a44~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~0 .lut_mask = 64'h0505F5F503F303F3;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a164 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [20]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a164_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .mem_init3 = "FEAFB2E400000030000000000000000000090103B020F30FE250034106FCAB06441FB5DD8307BFDA82BD07F80000003000000000000000000024100604C83C38F8405A003FF78FBBFFF3F9831FFFAB354158D0180000001080000000000000000006381103B7EE9FFFFE843FE4A97DDDDA0B23FC8749DD1B9F6C5DE80000042C00000000000000000004000001EFA1013083C6F9E8B783BBBAEB9DE1F2CF0BFAB20776080000040C000000000000000000001000048908F750400C02F7F1B7353180093EB4DF69391522A7C80000000C000000F80000000010CA8FF081FFFFFFFFFFFFFFC97FFEC33FF9D17FB287C64A6A8C05E8000001000000000003800000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .mem_init2 = "01801AD893DD47E6FFE000103E800139FCE33F8C77FEEC2DBF77000800000000004000000002000001BFE18813A4FE9BA03FF42FFE0000470805AA7E4FFF9D490DBFD66800000011000007FFE00C000380828FF8166FA80004C00BC185EE10A2FFFA5501B0000388DCFE0018000001030000040000000CFFA12421F04300453F83F34E770B71EF57D7E7FFFFDFFE00192001FFF800000001004004000000D10C3ACFE7A007E1104F807FFF591DEEFCBBF410A0B83A81FFFE07F80E48000000010060019580008AFF28D184A0FFFFF6DD500CB132582CEEF81DDC000303FC7BE5B330001800000000002001B93101068182064F803187F878D801DD3E16A47251";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .mem_init1 = "C8E07B807F3C44FFA000063840000000001002F49C8076C35147C9006779B0CB0807F1C0C47CCBFFFF8000EB8007CD1C003B76F80000001800300239A60063311080F00082415D000E09FA80E390E27DDB66C801A5B7D8839C0480980000000800500331948026D7510ECB0780006EEFC8BBE0BF1E05EE989E780FFF9FFFF883F6AE3F60000000300041FC2B56C04E1A05F70E086C673BE4EEF4361C4CEF899FE5220810881F2014C1000FA800000000005FB804DB009848070DA40E2D18DE9EEABB49C8547C166DCC00C82EA6285E14D008EDB800000020006600200C003052C14BE0102F3E32845BF45FA80FC98D55F0059021192E4120F07EFF0000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a164 .mem_init0 = "006000000FA0011A043F20071BF4BE007C1C3E00002FB9EA0005605F1917001CD7E27F380000010000400000030001128A8B7010B16C8D0D57DC1FFBABE635E51003FFC6B28F7A00017FFDA800001800400000000000C6C887A0C05B230000BE87900EC32602F9FD0006023322796E7F47FFE318000010000100000000003C6A88AFE0009D8024EA097C4E0DD472D0D2A805389E0BE7236C67ECB18800001800840000000000000B45C04091AA1F01823C02671774073089540180D44EFC3813AD20ED58000000002C000000000000001F008E143780DFA0BA59E8B29C2916CAD00203855000A5005FD07318000000000800000000000000001EE77908A14D10";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a140 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [20]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .mem_init3 = "ED11DD154A31186FD0811D7047077EEF8005E30800000000A000000000000000004C74910AFC49A00B8DEB3FB0095F13F2C516FED0343B80E857D2C8000000007FC00000000000000007E90F916F0BA02926F3E2C2D8FDE8700035FFCE660048E3F81FF800000000E57FC00000000000000F44879FC71D6F5E240551EB425B74F0691F48FC1825000048461800000300C8377FF80000001FFFFF994B1E0CFA4D553B1E77BB78483AB04802013A535996008016080800010070AA43A7FFFFFFE4C0D6EBC517645FEFBB8604DE01E88F4CB002FFE19FFFCFEE5DF61A38080000009482CAA71F021BB0A60D1546104241606078118B91FB03448800AEDF171EF5C0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .mem_init2 = "C002377820000000189B91DE679960031892E880189D80B0852110AF4BFB0C18DD00D0353A000635BFF153B800000000FC90C361DFC583268E208B23087DEC63A036113432FC120ACA901E80C0211CAB3E54343800000000758BF5E3BBBFC480F0D0D291E86016326F1811E90DD6D23A65E32006180AD83F56504EF8000001E32CB6164D1B0A920492834CA3887D01AA83CE30C229414D2BA08F3B594A39703478566CD800000160A197850F33EAD5D84FA6999342D89EA70F9990D4EF9034A21A333EB1A05FC81ABCA141F000000000FC438DA71107022089AD2B8282FCA3062B89330A00010D9B60DE540E4EB6081B594989500000800050546109D6001599";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .mem_init1 = "62018487CDD45F063751F5AF39A32746E877BE6729D1681BAA39C98000008100F88A80F0FA422712BF07C421D029834A3BEFE19619BD3A20094CDFABF0154415B900077080000300D4D1D1621AB9340381ADC3538A367D0B1C2AAA26EF3598D12C1760880087780CE32408B080000360F3E713C4FC31540452DC171B2E7E6C182FC98F1D2294B0BED7FC80FD3B3478070DA41A4000000062D75965C73C15D5BC6C6B8E29CA9527B894F83DE5498BB7CA5877AF0BC7F35E03085B21200000003072326675EC2F26E7266CFE153A28B40C45D694C1BD0563491C0D8F013F30BD0310FEF1000000003123BF847BFC9D956A142F030C7D7629DF85E799AE7A79F0EB";
defparam \VGA|VideoMemory|auto_generated|ram_block1a140 .mem_init0 = "BC9EF0E1DEF89E0710474D400000000026374A60A9D944B15A72C91C5AB686F9ED58176FEF49AD80AA87238E2F36CC081087888000000000FA0203F1FC52652780CFD6A46223B31A5FD52489D61DF55E52C67FFDCE81480119C00DE000000000DDF2B4457907070BBBCF7EB67CF91A030558166A4C0A06A04B3105AF3300740B2BD0D20000000000F84020B6798A9569DB0BC3109D453411559DE8AF7F843B405E7AFBD09FED101E15A1040000000200BF36891E1484129D4534A65402141A43A74E544186C0175045740E20B83F28020F2EBD0000000300E15618FE0FA8BA4334879081784500C62D5B11ADFF69B6A84CB27684BB61680E17F753C000000000";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a188 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [20]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a188_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .mem_init3 = "000000000600000601E83F32401CFF0E57BDED4EE0C805000000001000000000000000004000000680000000004000004055514CF9DB257C0FCE00FFFF300000000000100000040000000000A008004740000000000C000000072881632A143B90300000000000000000001800011C000000000750200482C00000000000C00001005000FE5DEA82D000000000000000000001F80000300000000009608100837C01000000000C000130400001E001DBA000760000001000003FFE880000300000000010C000720066028000000001C002130000000000314387A90F8000280003DE28EC000000300000003E9003B00003FFE7000030000800811FFFFFFB07EF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .mem_init2 = "847B0794770010003D820584000000600000006E400500000586DA800048000080103FF00004F80A4B60914F5CF00C0FCA0264AC000000700000102A00100000000645980048000007007378680602A0B53D3DFF882FF3F19E6A705400000060000038080280000000000FE600300000000D900C0000F500AFD93DF31FF3C1032A7A0C5400000000000010400800000000000E31F83800000000702400020100B148C032520B05B3F38F9BDC0000000000000201DA00000000001803BFC400000000E00F826522200C3B7FC88CF003C0435B30A4000000000000002C3100080000002000D46600000000C00000925583E3801C26E348033CE776836400000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .mem_init1 = "00000780AE8000000000000000F7800008019E0810502E452C3F8647DCA00C13C3FFDCAC000000000000080041C000000000000000057F03F78EE1F6282024A7DFF2A32D7F40133ED014202C00000000000008000080000000000000000321FF057424B55008924661C0C5FAC480DDB2B199964C000000000000000F03C00000000000000000007C31875290A08065AA827D26BD37417F453671FF5C0000000000000839C7EA000000000000000000000A08FCFD4140A2DDFF1E4154693F318C1CD63B5C000000000000000039F8A000000000000000000010788CEF00804110FC20111275A2C8B8C0AC527400000000000000000070F1C00000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a188 .mem_init0 = "07A18006FFC600A6657DB810FC1B9F2946CADAD400000000000008000000E1F1800000000000000079F8BD84FF39605BBF33D59A7BAA32F1986FB4A40000000000000800000000FF2380000000000007F92310844036902F6C00C76D7407600D201F9F64000000000000080000000000004600000000003C0679F5107BADFFF1DC91FEA58E91B70B06054D0400000000000008000000000000004E00000003E0419028B98059FFAFB857CE469E9E52FF04E5C3E400000000000008000000000000001B2C000FFC9110E18D193FE43E7279483EA5FF870D2A2B57E034000000180000000000000000000100D70031831EB006200008B25011A83E48BA55E2072F";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a116 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [20]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_a_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_b_first_bit_number = 20;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .mem_init3 = "F31F19C604E7EB27281F591059E9509412F0ED8B197F013C639EF217F3B5A8030ABB928000000200F961526431B7E3491F6B15E98FA06A4E5B4D0C8BD4C87FCF7EAA029D435A780E148137200000022456103D02204EDA80CE3019BAD5CCE84D2948206625175FC0035C94D7F5140C0212ABC32000000004F88997134C31AD2D0C5A1134FBE27E04A56A783F16D49AB20044C3901B03F8101441E34000000000134AD2A22566840B90C98A91B66490A150AB6E2CAA53380E04641100D522D404156F6240000000002A6A4D9208E2DE16A99B9910D1E42853E9B68F62443D4A8403F0DD073FF9FC063D6E564000000000F9471E06F66BE09046CAE56520E0802C";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .mem_init2 = "237EE24D9D84953F087C7C1E8D332E8451B76F400000000001187A64DF36C73B2D154A21E020AA8062F6BB364405144F78AFC813A033B34243352F0000000000A3207C920D7EDA296AEA37C21F6064616931E55341233F8642E87FDF800D0E0C4842A0A0000000000347C0294074CB374C3BD2001360991B20D90DC0C4BF5EF62C2B94F4DCF6FBF43D21ECC000000000CED129DE617585D1DD845C0035C0562C5A0CF1B2EB3BAEAC8F6ED9D9FF78907088AE3020000000009B549CACDA7584F1FFA5B405A6079C419C7C91E0E4152CD1FB6A3C130400181C7553E28000000000CEF21C76BE35C824575B334675F50EBE62B6DC123062D738F1FF09CC00044783";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .mem_init1 = "6F702DA000000000C95696E4A2AF2C3AD4A94EAF8CD092687AACEC6C02B532A64D10C1C600A5E081E5A2B3A00000000002C2C2479481A418431912F878345185AB505AFC9DDE4B93C1738C5E3404B00049B897E0000000009112966DC0561A143593622D2B707C1334B176647B9AC3362197703E285BA80045A709C00000000018967EBB872F06486F079D1C499969DC18CC00062476BAD9C4163D282C2E600047D5C600000000005352A0ABC23E81D939B5F422E09D4171D32C002640BE641F79D43C3404F6483EAC2ABFB000000000AA2818999DAC400592855D4511BFF3595F6A814C43CDE38800962CAF4C2AF3461D39DF6000000000309D400CC9F92008";
defparam \VGA|VideoMemory|auto_generated|ram_block1a116 .mem_init0 = "DA3419F216CADB316F70AC94EB2D56D745B6C468090D6CCB0C3926C00000000031F94A7B7BF2A1BC50CA8FD0DFC96D66BD20461B7FE2CFAF97608001400BF6401AE606A00000000019B9EA7B06A04308868BA28D36DB44C0E30D571455B4D948BB0C2105019DBE0004EC6150000000003EF60947ADE007B8CCA4CA5870DBD1DC43558C828623CCB810FC6000036B192003FF912000000000BDF4B4B137E006C0F6DF72F7839CD51534893445C722AB536004D05E5BE4CB1868F21D600000000085A97B717C2001865B0264C1D164A378B0DA97FE3FDC81B567C5B82B7B38FBCCAA0B8F20000000003D9204E564A0787F08DA3FFA105FF0BBD3739D221B81F1D7";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a188~portbdataout  ) ) 
// ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a140~portbdataout  ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a164~portbdataout  ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a116~portbdataout  ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a164~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a140~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a188~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a116~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~1 .lut_mask = 64'h00FF555533330F0F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~0_combout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2]))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] 
// & ( \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~0_combout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [2]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~2_combout ))) ) ) ) 
// # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~0_combout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~0_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~2_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~0_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~3 .lut_mask = 64'h048C008826AE22AA;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w20_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [21]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init3 = "000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000020000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init2 = "000000C00000200000000000001F00000000000000000000003FFF00000000000000000000000000000000C0000020000000000004901F8000000000000000000900003C000000000000000000000000000000C0000000000000000004F7E0800000000000000000E0FFFFC0800000000000000000000000000000C00000000000000000030FFE8000000000000000009FFFFFFE800000000000000000000000000000C000000000000000001FFFFEFFE00000000000007CBFFFFFFE800000000000000000000000000000C000000000000000001FFFFF0001800000000000407FFFFFFE8000000000000000000000000000005000000000000000023FFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init1 = "FE4000000000005FFFFFFFFE8000000000000000000000000000006800000000000000043FFFFFFFFF4000000001FFDFFFFFFFFE800000000000000000000000000000500000000000000001DFFFFFFFFF7F00000000003FFFFFFFFEF000000000000000000000000000006000000000000000023FFFFFFFFF8006000010FFFFFFFFFFFEB0000000000000000000000000000020000000000000000BFFFFFFFFFFFFF82047EEFFFFFFFFFFFF400000000000000000000000000000400000000000000087FFFFFFFFFFFFFC003811FFFFFFFFFFFF400000000000000000000000000000400000000018FFFF8FFFFFFFFFFFFFFDE03FFFFFFFFFFFFFFFB0000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init0 = "0000000000000000000000C000000000E080007FFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFC3E000000000000000000000000000400000000017BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3C00000000000000000000000000C000000000F87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000C000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE0000000000000000000000000C000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20000000000000000000000000C000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8000000000000000000000000C000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a45 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [21]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init3 = "FFFFFA60000008000E8000000000000000000000000000000000000000000000000000000001F7FFFFFFFA60060008000E000000000000000000000000000000000000000000000000000000000017FFFFFFFA2005000000000000000000000000000000000000000000000000000000000000000000101FFFFFFC60050000000000000000000000000000000000000000000000000000000000000000000FF7FFFFFC60020000000000000000000000000000000000000000000000000000000000000000000017FFFFFC60000000000000000000000000000000000000000000000000000000000000000000000017FFFFF460000000020000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init2 = "0000000000000000000000000000000000000000000000108FFFF42000000002000000000000000000000000000000000000000000000000000000000000000F7FE07C60000000000000000000000000000000000000000000000000000000000000000000000000801F78200000000000000000000000000000000000000000000000000000000000000000000000000001E8200000000000000000000000000000000000000000000000000000000000000000000000000001E8200000000000000000000000000000000000000000000000000000000000000000000000000000F02000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000060000000380000000000000000000000000000000000000000000000000000000000000000000000600000000800000000000000000000000000000000000000000000000000000000000000000000004000000038";
defparam \VGA|VideoMemory|auto_generated|ram_block1a45 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a93 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [21]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_a_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_b_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .mem_init3 = "BEB4A8647D0BC2F55001752000000000EE8B045C3067A86176C813B200E5F1619ED30C22E6799043EA01204F3DFDCF695ADD342100000000DC209CEC366884D1C4D71EC3BF1AA29BFFF402EC1D31D505433EBC7C5AB89243322CA8B000000000FBD4421887F370F59700EBF38F01033EFFD4BD1B57BEAB530B000404003AEDFB60A28860000000008BE273D966F3C4673EE741BCFFC099E2FA3482E3CF6E6BD46C3A000704D4242BC85169A000000000DC938589977DC0B9CE7CB0130209CCAC333C657C4DACBDAAE14280650397753B9992E52000000000EF3EF9C9A720D853D82EC00DE022BB7DCA2F090F7857059EFE15045D7862A9C290E8126000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .mem_init2 = "87C11606708A4849EB897C3CFA380AC5C5A654DE262929DC3615286138833A6AF351BB20000000006FB43EF16BEC018024D7FFF8F2E5E9CCE6BCCA47A7FFCA893E9D28233F5044E77C90052000000000183107FB9C233222D6C040150854C4009112290F62FFFFF9E201A0470950932E44B4FAA00000000091F00AF7C83C11A5909BFE7EAF63D7194B760C672A7FFB7F06BE7C57D00CF5691BA82CA0000000005BC04C733C6A5B8843FFE3D3B76BCECA5CC60A547DFFFD7F66F285FC32205BFD2F77CE10000000000841400C6FD84B5F9FFFFF0097C2757772311C093A3FFBFE7FD24792EBAFFC439D278D100000000085C1AD0604195F743FFFE13B367D279B";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .mem_init1 = "D09B1D24D35FFE7E8000904A8FDA1BC71A019ED0000000000B40D6CF208A99D0FFFF9F1FFBFC2E0DA5074C1A38FFFE7EE165A00E40373D3DA2108D10000000003135F1A0200117002FF94FFFF9FBC0C596A11305D0FFFFFFC6B9E017DF6EA0BECDE05D1000000000CD01A71B2018BEA7BE79FFFFFDFFFA1486874F0BD0FFFEFFC69BD45F0BFFF50B23A13C500000000018A3A8AB80F0A824CF3FFFFFFDFFFE13B1EB544D12FFFEFFC0E55206D7FFF4A4105209000000000074428CE7691E8CE8E7FFFFFFFFFFFF07375E4C62D6FFFEFFC228317EFFFFDA597BFFC14000000000EFA95A141C1E665E3FFFFFFFFFFFFA05B397A845D9FFFEFFC61CCD524FFFFE3B";
defparam \VGA|VideoMemory|auto_generated|ram_block1a93 .mem_init0 = "725E2080000000000FC97F281B2C31F4BFFFFFFFFFFFFF9E07512ABD217FFEFEBCF3A16ADFFFFB551873CAB00000000011E3B5B201A9CEF9BFFFFFFFFFFFFF0F5B1FE5C1135FFEFAF0D70435FFFCFA3584FFF41000000000566ACC814ED4F1EE80FFFFFFFFFFFFB9360F7917BFDFE2EBDF96D0B33FFFF81BC0DC6A000000000069B90E24320780107FFFDFFFFFFFFE1D2DBF214D43FFFC0F450A80B7FFFA685B4B17AB000000000047B2DD3CD03C000000005FFFFF8332E3DB27E9777DFF33D17FFD583DDFF0EB9009840340000000005B706C0FE3C0000000005FFF130FFF9C1627D99804A386ABFFFDA6A75C91069F4100116000000000EEE413BA8A000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a69 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [21]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .mem_init3 = "0000405C1FFFFFDFC43750222BF119FFFFFF3F9FD9BC9E3F2390C520000000009F259CE9D000000000007FAFFFFFFF5EE417EC300FFFE99FFFFFF5DB1E72A75E8B41C9A000000000CB36032200000000003FC01FFFFFFFED8804DCCE37FFF69FFFFFFFFC8C0F10CC100B9E200000000038050D9E900000000FE00017FFFFFFDC0847A9384FFFFA7FFFFFFFF7CC1FC50DCD8DFC30000000007478145250000003F8000008FFFFFF82921878305FCFF9BFFFFFFFF2341FCFDAC680181000000000CCBCD09AF000007E000000065FFFFFEC8572E0C0BFAFFFFFFFFFFF3FC63FFFB1998008700000000003396A4770001EC0000000024FFFFFDEC6B200717F6FFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .mem_init2 = "FFFFFE2FDD7FFFDC218000680000000044BE80FF2001D80000000001EFFFFFA7135CB0017CA00FFFFFFFFD6FED3FFFFD244F8064000000005E5FE3E0E03F000000000000FFFFFFE1BE16A0C1ED1FDEFFFFFFFD6FF1FFFFFC8170406800000000017E52F946E00000000000037FFFFFF64A1001224200CE7FFFFFF94FF7FFFFFDFF1F406800000000AA7EF99BF400000000000004FFFFFFFBFCEE00C27C012E7FFFFFF89FFFFFFFFFF1FF4068000000002D6EB23FC0000000000000087FFFFFFC550800018000D97FFFFF517FFFFFFFFFFFFF407000000000F34A98DA00000000000000077FFFFFFF00000000000006BFFFFF05FFFFFFFFFFFFFF402000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .mem_init1 = "685AB29B80000000000000016FFFFFFF800000000000019FFFFF87FFFFFFFFFFFFFF4060000000008EBAD0D800000000000000008FFFFFFEE00000000000005FFFFFFFFFFFFFFFFFFFF04060000000010BC6B03C000000000000000070FFFFFF900000000000003C001FFFFFFFFFFFFFFFF78060400000007AC0E00000000000000000000B2CFFF10800000000000003FFC27FFFFFFFFFFFFFF40060000000003CAFD800000000000000000004DF8187F000000000000000003CBFFFFFFFFFFFFFF3F02000000000227B8000000000000000000000207EF800000000000000000003BFFFFFFFFFFFFFFF081000000000048BC000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a69 .mem_init0 = "0000000000000000000087FFFFFFFFFFFFFFF8080000000001D28000000000000000000000000000000000000000000000007A187FFFFFFFFFFFF80800000000590280000000000000000000000000000000000000000000000004FF83FFFFFFFFFFFC2800000000412C00000000000000000000000000000000000000000000000003007C7FFFFFFFFFF2300000400004100000000000000000000000000000000000000000000000000000037FFFFFFFFFFA2000004000937000000000000000000000000000000000000000000000000000000101FFFFFFFFFA20000000004FC0000000000000000000000000000000000000000000000000000000FE1FFF";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a93~portbdataout  ) ) ) 
// # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a69~portbdataout  ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout  ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a45~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a93~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a69~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~0 .lut_mask = 64'h5555333300FF0F0F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a117 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [21]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_a_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_b_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .mem_init3 = "EBE0098E78D39548D737E6EE7714D09652BBC27B5E7EFEC3BC61F69861DA480D0804608000000200FFDF4E1F5ED1A567F2D5EA17B3DDEB4E5BA2E37469218030835D3E9B5525880C103C80E000000224D7EF140A4F1F05E7B7EFF664EDD1204B29AB9399BAEBA03FFCA3FADBCB2BC40C121438C000000004F7F48E2B130DE2E2F7BDAECBF9DDBE06A50877C0E801644DFFBBBF9BC4F8081E10141BC000000000F7B2CF5A6A1E8BE46F26756E6E9970A4514972D15528C6F1FB9BFD182ADD240E11181AC00000000025D718EA6F9E3E297A74E6EF0E99F855E9D68299BA02B569FC0FFB88C3E40400385926C0000000007EBB1A7EFC0B2FAFB9FD1A9A401D7028";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .mem_init2 = "63CA443042736AC0F783D48BFD3E1286408017C000000000DEE78B8548D70B24F3FAB5DE1FDD7F8063FB9840BBFACBB00701A813E03C8F464602578000000000DA5E78437D1F1E26B595EC3DC0D9BC6169B842509EDC007C3D177FDF800A8A0E48D19360000000005CB8377F4B170528B9E42DFFE999791BA0F052C230208308D214EFF73FF8FFFA3882132000000000FF26F7D45F164A6E627AA3FFE0B9BE7F7AE36219100111503291BFD0000F007F8909C6E00000000074AB8296BB56431F105A5BFA765A7C7FFCFB302A1803438E0895C3F50401E021741017C0000000003D4A290AF55647CAA8A4CCB98840EFBDFCF84CD8303C8B05F200F7BE0005F8BD";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .mem_init1 = "4F77126000000000BEAF1B9AFFD8A3C42976B15075697F9B87016E6402B060DC05033E1400A69F7ED9A0896000000000FD3ADB9BF3C0A3C6BCE6ED07BF84BF67FF478473FDD24B9B3E9F983C44785FFFD638802000000000EECE9DF36709198ACA6C9DC2E09B7D032DBD8003FF9ACB2DFFE9F0052C72C7FFF8C7062000000000E76AB552525106F690F860E2865CE9E0CFE8FFFACE9411440D8ABD626E32D7FFBA31C0E000000000ACAE985A6C4281C7C64A0BDD217986A03BF0FFDA46410CD28D07204E55C5E3DB59173E9000000000D5C4A0EB708640BA2D72B0B2A15804DAB131FEB08435021F1E3C3CBD7485CB7FFA896F6000000000CB63486AF20920F7";
defparam \VGA|VideoMemory|auto_generated|ram_block1a117 .mem_init0 = "25CBEE0DA6AD2CD249E032EC20A16BAE97CEC46A0940F77B8E9189C000000000CC074A139812A1CB2F35702FE1AF2282DB319CE89BDD3FAF99108003402668C00C15A72000000000E647958A786043F739751D22C6BF29737D3E71A33E81994127C421070106D0800A42921000000000D128035A5CE00647B35A3582A03E3020283EC738B02FC8B35D7C400301CF62A01D2067A000000000420A574F4CA0053F09208D17E35839BAF842105077814728E8948C6D7B21B0182400012000000000FB52994815E00E79B4FC9B682EAC128BBF35AFC5436C8A604835B8633EE34D342DE0016000000000CE6FCB0825607F81772440CDEFD050444C8FBE39DD131649";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a165 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [21]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a165_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_a_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_b_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .mem_init3 = "FF5FB2E400000028007FF8000000000000000000702FF300000FEF3EF87F54FFFDE04A3F7C07C7E76D1D07F800000028807FF80000000000000A07F800B7FC07F840240040000044000FFE031FFFAB36B8262F7800000028007FF80000000000002007EE03B7EE9FFFF8043FE4A9000025F4FDFD83062B145597BFF800000424007FF8000000000000001FFF00005EFFB4864C8004007DC77BF7FDE1E6FFFE570DB8FFC80000040C007FF8000000000000000FFF07F7CBFFAFFFF3E3000E40C8CF900EFE6FD0FBBB0ADE59F80000000C007FFF00000000001033000F0DFFFFFFFFFFFFFFC17FFEC0C00E2FE0CB7FF0B59577C5F800000100007FFFFFFC000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .mem_init2 = "00401CE703CD07E6FFE000103E80013802083F800800603E1C8C3FE800000000003FFFFFFFFE000000BFE0701C18F098401FF42FFE0000470805AA7E4FFF9D49B63FD66800000011003FF8001FF000008982801027DDF7FFF801EBC001EE10A2FFFA5501B00003897FFE001800000102003FF800000000609AFFE1C0230047C003F20E700891EF57D7E7FFFFDFFE0019A001FFF800000000003FF80000004C03331000603FFEE84F807FFC1FFD0D00B8002080878001FFFEA7F801B800000000005FFE7A00007300B92E7C80DFFFF123FBFFFFCDFFD300C7FDDFFFFC0000041B6FFFFFE800000000001FFEF56F80F47F08F9B081CFFE7707F801803E17DBFE6F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .mem_init1 = "C860FFFF800004FFFFFFFFF840000000002FFD89F280811F02BF800099FE060D0007F1C00403D1FFFF8000147FFFCD5000008B0840000018002FFDC5D88084E752A0F000803F69FFFFC7E438EDF0E04213790001E5B7F87C001F7F6800000018006FFCDC9A40CB9167FFE90402FF86D8000BE0BF41FBF1E31E81F000000007FC0141C01000000010003E03EF5980C1D60400FC01939F3BE0EEF436FC0CE077C3E6C157EF17E0DFF7C1000008000000200020BC05BD40484E02F2600E0F1F3FFFFBBB48305380096DF003D7D119D85E000000122800000020001E00210E00905E46B4A01FF83FBD9C5BFC1E340E38729600026FDFBEDE4FFFFE3EFEF000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a165 .mem_init0 = "0020000008404154C7C08820FBFE40FFFC1871FFFFD77FEDF8029F9BBCE90003281DFFC8000001000000000003E78112860B70000E8030C3E020000511FDF6FAE80000391F70FA000000008800001800000000000000FE028BA3404A20FF804147EFF0FEB9030000F40007C79F876FFFC7FFFFE800000800C400000000003FE888ACE08035835B150BE3B0285672C2ED5602108EEAC52013BFFF406800002800020000000000000F803840AD1FDF21D2CBCD83C83A08DE96AA066E28A820E8038D08F2A80000000014000000000000001C00011AB7833FFF944619957FF8EF552E07EC78A7DE5AFFDFFF80E80000000008000000000000000061E67A979BEAE2";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a141 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [21]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_a_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_b_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .mem_init3 = "6800DEE2584EE9F12F05A28CB0F8DE100005FAE800000000600000000000000000747742A86C57FF9A0DC995EAFFC02D2D04DE92B0068400106803D8000000007FC00000000000000007A6F69D69EB5F0CD86FB93FFE0050AF81AA038FD9203F03F81EE800000000767FC0000000000000087B7E9D18F73F9BFBC41714507FA8AF81A13583C7253FFFB43F0800000300FFC27FF80000001FFFF867B29FD8EEFF4F3BF0CCD0684844EF87FDFFA27F4FE000FC3F1808000100FF47E007FFFFFFE33FC917BC9FA8501FBE863A45FB4A0762EFE3001F2000381FA208032808000000FF75A5FB1FFDE050FE36EDBB856AE97DA2782E3A7CC4FC5AD7C05120E8A00A3F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .mem_init2 = "BFFC0F2860000000FF64139C82799FD318ADBF7987C35FB084012FE7DADAF396D2C02FCAC5FFF9DE000623E800000000FF6FFB603109DCD68E5B7CDA9645145C2A562FEED748EDCACD61FF81F8210CCAED5BD52800000000FF67F108309FDB50F02F2F68D0BAE9C27E182EB82CF6ADDE5600A006180AE820A107A928000001E3FF45EDBBEAD10DD2117BFA5AF0017E7503CE2F1B05F7B2CA6280BB594A3950368505A9C800000183FF6C6AC9B0BD4BF7205EEA6A8C35E1F80909AF2FEFE8CB420514E0B1A84328136F4A821000000000FDB960E522D68DCF1653FCFB628355192A092CFD224DFA651FD5550E4FA82804A4124AB000008000FFAEEC8BA6C18BF6";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .mem_init1 = "9DFDF9FAC0AAA0F9A341EAF01BCDDAA9178CFFF77374481A55414A6000008100DF72AFF6A287AB7D40FF31DAD317FC4D81A3BE7FFE3CC5DFF7D480240E8164164C58049080000200DF2AE6A07AD9AB847E7DDFEA877ACF0D620CB5D831CA676ED3CC1F7FFB3BE80FF3A40B5080000260F7C3AA4038D1CB6BAF7D9BFAEE015E1B318CB0FAA695CF112DFE7FD50FCA88010CA41CA000000002DFA16BE1F8D94BD397FBD8D4C1EB00491080321A91E1CEBCA7CF508BBE0DBE05080323E000000010FECA6A537AD03ACFFBECFDE8F9164BFF0516AB36027B9CB7F3FF70814FF0B9011002E3C0000000317743EA46E281CB47DFFF4CF1E03AD7DD05A7A65E00EA8F14";
defparam \VGA|VideoMemory|auto_generated|ram_block1a141 .mem_init0 = "73FE0DE1FE86FE0510B833C00000000027EBAD93A0004ADEF7FFDAF1D5C63A1D685829981083F27F5D7BBB8E4F69CC0E1178734000000000BEFBF3CCABDDAB4BAF7E7E59EDDCA2985FD55B7EFB658AA1BD3EFFFDAEFEC807183F770000000000DD0F83A760C78AA7FFFFF96B63070503054A299A4871FB5FB4CC05AF3300040D292F29E000000000DBB8FF867A4A4B45FFFF1C6D1ED2DF3545BE5751ABFE44BFB1A4C7D09FFEF01C141EFFC000000200FEC85F1666C484B3BFFFFDE8E309DA43A6692BB1A7C378AFBA8BEE2F84FFC80C0A1147C000000300E7A9A0F277F0E56FEF7FFF75155981C62D642E5021834957B34DF68A85238808110089C000000000";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a189 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [21]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a189_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_a_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_b_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .mem_init3 = "FFFFFFFFF8000000000440CDBFE310FFFFD612FFFF37FAFFFFFFFFE800000000007FFFFFBFFE00457FFFFFFFFF80000000382EB339DCFEC3F031FF0000CFFFFFFFFFFFE800000C00007FFFFF5FF00044BFFFFFFFFFF000000003D77EED3DEBFBEFCFFFFFFFFFFFFFFFFFFFE800001400007FFFF8EFC00001BFFFFFFFFFFF000000002FFF01A21595AFFFFFFFFFFFFFFFFFFFFE0800003800007FFFF79F00FC8303FEFFFFFFFFF00000C03FFFFE1FFE245FFF89FFFFFFEFFFFFC0017800003000007FFFEBBC030E0065FD7FFFFFFFFE0001EC3FFFFFFFFFCEBC7856F07FFFD7FFFC3E081400000030007FFFC760007000000318FFFFCFFFF0007E20000004F818";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .mem_init2 = "7B87066F88FFEFFFC385FA4C00000050007FFFB180030000065C677FFFB7FFFF000E3FFFFFFB07FBB4FFAFB0F70FF3F03A7DF6A400000050007FEFD40030000000065F67FFB7FFFFF800AC80000402434AC3C2007A300C0F8196704C00000060007FD7F00180000000000819FFCFFFFFFFF04FF3FFFF0AFF7FD8C1F38003C10315FF4C0C00000000007FEF801800000000000FF207C7FFFFFFFF8FDBFFFDFEFF3F6A37CDAFF002080E07913C00000000007FFC00C200000000001807F03BFFFFFFFF1FF07D9ADDDFF3FC0037930FFCFFC0414F6C00000000007FFE1C3100080000003803F661FFFFFFFF7FFFFF6DAA7C1C77E3D914B7FCE3E4997CCC00000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .mem_init1 = "007FFB80AE8000000000000000F47FFFF7FEE1F7EFAFD5BBFFFF8FF9EF5FF3EFC380236400000000007FF4004140000000000000000680FC08711E09D7DFDB5A2007BCF310BFEC8FD5ABDFE400000000007FF400008000000000000000033201858FDCFAAFF76DB99E38CDD5CB7F227132626EC400000000007FFFFF03C00000000000000000007C37C7BDEF5F7F9A557D83274B38BECF8AC98F7F5400000000007FF0063FEA000000000000000000000E0D8302BEBF5DA200DE413A77C0B683E36EDB4400000000007FF0000607E000000000000000000010778F10FF7FBEEFFC201B93FBFFC8983FFED27400000000007FF000000F0FC00000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a189 .mem_init0 = "079FE03D0039FF5CFD7FFFFFE7FA8F103FCFDF2400000000007FF00000001E0F800000000000000078875DE4FFC69FA3FFDC7DF65C6C32F067EFC4A400000000007FF00000000000DF80000000000007D9BF31FFE0396FDCC001C7FD8BFF1FF7D81FEF5400000000007FF0000000000003BE00000000003D8671F41FEBBA000FD4EE06A5FE91A8FFE605F10400000000007FF0000000000000003E00000003D841AFCB008059FFF7BBA832FE9E9EAD0184EA03F400000000007FF00000000000000004EC000FFD91111EFE0084D5C032796FC165FFA0F2DE7BF8080400000018007FF800000000000000002F0030782107F9A8FFF6B10FFDFFC9BFBAB5E3FDEF";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a189~portbdataout  & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a165~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a189~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a117~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a141~portbdataout ))) ) ) ) # 
// ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|ram_block1a189~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a165~portbdataout ) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|ram_block1a189~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a117~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a141~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a117~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a165~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a141~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a189~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~1 .lut_mask = 64'h44770C0C44773F3F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a213 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [21]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a213_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_a_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_b_first_bit_number = 21;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .mem_init2 = "000000000000000000000000000000003C0000000000000002A7C000000000000007FFFFFFFE60E6000000000000000C000E100000000007D98FFEFF9FFEFFFFF2DE5BB3FFFFFFFFFEF003000000A4A40000000000000003C001200000000001E86FFFFFFFFFFF3FFD233FCBFFFFFFFFF9D80FF00004880600000000000000003C000000000000007313FF7FFFFFFFFFFFFCC02BFFFFFFFFF426E0600012895800000000000007C003800000000000003881C05FFF847F81FFFFFF77F3FFFFFFEF8E0FE8100C5D45000000000000038000380000000000000F527E1FFE011085FF7FF0BF8DFFFFFFDFE007C0800024DA000000000000C3C00003000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .mem_init1 = "0398BF9FFFFE001019FFCF4375FFFFFFE501D2B8000044AA000000000003E380000030000000000000E7DFFFFFFC000061FFB33D8BFFFFFFFA9EE3B80010E0A400000000000023800000070000000000003B4FF9F7BE0001E1FF68D3FFFFFFFFFF6DFE6800000FE00000000000007F820000006000000000000DB5B6F8FC00EFC7FF97EFFFFFFFFFFEAE03C800000000000000000000FF83E00000060000000000064A49FFF7FFE3FFFDFFD7FFFFFFFFFF5FCC2800000000000000000207FF07FE000000600000000001FD57FFFFFFFFFF72F9EFFFFFFFFFFFFFBAA80000000000040000578FFF07FFE00000040000000001FFAFFFFFFFFFFAA9F6EFFFFFFFE0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a213 .mem_init0 = "01EF476800000000007400007FFFFF07FFFC0000004000000000FFFFFFFFFFFFF576F9D7FFFFFF19F213BFC8000000800054000AF7FFFF0FFFFFC000000000000000FEFBEFFFFFFFFBFA8FBBFFFFFEF01DFDFF3800000100005DFF0FEFFFBE03FFFFFC000000000000009D25D7FFFCEFFFE677C7FFFFF703DFFBFEB810000200007FFFFFFFF95E15FFFFFFC00000000008006E4DEBF7FB50011F83FF00786AE8205BFF4810000000007FFFFFFFF6B811FFFFFFF80000000000804139F78BFC0BFEFFADC0FFB7B154DF87FEA800000000007FFFFFFFF9E021FFFFFFFFC000000008087E9EC077ED0B03FFED3FFE48756B3FFFFF6800000000007FFFFFFFFF8005";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a213~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a237  ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a213~portbdataout  ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a213~portbdataout  & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a237  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a237 ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a213~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~1_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~0_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~1_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~0_combout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~2_combout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~0_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~1_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~2_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~3 .lut_mask = 64'h505F303050503030;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w21_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFCF8080001DDEFF31F0C173FFFFFFFFFFDF8000003BBFFFFFF0197FFFFFFFFFFFEF80000073DFFFF7000446FFFFFFFFFFCF000000F5B9FFD80002617FFFFFFFFFEF100001E573FF000701227FFFFFFFFFE7200003E7B3FD039506013FFFFFFFFFFE000007E767F03DFC0000BFFFFFFFFFF400000FCA67E0FFC80007EFFFFFFFFFF400001FD667C1F03800C3B7FFFFFFFFF040003FC667D477C06E0147FFFFFFFFF840007FCCCF983005FE0845FFFFFFFFFC4000F7B7CB80003FFF003BFFFFFFFFFC2003EFADCB00007F680802FFFFFFFFFC201FCFEFD10017FF790068FFFFFFFFFC403FDFDBD7177FF63FA800FFFFFFFFFC407FBFDBDC13F734C04825FFFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FFFFF440FFFFC9D1E5F35C0160007FFFFFFFFE41FEFFFDD03595C02F80105FFFFFFFF441FDFFF9F80FF800BC00001FFFFFFFF403FBFFD9E043C00DF000041FFFFFFFF407FFFFD9F200C07FC000002FFFFFFFF007F7FFF9EF87FFFF0B9C1007FFFFFFF00FFFFFF9F00FFFFE20480417FFFFFFF01FFFFFF9F14FFFF900231A0FFFFFFFE01FFFFFFFFA4FFFE800709707FFFFFFC03FFFFFF9FB27FFA0C0F88F87FFFFFFE02FFFFFFCFF8BFFCFFFFC0787FFFFFFEC1FFFFFFCF7C1FE7FFFF80F83FFFFFFCCDFFFFFFFFBF8FF7FFFF81F83FFFFFF8C0FFFFFFFBEF17E7FFFFCFF8FFFFFFFC0CFFFFFFF9FB97FBFFFFFFF0FFFFFFF87CFFFFFFFDFFC4FE3FFFFFE07FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFF3FDFFFFFFFEFFE03EFFFFFFE3FFFFFFF3FF7FFFFFFFFFF863FFFF39EEFFFFFFE7FF7FFFFFFFFFFF8FFFFF7F247FFFFFEFFFFFFFFFFFFFF9EFFFFFA4FE7FFFFFEFFFFFFFFFFFFFFFBFFFFC7F88FFFFFFBFFCFFFFFFFDFFFEEFFFFD58017FFFFFFFF0FFFFFFFEFFF7037FFF00047FFFFF3FF7FFFFFFFFBFFC3FF7FE002C1FFFFFF9EBFFFFFFFFFFFA1E7BFA438C3FFFFF7FA3FFFFFFFFFFFF7FBEF810181FFFFFEDF3FFFFFFFFFFFF807EFA02400FFFFFE9F9FFFFFFFFCCBA0047FA000187FFFFDBFEFFFFFFFFFF1C00407D800107FFFFD9FCFFFFFFFFFF600341BC500207FFFFB8F57FFFFFFF0E00B000FE14040FFFFFB811FFE3FFE937C001803F01980FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFF1C0DBFE5FFFF77C925803F00101FFFFF5803FFC2FFFF78400C001F80803FFFFEA81AFFE0FFFF600000001FA0003FFFFF4EF5FF80FFFEBC0000001F02009FFFFE0FFDFFC03FFFFC3000000F7C018FFFFEA7FBFF007FFDD80070000FF0061FFFFF73FC7E003FFFE00000601F78063FFFFEE7EFFC001FFFFC000005B3580C1FFFFFE9FED0003FFFFE000000037B580FFFFFC1F7D0001FFFFFC00000029F8017FFFF61A360001FFFFFFD800007B8604FFFFFF00FC0000FFFFFFFFC8007FF804FFFFFFC3D000007FFFFFFFFEFFFC0000BFFFFCEF8000007FFFFFFFFFFF9C04007FFFFF5F0000003FFFFFFFFFFA5ED800FFFFFF800000001FFFFFFFFFDBD9EA107F";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N9
cyclonev_lcell_comb \control|colour_out[22]~6 (
// Equation(s):
// \control|colour_out[22]~6_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [22] & ( \control|gameover|altsyncram_component|auto_generated|q_a [22] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [22] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [22] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [22] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [22] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [22]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[22]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[22]~6 .extended_lut = "off";
defparam \control|colour_out[22]~6 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \control|colour_out[22]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N39
cyclonev_lcell_comb \control|colour_out[22] (
// Equation(s):
// \control|colour_out [22] = ( \signals|WideOr22~combout  & ( \control|colour_out [22] & ( \control|colour_out[22]~6_combout  ) ) ) # ( !\signals|WideOr22~combout  & ( \control|colour_out [22] ) ) # ( \signals|WideOr22~combout  & ( !\control|colour_out [22] 
// & ( \control|colour_out[22]~6_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|colour_out[22]~6_combout ),
	.datae(!\signals|WideOr22~combout ),
	.dataf(!\control|colour_out [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [22]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[22] .extended_lut = "off";
defparam \control|colour_out[22] .lut_mask = 64'h000000FFFFFF00FF;
defparam \control|colour_out[22] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a214 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [22]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a214_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000FFCFFFFFC404200000000000000000000000000000000078000000000000000000000000000000007F00FFFF804C000000000000000000000000000000000006000000000000000000000000000000019001FFFE9048000000000000000000000000000000000007800000000000000000000000000000071F017EFF3808000000000000000000000000000000000002C0000000000000000000000000000001FF83F7FFFD80100000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .mem_init1 = "0006000000000000000000000000000000000D47FFFF9851000000000000000000000000000000000000000000000000000000000000000000001C07FFEF1C5B000000000000000000000000000000000000800000000000000000000000000000000007FFFFF01F000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF0000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a214 .mem_init0 = "00000007FFFFFFFF00000000000000000000000000000000000000000000000000000000000000020C000007FFFFFF7F000000000000000000000000000000000000000000000000000000000000000FE2000007FFFFFEFF000000000000000000000000000000000000000000000000000000000000000000000007EFFFFDFF000000000000000800000000000000000000001000000000000000000000000000000007EFFFFFFF000000000000000C00000000000000000000000000000004000000000000000000000007FFFFFFFF000000000000001C000000000000000000000000000000F4FC0000000000000000000007FFFFFFFF0000000000000038";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFDFFF7FFFFEDEFFCFFF3EEFFFFFFFFFFFCFFFFFFFFDDDFFFF0FE775FFFFFFFFFFCFFFFFFFFDBDFFF8FFFBBAFFFFFFFFFFEFFFFFFFFBBBFFE7FFFD9F7FFFFFFFFFEFEFFFFFFBBBFFFFF8FEDDBFFFFFFFFFEFDFFFFFFB77FEFCFF03EEDFFFFFFFFFE7FFFFFFFB77FFC7FE01F75FFFFFFFFFF7FFFFFFF767FF3FF000F92FFFFFFFFFF7FFFFFFF66FFFFFF0007C97FFFFFFFFF7BFFFFFF6EFFB88001C7EDBFFFFFFFFF7BFFFFFF6EFE7C003FE072BFFFFFFFFF3BFFFFFECEFE0001FFE0795FFFFFFFFF3BFFFFFEDEFC0037FFF07DDFFFFFFFFF3BFFFFFEDEF8027F7670FCEFFFFFFFFF3BFFFFFEDE90FFFF7C017EF7FFFFFFFF3BFFFFFEDE97FFF683FEFE77FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFFFFBBFFF7FFFEC1B3683FF9FF7BFFFFFFFF3BFFFFFDBEECA683FC07FF7BFFFFFFFF3BFFFFFDBEF7007FF7FFFF7DFFFFFFFF3FFFFFFFBEFBC3FF3FFFFF7EFFFFFFFF3FFFFFFFBEDFFFFFFFFFFEFEFFFFFFFF7FFFFFFFBF4FFFFFFF063EFF7FFFFFFF7FFFFFFFBF6FFFFFFCF81FBF7FFFFFFE7FFFFFFFBFE7FFFFE07FEF7F3FFFFFFE7FFFFFFF9FF3FFFF00FFF6FFBFFFFFFE7DFFFFFFDFF9FFFC03FFF7FFBFFFFFFC7DFFFFFFDFFCFFF3FFFFFFFFBFFFFFFC7CFFFFFFEFFE7FFFFFFFFFFFFFFFFFFC78FFFFFFE7FF3FEFFFFFFFFFFFFFFFFC71FFFFFFF7FFCFFFFFFFBFFF7FFFFFF801FFFFFFFFFFE3F7FFFFBFFF7FFFFFF8FFFFFFFFFFFFF9F9FFFF7FFF7FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFF9FFFFFFFFFFFFFE7F7FFF7FFE7FFFFFF7FFFFFFFFFFFFFF9FFFFEFFF57FFFFFF7FFFFFFFFFFFFFFFFFFFEE7DB7FFFFFEFFFFFFFFFFFFFFFFFFFFED8017FFFFFDFFFFFFFFFFFFFFE7FFFFF80737FFFFFDFFDFFFFFFFFFFFF1FFFFE27FCBFFFFFBFF9FFFFFFFFFFFFFFBFFCFFFB9FFFFFFFF5FFFFFFFFFFFFFFCFFDFFF3DFFFFF7FEDFFFFFFFFFFFFE1F7FDBC03DFFFFF73DDFFFFFFFFFFFF807FFFE007CFFFFF667DFFFFFFFFFFFE7F9FFDFC3F8FFFFF4FFDFFFFFFFFF07DFFFF7DFFFF0FFFFF5FFCFFFFFFFFFFE3FFBF7E7FFE0FFFFF5FFE7FFFFFFFFF9FFC3F7F8FFC0FFFFF5FFF3FFFFFFFFFFF40FF3FE3F80FFFFF5FEFBFFFFFF0F80001FFFFFE701FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFF5BF3FFE3FFFF8F3E1E7FFFFFE03FFFFF5FFDFFE1FFFFFCFFF3FFFFFFC03FFFFF5FE5FFC0FFFF93FFFFFFFFDF007FFFFEAFF8FFC07FFF67FFFFFFFFFC00FFFFFEEFFEFF807FFEE00FFFFFFFE800FFFFFED7FFBF803FFFE0000FFFFF6803CFFFFED7FFBF003FFFF000001FE7680FDFFFFF5BF07E003FFFF8000003E7781FDFFFFF5FFCF8001FFFFF000000075C3FDFFFFF67F9A0001FFFFFF00000077FFFCFFFFFA07380000FFFFFFE000006FFFF8FFFFFB00700000FFFFFFFFF000FFFFF8FFFFFD81E00000FFFFFFFFFF01FFFFF87FFFFEFFC000007FFFFFFFFFFFE3FFF87FFFFF3E0000003FFFFFFFFFFC3F3FF87FFFFF800000000FFFFFFFFFE7E7F7F03F";
// synopsys translate_on

// Location: LABCELL_X48_Y29_N15
cyclonev_lcell_comb \control|colour_out[23]~7 (
// Equation(s):
// \control|colour_out[23]~7_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [23] & ( \control|gameover|altsyncram_component|auto_generated|q_a [23] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [23] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [23] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [23] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [23] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [23]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[23]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[23]~7 .extended_lut = "off";
defparam \control|colour_out[23]~7 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \control|colour_out[23]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N39
cyclonev_lcell_comb \control|colour_out[23] (
// Equation(s):
// \control|colour_out [23] = ( \signals|WideOr22~combout  & ( \control|colour_out [23] & ( \control|colour_out[23]~7_combout  ) ) ) # ( !\signals|WideOr22~combout  & ( \control|colour_out [23] ) ) # ( \signals|WideOr22~combout  & ( !\control|colour_out [23] 
// & ( \control|colour_out[23]~7_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|colour_out[23]~7_combout ),
	.datad(gnd),
	.datae(!\signals|WideOr22~combout ),
	.dataf(!\control|colour_out [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [23]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[23] .extended_lut = "off";
defparam \control|colour_out[23] .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \control|colour_out[23] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a238 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [23],\control|colour_out [22]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a238_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a238 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a238~portbdataout  ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] 
// & ( \VGA|VideoMemory|auto_generated|ram_block1a214~portbdataout  ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a214~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a238~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~2 .lut_mask = 64'h333333330F0F0F0F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a70 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [22]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init3 = "FFFFBFA3FFFFFFC20388110017FEE11FFFFFDFF43FFF01C05850205FFFFFFFFF00440CE7DFFFFFFFFFFF805FFFFFFFC033E80005B7FFFF7FFFFFF9E2FF371880783800DFFFFFFFFF0004031C7FFFFFFFFFC03FEFFFFFFFE1373A020FFFFFFFFFFFFFFFC57F1FEFC010F065DFFFFFFFFF00040C678FFFFFFFF01FFFEFFFFFFFC002B8860FBFFFFDFFFFFFFFCF3FBFFFC0007263CFFFFFFFFF047C139B0FFFFFFC07FFFFF7FFFFFFD0C067060FBFFFFF7FFFFFFFCAF6BFFFE0507FCBEFFFFFFFFF08BCCEFA2FFFFF81FFFFFFF9BFFFFFC0000C1F8F7FDFFF7FFFFFFF4BC73FFFF004FFF78FFFFFFFFF03791FF02FFFE03FFFFFFFFDBFFFFF80A04CFFAEFF9FFF7F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init2 = "FFFFFFDBBC3FFF981E7FFF97FFFFFFFF00FE7F1C3FFE07FFFFFFFFFE1FFFFFF044A16FFEFF5FFF7FFFFFFF9FDC7FFFFC9AB07F9BFFFFFFFF425E8E1C5FC0FFFFFFFFFFFF3FFFFFFE45694F3E7EE03E7FFFFFFD67E17FFFF80F8FBF97FFFFFFFF017EB704781FFFFFFFFFFFFCFFFFFFF891B1FEDDBDFF3EFFFFFFFF1FF9FFFFFFBFFFBF97FFFFFFFF287F0FF8C3FFFFFFFFFFFFFBFFFFFFFC2135FF3D83FEDEFFFFFFFFBFFFFFFFFFFFFFBF97FFFFFFFF0DEF4307BFFFFFFFFFFFFFF7FFFFFFFFF7FFFFFE7FFF27FFFFFF9CFFFFFFFFFFFFFFBF8FFFFFFFFF134B6C3E7FFFFFFFFFFFFFF8FFFFFFFFF7FFFFFFFFFFF9FFFFFF0BFFFFFFFFFFFFFFBF9FFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init1 = "6A5B40B97FFFFFFFFFFFFFFEFFFFFFFC7FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFBF9FFFFFFFFF8EBB2F41FFFFFFFFFFFFFFFF7FFFFFFF1FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFBF9FFFFFFFFE0BC74FC3FFFFFFFFFFFFFFFF8FFFFFFFEFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFF87F9FBFFFFFFF3AC517FFFFFFFFFFFFFFFFFFF4FFFFFEF7FFFFFFFFFFFFFC003FFFFFFFFFFFFFFFFBFF9FFFFFFFFF3CAF77FFFFFFFFFFFFFFFFFFFB207E780FFFFFFFFFFFFFFFFFC37FFFFFFFFFFFFFFC0F9FFFFFFFFF227BCFFFFFFFFFFFFFFFFFFFFFDF8107FFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF7AFFFFFFFFF048F1FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a70 .mem_init0 = "FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFF7B7FFFFFFFF01DEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFF7B7FFFFFFFF193D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB007FFFFFFFFFFFF397FFFFFFFF007BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF83FFFFFFFFFFFD8FFFFFBFFF02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFD9FFFFFBFFF0DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFD9FFFFFFFFF33BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01EFFF";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a94 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [22]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .mem_init3 = "AB176BABBB00C4FA3065041FFFFFFFFF0802F25F31D840010000035FFF0288004104E60039F67FF7F942E38FBA180297B007801EFFFFFFFF000163EE37D7440100001D7C000602000003E40000F559351041438B85081DDC8205802FFFFFFFFF0000B1FBA7CE90010000E5FC00FF200100110000007E8A5640FFFBF3FB0002C52201001FFFFFFFFF0000007B67CD000100073640003F0000098F8000302D218603C5FFF3FA00DB400000801FFFFFFFFF0002207B96C40021001B2FE8FFF79043CEC3A0000514D5EE1EBD7F93FE6080406000101FFFFFFFFF0000103BF8D0000100253FF21FE2000011D00000068D00001DD6C38B869D40002000001FFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .mem_init2 = "000124018F40000103917FC3FA3F00003A5600001DFEE99555D6EBAFBF7EC0000080001FFFFFFFFF0000208FEBC80001042000000D098000194642401DFF8FC65D5EEBAFB8D600008346001FFFFFFFFF0000000B9C0000219100000246E0020C2EE1A0001C7FFFFE81C2638BBED7C001B802001FFFFFFFFF00000200003C0001CF6400012A2808C034898000147FFF3E79418388F7800006E000001FFFFFFFFF000000703C6800003FFFDC2CFB74302023284000801FFB3E190D7A0BEDD22002D002006FFFFFFFFF000000006FD8005C7FFFC0FF9FAD81A80E274040C01FFDFF002DB84EB46003BC6200006FFFFFFFFF0000000004180073FFFFFFC4E1F844B4";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .mem_init1 = "39554000001FFCFF8000102EC017F8089008006FFFFFFFFF00000040208801CFFFFFE0FFF9FE0FF27BE80080007FFFFF0001902EE0021081BF8A006FFFFFFFFF00040000000104FFDFFEBFFFFFFE9DFBE95A800003FFFE7FE60037A7E000C1014900006FFFFFFFFF08000004201831587F87FFFFFFFFBDAB79BD00000FFFFE7FE61A1BFFE7FFC2528800002FFFFFFFFF0002000000D897DBF0FFFFFFFFFFFE6C4CA001000DFFFE7FE0169EBFCFFFE800A001003FFFFFFFFF00400000001E7F171FFFFFFFFFFFF9A8C898022029FFFE7FC2DACF8FEFFFE0209800003FFFFFFFFF002810000019DFA1FFFFFFFFFFFFFAF54C48002003FFFE7FC2FF06DFDFFFF840";
defparam \VGA|VideoMemory|auto_generated|ram_block1a94 .mem_init0 = "4800003FFFFFFFFF000022000023CE0B7FFFFFFFFFFFFFE0F8CE10001EFFFE7F401ACF8FDFFFFC00C18C000FFFFFFFFF00020000019631E67FFFFFFFFFFFFFD0A46000027FBFFE7DD0DECDC7FFFFF8007900006FFFFFFFFF018200000E3B0E117FFFFFFFFFFFFFC6CDF00000C7E7FE77FF9F7F96DFFD78203823903FFFFFFFFF0200000031F87FEF80003FFFFFFFFFE2D33000003FF9E2FFBFF6FE743FFCF0A0700021BFFFFFFFFF00020000CFC3FFFFFFFFBFFFFFFCCD1C22C8040003FEED3EFFFB587E3FF8D0607800183FFFFFFFFF000000071C3FFFFFFFFFBFFFECFFFFB7EF9804007B5FF957FFFF86D6B1D95060B802681FFFFFFFFF080403B971FFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [22]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init2 = "FFFFFF3FFFFFDFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFDFFFFFFFFFFFF860007FFFFFFFFFFFFFFFFFF6000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFC000007FFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFF83000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFC0000000007FFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFD80000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init1 = "003FFFFFFFFFFF80000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFFFFF980000000003FFFFFFFFE0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFF8000000000000FFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFF800000000000001FFFFEE0000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFF000000000000001DF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFF7000000000000001FF80000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFE7000000000000000000001F80000000000000000FFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF0700000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF00000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF00000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF0000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a46 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [22]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init3 = "FFFFFDDFFFFFF3FFF17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFDDFF9FFF3FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFD9FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFBDFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFBDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFBDFFFFFFFFDFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFB9FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0801FF3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FE0F7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFC7";
defparam \VGA|VideoMemory|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a94~portbdataout )))) ) 
// ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) 
// # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a94~portbdataout ))))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a94~portbdataout ))))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a94~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a70~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a94~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a46~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~0 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a142 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [22]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .mem_init3 = "E5F721E5A5B706800003BFFF1FFFFE000005FDF7FFFFFFFF1FFFFFFFFFFFFFFFFF838C0317570000760DF60B6DB6C0400003DF950836B000007FFDD7FFFFFFFF803FFFFFFFFFFFFFFFF86007029614A0F2007E1C0001FF810007BFFD37FF2FFFFC07E1F7FFFFFFFF87803FFFFFFFFFFFFFF7800702F78080600005B7ED997FC10007BEFF3FFF2AC000000117FFFFFCFF00058007FFFFFFE00007800300F795A0B2C410A769B14861000000001D80B001FF000117F7FFFEFF0005FFF80000001FFFC0000500D700004179C13804B50771000000000000000000000537F7FFFFFF0007FFFF1FFFFFF0FE0002030A95968FDF87C17DEFBF00512000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .mem_init2 = "000001779FFFFFFF0007EC637CF9FFF3188000010000804F7BFEC16425350019200000000000000000000DB7FFFFFFFF0004049FF8F63FF68E040003008043AFA9E9C1E561B1000D3000007E07DEF31400000B37FFFFFFFF00040EFFBFE03FF0F00000010D97FFFC81E7C01BBFBF001DB8005FF9E7F537C000001637FFFFFE1C0007FFFFFBFFFFF01004000378007FFEFC31C039FEBE000BE17C44A6B5C6AFC8000017D7FFFFFE1C0007FFCFB3DFBFF0000103037E7D7FFEF6F640041007000200E01F4E57BCF7EC00143C0FFFFFFFFF0203FDE303F7FFE0000007831D7E771ED5F6C007B1B400010024AAF1B05FF7E00004340FFFFF7FFF0006FD8F87E1FFF0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .mem_init1 = "000205833F7F7FFEDCBE0007A834000000000008860BB7E40006341FFFFF7EFF0002BFF683E7DF70000007832FFE7F4EFE5C40080043800000207FDFFEFE9BE80007F80F7FFFFCFF2003FFE61BF9DFA0000225837DF97F0EFFF7400FDE7F00000024FFFFFBFED7F00C5BF40F7FFFFC9F0803BBC401F1BF600002658311FE7E1ADE77400FC71500400005FFF50FFFF7F8F35BE51FFFFFFF9D20017FC701F1BFF0000424813F7E3FFEEF7FC00FF10100010004FF8BFFFFF1F8F7FCDC1FFFFFFFCF01027E5703FFDEE00013078107FF7FFEFAE94007F08100000004FF817FF0B6FCEFFD1C3FFFFFFFCE8803FE4683FE3F602000B3811CF97FDEFA584009F8170000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a142 .mem_init0 = "0005FDE1FEFEF1F8EFFFFC3FFFFFFFFFD803FFFF5FFFBEF0000022812F793FFC97A7C00FF87F00000004BB8E6F7FC3F1EFFFFC3FFFFFFFFF01000C3FFFFFDF60500006811FFF5DE7A02A800FF8FD00000001FFFDEEFFC7F8E7FFF81FFFFFFFFF22007FE761E7FFA0000003839FFFFF7CFAB5C00A4BF800000004FA50CCFFFBF0D6FFFC1FFFFFFFFF0403FF867BEAFF6200002301FCD1FCCABA420000187C00000001002F60000FE1EBFFF83FFFFFFDFF0003DF1607E4FEB000000000FD0025BC5983800E583F0000000011DF81FFF7F1F5FFF83FFFFFFCFF1803B8F606D0DF60000000016F407E39D2B3800FDE7F00000000097E80E3F7F1EEFFFC3FFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a166 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [22]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a166_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .mem_init3 = "00004D1BFFFFFFC70000000000000000000000000FDFF3000000008000000000020000000007F8000042F807FFFFFFC7000000000000000000000000030003FFF84000007FFFFFFFFFFFFFFCE00054C806FFFF77FFFFFFC7000000000000000000000000004811600007FBC01B56FFFFFFFFFFFD830007F4A9800007FFFFFBD300000000000000000000000003FFFFFFB4864C80000000000400021E09000BE0F8000037FFFFFBF3000000000000000000000000000034000000001C00000000006FF0010020006CF0010007FFFFFFF3000000000000000001FC000005FFFFFFFFFFFFFFC17FFEC0000000000400000470003A07FFFFFEFF0000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .mem_init2 = "11C01F000BCD07E6FFE000103E80013800003F800000603FAC003FF7FFFFFFFF000000000000000011BFE0000000F098001FF42FFE0000470805AA7E4FFF9D49BBC02997FFFFFFEE0000000000000000198280000800000000000BC001EE10A2FFFA5501B0000389FFFE0017FFFFFEFC00000000000001E099001E303CFFB80003F30E700811EF57D7E7FFFFDFFE0019A001FFF7FFFFFFFE000000000000C200990000204000004F807FFC1FFD0C00B8000080800001FFFEA7F80007FFFFFFFE0000000000000000030003405FFFF00004000000000000C0022000000000000000000007FFFFFFFF00400002C000F000320000408000000007FE003E17FFFE7F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .mem_init1 = "C860FFFFFFFFFB0000000007BFFFFFFF004000020100002033FF8001000001F10007F1C004002200007FFFFFFFFFCD5000000007BFFFFFE70040000221808000235F0F037FFF460000000000E00F1FBFE37FFFFE1A480800001FFFF7FFFFFFE7000000036180802E33FFE802000006C0000BE0BF40000003E1000000000000000000000FFFFFFFCF00000012A000802042007E05FFFF3BE0EEF436FC0CE0001C1800A000000000083EFFFFF7FFFFFFDF000043FA008087B0440060060F1FFFFFFBBB4800500000B2000020000007A1FFFFFFFFD7FFFFFFDF0001FFDEF1C00FA004005808003FBF9C5BFC1FC3F1F800E8000000000001B00001C1000FFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a166 .mem_init0 = "001FFFFFF0003EA004007810040100FFFC1F8003FFF8F910000000200200FFFFFFFFFFF7FFFFFEFF003FFFFFFC187EEC05F4F03FFFFFC000FFFFFFFE6603F70000000000000005FFFFFFFF77FFFFE7FF007FFFFFFFFF01FC045FA0341FFFC000C7FFFF0140FDFE000001F83800009000380000F7FFFFE7FF00FFFFFFFFFFC0140753407F027C8000F7FFC017A98CC3000001EF71151ADFFFFFFFFFF7FFFFC7FF01FFFFFFFFFFFFF00007C07E0020DE2DF60FFC3FCDFE00600001FFFF17DFD7FC72FF01F7FFFFFFFF03FFFFFFFFFFFFFFE000009F087FC0006FBFF974000700A00001FFFF1FFFF000200001F7FFFFFFFF07FFFFFFFFFFFFFFFF80197B0044940D";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a118 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [22]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .mem_init3 = "0403198601F3FF6000C000006F002F69AD2B400B7FFE00000000096FE07FF7F0F7FFFD7FFFFFFDFF00035E0711F1DF6000000001BF0014B1A4FFE000618000000000C16F40FFF7F1EFFFFC1FFFFFFDDB28031C02017FFFE000000000BD001FB0D6F7F000208000000000012FC0FFFBF1EDFFFC1FFFFFFFFB00019E0301421FE000000000F90001F95A778C00000200000000006FC9FFF7E1EFFFFC3FFFFFFFFF0802DA0211417FE0001000003E400F5BAE769E0000040000000002EFFFFFFBF1EEF7FD3FFFFFFFFFD003180211C101E004000000218007A8161B7E00000000000000007FFFFFFBF9C7B7F93FFFFFFFFF00031A86FF541FA0000000003F800FD3";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .mem_init2 = "9C0EBE00000000000000036FFD3DFD79BF7FF83FFFFFFFFF2003FBFBBFC83F20000000002040007F9C06E70000000000000017E3E03F7CB9BDFFF87FFFFFFFFF040387F37D4026200000000020C0039E964EBFD0000000040000802F800FF5F1B7BF7C1FFFFFFFFFA003FF7F41483F2000000000270006E45F0FFF000020000000000007FFFF0001C7FFFC1FFFFFFFFF0003FFD641483FE0000000003C0001808517FFF00000000002000020000FFF8077F7FD1FFFFFFFFF00039E8683483FF1000000003E8203800303AFD80000000008000003FBFE00018BEFFC3FFFFFFFFF00023C0285483FE0000000000C8010400101F3E830208300F000000AFFFA4081";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .mem_init1 = "708FFE1FFFFFFFFF00021E0281C05FE000000000008800040001919C02B020C405000012FF580000CE5F7E1FFFFFFFFF0002DE0391C05FE0000000002FFC00180340FF8FFDD24B83FFFF980A8386200021C77F1FFFFFFFFF00029C630140E7E0000000003FE37DFC92400000FF9ACB2000000FCBABFD900000F8FF9FFFFFFFFF0003BC022140F9A0000000001FE41600700000010001400AAB777EAEA9812000405E3FDFFFFFFFFF0003980A11417E010000000031E1F81C648C0001AC6393A9C405E38A8278001C0B87C16FFFFFFFFF0001888B01C3BF410000000031E7982D048F00032EF192012800C34B83A003B20205F09FFFFFFFFF0002C80EFC06DF01";
defparam \VGA|VideoMemory|auto_generated|ram_block1a118 .mem_init0 = "0000000036F7902D8E9F4183D235038001633B9EF6A20534701FAE3FFFFFFFFF0002CA1C074D5E8100000000F1F7903C279FE307465092196EB57FF7BFC4217FE1B187DFFFFFFFFF00027E04FFDFBC0100000000F6E7918404132C0C02DCF4B6F587DEF3FEC0007FF00C116FFFFFFFFF002200BFFDDFF8010000000230E7075F97936E010BFC52CBDEBBBFF7FF1084DFFC070E1FFFFFFFFF00020BFF01DFF80100000014F3E7040011278F5E097FF7496927438B865E44E79C03001FFFFFFFFF0002074335DFF40100000065FFD31E044223503805A2EBF673C67BAFB8101A7B300E001FFFFFFFFF0002360F25DF8801000000D7FFA6EC20302363C022667BFE";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a190 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [22]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a190_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_a_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_b_first_bit_number = 22;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000007FFFFFFFF000000000000003800000000000000000000000006200000000000000000000000000007FFFFF3FF000000000000003800000000000000000000000010C00004000000000000000000000007FFFEE3FF000000000000007C00000000000000000000000000000068000000000000000000000007FFFFC7FF000000000000007C80000000000000000000000000000000000000000000000000000007FFFFCFFF00000004000001FF9800000000000000000000000000000000000000000000000001F7FBFFFFFFCF0000000000000FFFFC000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .mem_init2 = "0000F80000000000007FFFCBFFFFFF8F000000000000FFFFF8210000000000000000000000000004000040000000000005FFF6ABFFFFFF8F00000000000FFFFFFFF9A0000000000000001FFFFFFBFDFF8000000005C000007FFE704BFFFFFF9F00000000007FFFFFFFFFF0000000000000003FFFFFFFFFFF8027FE0C7FFC3EFCFFFF4C0BFFFFFFFF0000000007FFFFFFFFFFF00C0000000000001FFFFFFFFFFFCF6AF7FFFFFFFFFFFE07910BFFFFFFFF000000003DFFFFFFFFFFE7F80000000000003FFFFFFFFFFFFFFFFFFF9FFFFFFFC041001BFFFFFFFF00000003CEFFF7FFFFFFC7FC0998000000003FFFFFFFFFFFFFF7FFFFF7FFFFFFE410001BFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .mem_init1 = "0000007F517FFFFFFFFFFFFFFF08000000007FFFFFFFFFFFFFFF8FFFFFFFFFFFC380001BFFFFFFFF000003FFBEBFFFFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFF7BFFF1FFFFFBFD400001BFFFFFFFF000003FFFF7FFFFFFFFFFFFFFFFCCC007A01FCFFFFFFFFFFFFF8CDFFCFFFFFF03000013BFFFFFFFF00000000FC3FFFFFFFFFFFFFFFFFFF83C83BFFFFFFFFFFFFFFFF27FF3FFFFFC0000000ABFFFFFFFF000000000015FFFFFFFFFFFFFFFFFFFFF1F5FFFFFFFFFFFFFFDE417E7FFFB780000104BBFFFFFFFF0000000000001FFFFFFFFFFFFFFFFFFFEF8F8FFFFFFFFFFFFC201B93FFFFC89800012D8BFFFFFFFF000000000000003FFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a190 .mem_init0 = "F87FE03FFFFFFFFEFD7FFFFFFFFA8F000030200BFFFFFFFF00000000000000007FFFFFFFFFFFFFFF87FFFDE4FFFFFFFBFFFFFDFE7FE832F0001004ABFFFFFFFF0000000000000000007FFFFFFFFFFFF839BF31FFE03FFFFFC001C7FDFFFF000007E00F7BFFFFFFFF00000000000000000001FFFFFFFFFFC38671F41FFBBFFFFFD4FFFEA5FE91A00019FA010BFFFFFFFF0000000000000000000001FFFFFFFC38418008008059FFFFBBFFFEFE9E9E00007B1003FBFFFFFFFF000000000000000000000013FFF003911000000001C40032796FFFE5FF8000018400000BFFFFFFE7000000000000000000000000FFCFF8000000270000B000020009FFBA0A1C0010";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a190~portbdataout  & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a166~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a190~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a118~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a142~portbdataout )) ) ) ) # 
// ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|ram_block1a190~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a166~portbdataout ) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|ram_block1a190~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a118~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a142~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a142~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a166~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a118~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a190~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~1 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~1_combout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~1_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~0_combout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~2_combout  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~1_combout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~0_combout )))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~2_combout  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~2_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~0_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~1_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~3 .lut_mask = 64'h1D0C1D0C0000CCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w22_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a215 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [23]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a215_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_a_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_b_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a215 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a239  ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a215~portbdataout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a215~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a239 ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a71 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [23]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .mem_init3 = "FFFFFFFFFFFFFFE00BC000003FFFFEFFFFFFE00A00030000380640C000000000FFFBF31FEFFFFFFFFFFFFFFFFFFFFFE00B8001007FFFF0FFFFFFFE0600CF00001074004000000000FFFBFCFF9FFFFFFFFFFFFFFFFFFFFFC08F800A05FFFFF87FFFFFFFC200FF0000207003C000000000FFFBF3F87FFFFFFFFFFFFFFFFFFFFFC037000F07FFFFFE3FFFFFFF8000FFE3E0107003C000000000FB83EFE4FFFFFFFFFFFFFFFFFFFFFFE026000F0FFFFFFEFFFFFFFF8709FFFFD0187E67C000000000F7433F05DFFFFFFFFFFFFFFFFFFFFFF088001F1FFFFFFEFFFFFFFF87B9FFFFD0187FFFC000000000FC86FC0FDFFFFFFFFFFFFFFFFFFFFFD810007FDFFFFFFEFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .mem_init2 = "FFFFFF07C3FFFFFC0CFFFFC000000000FF01F003DFFFFFFFFFFFFFFFFFFFFFF830005FFFFFFFFEFFFFFFFE07E3FFFFF80FFFFFC000000000BDA1FE03BFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFE9FFEFFFFFDBFFFFFC000000000FE810C03BFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFC000000000D78004073FFFFFFFFFFFFFFFFFFFFFFE0023FFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFC000000000F2100CF87FFFFFFFFFFFFFFFFFFFFFFF20F7FFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFC000000000ECB40701FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .mem_init1 = "95A40F46FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000714407BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000F43807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000C53A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000C3500FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000DD847FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FB70FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a71 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FE217FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000E6C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a95 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [23]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_a_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_b_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .mem_init3 = "DDEBD7D0C60601FFE002000000000000F7FC01A0CE001FFEFFFFFCE00001FC400001C00000098C399FFFDFF0C78601FEF001000000000000FFFE0011C8003BFEFFFFE3800001E00000058000000AAEFBFFFFFFF0FFC0039FE007000000000000FFFF000458006FFEFFFF1E000000C00000078000000175ADFFFFFFF8FC0013008003000000000000FFFF80049800FFFEFFF8F8000000C000040320000012DE7BFFFFFFF8FC0022402001800000000000FFFDC0046803FFDEFFE7C0000000800004030000021B6E77FFFFFFF8FC0800000000040000000000FFFFE004000FFFFEFFD80000001D000004018000037EFFFFE3EBFFF0FF0000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .mem_init2 = "FFFEF800003FFFFEFC7E800005C380000009000003FF166BEBEBD7D0C78000000000100000000000FFFFDF001437FFFEFBFFFFFC000200000003200003FFF03FE3E3D7D0C7AF80000000000000000000FFFFFFF463FFFFDE6FFFFFFC000800000003400001FFFFFF7FFFDFF0C7AF80000000000000000000FFFFFDFFFFC3FFFE3FFFFFFE44D0000000028000003FFCFFFFFFFFF00FF100000000000000000000FFFFFF8FC397FFFFFFFFFFFF0480004000908000001FFCFFFFFFFFF01FE000000002004000000000FFFFFFFF9027FFA3FFFFFFFFE4F000C001988000003FFFFFFFFFFFF11FC00000000300C000000000FFFFFFFFFBE7FF8FFFFFFFFFFFFE0100";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .mem_init1 = "07A88000003FFFFF7FFFEFD13FE000000F80004000000000FFFFFFBFDF77FE3FFFFFFFFFFFFCC1001CFC800000FFFFFFFFFE6FD11FF820001D08004000000000FFFBFFFFFFFEFBFFFFFFFFFFFFFD9E0072DC00C003FFFFFFF9FFCFD81FFF60018500000000000000F7FFFFFFDFE7CFFFFFFFFFFFFFFFFE00E018000007FFFFFFF9E5E7801FFFE0019100000000000000FFFDFFFFFF277FFFFFFFFFFFFFFFFF00F31800000FFFFFFFFFE9E1C03FFFC000F800000000000000FFBFFFFFFFE1FFFFFFFFFFFFFFFFFE51802001001FFFFFFFFDE5F0C01FFFF0000000000000000000FFD7EFFFFFE7FFFFFFFFFFFFFFFFFBFA002000003FFFFFFFFDE4F9E03FFFF400";
defparam \VGA|VideoMemory|auto_generated|ram_block1a95 .mem_init0 = "1100000000000000FFFFDDFFFFDFFFFFFFFFFFFFFFFFFFF0006000007FFFFFFFFFE47E703FFFFC007800004000000000FFFDFFFFFE7FFFFFFFFFFFFFFFFFFFE000C01000FFFFFFFFEF2032383FFFFF007800000000000000FFFDFFFFF1FFFFFFFFFFFFFFFFFFFF8000C000007FFFFFFFE06000783FFEF8007000000000000000FFFFFFFFCFFFFFFFFFFFFFFFFFFFFF0000C000007FFFFFFFFFF901F81FFFF0003060000000000000FFFDFFFF3FFFFFFFFFFFFFFFFFFFFF8005D000007FFFFEFFFFFCA7F00FFFE0003000000000000000FFFFFFF8FFFFFFFFFFFFFFFFFFFFFFC009C01C003FFFFEFFFFFE79380FE780003000000000000000F7FBFC47FFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [23]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init2 = "FFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a47 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [23]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init3 = "FFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a71~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a95~portbdataout )))) ) 
// ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a71~portbdataout  
// & ((\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a95~portbdataout )))) ) ) ) # 
// ( \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a71~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VGA|VideoMemory|auto_generated|ram_block1a95~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a71~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a95~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a71~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a95~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a47~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~0 .lut_mask = 64'h0027AA275527FF27;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y36_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a119 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [23]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_a_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_b_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .mem_init3 = "FFFCE679FE0C009FFFFFFFFF80FFFFFFFFC43FF48001FFFFFFFFFFF01E0000000000000000000000FFFCA1F8EE0E009FFFFFFFFE40FFFFFFFF001FFF9E7FFFFFFFFFFFF0BE0000000000000000000000FFFCE3FDFE80001FFFFFFFFF42FFFFFFFF000FFFDF7FFFFFFFFFFFF03E0000000000000000000000FFFE61FCFE80001FFFFFFFFF06FFFFFFFF8003FFFFFFFFFFFFFFFFF0360000000000000000000000FFFD25FDFE80001FFFFFFFFFC1FFFFFFFF8001FFFFFFFFFFFFFFFFF0000000000000000000000000FFFCE7FDFE00001FFFFFFFFFC07FFFFFFFE001FFFFFFFFFFFFFFFFF0000000000000000000000000FFFCE5F90080005FFFFFFFFFC07FFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .mem_init2 = "FFF101FFFFFFFFFFFFFFFFF002C000000000000000000000FFFC0400000000DFFFFFFFFFC03FFFFFFFF900FFFFFFFFFFFFFFFFFC1FC000000000000000000000FFFC000C828001DFFFFFFFFFC03FFFFFFFF1002FFFFFFFFBFFFFFFF07FF000000000000000000000FFFC0080BE8000DFFFFFFFFFC0FFFFFFFFF0003FFFDFFFFFFFFFFFF8000000000000000000000000FFFC0029BE80001FFFFFFFFFC3FFFFFFFFF8000FFFFFFFFFFDFFFFFFFFF000000000000000000000FFFC61797C80000EFFFFFFFFC1FDFFFFFFFC4007FFFFFFFFF7FFFFF8FFFFFFFE0000000000000000FFFDC3FD7A80001FFFFFFFFFF3FFFFFFFFFE0007CFDF7CFF0FFFFFF1FFFFBF7E";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .mem_init1 = "8000000000000000FFFDE1FD7E00001FFFFFFFFFFFF7FFFFFFFE0003FD4FDF3BFAFFFFE9FFFF3FFF2000000000000000FFFD21FC6E00001FFFFFFFFFC003FFFFFCBF0000022DB47C000067F1FFFC9FFFC800000000000000FFFD639CFE80001FFFFFFFFFC00482FFFFFFFFFF006534DFFFFFFFF0D7800FFF9800000000000000FFFC43FDFE80001FFFFFFFFFE003FFFF8005FFFF000004200000C3D1D6C007FF38A0000000000000FFFC67F5FE80003EFFFFFFFFCE0600030006FFFF000000000232DFF1FF8017E0F070000000000000FFFE7774FE00003EFFFFFFFFCE00000630067FFF80020C70C777FFF0FF000001F172000000000000FFFC37F10000007E";
defparam \VGA|VideoMemory|auto_generated|ram_block1a119 .mem_init0 = "FFFFFFFFC900001C01273E7F84429C79EE35FFF1FFF002CFF160500000000000FFFC35E00000007EFFFFFFFF0E00007D02671E7FC0230C70C66FFFF8FFE211BFF04C580000000000FFFC0000000000FEFFFFFFFF090000E002E7CE7840230E79CE7BFFF8FFE001FFE0860E8000000000FFDC0000020001FEFFFFFFFDCF0003800067B07800012D34A547FFF8FE00007FE806000000000000FFFC0000FE0003FEFFFFFFEB0C000F800277F020000008B696DBFFF0FC00007FD906000000000000FFFC00BCCA0003FEFFFFFF9E00003D000067C000001114098CBBC7D0C40100FFD802000000000000FFFC01F0DA0007FEFFFFFF3800007E000001C00000998C31";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a191 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [23]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a191_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_a_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_b_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .mem_init2 = "0000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000095000000000000000000000000000000000000000000000000000000000000000000000000000018FB00000000000000000000000000000000000000000000000000000000000000000000000000000B3F000000000000000000000000000000000000000000000000000000000009508000000000001F86EF00000000000000000000000000000000000000000000000000000000000000000600000003FBEFFF00000000000000000000000000000000000000000000000000000000000080000080000001BEFFFF000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .mem_init1 = "00000000000000000000000000000000000000000000000000007000000000003C7FFFF00000000000000000000000000000000000000000000000000000000000084000E00000402BFFFFF000000000000000000000000000000000000000000000030000000000000732003000000FCFFFFFF0000000000000000000000000000000000000000000000000000000000000D800C000003FFFFFFFF0000000000000000000000000000000000000000000020000000000000021BE818000487FFFFFFFF00000000000000000000000000000000000000000000070000000000003DFE46C00003767FFFFFFF00000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a191 .mem_init0 = "00001FC00000000102800000000570FFFFFFFFF000000000000000000000000000000000000000000000021B00000004000002018017CD0FFFFFFB5000000000000000000000000000000000000000000640CE001FC000003FFE38020000FFFFFFFFF0800000000000000000000000000000000000000000798E0BE0044000002B00015A016E5FFFFFFFFEF00000000000000000000000000000000000000007BE7FF7FF7FA60000440001016161FFFFFFFFFC00000000000000000000000000000000000000006EEFFFFFFFFE3BFFCD8690001A007FFFFFFFFFFFF000000000000000000000000000000000000007FFFFFFDFFFFF4FFFFFFFF60045FFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a143 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [23]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_a_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_b_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .mem_init3 = "120800180000FF0000004000000001FFFFFA0000000000000000000000000000000003FC0080800001F2000000003F800000206807C94FFFFF80002000000000000000000000000000001FF80000000001FF800000000000000040000000D0000000000000000000F80000000000000000007FF80000000001FFFA0800268000000040000000D000000000E000000000FFF800000000000000007FFC0000000001FFEF180406B7800000000000000000000000E000000000FFF8000000000000003FFFFA0000800001FFFE000000F8800000000000000000000000C000000000FFF80000E000000F01FFFFFC0000000001FFFE000000FFA00000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .mem_init2 = "0000008000000000FFF800000006000CE77FFFFE0000000001FFFE180000FFE000000000000000000000004000000000FFF800000000000971FFFFFC0000800057FFFE180C06FFF00000000000000000000000C000000000FFF800004000000F0FFFFFFE00000001FFFFFFFC4000FFE00000000000000000000001C000000000FFF800000400000FEFFFFFFC07FE0001FFFFFFFC0000FFF41C000000000000000000002000000000FFF800304C00000FFFFFFCFC01820001FFFFFFF80000FFFDFC0C0000000000000000000000000000FFFC0218FC08001FFFFFF87C000008E1FFFFFFF84C02FFFEFC080000000000000000000000000000FFF90270781E000F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .mem_init1 = "FFFFFA7C00000001FFFFFFF84402FFFFFFF80000000000000000000000000000FFFD40097C18008FFFFFFA7C000000B1FFFFFFF000007FFFFFF80000010000000000000000000000FFFC0019E406005FFFFFFA7C020600F1FFFFFFF00000FFFFFFF80000040000000000000000000000FFFC443BFE0E009FFFFFFA7C000001E5FFFFFFF0186AFFFFFFF8000AF00000000000000000000000FFFE8038FE0E000FFFFFFB7E00004001FFFFFFF00E7EFFFFFFF80074000000000000000000000000FFFD81A8FC00011FFFFFF87E00000001FFFFFFF80F7EFFFFFFF8007E800F40000000000000000000FFFC01B97C00009FFFFFFC7E03060021FFFFFFF00000FFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a143 .mem_init0 = "FFF8021E010100000000000000000000FFFC00000000010FFFFFFD7E00004003FFFFFFF00000FFFFFFF84471908030000000000000000000FFFC00000000009FFFFFF97E0000007FFFFFFFF00002FFFFFFF80002110030000000000000000000FFFC00189E18005FFFFFFC7C000000FFFFFFFFF5B007FFFFFFF80000000000000000000000000000FFFC00798415009FFFFFFCFE032E03FFFFFDFFFFF003FFFFFFFE0000000000000000000000000000FFFC20E9F81B014FFFFFFFFF00FFFFFFFFFC7FF00000FFFFFFFFFFF07E0000000000000000000000FFFC4709F80F009FFFFFFFFE80BFFFFFFFCC7FF00000FFFFFFFFFFF17E1C00000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a167 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [23]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a167_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_a_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_b_first_bit_number = 23;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .mem_init3 = "FFFFFFF00000000000000000000000000000000000000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000007BFFFFF8000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000027CFFF008067FFFF000000000000000000000000000000000000000004B79B37FFFFFFFFFFFFFFFFFFFFFF41807FFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00FFFFFF00000000000000000000000000000000002000000000000003E80013FFFFFFFFFFFFFFFF20FFFFFF0000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .mem_init2 = "003FE0000432F819001FFFEFC17FFEC7FFFFC07FFFFF9FC043FFC00000000000000000000000000000401FF80FFF0F67FFE00BD001FFFFB8F7FA5581B00062B640000000000000000000000000000000007D7FF01FFFFFFFFFFFF43FFE11EF5D0005AAFE4FFFFC760001FFE000000000000000000000001F00FFFFE01FFFFFFFFC0CF18FF7EE10A8281800002001FFE65FFE00000000000000000000000039FF00FFFFC03FFFFFB07F8003E002F3FF47FFFF7F7FFFFE00015807FFF000000000000000000000FBFF10FFFFC020000FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000003FF11FFFF807FFFFFFFFFFFFFC1E8000180";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .mem_init1 = "379F0000000000000000000000000000000000000000000000007F80FFFFFFFEFFF80E3FFBFFFC0000000000000032AFFFFFFFF0000000000000000000000000000000000000BFFFFFFFFFFF1FFFFFFFFC800000000007FFFFE0000000000000000000000000000000001601FFFFF93FFFF41F40BFFFFFFC000000000000000000000000000000000000000000000000000000020000C41F110BC903F31FFFE000000000000000000000000000000000000000000000000000001C01F0E000000444B7FFAFFFFFC000000000000000000000000000000000000000000000000000000007FFC04063A403E0000007FF0000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000FFFFFFF0003E0000000000600000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013C00000000000000000000000000000000000000000000000000000000000000000001F000000001FF000000000000000000000000000000000000000000000000000000006000000000000006080000FF000000000000000000000000000000000000000000000000000000008400000000";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a191~portbdataout  ) ) 
// ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a143~portbdataout  ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a167~portbdataout  ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a119~portbdataout  ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a119~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a191~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a143~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a167~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~1 .lut_mask = 64'h555500FF0F0F3333;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # (\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (((\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # (\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~0_combout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~2_combout  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~0_combout  & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~0_combout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~2_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~0_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~3 .lut_mask = 64'h1D000C001DCC0CCC;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w23_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFF8FBDFBBBDE9FF3E8136D8CB99FFFFFFF8F3BD66C2CDCE963BDD20B6E7FFFFFFF867FF3D93C9B8EEEA1E2A9B7BFFFFFFF80AA1E66BE2133F802A3DE329FFFFFFF8CB8A46A6FE2C4FDE05F283DFFFFFFFF83102FFC6575AC023552A1F97FFFFFFF8E378CEFF6273BDCBB6B1999FFFFFFFF8A61EA0DDA773C8FF42C3F373FFFFFFFCEA106F9B96F550EB3888F0E7D7FFFFFEE7485199D0EBE131D5F56F47B9FFFFFFF43F1653FE4FF6B505A462A13FFFFFFFBFB4033E37577842AB7CEFEF5BFFFFFFD391257FB5D64215E2FA2E41EBFFFFFFDB5A8DAF0E520055D42980EBBCFFFFFF47B96E67CB40A4FD9EEB37265FFFFFFFC8AAF518B56FD9AB1A61FC056FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFFF5E665AB7E9B99DD24B88EC313C3FFFFFF51CE86E96E4ACE9C55AF6191E3FFFFFC9551CD6831C4865481181D3DD3FFFFFF64509BEE3EDB71288B868685B3FFFFFDDBFF562B76E6C4DD796008A2F3FFFFCFDEE5FC1D076E7CFFF252C9DAE3FFFFC247F6BF1B772328FAE82CABB0D1FFFFC640AF9CAE1B307BDE1BE8C03421FFFFAEB47F000FC7D0F67CC5FB1BDDD3FFFFAE5F4F000E1BD972B81B17FD10B3FFFFAC58B000095EDB71764BFD5A6EA3FFFFAB26F00009CF6A6231DEC7C03E23FFFFA36670000E0B7F8E75ADC3B24D63FFFFAD8C30000CF0F4D35373B17A7973FFFFA415F0000F327FE7ABEEDE9F9D23FFFFA99DF8000CEC817D937077FD7493F";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FF937BCF00000CA79F74A3BA6337ED9FFFFD2ACD00001E7FF2FF6FEFB4CEF71FFFDF4DDB00003F4FFDBAE9561F495F1FFF79E1E200003FFFAA67F6BAF3418F3FFFEE9D7E00003F91915D15EBB56C7F3FFFF3F78200003F16CDA8E6F00193D03FFF987B3D00001ECFDD31F377EDE4687FFFD1ED4700000C5FB279D2FDE170427FFF978DA13CEF290DBB1EF636E29C897DFFA7BC0BDF7DA753F7B046EF7969143DFE533C29BFE3D76E9A7400C9ED5F14FFFCFF05E7FB85BFE0773C28FF7B14E8F6FCB0AD595FFF77B991D089801FBA69EEF8D3AEB6F53B28BFED41F8BA2C77407DF814F1F77957F6AEED7A6EADF4B03473F8910033C635867B5E990B657795D1FE";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FD9FA63FFC1A2266FFCF5CF10297199FFDF94AE7DB1D328DA1E455A95411451FFC3AA00DC893CF3D1B2E223A7A22611FFCD44FFD6646C3D35C23DFE2F860263FFC33B2D90693C3763F0C6CAE98A59A3FFEE6960FE70720EE003A70C36D84393FFEC271F8D946B8AC06A48B2A74E0777FFE45EADCB819AB5AC213240D7740657FFCA7470F52005A00C1C210705B6D53BFFC9AAC9F5441FE00E240012A03FC65F7FE2ACD121546E8005BDAA9026EAD38BEFF7A35368002CD00F6608D896FCBDDB7FF67A8D109C15300173DFF26F2D6C437FFFA97C4A276FA00CFF6F4EEC31AC1A2FFB23494062D93808E8D3EA372BE2EADFFC8A800C1430280ECCD2D91F6219C3E";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N51
cyclonev_lcell_comb \control|colour_out[8]~8 (
// Equation(s):
// \control|colour_out[8]~8_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [8] & ( \control|gameover|altsyncram_component|auto_generated|q_a [8] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [8] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [8] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [8] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [8] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [8]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[8]~8 .extended_lut = "off";
defparam \control|colour_out[8]~8 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \control|colour_out[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N3
cyclonev_lcell_comb \control|colour_out[8] (
// Equation(s):
// \control|colour_out [8] = ( \signals|WideOr22~combout  & ( \control|colour_out[8]~8_combout  ) ) # ( !\signals|WideOr22~combout  & ( \control|colour_out[8]~8_combout  & ( \control|colour_out [8] ) ) ) # ( !\signals|WideOr22~combout  & ( 
// !\control|colour_out[8]~8_combout  & ( \control|colour_out [8] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|colour_out [8]),
	.datae(!\signals|WideOr22~combout ),
	.dataf(!\control|colour_out[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[8] .extended_lut = "off";
defparam \control|colour_out[8] .lut_mask = 64'h00FF000000FFFFFF;
defparam \control|colour_out[8] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFABAE915C0EEEDF9AD83CE1F6FFFFFFFF929D4EF53E9CF3DACD76CAF7FFFFFFFF8779596513083E37A9682DFAFFFFFFFFF7C7E804EB19E7DF7D322A67FFFFFFFF8F6AA07F703347004F93523EFFFFFFFFB1D8E243B7FBDB480102BC57FFFFFFFFDDCB93B34A673CA7D800439FFFFFFFFFF38BD9E4F47FFAF6FE4194BFFFFFFFFFDED3945ED3C3B8F0BA10E9CBD7FFFFFF7668FB53BCC8E594D5B4484BFEFFFFFF70B3EEFFEF46C9602AB65A50BFFFFFFFB1A7E2EEEFD785443AEF06EAB5FFFFFFB2BBE1F786F408AF7F4E07C6EBFFFFFFFBA20FBEFDF841776EFF85BEB6FFFFFFFE33BF5758DB2AF4F7E286C0FFFFFFFFF1297FABC9EA84BFB9BFA5D077FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFFFE6F9D3D97F7E45F91582E8D5BFFFFFFF50CFBD2DDDCC79A328949D83F7FFFFFFD1D2F7DA665EC5A5F6C26A10ECFFFFFF73E9EB66A3F2BDD64B8BD3E61EFFFFFF9A9A7B4C6BBB50A4EF2503A289FFFFFFB54FDBBDB3F077EB7287B908CFFFFFFF82896DB9B15EECDFF651192DBFFFFFFFEECFF9FFFB5E3FF4FA9EC56A02FFFFFDAF150FFF697FDB6E941FF54753FFFFFDE7AF0FFF2EDF061D09097E5EDDFFFFFD4E6AFFFFD6DDD5DD013FE8BDF6FFFFFD84F8FFFF5AE3ED7D3FCE6A8B72FFFFFD85CFFFFF27B2ADFFD61BBDEE19FFFFFDCE19FFFFE61DDB797F2B9A8F6FFFFFFDFA4AFFFFFBB6DA6756C9A8FB0FFFFFFD97CFFFFFEABDDCEDB47E735670FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFD7ACE9FFFFF3E45FAD2FBB3D86BE7FFFFFB6CAFFFFE15BDF245FD73BEF12FFFFE9FE39FFFFC0D34DA2E1D62FB56CFFFFFC4B86FFFFC0BDB79EBBEBC6A485FFFF2DD1E7FFFFC0DFBFF8966F094C23FFFFFBF3E5FFFFC0DCCFFC73BB40DFB1FFFFD753EFFFFFE17E4B5B3F53367A61FFFF367C28FFFFF3D1B595FA43F2FD87FFFFFE7FDEADEEDD8CBF816EF6324D6AEFFFFFBF7FBCFA7F766FC8D3D7CF58807FFF50C9DAE5C586A4FFF20E73A2BE49F6FFF40F177C71F6F87D28218E054DD8BFFFFCB41FF3BECFB370ED09E17EB5CBFFFF5577A67F77DBFFC72E2F0BD58AA0F9FFFE1187F39777F6E748296E9370D9FFFF1F86DA6C7CA24126002125EA1384BB";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FEFDE168BEDAC1D1C50177C4A264417FFE6FCC1B7B6DC1FEB00BADAFD5261CFFFFF0628A8C3730780B86115862006FFFFFF69E15A00B3CCC45129C1ED26115FFFFE5478F30003C2E63F815DCFB8E9CFFFFF0599DEC87DF9D1D04EE68F60870FFFFC22FFB4357C7ED00A0AE89BCCAFBFFFFEDBCB4B091C7EB504020A46E04CFFFFF25B9F98040EFFFF004DA288BD3A4DDFFDEDF090808B7FFFB890942BB94C3FBFF6C326B2114FDFF6BFEC02031E5851EFFE901946D1057FFF8616543F9A3A565FF71C8840044F5FF2E9BF706BEFEF304FFDF912D0012F6FFFD77AAFF8591E16FFF3676B0000D917FBE73EF4E5FAE4A7FFFED084D00526A7F379EA81EEAEB793E";
// synopsys translate_on

// Location: MLABCELL_X47_Y31_N3
cyclonev_lcell_comb \control|colour_out[9]~9 (
// Equation(s):
// \control|colour_out[9]~9_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [9] & ( \control|gameover|altsyncram_component|auto_generated|q_a [9] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [9] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [9] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [9] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [9] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [9]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[9]~9 .extended_lut = "off";
defparam \control|colour_out[9]~9 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \control|colour_out[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y31_N12
cyclonev_lcell_comb \control|colour_out[9] (
// Equation(s):
// \control|colour_out [9] = ( \signals|WideOr22~combout  & ( \control|colour_out [9] & ( \control|colour_out[9]~9_combout  ) ) ) # ( !\signals|WideOr22~combout  & ( \control|colour_out [9] ) ) # ( \signals|WideOr22~combout  & ( !\control|colour_out [9] & ( 
// \control|colour_out[9]~9_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|colour_out[9]~9_combout ),
	.datad(gnd),
	.datae(!\signals|WideOr22~combout ),
	.dataf(!\control|colour_out [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[9] .extended_lut = "off";
defparam \control|colour_out[9] .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \control|colour_out[9] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a224 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [9],\control|colour_out [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter[3]~DUPLICATE_q ,
\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a224_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB40000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB40000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB40000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB40000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB40000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB40000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
defparam \VGA|VideoMemory|auto_generated|ram_block1a224 .mem_init0 = "AAAAAAAAAAAAAAAB40000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB40000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB40000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB4000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a200 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a200_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35FBFFFFFFB7FC22FFFFFFFFDFF3FFFBFFDFFFDB";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .mem_init2 = "00000300000000000008E00000000007EC0414FFA50E00001106889480000000A05A020AA0721078000A6080000020B28038200000000001A05C0000B80000001EFC99A300000000DBB003043004B19000092000001804344007580000000002A02400004000004006E8A72600000200FA34CB80280941C00041C00000050020450080000000000015E001800000007201705348000007C05F772AA0381E0061006380000020002014C00000000000003F4B03700002C609000138F8140003E066E4D180901C0C800040C0300180004002C20000000000000486800000E05E000003A8A0260000C09030E3C18008351500452C1206000020002C600000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .mem_init1 = "01022030000FA2309201C22872000000F5F84228A00004D8004202146C00004000016800000000000026B020000284106A01BA702C00000045B901905018B37100400002000000C00000160000000000006A30080800D19BB2015E1C0000000001E14EF8600811DA0040000E000000010000007C00000000000E2B4E8E005D206C01DC080000000001676178E0000E8000400000000000829400001480000000000B2D2DD4006300301560380000000000CC2528E0000040004000000000000009800002B0000000000373A88C00000000B414100000000A00011E488000018000400000000001800068000008800000000000600000000005ECEA1C00002025";
defparam \VGA|VideoMemory|auto_generated|ram_block1a200 .mem_init0 = "60155D882000018000400000000020040017000003E0000000000000000000000EAB840E0000706D2F344038580007C0004000000004B01C4401180000010000100085042A000000443AA1E4000020E0A42C00F02000A00000400000009CA108792C52000004A0002800ECEE63020230EC7BF7E800836858B06401A828017C8000400000019242004E36D1D00000520026809652520D472248A4B380D8C57C8AEB3400A428002A0000400000028C0A21E64F6A2E0000014011C02F0E345EE0514F0ABB543398AD479E5805C00000280000400001080B4880F1C88F82300000681CC071474029ED57CDA39AFBD00E698424000E880000680000400001837180C0";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a200~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a224~portbdataout ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a200~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a224~portbdataout ) 
// ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a224~portbdataout ),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a200~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2 .lut_mask = 64'h00550055AAFFAAFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a80 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .mem_init3 = "B88B72E0FEC3F0815243935000000000FE3377EDE29875216E36191D88918B2F5BB28BB514E8BA6C9D9A40330C6C8834DC38ECD2800000005D20CD0D4580379F8178F02A2CC06FDA373FC2FA37BE678CFF598AF6FED1BA1412CD71C100000000762CEB665EE2D9A0DF4381255D9ECBB937B2A4CA06640F6D6221A236957ADD9C9F9010C00038000096C794573686A88CB9E94222D9A15E6C8BED771D0EEAF9033183481F962583D3D5417950001400086B6C984AA2362D8F46C9D31D7465F710450730D6DDC6C46C50CEDC2A788B078581CF605000080014756443C3B8B5DFD4FAA3E2525FA4CA994888BCF4855A5C31A008F8A73D89CB0F9A986F7000000020";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .mem_init2 = "29432F1E538C034467F10C5739332A60255988D90ED366B8B50DEBC014DB8832828C00F00000000474A2B47F5294A2F95FE93A5E7AE0EFD1168E100F54012F715F958A5CE742C010E269A01000020010F3DC96AA681C6AAA4CAC46A7806047322C428C595B4096A6BFDF98706495A97ACFE64770000F0000CEDDC237335F29E2DB23120ACF3C974359677169818007826F46D58356DE6BF2E51B43E0001300000BA8867618BBEA9E2588209903C7C174A8D0E3FB4B7006A08A7ABC1A8A07D409094FB070000A0000BFF6B07024098BA2180073E13152BABCB60B7FEC4A5006400921E84707D6CD4B9E1363A000000000AEB47BFC351356B7800017D9C9AA76EE";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .mem_init1 = "98FE4C7E69C0078394A37DEE77354DE49858C06000000000775D161AA27A9A828003B2F90501F254F89DC59EDB0000C1131FD7AF224B7DAD632741B000010000EF62DD29A6DF925C007E46800D04E0B2CEC9C32B48000180598538E506C1824E6B885310000600001C1635DBAC959F1818DBC000000262DB90B30019A60001C049CD8C735E4FFA73706020C0000000008E558D6BC8B20881572800000000055384A7D927B40001403A4EC24D30002DCCB88E80C000000000760A2A93795AE4972900000000000C96E9B0E345800003007753838C88007FC7A28B85E0000000009F20C6A1F8EE2273D00000000000022EFA28291785000340FF7DAF2E300026A3";
defparam \VGA|VideoMemory|auto_generated|ram_block1a80 .mem_init0 = "79FD21A000000000D9912525ABAFC33C00000000000001A9BDD458D6E58003C09555ACF6C0020E2A440166B000000000BBE701178CA085C0000000000000002249708CD1A2680193B3F84BEE80048B33DB648B3000000000731EA1016352600000000000000000677B0D65DF005A00612B2B55B250011DEAAB468060000000006B53D71D4578000000000000001DED7AF16237D4981701027755DB21D8068A765D584CC00000000026075CA31E528000000000006FD2048E025087BDA37EE17861E55694F368612556661D00000000007D99B37744C000000000007F402DEE85CEC0AB5410091FF480040179A8C169E334E527C0000000004765167149000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init3 = "0000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000001A000000000000000000000000000000000000000000000000000000000000000000000000000000060000080000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init2 = "000000400000100000000000000000000000000000000000000000000000000000000000000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000000000000000000140000000000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000E00000000000000000000000000000000000000000000000000000000000000000000000000000014000000000000000000000000000000000000000000000000000000000000000000000000000000120000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000014000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a32 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init3 = "0000004005000A00D040000000000000000000000000000000000000000000000000000000000000000000400D0002000F000000000000000000000000000000000000000000000000000000000000000000004004001A0000000000000000000000000000000000000000000000000000000000000000000000000008800C000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000400000000200000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000040000000060000000000000000000000000000000000000000000000000000000000000000000000000000000B0000000000000000000000000000000000000000000000000000000000000000000000E00000000E000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E000000028000000000000000000000000000000000000000000000000000000000000000000000000000000140000000000000000000000000000000000000000000000000000000000000000000000A0000800340000000000000000000000000000000000000000000000000000000000000000000000A00018007C";
defparam \VGA|VideoMemory|auto_generated|ram_block1a32 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000E0000C0000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000001C0000000050000000000000000000000000000000000000000000000000000000000000000000001E0000000020000000000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a56 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init3 = "00007F40AFC0003013AEF528F37048F800020D731A4882FFDD99332000000000801D8EBD2600000000397EBF00000014EC9F6DE9D005BD40000021DEC0398A085AD3698000000000BEC81949400000000F747F00000000020B650557E0000C800000049E442116285C0C574000000000586D6D1CB800000178B980000000005849B84A45000007A000000087864043ADA05324E0000000005E62E0493000007F9F600000000000C5D0B4573400000200000000BC5F20248CCB434C0000000000E54692DA700009C37800000000000003A48DA118000001000000017124E010FBDB028C5000000000A3C57CD23801A15A0000000000000085D82C80E8000000C0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init2 = "00000040E5C0003629C01878000000006D52E32B80282540000000000000005325113010000001C0000002587860002F290000200000000068D40EC8F18A280000000000000000065759A80000000300000006280E800000590000200000000013B25710CD3A000000000000000000024B4BB0000000014000000B280980000110000040000000008A36715BAFA000000000000000000007FEA500000000018000005B700A000002400000E1000000007EA95BE5A80000000000000000000003EA360000000000800000626000000000000000A280000000A414604F400000000000000000000000458800000000000000012F80000000000000000380000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init1 = "EE820227800000000000000000000000040000000000000000005C0000000000000000E10000000120C6753A00000000000000000000000000000000000000000000700000000000000000A040000001A763502400000000000000000000000000000000000000000000000000000000000000A0E0000003CA2A180400000000000000000000000000000000000000000000000000000000000000004000000113CD1C0000000000000000000000000000000000000000000000000000000000000000400000000012C73800000000000000000000000000000000000000000000000000000000000000004000000000353BE000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a56 .mem_init0 = "000000000000000000000000000000000000005800000000EEF6400000000000000000000000000000000000000000000000000000000000000000B8000040001202000000000000000000000000000000000000000000000000000000000000000000B00000000082DC000000000000000000000000000000000000000000000000000000000000000000A00001D000DA9800000000000000000000000000000000000000000000000000000000000000000040000064005820000000000000000000000000000000000000000000000000000000000000000000000200400047C0000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a80~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a80~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a80~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a32~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a56~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a128 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .mem_init3 = "96912F662FA2654E73C7B1A64D0BA906E2B7B15000000800294B05286FD4C0000018A12E824C4BFFA041AEA683B2BC847406E274D6188193663B81C800000400B0C56131BF775010653835ACA0B77C5FA7BBA9B8210EBA4A2241B891C88B20209435C9E00000030065F7780886F4EFBC526922720EA9EED0C9892A1073D94EE08021536A5A67459EC8FD8E78006064802F1684000292FE6067CD65450F93D7FF1F510EC015AD095820043546701916C6B7B8049018D4B2005D421A44D1992BAA24924C9499BC31D910308365B20E162A500CE800A5BA925CD6227D40404A6100C6B178A57916CF0982FB9DB3976C9721EB4250ED4D500D53C0885525F603F9A5";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .mem_init2 = "E6F213B0C0040000CD309714E804E9BDCA23281A9651E1A3A75D5F6FC99B7F06C000F7E0DF21316B34C075004000010003A4753B93F4AE6FAEE296E2034AA27F9516507AA88D3D1A5610098E7E6B191A38768C00000003608C6663992DF4EA1BBDB965705FC555088A7A1F1A38AA420AFD505E4BCB7BA804B0C66380000001BA8B8755C16AFF8639AD596B6E29032E12C87E017BEBDB75DFE977D835D230506C0D1C2620000281929CA1B41681DE400000A4226B047DC51D7416BC56B9228AEEF347BA3EA57000314A1A13C8000181C90273092F51E0680892CA144F9F53711E00F4BD3783C8CEA1F4E4060D48A7F0311CDBC400000280C1015F0A0741E0D62A";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .mem_init1 = "D744D2D1B52EAD2340BC1F096C31129E3A1B2D821958180AE185CA00800068000795047222002040E4D442BD179B83A5231B3E4D3B0DAD7B9318D7E9EED5BE2C1E480029C001F62001D23857C004C243307808A411D745285FCDBFDFD6E7BB961C09BF71E316AC0F61BD80008000205288D1BC3D16748E483C805563EFA74136D3C4505DCF6C46B7401A4E68D8283C0579B80A600002822591B6E4A2F963AD0F6D00E9A821F2DB094E44B3CB371259DC124A6AED1161368E00B40E50000101C8E047C5F46BBB253591005970836091DA266AD4647074368D25BA8B80F8C46A8A812F0CE00003802839A76105487D4010CFC495249ACDB312C3BD9AA016AF60B4";
defparam \VGA|VideoMemory|auto_generated|ram_block1a128 .mem_init0 = "8F7CB90010A0091E801714A000028030F139A3DDD79A4703D10F1967978ECC85498D106E2204DDBC3835D0B0E10110038241C400000380004052656BB6B5E21518F10A6D8908747F1EC321B4C03EDB6F2F5F070010E9F80C81FEA800000100003164D486315F028231014D72AC56987C964A29A0141042419555FEB1BDC2E02E80BC280000000200EBA071FE3B3F75BD3738390FBA1F83AEB01775AE999A397C5629A93C83344852855F3CA000001300863EEBF52EA5E418561D200A4E8072E86CE27A48C24871BD1DDA682114B0B1FE8DFFF400000009805017F5DB4E611074FC7522AA75D60321EF768A9C6E90DAC150D5CB9303FE497E85DC80E000010500";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a176 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a176_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .mem_init3 = "28C50A752000018304EC23208E6C7ACF846F7EE6A998470040000408000014000080000D1B7801000000007D2BA00036605D4F38AF46623F583B004212D00000000000080001B200008000844FB8004000000010531C0001800988FF846F31B17C800010000000000000000800001210008001418FD0270000000000A3A44000D7C0D00CC3E26BBAF8000000000000000000011C0001D820008001E042C350400000000035200E0020804000036429598000220000001000002F83080004C07000800D20E42C36800000000018308920058200000020004C4083630B0000380002EBC134001A206800804C02E2047A000000000008200D8000301D40001003D8";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .mem_init2 = "01B74D1642001000056C8BE8000C20A80080A989A21B20000000000000000B29800E5B37D938067A802F260A4D1000059A527AE80000705000816111021C00000000000000001D83CF011B2A761042EE928628F70129E08ED3E62DC0000050A00085A3F40E5C00000000000000001783ADF782BA9B23BA09574925F78E3D3ECC9D992BD00000504000B8191067B400000000000000000F0010DC1FD32503484E5E1C141920D621BD841E9D70000C5000009C01023912D0000000000000000400404EA320E94DB0010A142B4168C71138C3D38A7C000C5000008F3647A00D980000000000000000018011CC0B94A011A4E2D175625450F7716FF6B20800005180";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .mem_init1 = "00AE2B022792A9000040000000000000000EE42A684347C01099340C980B120B151EB980000051800080230156FADC39C0E000000000000000077DA6A0ED4000056EBDB97000002DE0691880000071000080243C0F8F5D1861400000000000000005E44FD63280000001EFD17C00084FBD7FA000000020000080226E470D995AF190000000000000000402FE3FB0000200028B8178005CC6261C018800000002008018B1ED91866FB9B90002000000000006CB76127A9007140D7E050104AF0F51A006DC0000000400003801873801841190813D000800000030D1CBFC00600230917E0D7393154838000FCC0000000400C00020003F83D313D8225B507C0042";
defparam \VGA|VideoMemory|auto_generated|ram_block1a176 .mem_init0 = "9BA156641B9028013DC9DC062135878268002BC80000001100001000000205CFA8E5863D08417AB935E9DE6E0FC900024C342800003FAAC67C000780000000300000080000000264DBF76C48C3AA19159CE4E9BAF2E080036B16500000C11391B00139DC0000006000003000000000000ABC156B614A12458248A9325CBAF906B2D4200040C0DBC0000366740000003100002800000000000000058F406340E6BAB957B4C8FA800990FD00051219D0302007E224000000D200002000000000000000090D02844793C702F4C861BC4A584D6B81EC2AC06191A094F9000000003D0000180000000000014200C4A175B02F98D455C5093BE4E1FD434802EBAEF6DC";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a152 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .mem_init3 = "9E5EB4EC00000078000000014000000004E803440C4B3C4CA47BCD044D5FF8693034D4070DB573A7A6F70C8800000070080000002000000004471383135419FB98EB0B2327FC4A84F195C459838FDF8DE075BB6000000424040004000000000000420C020199E65134A620A9C12C6E3F7F3AC41E03324A76A67247C800000A2004000400000000000160000084BAF3932DE236E8178199E2E7FDA28D19112537A4F33E200000134D04000000000000001AE0000007D1999E225CA5863661EC82282DC01A30808A78528D07C000003DBA040000D300000000103440010572DDC000F3F82181E20049BAEC8B1FF0FA599E971B5EE000001F200400007841330000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .mem_init2 = "11BBB2E48224060120408400000000010463011B4C419389D57D55E000000132044003FFC38C0000234425881D7E10C2F0C2C21D3A000000402D0013F8F9010EF6F0F280000003C604400600600C000509C876D816247D92F0091B67C496188000000000000001114F7E32080000016D0040080000000E0A384144E025FFC9A5A84C8EA5388C44006000002500000009803FE8100000004200000000000176D321A827C0BE2088181C215C0CA82996E86F474109D80005381FC314D8000000420020003AF801E20B89BC23A0081BC3876EA2025E128127340F8A59EB9D1FCD2DE61641D84000003B001000DD7940AD3C93D52EC13DFCF4059B9377A16F6F3077";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .mem_init1 = "68E8BA0488F2E2F91E6045C0A0000050002001D13B40741F4910C001625A27090B4E545F4F49F9130BDE3E7B46D72A34832572300000000F002000E63481C9EF37DC2E003BF77A87FCC31C938B44A8AAA7415849AC84D65EAE3F7288000000710030294498C0EC0536AF7B04DE19941E2C904FB01CEFDC8CD801B63900A31ACCFDB43120000000080065454A38C1044F4277D80F47008AD3CE3E991D1DD7A236ABD00001277E263A85DF1998000000400003A88A45005A92871D701AE808413EBFD91A712B09373813038001200007293EB0A5F00000002000640001FB600314021DF01C4EC124C00177087F4BA25089C0008801A0003F0EFB1C026808000A08";
defparam \VGA|VideoMemory|auto_generated|ram_block1a152 .mem_init0 = "040000000058468A8CD5C810A8DEDB4C80D3CDBC8BDCA74E00021741B0801A75C339F2501C00130000600000000560D28F92301A4A2042C67FD528172CD1B9220002A6DAA068FCE3B96DCB8000002000004000000002C0524C158055329B414F40042717EE2882A4B200D3DC357BC914DFD26D8800003000008000000000002686C660C1180C19CFA82034B5D30251773006D47EB0C26C3779DD3AC8000068008E00000000000002DF6B40183741B709DAB1704B4F33A8300007EA7116663F12F9D97D280000160036E802280C000001CB00EEA983E2381C6C8B64CBBF82CAA022444D2900F331CBA47C85B8000003001DFCA3CB8A780000003297621CB2951D";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a104 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [8]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .mem_init3 = "01CD3F07DB986347F415337125BF308818790FDBBCA4F6C912AE13B256C3607C058840E000008308C1D4BBCCC97E4A9E35A5202C6250B506155D823973C8A0AC21364484B7DEE0258EFB1C30000302048D0845D8D3DA0B0286B356DCF42D79406005DBE25215D60B1BE5A4A25A55A00E84A30120000702E8F62EFE6E6F91156EA8B0A1DE82F33121E2158E80D8540A19080110B0D5D7403381F2D7400001002AD80183F9FB651ECE1152695EA67F7832414802C09035A5848C0CC1BE229AF00D009F57E00001800EB8254CA4E86A8FD06107EB16481148A2696BBFC3FC1EC0C2C4C47331134FC05801063EE00002800094ADE9500C5F8C5D48123BAF338A941A";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .mem_init2 = "BD3BFE8FDCA090F8974C72FF33F250C00287DB600003800023BD6A64EB315B9E17BA6E913D5BF80DFE78670AA1D7C50BB88003A4535000460218718000010000BA92BE4CFB34666174530376463A51EB395B7D7B5FC0937CC80C1D87B5327FC10439C42000000004EB37F000072A81CB606FF928D15087EB709AA77D0FE8B3F0501E1C55D6269FB60F1620408000000F7C1D65CA986323AD94086E61B7E92B4A56AA1F7D04C3D9DAF43329877CA8D459459D7DA00000000D09A262CDB45F41FC25733B70DD66C686586900FE482372A3726038B61091D94D4DA31060000000039B4BF028131FA23851638BA7F8FE53FCFB57239449A90B314544676009F6E4F9";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .mem_init1 = "F985DFC000000000357EDB3BC8E985CD486E8585B0E6C8860035902255286D197DD2F262E50A6000DC631EA0000000009278B8342E55072DE73FEB2B53A965153205D83A23FE1C8573E34B59EAFD6800347C08F000000000D0A4B5860F4AD2192BB8CA0E669A35A396D847C77ED700571F3CE7A8F2EA2000F50505E000000000632F61A325C17E15A70398A9700BC75725CFC500E6B28615E0D081005AC9903D840CB9300000000075D2B0D6DABA19462ABD21840D32C58240CB4135A9138BEA16A24DB0E5B0EC75EB96527000000000223FB46A453D003CD60AC83252A7988D55230265A99C1E9F1B7D906F1F1810F53C1E84200000000012E6B462CDA60354";
defparam \VGA|VideoMemory|auto_generated|ram_block1a104 .mem_init0 = "F9F394100BE83104496F46003F36F965DA6A0242A503EF93DA7522000000000044D6464C31D8029F22A5B448946944C72A7FB8A3238C3F329D7CEE00BFA938B820A08B40000000004F868085FFC1C689BCE6ADF11B5792F3914DE16312733319B77E708CF5112080446080F000000000F3E4E9AB2D899201E0356A8A5840C909CF0510F83D587522F38D7E33508B85B8CA46ED31000000004370B1D86422910FF38044981B2ACF046C41A862438ACADF4720B113CA6A4C407B981A6100000000FAD94A1E84766B6C931EB9EE1CC361EF7EF3B9E26E707B34CDDCA602B2B08C0092CF0BD1000000007144FAA539B686142096897F197B750F273BDF3E95E58C58";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a104~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a152~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a176~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ( \VGA|VideoMemory|auto_generated|ram_block1a104~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a128~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ( !\VGA|VideoMemory|auto_generated|ram_block1a104~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a152~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a176~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|ram_block1a104~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// \VGA|VideoMemory|auto_generated|ram_block1a128~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a128~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a176~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a152~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a104~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1 .lut_mask = 64'h111105AFBBBB05AF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout  & ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout 
// )) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3])))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~2_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~0_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~1_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3 .lut_mask = 64'h04C434F400C030F0;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w8_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [9]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init3 = "0000000000000000000000000000000000000160000000000000000000000000000000000000000000000000000000000000000000000000000001A0000000200000000000000000000000000000000000000000000000000000000000000000000001200000000000000000000000000000000000000000000000000000000000000000000000000000018000002000000000000000000000000000000000000000000000000000000000000000000000000120000050000000000000000000000000000000000000000000000000000000000000000000000000A0000070000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init2 = "00000040000030000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000140000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init1 = "000000000000000000000000000000000000000000000000000001400000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001E0000000000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000140000000000000000000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a57 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [9]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .mem_init3 = "0000003FC0000071FC888EFDF0099AE00003DF19B190494E68C15E600000000090DEB634740000000006ABC00000001F042A80AB80002540000085CCDEE2B9C873904CA00000000037FA2B121800000002E98000000000420D8B0CC640001E8000000C925B247DAF5E788A200000000008AED3B398000000BED600000000000B8B51DB4000000620000000C2B6606D30F8D22640000000008D6C13A37800001DB680000000000066D7ABBE70000000A0000000A7A9300215D64950A000000000C5790B4C28000791A00000000000004D0610F08000000280000001D019E0009B6B8198B000000000D24CA1E3A0007AFC00000000000000CEE9E260E000000300";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .mem_init2 = "000001EC29E000029A8000D8000000006F0924BFE01FA7800000000000000050BD6E582000000280000005D01480000BAB80006800000000167A63E7438AF000000000000000000303BA580000000100000007443FC0000CA000003000000000DCBF2AC46D3C00000000000000000003D111B000000000C0000002701C000003E000004000000000EE58F1E69DC000000000000000000000342600000000024000007FE0020000004000000000000000EB52DE187C00000000000000000000017F040000000000800000AB8000000000000000400000000065C1540A0000000000000000000000001B080000000000000000D40000000000000000A000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .mem_init1 = "DC92545940000000000000000000000000000000000000000000D200000000000000004100000000D0AC3D2280000000000000000000000000000000000000000000000000000000000000400000000221C90CB40000000000000000000000000000000000000000000000000000000000000040400000014223142000000000000000000000000000000000000000000000000000000000000000A0000000006133BC00000000000000000000000000000000000000000000000000000000000000008000000000BE28A80000000000000000000000000000000000000000000000000000000000000000E0000000003C2EB000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000F800000000E76F60000000000000000000000000000000000000000000000000000000000000000088000000008F2F400000000000000000000000000000000000000000000000000000000000000000F0000020005AAC000000000000000000000000000000000000000000000000000000000000000000000000C0008C08000000000000000000000000000000000000000000000000000000000000000000A0000040005D50000000000000000000000000000000000000000000000000000000000000000000E000004A00C530000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a33 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [9]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init3 = "000000A006001800D6C0000000000000000000000000000000000000000000000000000000000000000000A0000016000900000000000000000000000000000000000000000000000000000000000000000000E00C800200040000000000000000000000000000000000000000000000000000000000000000000040078004000000000000000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000040000000040000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000040000000040000000000000000000000000000000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init1 = "000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000080000000000000000000000000000000000000000000000000000000000000000000000A00004007C0000000000000000000000000000000000000000000000000000000000000000000000E0000A0074";
defparam \VGA|VideoMemory|auto_generated|ram_block1a33 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000040000200280000000000000000000000000000000000000000000000000000000000000000000000A0000400000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E000000004000000000000000000000000000000000000000000000000000000000000000000000020000000020000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a81 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [9]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .mem_init3 = "101A42A354C18740D57DA44100000000202794DD1F28783F38151A456EAC050EDD84FDC6C39F4BE57CB63DAA62AB2BA3DC41C9C0000000009489951C7AA03A7957378EC358D3D784ECC3022BC5E9CA12DB14750C67638CDC8CB43C01001000003E34A7831AA2DEB9898E6959C9E3EE182E41E978A7B79B93675E156D1D8DE309A1B54E8000140000C5DF2CA8BA65E693787BBD5ACAC3CCB45267156E05662CEE7BA7845499BB19DFDA988D400030000069AF51752A47353BDF0FBC3366908F6F20EABB736CD530576C7EB448925B499C570302E000100000359401E7EC1AA4DFC496D8EB96DB023A58637743CA6E0F2B21296AB5216CA45D811C746000000008";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .mem_init2 = "D6BF914BD5E6C13B17C5933F14B9A9CB8B4820689CA13C9C8D113948BA3CFD1424EF0C6000000014A26C0769C7305ED046893629421EEB11E24A69F02900E7B85723000635DFDBF1FBEF8AE0000200103775A2EF72004BD74C6AF523867D6CD68F4337A40D401E216CD31B9CFD0F2C86746A05400000000899E049C3BDC5A2540A5CC1939A5AD97154A5A1DEA3E00F61DD8BB551C8E130DD40C1C32000040000024A2FADF5CA54A2517FE12FD790B9E16E80097D60500300970ED740854B379D6DC820E0000A00002DDAD23C858543CF9000531D6133F6934C5CD7FC82B0024349FE2FA2C0823ECBD1D983800000000009B4CF64244704C20000080600224096";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .mem_init1 = "11B54D8BF6C000005CF77151747DA49D87CE516000020000E44625CE9034D60B0000765697825B692A02271C1B000240140538DEE84001150320E2A000070000123D7E59737E2AFC001599000107F6249B68EEA3150000800A1B9F3557C2E812615CE12000000000BA7F872ABA7703A007940000040023CEDC03B0E4C10003400996C2043BB1C04C204C6370000300008F00481752110EC09B5000000000049E831F8E6ACC0002805F20D8C4B0006608B62630A00000000063173639B3926A0B3E00000000000A82C7F64089280000C0582BCA04C00004579EFD3AA000000000A06D9E2E6A4AC1B2A000000000000700DC1D8523380001006D33EE0A88001DDF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a81 .mem_init0 = "9DC2E3E00000000003C84230F5E30FAA000000000000001BE043AD790CC00182A263561430010061FD26373000000000A6B6BF09603660A00000000000000076E465E4C6E1300048C52D1DECB00182891DB4BF300000000091464F2C830E0E0000000000000000D9DFFD9FB4C00401F23E7BE26B700397F8A63547E000000000423B81C8D4CCB00000000000000002E178BA93B80009007DD3A952F0900293213CF1FF400000000091D161871D47000000000000000FEF28697E4EF33403016ED01994A2F63388DB81D96FE0000000007DE9A01E0A580000000000002FF0019751228DC89F75FEF300070433236256C058BC2FA000000000D8E68EE8DBC00000";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a81~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout 
// ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a81~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a81~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a57~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a81~portbdataout 
//  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a57~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a57~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a33~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a81~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~0 .lut_mask = 64'h2727272700AA55FF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a201 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [9]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a201_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_a_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_b_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .mem_init3 = "00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35FBFFFFF3B7FFFFFFFFFFFFFFFBFFFB7FDDDFDF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .mem_init2 = "00000100000000000088600000000002B402A90052000000107284F98000000021B000014007704A00170D80000806130032100000000006C39C00007000000012E2AFBF00000000F830040480029531006A2000002F081C3003C80000000000DC100000000000000436905200000200A56031002012CF8200630000000010208200300000000001791C02E0000000020172FCA4000005C0563C5D00082FC14000C7800000400000086000000000000067933740000C8048000128B81C00032068883E48B80181A000C0C12000C00020018C0000000000001BA583F0006821DC0082B7A04E0000C0B9B33500F00452340085A9CE000000400018400000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .mem_init1 = "04C1A0600007415A0201EBF492000000A1AEC8407000323300802006A000000000011C0000000000011BD04000021404920179564C00000045FA01CC2011314600800006E00000000000118000000000001F500E044244830A01A1200000000001EC14140008A26800800002000000C1C0000380000000000017695B86038AE41801B41800000000011B8C9400000A5000800000000000845800003A0000000000000BC35808080C0016E0280000000000FC25B4000000E0008000000000000405000004F0000000000271B08C00010000AC32100000000A0001F45400000141008000000000000A00D000002F0000000000007000000000056BE31C00002033";
defparam \VGA|VideoMemory|auto_generated|ram_block1a201 .mem_init0 = "001EAD9400000381008000000000218D000F000004D0000000010000000000000AA98252000050B4C435C024100003400080000000051001CC00B00000640000100105043A000000442D5128000021EF9E0A00E428005190008000000096011428246B00000100000E01EBE27D0203B0AC6FCE00008368AA3128015C1000030000800000001DD1013A62C0A000006C002C00D6A65A0F44F1C64B0F80E64395993CC400A000009000008000000162AA10F16C2B1E00000A401240897E3C66A2F43A1BF57AB1D46F6B5A38055400001000008000010E090810200916E1000001D00A9813917FD17E7BB24418212BE1AD94A4000A9400001000008000028A2240A0";
// synopsys translate_on

// Location: LABCELL_X40_Y26_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a225  ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a201~portbdataout  ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a201~portbdataout ),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a225 ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~2 .lut_mask = 64'h55550F0F55550F0F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a177 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [9]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a177_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_a_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_b_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .mem_init3 = "00060B93120000BA01300BFAB15498D93D0C174801F8470040000414000120000040000F201D01E000000028A94000114065459CCC021026C89100910D7000000000001400029000004000CC873C00400000000F7F3C0005240208F3E6D3CB7B44B00010000000000000001400000820004000F10CD01B00000000003CC2C0002381900C83B79464C8000000000000000000012000024078004001B020C161000000000036E028001440800003B42956800022000000100000300290000D707000400A00963653000000000018570200010A0000002000704082410F00002800034F052C0000202000406E00180EBC000000000008311F3E00A222BFFF9003E3";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .mem_init2 = "81778717F600100034BFEC80000020580040C90C201D400000000000001C0D425016BFD018E8041F408E220F7C3000066B64ECC000000088004190E60A5600000000000000000B4C2E020093B390432D3D06D8004538000D25ADECC00000208000400170285C00000000000000000088A7D92005B3235C4EB7EF25475A9AD7DA406FD168000020000069530036EC00000000000000080E0102EA7DAC20E0DD18D86FAB6CBFA030C739776664000C2000004EC3825601D0000000000000000001000ACCC8185261BE5695DDCF28DA67D1E8A70FD4000C208000362A4F0E0228000000000000000000403CFFF6BD7DB61FF3C57AE49C48F0412CFAB28800002140";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .mem_init1 = "00403BD5460AA700004000000000000000082C387F921C400316EDC4F804200A0F589C0000002080004028019F0FF51020A000000000000000075D025D0C000002EFD8AB3800003FBED291000000100000400FC0080EE88BB0400000000000000006D7FB74EC4000000655D32400086FAC9CA0000000200000403068780D6269DF10000000000000000272B9510C000200002E82980054953BC001880000000000403855761E399E26AD8002000000000008E9F4A00460051A090E066107982C47F006400000000700C0280029CCCE7497DAA18F40080000002A663BA400780223955A08529F8A4DB2000B28000000A100400828014FD91E0A63321311340042";
defparam \VGA|VideoMemory|auto_generated|ram_block1a177 .mem_init0 = "9C32DC17E5801001274F5406210E313650001C3C000000420000080C0000E989B9CE13A85A8E9503464091467F2820039A062800000BA08A4A0007240000004800000000000004C15448955F727DC0F0B98566A4B0C68002EB337000003E7EF9C001A6C4000000030000280000000000069D1DAF85E8D9C63842671B2C8D01066406200061401FE80000DA040000004B000020000000000000011E41835DED61BFB613BC484B7DB372FF0005A0BD9D28000121CC000000350000200000000000000004D6828A383C3BB5A31FF3C982CD66C381F87F1CA72049E0838400000044000018000000000001410074C1D1DE37D4F833EB2F5F703E96D2B4C433FC5B58";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a129 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [9]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_a_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_b_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .mem_init3 = "AB6686FAE661A4DA5448C0BB5B34040BA19E6E6800000300F04C60C6EB96C000000A881F251DDE5743EE171FF7794D98530303A5424AC1F39FA83C10000000009290DA77434F50183DC4C9E59C5A168E55A95B354A00DDE02102F57278BC29701673CE88000000007E51D00043194024FD7AEAB3148BB6B97146A9BC20C395E4A067005094171D15EBC22D0000000200136F58300000C3F827719B3714760BA28342E12997B57F8E50CAA189F811C413BE700F00002017009B2F3A7B0014E4054D252826A12374B0EEB051AE96F021F9E0C76E861E5A30E2C71C06F8684400804112786B390DC1D0800B487E91B6680C2ED82F9538682CA770408BE9DCD6A981";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .mem_init2 = "FB4A2CF8380001008651329F70F81A0D7C85148D9128D5115BCC36A2990D73021040A014204ABBA27C1239287000800006E0CBFBA84E6A35FFD79D0899CB842BDDB122E30D1BECB846008FB61852F985742C9B980000000384A31AE01B9A240651E2DAA79B5F92FE09107F6D7E8278D0F93053CA912C101D98364B80000103838704959E44B9D7681930336738DF23139EA23E446A4FB3433F9AFBA3A208102125285ED80000836A41E0219CEC8CD448030867E22D572201722784E8BF9636A1AE24BC78C1000022A1E027D0000142A283182B354731066996C018162DA9E6197F39604609DBD5132DDA62188850002B555BC4100000058321971E1BA0785858";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .mem_init1 = "BB00A312CD7DB659D849C8769808E21D308E8884F22594246F2BAE100000F7000B3C943468746C1FDE5AFB27D6BAA4B955A4D8512E6D8502D7585D49FBC4EE14FDD0C000000106A009E131FF77862E15F9885B223255423E80EA3B1A1C10F7EC60063D8F83ABF30EB8D40011C002BF30000C962A627E82686B408F89CC0BBBFCB4C0E382DB389674901C453C435313820A980E6080038660012C99F73E974EE7356006C7F0AF1AC806C7D87829A635E2E4C5F04ED184988C809404200000005361857D1960E8CE002540066DDFAFDF8C22F4216095843CFFFBBE080041800E4301071CE00000007900277E4FF1B13A1A05C25432777DB9DB44EFCF186425C63A";
defparam \VGA|VideoMemory|auto_generated|ram_block1a129 .mem_init0 = "6DACCE00000008870124AC2000010011E151750117632014095BD83B8201DA5E140BACC2FB15EED781B1ACF02DA2100803FCA0C000000000A04C88E28AA8683A69630C09BF2A581048BD50C091C49F741ADAE94070D5382D01BA204000010000410FFEFD6BD9CEBED82010349176388F2E477FDB74838A1B33EB802FA1876815008B8C800000080061E396ABA8B45136B403F904CCB1C44135E259FC2246D5CB338B6E305BFB1851054F1560060006002AF968D602D4C72F5F1128589EE932591FA619FD6AC9CD69837C651125AB20450EFFF900000004008316CD66871AE537F7C45452FADEC163E4002896128C87E5EF8719B14F11E90505C925C000000300";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a153 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [9]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_a_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_b_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .mem_init3 = "BBF7CD4C000000480000001040000000012003A13C39C5818F5EBD84DA8B9DD38164E4F62E08281798CC21D8000000540000000000000000002F066312432043DB2B10CF43273789A1721DB062753149482420800000002A08000C0000000000000200108337FF46680789E43112B46A76AC1EC65E6FDA33185687E000000E11000008000000000002800A010467952DDAA1A83E94EF65548FF4FA11A2A80193D770C0000000067A000008000000000013C0000103623D924B50FFC37FBDFF721A500004208101EBD536072000000B9D000004B880000000115601300DF7C03FFEE02FC07FFE004E337D0E2287062752D0D83A080000031000000007C7880000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .mem_init2 = "1969D39D09EA0601E060000000000001BE32001080F28ED90AF10AD80000008100400000007C000000841C881A0D063B5031C01EBE00000040FD0013F707011D24BAB53800000100002001FFA00E0001890C30A031EAE98EA1B49CCE243E1880000000000000018A2B21D7C00000038E046000000000081C3BF1F00030003D300881F9087DDE92C06060003B00000018A0200FE8000001650000040000011C5A10C46C2026E0F5981400F271FA439A2F20708034DFC00539B000E7680000000300400071E000786029845DA0803C7A012EA27B36463A93F08FD1BD719F7FE8E016606E180000001C007001F50F8025F1BBD04B4109DE890CF94E4BD063E1081E";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .mem_init1 = "58D7C40A17FA805ADF3FEB704000000800700102A2C012E540C0FF830545076542A63FD6C945955DF9F9DF7F679EFD59E95B5028E00004480030002060C0612517E91F0273BE318F167FBEEB9B0EBA9410DAE084CC486D1D4209D9F8000000410010D1234540888961C3E207A30999B1FCC50FBC16B7B9DBC8EDF6A59CBCE2CDE8F427D8000000600057C853E580835442D7000F71CF24E19BC7A3A266AD887DD3210003280001DCD7D82408000000100069D0635F00412445097C0D631841617BFA4EEF9952E7EF0E000000900014C2E8A498700000110004460000690030D4C400A01C6DCAE2C0012FE4734E69E9F520010C00100029D4036C40C000003680";
defparam \VGA|VideoMemory|auto_generated|ram_block1a153 .mem_init0 = "0000000002503C02C246A830C042F7F3F49B3D6279AB035808030480A00036E1BB3C5F3808003F8000200000002FC0568F984054408F72C5963EDC14C161C67E18011FE61233462338B5C3A008001D000040000000012050A80760222384C04881F6E030C43CFE790202DE3B010F40633479443000004000C4000000000000228EE8609DB72DFFA2351000218DA9DC40100425FC974BE66BBE037DB8000074000300000000000000475F00A8B8324503F9BA50EFBE662D181807E9A6954EDE62FFA179A00000120006E803B81C00000053003DB020127818816460479AC953B82C00DEC5A33AD067DF8D623000000780091074F19BF8000002406C093034C007";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a105 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [9]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .mem_init3 = "015C3B1A90F44A2AB7523921620A10D76A4FC4B2B7D7F1C58B58360F2AC4F00E8548A9600003057440AD838B0A09835138E14C1602414C423D6EE6DA1ADFEAF40508D822FDF120310AF33C200000865A8698AF3A8ADB3D2FF5286CADD2DCC84F42E13560508E916915E38BDDB879401504AF94400003827055D484440FD2DDBEE4B0DD9B07F30A0EA1250282507D343F080654957298F01801EF200000008050844CB2F5346DB3C1CE6A7C8A3F4A906AD31F0B42690DED848C08EFB4C8D6B02D0099420000030000F1FBA942ADA8DF556CBF0C7637748813B3C337417572494052FA42DE6F4B90040103EA000001000466C98980B5F6311703EEFB2D65EFD00C";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .mem_init2 = "A4049C82EE3B08F8BAACCF2AD7D678750285CE0000000000C9C5A921FA912D52871559174013A1A41B9E249FCED4E78DBEF22ABC1C64101E039CC5E0000100005309B8131CC60BD28224BB3E62AD85429A727C657B22B232500158B82829012505EAFCA00000000400B1487642E483BA52EB1CA8A9DFBD742004E687413E4E7A1E3B598354E782EA8B13C671400000177EF49DFEBF5B2233EE9F2AE161E43CE77BE32F73C486B09C1334514F1ED80E3185F871E08000000D6F64AD69DA042032E4F80151A1A38163EEB2E12E3F9E0A8AF871676F71367D0CC0A672E00000000656E991528656427C9C71A2A6DB9A55DF949ACD19A9A9EF475B2C18540CC8A145";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .mem_init1 = "5A04E5C000000000690675E12F3207C4E3DFAFE87076B85747257CFE627054EBB0DE8937CF455080B08336F00000000088338721C949455FF7D5D689DA5E0EA04E0E521B31F9F47B6EA4AAFE3A16800070401A60000000006BFCFA2038104240CF5B65FB741668CBD3447B2852AED09ABF28091EF13D3C00C5960AB000000000FA5785F46FE450741EA64AD48F3F420C60903B9EC2421159324E391F422D3017BB7D4AC000000000D65F4527FBB50008F55CD885A6860192BE62808804629916DAD5658A3FACDC4B4A81D8A00000000016CE7E398C1B04754CE4EC6BD1A7E7EBDE40818333B91BCEEC290834EF8BF1957CD56100000000000E3DF453568F034F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a105 .mem_init0 = "41E44D202FAA992C7590E950BAA0B7AD63C7EA8AFB1DD7FA21A30EA0000000006634E19B3D780007B8643469948545FFAF66FD0FDBA0C1F16481F6E1A899D06015A96C0000000000BECB2C7846502649D1E79C73EE2AB3800152ED6FDD1F868EC4CC441B046A0E58285839F000000000E9A358EFD9277172ABD21649C0D10C8438EF17B5B2C920BF24EAA11B4C3EB0C8035D5E80000000001BE885018257B8EE435FF4920A41A7338B58ED1416039EE4A2B434CC0B2220F85F741011000000002FF77DD27776072A478BC89C4CF03A5E76EA2AC4FC970281FFCD3A1AE18943C12EE00F2000000000DF81C55D10AA6DA75A3E13A4FF6E84BD2241E8760C5C8D6F";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a105~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a129~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a177~portbdataout )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a105~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a129~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a177~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a105~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a153~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a105~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a153~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a177~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a129~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a153~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a105~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~1 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~1_combout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~0_combout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (((\VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~2_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~0_combout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~2_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~0_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~2_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~3 .lut_mask = 64'h474400004744CCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w9_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFEF4DC48EEBF7EC87593979BFFFFFFFFFF75C0BA231FEDBFE5486126FFFFFFFFFE7B22AADFF3AE6FCA0427C4FFFFFFFFFE6E09693F55BBBBC2B874BADFFFFFFFFEB4F191DC57DF60C4EA6D6DFFFFFFFFFE6AF546FC792BDDCD6A7E277FFFFFFFF720CBA17EF35F826DD22948EFFFFFFFFA73686EFE7EE7C9AAC894B1FFFFFFFFFFB9022AF876F64AA7800AEAF7FFFFFFFF67D84FF1E6FB9F1004C8F3BAFFFFFFFF2783D9784DFBB604FBE13F77FFFFFFFF27631EDD6CFF3000FFD0B3EDFFFFFFFF7B435BDAFD58805B6E927657FFFFFFFF87737CF3CDC6527F4F685ADB7FFFFFFF0C0BEFFC8CC96F7F76BD2487FFFFFFFF07AB5FECBD587BB291820597DFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFFFFBDAF7EFDBF217E3867233722FFFFFFFF83FCF3EEB740BEBB5CBB8A33BFFFFFFE75EBECFDDE75C0F921BCA614FFFFFFFFC896FDBBBC033BF81E6CCB48FFFFFFFFE8BF2FFFD63813B0FA77CED1EFFFFFFF066874F3BFC27FFFFFCF455CFFFFFFFF43DBAFFD9D66378DC5FF71E66FFFFFF6D4ED7B77DBBBDF7EE9D82B73BFFFFFF50ABFFFFDBF6A7FB8C4A90173BFFFFFF6C0FFFFFBC8BD5F73572FF2F3FFFFFFF4EBFFFFFF84DCAFFB90BCAA757FFFFFFC51DFFFFEEEEE5EBEBFDB85DDFFFFFFF030EFFFFFC7DFFD7F6BFD6AFFFFFFFFFC69AFFFFFF6F781EF5F6FD1DD7FFFFFF495BFFFF5F1B7A3D9DFF7B49D3FFFFFF2FDFFFFFFE9DCF9FABFFDF771FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFBBF4AFFFFFFA7FE9B7EBFE1CD53FFFF6D3B73FFFFFFFE9A277DEEF52C0FFFFF9EF7FBFFFFFF5FEFAEB63BF4A893FFFFFFFD73FFFFFFEEFDD4EFFFEEA13EFFFFBCAEE5FFFFFFB9FBA5DF6DF6B387FFFFFDBE7FFFFFFF9D7FFC7EBFF8156EFFFFF7D9C8FFFFFF77FFB291DE8A8318FFFFF36FFFFFFFFFF3FE93F8FDB22D88FFFFB78E7DF7BBFFFDF99C5F3B6524A4FFFF77B37FFB3FFEFED6C06FCF09048CBDFFDE7EBD6FFFFFD67FDC14FDF3A0FCFFFFAF9D3DFD7F797C065A63F77ADDC8FBFF733FD8F6CFEFF594B2E0B78866F0EFFFCFDEEFFDBBFDBBE3CAA34B8BF064BFFFF8ADB5AF8EBFF27EFC8253CC04C0FFFFF831B3DEFFFDFF01826CA1688601EF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFF1527FEF1FFFE9F4F3BC2CD7BB03FFFFF3E8FB5E2DFFB7369B4726FA4E01FFFFB5840FB817FFFF8CB00D47FC900BFFFF8ED3DFFE67FFD1B0CC3620B8C105FFFFF8DBA1F80FFFAC058729EDE14001FFFFA77D5DE425FFCE8009850CE99011FFFFE577E6C045FFF022001FBBD5004FFFFFB55E7D9201FFFF4A0200CF7D4335FFFFE7AFFB40015FFFF000001025EF4FBFFFD6A8375009BDFF79004008C5BA2277FFB20F5400028FFFCF8584002E1F00FFFFF600730000FFFFB3FCA709F3C031BFFFF904E00000E9FFFDFFFDAAD8BD88FFFFFD370000003FFFEBEEEFFF994CB8FDFFFB3B8000803FFFFBFFDBCC7FACE0A9FFFF040000000BFFFFFFF5E3DBEA102F";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N21
cyclonev_lcell_comb \control|colour_out[10]~10 (
// Equation(s):
// \control|colour_out[10]~10_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [10] & ( \control|gameover|altsyncram_component|auto_generated|q_a [10] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [10] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [10] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [10] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [10] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [10]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[10]~10 .extended_lut = "off";
defparam \control|colour_out[10]~10 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \control|colour_out[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N54
cyclonev_lcell_comb \control|colour_out[10] (
// Equation(s):
// \control|colour_out [10] = (!\signals|WideOr22~combout  & ((\control|colour_out [10]))) # (\signals|WideOr22~combout  & (\control|colour_out[10]~10_combout ))

	.dataa(!\signals|WideOr22~combout ),
	.datab(gnd),
	.datac(!\control|colour_out[10]~10_combout ),
	.datad(!\control|colour_out [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [10]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[10] .extended_lut = "off";
defparam \control|colour_out[10] .lut_mask = 64'h05AF05AF05AF05AF;
defparam \control|colour_out[10] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a106 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [10]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .mem_init3 = "12F07D0D826C880B4E8DEAF1FB9051C63D7C3635D767B7E9DC9A9E8452A4B01705C72F4000000770C256D40433DACF1D75770A6D36D8FFCC1EF7329E1B2060C83BD8860509DC207F0ED782E00001068C811A0E22017E1E6BA87201EC65BC9CCE40D685E02445704F1FFF1600F189E02F04BFE7B000010066000B7A07AE5B6E8118CC465E60F15102E05596825913563B080491151308302B017CF1C000010004AB2ADE76C5E8F25E2EA8381E7E58B026C1FF0CC2F851ED848C0A0018C355D00F009B0A40000000001EA1FBD6BF4DB457487462563C32980991DABCC1BDF94BC2DEC80013BA53F0170107EAC0000000044EE31775FE9D528BAFF1406D43886806";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .mem_init2 = "3FA3F904FFA38778B70F2C88C636784B0385EFC000000000575AD0033D8BA1AE9F3B4C3D473BB600394AA501E155CACC2E877C1C1F8E10150299BF8000000000ADFE65BF1B9C6C7BD5B6A4F6625C8440893B3E54EE83A3815802FB4C37F1000B057EBA8080000006D6FB888C97EE644BC2E7C3E8DA1288BE0138FCF10E21B5E9C00C0015E25881D50FF6B8608000000E02F1AFAE830A01B1473A46E1ADA45A019089AC50CF6E050F7E12A1E7A7991D2D05DB47C00000000C8936B1F6E90401A739D347715BC18A1619563127C4C556DD08136FF714064880B1A58F80000000010002C905DEC542B8540EF7E676250FDA5A690155CF566E8096B8FDB50041A343";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .mem_init1 = "DA07FA800000000012DCF2A57C4745EC49F0C5A77EC9DDC2BD15EF5B292A5056E21B012F749AE00041833A40000000008D5233E24ED9854C9FB7BFEAB7C2C49F9D6C0597DE1838215F255817B3C6C0003DB01A8000000000CE0C5B4015D102543EF8BF6A2942C098A57FFA38E09F031453897160AA6B3000117E0E6000000000095CBD18DF13906AED9CC0FB995537E59AA2801804B1D5A0BE9F03314E3CDC0C60030FC0000000001330F4198B44074CF8ADD9BFF2AF2C2C0777007312C5BA910FAA5216D5193D13787F309000000000995ADE42D1BB057FFAD7906FF90FD1CD3CC480ECBAC13DEB83A67B80952C88196D14B42000000000F99B66F31B820014";
defparam \VGA|VideoMemory|auto_generated|ram_block1a106 .mem_init0 = "68B0E02716560D6509898EDC3BC83EF5EDE26CA27326D49215A731000000000086FC01DEE35002DBA17AB4AEC8D3A462EFDDF11A04F493BDD7AC9DF8A4CC3EE033FCAE6000000000E18A630E74618249ECB0EC419641C87F8AC8F9908A46E12853E22C651E60C81FCACCEDD00000000014EC5B4A22F8E9250DAF3A2789EE66025CE0D6309549A790D8DC653E3BF40DCFE00198410000000077F5097786FA275C0970142937B971188E4E6A3EBCC4FD1C8C5D7628F38D6280A46B0B8000000000B83845B362E549575EEF38FFC305EB8C4DACFCDC2EEF2B22A061A6F8FECBB14099EE43000000000082D1DC605B8406758F6786300005B94772718E052FCBEF8E";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a130 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [10]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .mem_init3 = "5FBA662CF013FA1C750A9E8EAC5387DF2071B35800000000EFE763793032C0000004DD038931CBFE0075B540ACC03356714895D2430B79B3FCA78F48000000006CBABC31558EF01FFDFF49600A8B906FBC1197200CCE7C122141EEEEB06B2E1F91F008481000000014342000007ECFDF5682BD56AE47A2DF0CB228FC5B0A5C9BA080D691584655974971A1E8000402001767003000E933B81F7EB810BDB0485A6043C2CB4D91D92FF088E8A097033E57BE303DC8084A0180816E007BFF9DE00D121668732823DB53AB7411E7EE9307B2904669069C02E0F0BC6423981864020016D9B4DD7FE80C03836840F8161CCEA200EA1F7BF494AC0D0048B00043989985";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .mem_init2 = "00842618000000004ED852B82618715BFBAD068284A044571E252BBF3F088D174800C0040080A4FFEBA44AA8100000000CED2D44582DF7434969C61F1CE3172FA343371B53CC9F8F6A110FF1FF80C61A0CB767D800000080172A4B9FE4F1D03859789F261D39B764EFA22450C7F737C6C2E363DF34D0004149D178D8000100AF14CECCF8576B980031082CFF9CEC5006D51606EB7F4B3752A38685E2442810172F5C68780000003D08AF2D156676DE1002A0013BA27E000E4ED3B769B137A72A444EA1E1F0800007BA2663E0000101C700B01726BBC1EA4194FC6C9B503CA01D610C05D73C324A90B7546A144380001A791BE2200001C30000B52615254A9013";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .mem_init1 = "EDF400C5D3BFD639DEAC893DBCC496BF7A2FCAEF3553E4186BE448300000008109E3A02166806A07A0084CA68035C2E28CD0C33C799615A8A87170445702B80D8C84C2308000AF4008631C394D6E2E0327801A0BA47BC054324EFCA332915781100DB3BC0490941D3D5406208000004000149E1B681E48226CE0177A4621842FD87646DBFC66D1194002305E58CA918A881808700001034048ADF58D03FAA83E4580544973393AF68AE4485B234F577E64E6DE86403EE10200FC0240000000430CB042A5D7F9CA00F3800DD8C42879285D57840F6242268473F4F800200018C0019B1EE00000003308790C97BB6DC80807C00852FB16C4169F5F97ABE8CEBD21";
defparam \VGA|VideoMemory|auto_generated|ram_block1a130 .mem_init0 = "37E698002040178801DBBAC000000001E03113750993221B0B8417A0E4267D058D4A6D91A30CCA6F6E91DF7031C2083E0243F6A00000000040C1FBA9C746C8200E8081D34D5D1BC45DEF569009864EF5967D69038F7EC03301C386500000000060BF776CC70A6A894092843B8227334F4677DA543CE46853FCF273E63C80D83F00CF72D00000080001C215CAF2E6C29C90E28DC6A33C7C046DB6D71945BF6E97B6F6B7FF0033B02B05766B8000000100722E138B424B270EABBA05F97B5C191837733FD7B1545C63BF2BBC3FE2B8E1370BF31BA00000030083D95092088FA5318C2C60781CBFC041FF344DC6FA3FABE6C291B719AF98581605CE5B6000000200";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a154 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [10]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .mem_init3 = "2CD1FC2C000000340C40080880000000010201E5480E56C2877BD68E21445D50DFB30C400765D25086A30EA80000003C0C4008006000000003000019149CDC27742433E3D043A1FE5E8C608F83743D8E614938480000044C044000000000000000041401007005B17F77BED1A6A4409981012272C3D1BA71EE3539F800000453044000000000000002200C0004CCFC1DD4C7013E60DE12613808B3FFCF7FE206CAFD000800000D3204400400000000000160020000CEFF924AA367A97BDFFFB7B900000620811CDE7CC8071800000719044003F000000000004282B00FF7FFFFFF1FFFFFFFFE004EC6837926A801215866DFF82800000198044000003B000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .mem_init2 = "19F8872B03EE0601E060000000000001FF88FFEC94707FC9D805D468000003380400000000020000314403981D28FDFD10B1681FBE00000040FD0013FFFF0002B77F82180000012A044007FFFFFC000121F381801811D1CDF1744031DFFE18800000000000000009C4F007C000000101044004000000069E8AB579C03C0003ABE8DB31050DC9EF406060003F00000000FFC00FE00000000304000000000052FC0900BB203EE0F267E3E83CA861941A6FBF8FFFE6DFC005383FFFF03800000044002003912800B3450AED54201FC706F9D17207B643F3FF00F047665238FFEFCCD981E4A800000003007001FBA6C1C26AA8DA8701F66205FC805C4EA05C2645DF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .mem_init1 = "88E00B7C46491A98E1374FC00000003B00100147950147531B0F3C80B87FFA680EB050227ABB6FB4F2A9D0072660E3B3833F50F000000016005000E66040E55B52E0CF013F986EE245E1C94EA5F0A62200F587FD894EA3F7D046D898000000340070FE793881046406873402D45EFD57953D6A13CAF811852ED109DA80C0EE877D89D9A000000040004E5F6C9C411141070194048E005F0E37517C413F17242CCC60000010000E9AD820431800000070043600070180C42CC301381718F841BFFFFBBC8D112248458C030000000016B5A084EC4000000820046000000480120C04010801E9901EC001E0B0B3A94810D0C0000000200023E8023CD21000000008";
defparam \VGA|VideoMemory|auto_generated|ram_block1a154 .mem_init0 = "0420000000203802483F8829B7D397C10E3B9D1B9C0C51CA18000800A0002C05040360F800001A00040000000019505E0E68D014921B500135E5E462DB5395E50803F53E2263F3F384D238500800380000000000000000360A00D033810000074E6C150CD67405111706E253A6ED1D813BFC5918000034008400000000000020851020B5248ECE6C09E9D489D3A2E9D10803AC46AD63BC7FC4A4C0A8000000008F0000000000000221DEC0570084FB0B2877130439266AA80007194332109124AFB55A88000032003CE803B81C0000003E805FA2096C061C1E7953A52CE9204824410FD8367ADB4E2C01A458000001001EC7FC2FBFF8000001D5F58412EEA21F";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a178 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [10]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a178_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .mem_init3 = "08000407090001C580EC7BB280BCC5DF3B1CFF8DA2E8470040000410000018000080000B6A8800400000001DE8F00028A0313F7CC3FFD5ACB76F00EFFFF00000000000100000BC00000000D409640180000000096F0C0000120AB8FF783858EEACB000100000000000000018002264100000010801A00CC000000000E661C0014181D00CFDDBF7CCB800000000000000000001300001A410000003301D828000000000000251D8001830000003D429D72000220000001000003FFC000004283800000D806C086F0000000000083CD1E0040500000020007C40839F0F0000380003AC056C0004005000007E00901730000000000000243B700101BFFFFF9003FF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .mem_init2 = "81F6C91CF60010003BDDF2540000006800008C00420E80000000000000000C93801A79B01807F84F409C1E0FD1F00007945CFE04000000300001C8D0809000000000000000000D070402002A166FBCFDBFBA07FFCAB7FFF4C62E7A9400000060000E001800E400000000000000000A038E846348AD23BEB59A3ED43030D1F1706F9A2C5C0000002000298590570C00000000000000000000C408498D3ADCAB07F3B8E775C0632F300B7F17F8000000000011A040390FD0000000000000000201606E91CDE5FE240CD5F1F2C368BA743E6C600AD800000000002CFC1C1D1868000000000000000000401B80129CF621E0289571D8D4131C41E0BEBB0400000080";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .mem_init1 = "003E3D676405FF000040000000000000000026743BE28000043E8C9DD800000BAE6BCC8C0000010000003001EBFEB2FFE0E0000000000000000010B023928000021F6FFA280000320411000C0000010000002C000FF95C722F4000000000000000046505C3FBC000000464527400086C036D000C000000000000378F800D8402FD900000000000000001E24000F6E0020003798288005CC678B4018C0000000200003061CFE03FC2D4BD8002000000000004A9A0000020071E0C6E052107FF838C1007CC000000030000380179E0B0739FDBE1FCC0080000002064F0280020022D9F7E0FF398A78BD0000F1C00000007008008000061E3E2171F9203F1FC0042";
defparam \VGA|VideoMemory|auto_generated|ram_block1a178 .mem_init0 = "9FEA6B57C980280139CFDC062126F1BBF00005540000002000400800000251E1C8C5FE82D41FFFFCEDFC42C670400002C1F62800004CAC23D80002E400000020004008000000006E626909BE6F18BD939B25105D643C0003775B500000E41F1A0001A22C0000002100403800000000000CE424008017E40708A208D0475FF904EE7620006199DBF800003AC40000004100403000000000000000E8F4BFC2C59EBABB7683721BF37EDB7F0005F33BEA080001940C00000009004030000000000000400867FC2CBC027E4A0C5F93AF4600187C81F2EF5ECDE0400305140000005800401000000000000040009B01E127F449F64AC9E47CB7FF9CFD01F8C429DB3A";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a178~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a130~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a178~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a130~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a178~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a106~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a154~portbdataout ))) ) ) ) # 
// ( !\VGA|VideoMemory|auto_generated|ram_block1a178~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a106~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a154~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a106~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a130~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a154~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a178~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~1 .lut_mask = 64'h505F505F30303F3F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a82 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [10]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .mem_init3 = "142472EF5ED5E0229B6D9101000000000326D41877F049EDFA348997018B895E0A05FD9A84C1EB3AFF007E1A38093890B95BEDE0000000007F3101E876E0F0C3DB3C686BA74EAF84F976C52383589E5F1CD684695022CB4C2CD6FB5000080000F463620364224EA5A8CA5FBBB52B5C4DC1FA1ECE8CA4C99F453D0C01E039ADB75BFA9AA000100000276E25EFD422B282502F496D1A4FC639D3E437D72CA29C17CE72087E05A1C1045DA88640000800001AE23B94547C93868224EA3778C1FAA8E05232FCF5585F46A00C645DC0A659465E4166200000001889D2C03BDECDC9E202EE182357D46E3AC5AFFE5049281B990B36B43BD19CDEFEDA31F1000000001C";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .mem_init2 = "CAA2332528E26335D18BC3B666F90F345A7CF7FF01E0AFBDA52E48E52D2BF5F538233C600000000498A1CC7BAE704231559AD98D36CBC4763FA7FE9A7E811FB8178EA00B6FBAFBDD4D00286000000008FCB7F4B363FC0043496AB0218D2D92C80BDADA4836404CB5176FBAA232F5FCD4036D0720000000005D5866C8BB013312048803849250E71B996EDFECB8C00262E2BB0ADA85E1AA04ACD4C30000000000C344D40F0CD7E7CACA0041AF177A8E678C0D0F870B500942152F4ADE85BE98B61442211000000000CFF15A64044D7B7B00002C6C2D6AD0CAE7C3DF5FA7D0050104A59FDC65DEEABE305B535000000000ACA9ABA4773BED9D40003FB151894AAE";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .mem_init1 = "1218EE3956C00641BCE009FC18DCF2F4CA7E60D00000000025DD294A0E3AD5E600002480100684CA80C3A4665B800341CF1068583F8B73B15952725000000000ABA51A8F6EB11150000FC0000606906E82C808BB57000080D510643A4074D6AE0905A070000300001CB54F78CC26AFB000E8000000019450E965B1D7C20001C03F0524A807FF503F8A8F0370000000006EB801D0FF25E280288000000000415C3D79FDC9780000401B6AC855000017308F6D72C00000000030EAF79702B4360050000000000006B54A69FA580C000040454DA64AE80023A927F3F68000000000DDEF6A046B6FD00600000000000005E763CB91ED140001C037D03BFAA000034C";
defparam \VGA|VideoMemory|auto_generated|ram_block1a82 .mem_init0 = "38CEB7C000000000D5630FFBA0A6A06000000000000001355DEECD04F38001C04D913BACB0000CAA0B6D94D0000000000B27992956EC10000000000000000061D0CD1CC300A001435172574BC000845389A4E65000000000D033AFECA1E98800000000000000008777A45538402001486422E6B530014B2D52B5B500000000007C638660C5AFC00000000000000000DD8C8833A960000270C5EF2768100D024C0BA5792000000000DB6DE2201CD4000000000000002203387B611E3E98000442000189D3BE3755161F5E84400000000048AA054FC0600000000000008020008C9BCB24CFA400390C0007BDDFDD6FEA5C3ABFD5E000000000E2279D3EC6000000";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [10]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000E00000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000E000004000000000000000000000000000000000000000000000000000000000000000000000000160000020000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init2 = "000001C0000060000000000000000000000000000000000000000000000000000000000000000000000001800000300000000000000000000000000000000000000000000000000000000000000000000000010000002000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init1 = "0000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000016000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init0 = "000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001800000002000000000000000000000000000000000000000000000000000000000000000000000018000000000";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a34 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [10]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init3 = "00000020020008008A80000000000000000000000000000000000000000000000000000000000000000000200700020001800000000000000000000000000000000000000000000000000000000000000000002007000800000000000000000000000000000000000000000000000000000000000000000000000080040000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000060000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init2 = "000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000008000000002000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000006000000010000000000000000000000000000000000000000000000000000000000000000000000020000000400000000000000000000000000000000000000000000000000000000000000000000000600000005800000000000000000000000000000000000000000000000000000000000000000000006000040028";
defparam \VGA|VideoMemory|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000008000040008000000000000000000000000000000000000000000000000000000000000000000000060000400000000000000000000000000000000000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000A00000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a58 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [10]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init3 = "000000808000004B668AE61C00001580000185F6E72291A70D1F1FE000000000F61698E148000000000014800000000442831A232000020000007BF8000B60335817CB6000000000969F6B3FA0000000001940000000005541CC310640000F80000005F3FAF9F4C78390A1E000000000B6877B49E0000000066000000000004D8DF28C18000007800000007B5AE09DAB878366200000000098A3CDD7100000023800000000000010C4984388000001400000003FA1E0001080005C20000000000A6017E3B0000076000000000000000E5296593000000080000000E0ADA0001005C1983000000000F0292E70B0001E0000000000000000323CB71090000000C0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init2 = "000003BEDCA00096D7C000280000000047131EA93000F8000000000000000001E2D61040000000400000000835800061A80000980000000004FE9AFA507C000000000000000000014DEE6000000001C00000010411400008590000F000000000EDD83661764000000000000000000004453900000000010000000AB01A800002300000C00000000047AA4BDF3A0000000000000000000001D8FC00000000020000002AB004000000000000C0000000001AF58678A0000000000000000000000137400000000000000000D180000000000000008000000000D00452FD4000000000000000000000008C0800000000000000017A0000000000000000C000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init1 = "0E4D072200000000000000000000000000000000000000000000A40000000000000000C0000000015D088E2F00000000000000000000000000000000000000000000000000000000000000C0000000009806046C000000000000000000000000000000000000000000000000000000000000008040000000027EE0180000000000000000000000000000000000000000000000000000000000000080000000003596F0000000000000000000000000000000000000000000000000000000000000000080000000004E47D00000000000000000000000000000000000000000000000000000000000000000D000000000D0BD4000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000F800000000EDAAC00000000000000000000000000000000000000000000000000000000000000000E8000000006AE5C0000000000000000000000000000000000000000000000000000000000000000090000040006D02800000000000000000000000000000000000000000000000000000000000000000200000E000AFD0000000000000000000000000000000000000000000000000000000000000000000600000C00010A80000000000000000000000000000000000000000000000000000000000000000006000000C00BA40000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a82~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (\VGA|VideoMemory|auto_generated|ram_block1a82~portbdataout  
// & \VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout ))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a82~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a34~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a58~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~0 .lut_mask = 64'h303F303F0505F5F5;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a202 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [10]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a202_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4A04000003B7E000000000000003FFFB7FDC0040";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .mem_init2 = "000002000000000000007000000000192202B9FF26040000040EA5BA80000000F1C7FFFF7FDF409800359C8000080D0C007E500000000001E09A0000200000001A96957F00000000FA8802002000B5B7003010000015581FF002E80000000002F09000000000004007A99B1E00000200FCC80DC0100B4A620000800000200010FE0090000000000004240000000000000173EFF4000007C05E64D940080A8BE100828000000000203F90000000000000308103E00006007E000138F81C0003E07E400700180C3FA30004C18001800020007F000000000000178381A00099D7BD0003BF606A0000C0DB6C004080002B7700811FFE060000000007400000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .mem_init1 = "02A0E0A00001C95E8C01C5FCF6000000FB40400800000ABD0081000CA0000040000172000000000000B49000000280150A0134CA7C00000045FB337000082B620080000C00000040000017800000000000A1900E080121281C01C324000000000136D520000044D10080000400000041C00003E000000000000C5B558400E2080801FC180000000001B7F780000000A000800000000000002000004FC00000000009DCA7D400101C0016E0380000000000FC337040000080008000000000000402C00003F0000000000273D88C00000000B8D6100000000A0001D3D060000001008000000000000A003C00005C000000000100700000000005F5E91C0000203E";
defparam \VGA|VideoMemory|auto_generated|ram_block1a202 .mem_init0 = "FE1EBD90500001C1008000000000200F0003000003F8000000000000000000000EB18676000070D56EDFC03020000280008000000007D114CF00500000200000000005043A000000443FF1DC00002154781E00D00000160000800000009F300BF6BC64800000000014006EFE570203B0EC757E78008368F669A401D8100003000080000001705300ECD2507800006E003200B7BA7E0D45CFB6901B80FF44FD9FFF5400B810008000008000000311241011A24B860000000013803EEA3C7EE33D88AD217F095B6FEF7E7805D010002000008000010E03B04001810BA0800005B008689EB17F89FD7002233D97A5FFEA94E4000E90000000000000000374028060";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFDFF25FFBADAFFFE8385E6BFFFFFFFFFFFFE8BD7FBABEFFFC997B9BFFFFFFFFFFF72FF7FE3DDCFFF72FE2AD7FFFFFFFFFEFAFFFFFFB73FDD879994CFFFFFFFFFFCF05FFF7F977FE44E13ECBDFFFFFFFFFFF5BEFFFE777F8DCBE0CB73FFFFFFFFFE2A77DE7EA77FA24FB005DEFFFFFFFFFF41DFFAFC677C776BC007E1FFFFFFFFFF93FFFEFEFF7A2FC00001CABFFFFFFFFFFCFFE7DC4EB84F4208CBC2FFFFFFFFFF9CFDB77D4C311F00DFC3F33FFFFFFFFF55BFFFF4FC313A00FFA0FB3FFFFFFFFF14FC9F79FD98007B7F90A6BFFFFFFFFF78DCFFB2DDF8267FFFF1934FFFFFFFFFB1F5BAFF8FB2B7FF212ADE5FFFFFFFFFF9FBF7FD9F509FBF7FFD7BA7FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFFFF9767EBFDDEB4A35273E6F973FFFFFFFF9BDFDFFEFEA2B67F55657E23FFFFFFFF27DF8FFFBC07CB9103B7FF7EFFFFFFFF7E5FBFFF9FEBDC586CD978B8FFFFFFFFF93FFFFBBE6BC04AFE46B6FCFFFFFFFF1A7F7FFD3E037FFFF94989F67FFFFFFE5BFFFFFFFF78FFFFEF25576E3FFFFFFF59FFFFFF5FBBFFFFF198CC75BFFFFFFC3DFFFFFFDF2B7FF8402789F37FFFFFFE7AFFFFFFCBF93FF8DDB702BFBFFFFFFEDCFFFFFFEFBA7FF05F7F84777FFFFFFC38FFFFFFDF3D3FF1FFFFCDFFFFFFFFFCB0FFFFFFFFFE2FEBFFFFDCF37FFFFFF8F0FFFFFFF3E757F3FFFF8BF67FFFFFF831FFFFFFDBF98DF1FFFF9FF73FFFFFF07CDFFFFFFEFFB3FFFFFF3FFFBFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFF1FF7FFFFFFE7F6F6E7FFEFDE4FFFFFFF7FF3FFFFFFF7FFA73FFFE5BDB7FFFFFEFFFFFFFFFFFDFFB3DFFFFCB35FFFFFFEFFF7FFFFFFFFFF7CFFFFFDD03FFFFFFCFFEBFFFFFF7FFFC3FFFFF5DC8FFFFFFBFFDDFFFFFFAFFEE0F7FFD427DFFFFFFFFFCFFFFFFFE7FFEC5FFF93BFC7FFFFFFFF8FFFFFFFF7FFCFF97FD0E52AFFFFFFDF7FFFFFFFFDFFD82F3FB968CFFFFFFF387FFFFFFFFFFFE8B5DD5E06F4FFFFF7675FFFFFFFFFFBC104F77FAC21FFFFFEFF6FFFFFFFF8C397F3FF81A570FFFFF49BCFDFFFFFDB0A5FCD3FA9D7A07FFFF88FF7FFFFFFFFF4810BE7FFD7E07FFFF90917FF9FFFF8D6E98FFDD14DC0FFFFF70C7BFF7FFDD4050025C7E15380FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFE5F2BFF5FFFE033DB11F9FDA601FFFFFD7EC9F43FFFF92344DECBFD8207FFFFF4FF1FFE07FFF893FE2FFEF3D80DFFFFE5E50FFA07FFF0B6FFEBFFFF4007FFFFE9EFF8FC03FFDDB0C03FB4E90025FFFFF8FF19F405FFCA000649F7E4804AFFFFF9BFDFC803FFBC000013FC7680DCFFFFEFDED7E003FFFF4000007734C380FFFFF4CF1A0003FFFFD000000A33EBF7FFFFF2EF760000FFFFFA80000049FE7CFFFFFF14D80001FFFFFFF88010B940F47FFFF500660000FFFFFFFED280E3E1F0FFFFFB38900000FFFFFFFFFD1AFD5B743FFFFE078000007FFFFFFFFFFF59E170BFFFFE3D0000005DFFFFFFFF925F5DC07FFFFF080000001FFFFFFFFFC52EC5E0DF";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N0
cyclonev_lcell_comb \control|colour_out[11]~11 (
// Equation(s):
// \control|colour_out[11]~11_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [11] & ( \control|gameover|altsyncram_component|auto_generated|q_a [11] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [11] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [11] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [11] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [11] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(!\signals|currentstate.gameover~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [11]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[11]~11 .extended_lut = "off";
defparam \control|colour_out[11]~11 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \control|colour_out[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N36
cyclonev_lcell_comb \control|colour_out[11] (
// Equation(s):
// \control|colour_out [11] = ( \control|colour_out[11]~11_combout  & ( (\control|colour_out [11]) # (\signals|WideOr22~combout ) ) ) # ( !\control|colour_out[11]~11_combout  & ( (!\signals|WideOr22~combout  & \control|colour_out [11]) ) )

	.dataa(!\signals|WideOr22~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|colour_out [11]),
	.datae(gnd),
	.dataf(!\control|colour_out[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [11]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[11] .extended_lut = "off";
defparam \control|colour_out[11] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \control|colour_out[11] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a226 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [11],\control|colour_out [10]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a226_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_a_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_b_first_bit_number = 10;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .mem_init1 = "0000000000000000000000000000000000000000000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a226 .mem_init0 = "00000000000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000033FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a226~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a202~portbdataout ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a226~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a202~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0]) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a202~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a226~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~2 .lut_mask = 64'h30303F3F30303F3F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~2_combout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~0_combout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~1_combout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~2_combout  & ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~0_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~1_combout )))) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~2_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3]) # (\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~0_combout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~1_combout  & 
// ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~2_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~0_combout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~1_combout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~1_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~0_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~2_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~3 .lut_mask = 64'h350035F035003500;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w10_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [11]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000060000000200000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000020000060000000000000000000000000000000000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init2 = "000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000800000300000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000001600000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000001800000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init0 = "0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000000000000000000001C0000000000000000000000000000000000000000000000000000000000000000000000000000001C0000000200000000000000000000000000000000000000000000000000000000000000000000001C000000020";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a83 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [11]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_b_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .mem_init3 = "61F829CB223A7C00FFF186A00000000035A59EE837A858AAA5F4897CEF81141E962C1A558AB04FE7BE8E38030F282603B3F90E6000000000C84A71388DE0E54703F256E458B2BC8CE4007832646C3DCAA87C190BFA256B1165C7B05100080000C2513060BDA39CA03843E6D37AFDEC500DC92AF023DDF820A83D0119CC87BAE05FCC9CA0001800007E9A1C8FADE600871CADB8CBCD3286EDA189DDA4191907DA2ED2002B98A126B97FA89D0000000000DD031A64487403054F95BB1580DAEB2D0F3F0B6D6F9E9A191C40C07ECF49E0664E484AC0000000101993D330FAF7A4C3DE8AC514DB21B6D63DABD7F18BE77FF0FEC10070AC023EBD8BD6C88000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .mem_init2 = "37B682F2D0F2B109739D931FBFA1207B0DEF03A301824101D459927F99CE85D46E2874400000001C5B2945BBC1000E48D516DC64A4A05653E256892AA3003DF84258492C99DABBDF5E6DAAC000020004F535A8C894044BD6BDAABC274B21BE6BE891D56666C03F7AE023DC0E4C354CF1BF6D0540000000005BA16E288179AA419AFFC38580A1ECFFBCEFDB9A87A001804692FC0EA10699958443C32000000000EBEEE78BFA726CD4F000236FF1BA5392A8C1EDF2BC500520C58D92F095EF2767404A81F0000A00003DD1DC6C660DDB7420003F9729869EAFBB9DB7B5D7A001419F02542768C500C40550B3B00000000008B8018C1473348F800000969DD73A48";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .mem_init1 = "C0B96C5AC4B001807CF769A0C7352833BF92015000000000F4CD26AEEA10D62800000D8005008423A53084E4E9E00080D102F7ED3FDC926407283230000000005D67B25F3CC21E88000BE0000007A38BD380D81B1D8003401628031519470E726198029000030000B634AF22D87AC7A000480000020203B89616BB94CC0003803E44B1918400BDB7E04C413000010000246DE57E2EC96B800C8000000000006FF4A40AA92800030004E3E525080069CE2BAFD2C000000000936BE64398967B009000000000000632F425FA33840003802F6D5F34800035CD662EA4800000000095B59A364944400900000000000004522ACAB3FF1600020053369D32E0000B95";
defparam \VGA|VideoMemory|auto_generated|ram_block1a83 .mem_init0 = "882B76C00000000099CBDAE600F020100000000000000034A359E5D8C30002814287C90080000FAAF81A953000000000B821191843FC0F000000000000000036E8946CE5808003871C0146E6C0020C4B2A84729000000000288733A002A0780000000000000000755B8F8798C020038C17ABEEC580040AC6D33DC4C00000000036592198FF948000000000000000018C596FDF9A400002D08DE57D138006378EE5AF27000000000014438800A82C0000000000000020135A1097FCFD18010303000F70E5D0131E26D25CC2800000000023E428294E8000000000000090000020CD21CC7F0080336C0001725249DE5948BEAA7FA000000000001FE48222000000";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a35 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [11]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init3 = "000000C00200060002C0000000000000000000000000000000000000000000000000000000000000000000C002000E000C00000000000000000000000000000000000000000000000000000000000000000000C0030000000000000000000000000000000000000000000000000000000000000000000000000000E0020000000000000000000000000000000000000000000000000000000000000000000000000000E0030000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init2 = "000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000A000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000E000000002000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000002000000020000000000000000000000000000000000000000000000000000000000000000000000060000000300000000000000000000000000000000000000000000000000000000000000000000000200000007800000000000000000000000000000000000000000000000000000000000000000000002000000018";
defparam \VGA|VideoMemory|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000004000080018000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000E00000000000000000000000000000000000000000000000000000000000000000000000000000006000000004000000000000000000000000000000000000000000000000000000000000000000000020000000020000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a59 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [11]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .mem_init3 = "000000800000006D486C7EA14002588000012657C6CD85E9FD03F76000000000CC6BB3CA68000000000014000000004670EDC81E00001040000011CC29E40279B3B66C2000000000B08157F7B0000000001F400000000072FD85062400000840000003E9FA69C673F7D628E000000000AABC8748B000000006600000000000110994DA16000004A000000090FEB0BDFADA076420000000004CFD254C90000002380000000000003D43A05950000000000000009D87602435DA03F660000000005151796CC000005200000000000000437EC3B118000002C00000013BC440005620C1B470000000003096C2F01000198000000000000000629632E0F000000300";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .mem_init2 = "000001A46A4000697780006800000000F262C4B31000A000000000000000001F606BD020000003000000027C7300000D4880004800000000A6A631E420090000000000000000000C6AAF900000000280000004C838800001E000007000000000452985FAC5000000000000000000000166AC00000000038000000ED80D000005E0000000000000002FF8FDEEC800000000000000000000009C38000000000080000019E0000000000000004000000000C687C5FE400000000000000000000001FBC800000000000000008CC000000000000000400000000083354CE3C00000000000000000000000C1000000000000000000CD00000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .mem_init1 = "E3C31A70800000000000000000000000080000000000000000007000000000000000004100000001F73535A700000000000000000000000000000000000000000000000000000000000000400000000188B39476000000000000000000000000000000000000000000000000000000000000004040000000F9AEFC0000000000000000000000000000000000000000000000000000000000000000000000000000D3B000000000000000000000000000000000000000000000000000000000000000000000000000B6DB4800000000000000000000000000000000000000000000000000000000000000007000000000B1911000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a59 .mem_init0 = "0000000000000000000000000000000000000068000000006698E0000000000000000000000000000000000000000000000000000000000000000058000000003A4480000000000000000000000000000000000000000000000000000000000000000050000080000A0A0000000000000000000000000000000000000000000000000000000000000000008000008000BCDC000000000000000000000000000000000000000000000000000000000000000000C0000060007C50000000000000000000000000000000000000000000000000000000000000000000C000000800EAA0000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a59~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a83~portbdataout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a59~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a83~portbdataout )))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a59~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// \VGA|VideoMemory|auto_generated|ram_block1a83~portbdataout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a59~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// \VGA|VideoMemory|auto_generated|ram_block1a83~portbdataout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a83~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a35~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~0 .lut_mask = 64'h20252A2F70757A7F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a107 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [11]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .mem_init3 = "03CA2C09062EC83F622C7CB0D7C210945A63D50CD254B1F5E49B641A4980903F05700B000000057042F2C58211AC4F02DC769164A7016ECA3E7A3AB3B39EEAC42E099C09F89A605A0ACB3A80000207408576A617B182199BAB570DCD856DE84860B7E9602505D55917FC36D8A0EAA00E04AFC2000000000052ABE6430F208E7DCD9C96BA24734A02A1779080D1283E3F08067381C1A8B02A01EDF3C000020020233AD8F31767F21360A751FA3068902050FD0E40E8976B848C08EF052338D007009F4880000000003A673E20A96DE5A5602F371605B0E015694AB64134BECF4052F859152F4B900E0107C80000000000DF33598C507B3F32A4C3A36F29A8B004";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .mem_init2 = "47575B02FF3D9F78B7E98887E4A278430285BF8000000000C012C47E3463C9470D2848573713DFA07969250AF3D7EDF9BEF70A0C1B161012039B970000010000C348CF3202FC4CB23CC81AFE012E85C0D8B57E59EB0368FDF80F36502901000305E9CAA08000000E6935950D0C9CC4FF3539CDA88F54E019819620C806CC9FD2EC3A2267B7F381FF0B149A00000000004078EB8F7D2B032FF33F46E127667E0342FCEFC4880C9565983791B49D9DBCF905FFBBA000000009EFFCE0A582FC419FAA9A11514749CE771EF1D1FF4529975A2E60ADB60EE7F40B20A50BC000000001A98A049788ED82E87D7FBAA76D2901C497B3C19C744DCBD24ED138C9888040C0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .mem_init1 = "4004F7C00000000033148E400E6207B5FABD97EBCA1E98709361B38C1B6E424D9FB681BB49C1C0009E8338E000000000CA60EC254242074C67D7AE8E86BC4E799F2DEBE4FE70FAACF2855153B570E0000C601C400000000024CA8C324B034269BEB91DF91175C16033F53F2EF7FFA56E709ABC28C66B300030E40C4000000000AA9874467D0BD0633EA162D91932CA27A26C0002C2D422B0FFEE539976439403AD66CB600000000008640743D0640568F302C8A2998641CCC6568071B4C4F5CEFB6F6850D73406F5A28630B0000000009E170E8D83AB0794C9777C7B608B0394B02E006C0F45ED887A3D8119A9BE021299965020000000009B99DE5C083301C4";
defparam \VGA|VideoMemory|auto_generated|ram_block1a107 .mem_init0 = "DD88B930D64A856E4A4ECD183B26A097845102DEE78FC5301692E18000000000B8F4F1873D200117A1DA3CC85A4B8446C1E9DB968A1E162116841CF55282B3700A5A07400000000059CF6074D96100406098DC3136DBECEA011DB290466CB0CFCB800BD01029805FF8427AB00000000016A140400279C870C4E09E3120DA662469F491CE7B969C697A7469981998997479491CC000000000A0FD4AE5E41635EC0FDC74FED3B8DD679428BAEBEABC1A99900F1492EB8B3400EBED1C2100000000D63163569F2049838EBBC8CAC72EF7FE287406823F2BFFDC9D7E515DD8CCD4011624EF00000000005781838B29C448F7BAED973200CC33FBA907C8DAD777A5B3";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a155 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [11]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_a_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_b_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .mem_init3 = "2A9FFC3C000000380C0000110000000003480005E04BB43A0765785118F721CB7FE800A42A9AC5DA2DC423E8000000180C0000000000000002011005007B02BF6F7849BE61DB6353FFFF2B77990CED95C03422880000042C04000400000000000086181081183DF780B7BD3210E2883DF6AF348499A988277AC03F20000004350400040000000000020004008624D6E3F49E16C18B216CB9FFFDF52030881F20825B00100000055D0400040000000000032000008163DD8002F3DFA6FA3DFFFDB680000020800A207B18070000000B0D0400008780000000093E03F089F7FFFFFFFFFFFFFFFE004FF2018E03D8004F651D2083F00000001004000000047B0000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .mem_init2 = "118745C09FEE0601E060000000000001BFD2FFEC0F0EFECA94056FA80000000004400000000000001084007015DBF9FED0B3A81FBE00000040FD0013FFFF01014B3E0808000001110440040020080000AA7BB6D00000E81D514EBCD3E5FE188000000000000001804FCFE828000000210400000000000BFCB04F0610200006F468C3F62123496FC06060003F00000019A0000FD800000053000004000000DA3D987307C0B11F0FFFF7E4C3E082364F2F9FFFFFD3DFC005383FFFF7D000000003002000AD100058A823DAD8605DC77C06803DFEBFC6FBBF08FFF75B9A10001523D00010800000000C005001B022012F218A6AFC80BFDCFA0366C2CF28601843F9";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .mem_init1 = "E70FF57A1B8C32D941B70BE000000014003001C5D780E44873DF8600005FD9667D164C03CEFB28A0BC97FF5858BFD723EA7F11180000043D007000A13181A9FF22ED66017D087602BBFDE7D1EA00A15E14BB18C3F57EB9E7E3F10BE8400000180050FFFDE980645541035D00BFB0786CCD311563E5A00193B6B9FF7C1041F8AEE803D40000000070005FB0259C40438E44B41C0FEFFFBFE142E6DFFEE0BD483547110000A00007E7300463F80000004000070007C68002BC0601600C8FF8417FFFFBF27B8682BD8D77000000200019B288A0981000000820044000000200340C8701601D1DE7FEC00120A55A95492D97C0020C0020003E3802AC701000001900";
defparam \VGA|VideoMemory|auto_generated|ram_block1a155 .mem_init0 = "040000000078081C4077381CF7D8543C048B02FC002F41CE100208000000390677FEBFF808000000040000000003B050021FF045EC9DCACF66B8F87543FA1C0D1001F93E2243E3D32643F3F00000180000000000000000522A00E0331C00607BC25CE9972E5805FD0000D521272F93803A7FC1280000380063800000000000260008C0BF99143E7C07EDC80405C33333000618A2086DAA7FD8BBEF88000038008E00000000000001229A0017261889026AD1D07D1F0673980807D852B32231068FD737580000190008E803B81C000000070096240EB81A17840976BCEE9941D82003AE6821BA0D9DAFFF0948000000001F17FCD7B3F80000002C879F921F9F19";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a131 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [11]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_a_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_b_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .mem_init3 = "7531C59D434B814A55015A7EEE2EAFFCDFF83198000000002075F2845B8EC0000000F8028945D5FF6B30BB0BA4459E3252402170E3965E0C01601028000000007E4E50012B2F301FFDFF926398E0B6AF53B00438A814DE7821088756C89B61900BF00BD800000000BF70B0000222AFE89AF8F191898DAB497E05845A582C5CD4A0019118F7458D1897C5924800000200157F003000D420780180A4B19BA32C68CD45A071EDFC226FF00B1A17281E8367B63002680040120015E1187BFF9DE00D44F670309BB4DFEFFD30301E0CA984EA700069063F2AFFFAF73446A85024010051B3124143E7818883C3C8EB873CCE9A3F7A1CC6056C2C365000601122D16981";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .mem_init2 = "CB000FA80000000089F37B106BD0E459F9B713631924027157C319408B30510EC8406004008B976AC2005218400080000C641403F628DD4A3BC802BB09C4DC2A951B0CCE6589D1882E210FF7FFDC94D8020FA7080000000090E2471CB9F8105416F8F9964EE5F1AED9F618E482B57FD5D9E05762810010301A03CB980000014D8AC51693D42B1B006920121EE91A500C27663AC4690FBF501D8AA0A8342010082F406B78000001CF40243D1345A75A1003C0484B932B4007D5059446EA04C0AF40D4F06202800008FE624000000180A182903F3309E1CA0194EC603384BF40122808C0F2F9B9F790B46A4C867CE0001B5C7FC2300000020020711E1028A85403";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .mem_init1 = "6F3CC83918B90275333CAD943F4F320F5C07FB668DE8841E6829CE2000018B0102EE982562A0A814CEA22813EF1C42B24D9AECED8D8E5F5BF0CD0C274D72BE0298E246208000EF8001211D6C7F0EAC00D5A80B818553007EA58EA0A708E42681700729F6047BC9171A5C023000010BC0003D8228531ECC73DE6090EB58A2C0275CAA63EF49C792A76011785D5853518708180E60000102604911E9ED359E6AAAFF201050183A811E93B14122C8D68F362FB5790F42C5998300B40240000100217CD7C9183874AE30B1000FEB3AA0974BDD068E87FA7CA90A59AA2C8020400BC6017B1EE000000011089912C661E72A301F8249513266401C97AFAC17F4AD0BBD";
defparam \VGA|VideoMemory|auto_generated|ram_block1a131 .mem_init0 = "EA1C900040400F82015ABA8000000001A184B9D81B4364370F1A037BD60C6067BD7EB9FFD1DB1B0DD49D20700D00082E0341FEE00000000000515B65C54F6A38A6A049396EF870275FED56440D2555F7958F8620E0A3181E01C1F26000010000601C7F55BCAA6E9F1073CE4AD46DB787864A3F878AD469AF9DD5135E1E80C82E00A282A00000000010DF81B2634CD308CC11444FC6883601DDA997B9F0B7FE2788AB120E9E34007A057EF3E00600010079C903C78B20E72B595A1BAB66022C49E7699C50C440262D9A606CE91D87E0760ECB13C000000100013E47060E2EA72A7D9A77713EDF01A1ED9ECB4AFD76EF0CAD01929926D0292E05EC3BA000000000";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a179 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [11]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a179_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_a_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_b_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .mem_init3 = "008000370000000301B83936FF3CC461E6C6FFFFB928470040000418000010000080000DAC38004000000012E82000306009071CD15387DAEF7F00EFFFF00000000000180001A800008000D004EC01C000000008570A0000000988F3062A9A7824B000100000000000000018000118100080016007A0260000000000ACA0A0000140900CFDCBDE9158000000000000000000013000003020008002B00C0301800000000005B1CA002018800003D429DBE000220000001000003FFEF80000303000800E003400740000000000000E7000040380000020007C4083DD0F0000280003D001D400040038008071009017D00000000000003C173E0000BFFFFF9003FF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .mem_init2 = "8175B515F60010003D16655C000020380080B906424300000000000000000D1E3023622FE7EFFC64C0EC9E0F1BF00007F874FEA4000000700081E878006000000000000000000A9B054501923000002FFFFF7FFFB31FFFFE07AC180400000060008EC03000F400000000000000000901A68AC344AB23FFDABABFED085A961B5465BAE04C0000004000B88190700400000000000000080100F8786E7120DCC21F9581988F000A39F7E06377CC000C000000907EC1C017D0000000000000000001C076E495EFA9EDCF0D78F51E2811085070800A44000C00000081FC599D1138000000000000000000C015AC9F46951820245D15C8DC34F44140FABF1C00000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .mem_init1 = "00BE200604003F0000400000000000000003B87030E40040041F0DC5F800000B8541441C0000000000802001F0019EFFE0A0000000000000000073E6247D000000ECBFAB4800003440A7011C0000100000803C000FF2078FFF400000000000000004C60C8298C000000420536400085FDF6AE01C00002000008031D0000DFA2FE090000000000000000472D01081600200037983780054A140D201940000000200803889B8003FCEEEAD800200000000000CE8F8800020051E0E3E046107BF42C410065C0000000300802800C9EF40779FDAE1FDC00800000037A6F78C0000023D96BA09D29BDD8DD2000A1C000000850000001001E9FE021F7FD330F1F40042";
defparam \VGA|VideoMemory|auto_generated|ram_block1a179 .mem_init0 = "9FF0F6B7E78020013D4FD40621292F72B00005B40000001000000004000121EE8ABEFE78AFCFFFBD602282380F602003D7F62800005059081200560C0000001100000000000007005972904831DF578147A772FD9778800342AF700000D39D6400014BE400000030000028000000000014B88DF08280500521012E0B369FF90551B6200061D49168000068E40000000000002800000000000001B07E006181E31AB4BCA0C0C406FCC0FF0005B3E4F7900000F5EC00000011000028000000000000401187FED13D020DC63A7F82E79CF1510281FA011EE02050007E3C000000100C001000000000000080003A01F67C5C798960A336AF0900694BFE60F7D3569C";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a179~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a155~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a179~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a155~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a179~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a107~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a131~portbdataout ))) ) ) ) # 
// ( !\VGA|VideoMemory|auto_generated|ram_block1a179~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a107~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a131~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a107~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a155~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a131~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a179~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~1 .lut_mask = 64'h227722770A0A5F5F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a203 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [11]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a203_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_a_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_b_first_bit_number = 11;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFC481FFFFFFFFFFFFFFC00048023FFBF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .mem_init2 = "00000100000000000080800000000000BC040000240000000ACB077D8000000021DC00008021609800360500001902028020600000000009E04E0000100000001B304FFF00000000FAD000040002B5F500601000001508141004A00000000001F050000000000000068F283200000200A57801C030074B220040A0000000000101002000000000001C0C0040000000020172FFEC000005C059C4E6400016CA21000000000000000010400000000000004607312000068044000128B81C00032073880808801072620000001001800000028200000000000013838100007A29780082B7206A0000C08420010080000F74000079D0080000200028200000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .mem_init1 = "04E0E060000108248E01D6FCC2000000BEEF1018000076ED0003000340000000000208000000000000349000000110010C01CCFA7C00000045FB63F80010C7780000000C000000000000204000000000000D100E0040C55A1E016B3400000000011DADD8000804E5000000020000004340000204000000000007CB558602EB100001FC18000000000133FE88000008A0000000000000000014000011800000000009AEFF580810100017E0280000000000FC3F784000008000000000000000040180000708000000000073988C00010000AB36100000000A0001D258400000800000000000000002000800001080000000000070000000000565ED1C00002035";
defparam \VGA|VideoMemory|auto_generated|ram_block1a203 .mem_init0 = "FE1FFD98000000000000000000002083000280000730000000010000000000000AA78662000050C887E9C03800000080000000000007D002CF002800007B0000000005043A000000442F71E400002120181E00D81000409000000000009F1111BBBC62000006E00000016BFA550203B0AC7ABFF8008368FBB6FC016010000300000000000174310164DAF01000007C000000D6E24A0F47DFF2863B80FFC4959BFFAC00B01000000000000000036064008187AB8500000C8013003E8E3C76A3C9B968B97F22DBEF6BDA78055810002000000000010E03900040022FE0100006881CC007237F897CA002EDD2AB2767AC94A4000A980000000000000002F60A00C0";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a203~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a227  ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a203~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a227  ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a203~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a227 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a203~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~2 .lut_mask = 64'h0000FFFF33333333;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y44_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~2_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~0_combout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~1_combout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~0_combout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~0_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~1_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~3 .lut_mask = 64'h303F0000303FA0A0;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w11_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFC9200029DFFE7283DA79FFFFFFFFFFE7C2C00011DEFFFE9ABC93FFFFFFFFFFFF0000003699FFFB501DF17FFFFFFFFFC71000017D7FFF9B8664B0BFFFFFFFFFC3B80002F73BFFBBF76EAD1FFFFFFFFFE6500005E377FD275E80DD9FFFFFFFFFE6500003D777FDBAB9013AEFFFFFFFFFF4E0001FF37FF07EA4018217FFFFFFFFF000002F8E6FC9E6480001E7FFFFFFFFF420005FDCEFE15A203E7A43FFFFFFFFF22000778E67F86004FF2533FFFFFFFFF66002E78FD700003FFE0809FFFFFFFFFEC005EF7EE1400176E80C9EFFFFFFFFFAC01FEFF9CA0067F7EC9213FFFFFFFFFA603FDFEFDE837F377B042EFFFFFFFFFA00FF3FDDD407FF79D79010BFFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFFFF221FFFFC9DE20E945FE10343FFFFFFFF862FEFFCDDE95F6FAB16004FFFFFFFFFEC7FDFFE5C2BAC0EE9880142FFFFFFFFE11FDFFCBDB67970DE820384FFFFFFFF263F3FFFBE6432F0FAB9C382FFFFFFFFA2FFFFFF7F303FFFF25DF581FFFFFFFF67FEFFFF1FF4FFFFFF46B841FFFFFFFE21FFFFFFFFA8FFFF68A408317FFFFFFFC1FFFFFFFF33FFFC814B3FF87FFFFFFC44FFFFFFDFD33FF6251F9DF47FFFFFFEC4FFFFFFBCFD1FED4FFFB1FCBFFFFFFE05FFFFFFCFFD0FC1FFFFD2F47FFFFFF801FFFFFFFF7E4FFFFFFF8BFC7FFFFFFC98FFFFFFF3FF8BF7FFFF53F5BFFFFFFCD1FFFFFFFFF5FDF3FFFF1FF9BFFFFFF0FDFFFFFFFEFFCCF97FFFBFE1FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFF3FEFFFFFFFFFFFD96BFFFBECC7FFFFFF3FFFFFFFFFF3FF731FFFEB5D17FFFFFEFFF7FFFFFFFFFFFFFFFFFDB0AFFFFFFEFFEBFFFFFF7FFFDEFFFFCB72EFFFFFFFFFFBFFFFFF3FFFCFFFFFE39997FFFFFDFFFBFFFFFFBFFFF37FFFCDD8A1FFFFF3FF1FFFFFFFC7FFE45BFFED40DDFFFFF3FE8FFFFFFFF1FF81FCFFCC1C72FFFFFFBF8FFFFFFFFEFF75BFBFAF3ED2FFFFF7F1AFFFFFFFFFFFFFCFDF028149FFFFF6EB8FFFFFFFFFFFD3F3F7C11C88FFFFFEDFFFFFFFFFF8853809278C02007FFFF65FAFFFFFFFFD1CE03A1BEF08307FFFFE9FEFFFFFFFFFFBFFA403F820607FFFFD5FAFFFFFFFF8CB0B0C1FFF0AC0FFFFF726BBFE5FFE6CD5002419EDA801FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFF56131FD6FFFF5A96C9201F05E03FFFFF801ADFE1FFF9E703CC811F81007FFFFECE98FFE07FFE9D801D003FC580FFFFFEDD64FFC07FFE0AF000002F4E003FFFFF07FFFF007FFE717BFC001F70011FFFFF6FF09F803FFB9002B1E01FB0050FFFFE8BFE7E805FF9F000001C3FC8045FFFFE8DE0FA001FFFFC000000632C18FFFFFF67FBA4003FFFFE000001437B349FFFFF8EEB48000FFFFFE4000006FFA0AFFFFFF38780001FFFFFFB7000079A80CFFFFFF00E80000FFFFFFFF0401F3FC097FFFFA44E00000FFFFFFFFFEFCFE000CBFFFFF03A000007FFFFFFFFFFFD146087FFFFF798000007FFFFFFFFFC3FD28187FFFFE8800000007FFFFFFFFD8B0EC087F";
// synopsys translate_on

// Location: LABCELL_X46_Y32_N0
cyclonev_lcell_comb \control|colour_out[12]~12 (
// Equation(s):
// \control|colour_out[12]~12_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [12] & ( \control|gameover|altsyncram_component|auto_generated|q_a [12] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [12] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [12] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [12] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [12] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [12]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[12]~12 .extended_lut = "off";
defparam \control|colour_out[12]~12 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \control|colour_out[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N21
cyclonev_lcell_comb \control|colour_out[12] (
// Equation(s):
// \control|colour_out [12] = ( \control|colour_out[12]~12_combout  & ( (\control|colour_out [12]) # (\signals|WideOr22~combout ) ) ) # ( !\control|colour_out[12]~12_combout  & ( (!\signals|WideOr22~combout  & \control|colour_out [12]) ) )

	.dataa(!\signals|WideOr22~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|colour_out [12]),
	.datae(gnd),
	.dataf(!\control|colour_out[12]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [12]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[12] .extended_lut = "off";
defparam \control|colour_out[12] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \control|colour_out[12] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a108 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [12]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .mem_init3 = "13FB0E09866BCC19172E66D054A0D09412DFD540F69531E5E48272948D84D03E05406BC00001077042EAF5839068CB31BDC16184A6A22E4E1F1A9A9B171F6AEC2A0CF01DF3BF605B0AC30AA00002074887736C72A17293DD86E4AA8D274CE04C6195FD604487556917FD1CD06BEBA01F04AFB320000200745BDADC47AC3F8EF73D1E327A82B35A04A1D5948211B7123B0805AF9A18A0D02B01688B0000020024E7AAC1F7140193F310A2D43A2CEAB08050FD0C42A8F869848C0B890C0A68D017009B7B40000100043EA73604A22DEBD52A0712961C702811E89AB44135BA494252FF7B1D8F43900601058A40000100045A831506D2BF5730B65D01ED0928C00C";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .mem_init2 = "27425906FFAC9578A50A4C03A4FA681B0285AF40000100008ED2D64A69E1E9577DD6EC9515133BA07B66248BD355EE4DB6F52A041AF2101A029BC74000010000924AF3439028C896355CFA7603ECAC41E93DFE4D6B032C81C8086BD02087000B0568EAA08000000E70338D6CA1FCC69FFA21C128B75099312197E0D98D8D5BCFCC2B04F06F7DFF1F0B14AE40000000064270378AC36B0201D14166E13E225A3F320E6ED2CECCC927D837BA7685311CC185D817A000000008D156F9E21B650197B8A7115100239E4A9671717BC7A1D13822606C218406044CF0A52F8000000001D8911C973FE4C2F3757FB2A665A70ED36303C19040EFE8E23EF989CE08E54040";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .mem_init1 = "4E04F7C000000000152AB6659FA105B4CA8987AA5FD4827DB957D0F4334225677C9A818CCDC6A000A90328C00000000023717605C920854CE7B9868893F9559B80AC95CE0074DB68942515FF9754D00049D01960000000004A89C623581742401CD505791F3B41AC502A44CAF061D2D9F8D8F8157A28200089EA09C0000000004959D8620C6FC0602EB942FE291C4CF79DFD000706E3E6E761F020E0BA2C78004547CB400000000082095C40C27E03487304C8A2808D0726B45A00704484771EB4D15C3DF9F4483DAE2A80B000000000CA11558FD26D0595C9953C4B318FD7D96B424168D84C6862B151243C4D0AFA64F477CE20000000001D7BDD566BBB0184";
defparam \VGA|VideoMemory|auto_generated|ram_block1a108 .mem_init0 = "5882193056CAB5414AFD6C909F0BE309A4EA6B2BAECFCC440DD084C000000000EBF3C0556FF0011CAEC83CC854D8057FBC7CC4117557F5A61EC95FE87659A5201A1E5BE0000000007D8AB075BCE181CC70812CF1F6CB6DC6EB44579B36B19D69B0560FCC17B92F1FD435615000000000D48281C66658CC3002A20A3490D9415843F41E8AB96E23D9A59D693A0A72998465FF9B210000000020F6D26B2C7270CC12DD74E283B8E59D849CD654CA0F80AFF1FD25C611E04F4019F31D410000000085057BD62248C5833E8BC8A1D76C12FC18BC51FE3ECB75E7F935A5283B987A80420D8EA0000000001D9182589F6440FF4A4C972A10D9E6BBF3D6BD229F3465FD";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a180 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [12]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a180_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .mem_init3 = "088000570200008203C03BB2801CD46EDF86FF7EB688470040000410000010000000000D245900000000001CE84000104054071CD15B66D94F4F00EFFFF00000000000100000BC00000000D0856801C000000008570C0004040388F3443351B964B00010000000000000001000212C100000013007A01C0000000000B4A0C0008180D00CFD2BD6953800000000000000000001380000800000000310048102800000000009914C001010800003D429F3A000220000001000003FFED80004303000000C004610720000000000081F70C000028000002000744083DD0F0000280003CF857400080038000071001817B00000000000002013280081BFFFFF9003F7";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .mem_init2 = "81759510F60010003C97657C0000207800009106401100000000000000000D9EC0125D40006FFC40408C9E0F2DF00007C874F6E4000020200001A8F1021000000000000000000011078102420800004D7FBE7FFFB21FFFFD870C8A8400002060000E80740C0400000000000000000301B40C8358AB23BE1D501ED5FFC507FBD063E2384C00002040003C0380000400000000000000080700F8486D9320DC645FE024500700082C76BB73F7E4000C200000102A81C117D0000000000000000001C056E4D5EE3D643411F108412892062078E009C4000C2000002FFE0F131E28000000000000000000C019F8BBF69D83E037D517E8D43BC64160BABB0C00002000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .mem_init1 = "003E2106CC00AF0000400000000000000006F2644A77804006061E853800000B6E414C8C0000210000002401F79BC0FFE0A0000000000000000272162575800002FCFFAA08000034020E410C0000310000003C000FF288ABDF400000000000000004E40EE90B400000077752A4000846F86CE00C000020000000323C000DC70BA190000000000000000472D032FB20020003F982D80054EB8A92018C000000020000283987003FBF60AD800200000000000CC9B4800060051E0C0E056107BF603C100644000000030000200039E1C0759FDE61FDC0080000003B379FBC0010022790BA09D298AE8FD2000A040000008500000818001DF1821F3FF2B2B1F40042";
defparam \VGA|VideoMemory|auto_generated|ram_block1a180 .mem_init0 = "9FE16857EF8028013D4FD406212326D39000044400000010000008000000E1E38D98FE478E4FFFBD63C44043C0702002C1F628000070DE822A0067F40000000100000800000000EF476664CC51397A3B322CB2FC03D5800303B95000009091E0000149E4000000300000280000000000188C460380833805200EBA03321FF90427362000610DD0E800003904000000400000200000000000000018030072C5C342B1FCA0CDBFFEFC08FF00059307F7580003F1FC00000050000020000000000000000447FE7EB8820D467A7FC31B064F3EC081FA4EDE63A0700003140000005000001000000000000041007601F08C500DFA68F45CFD3F00798BFE6277245080";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a132 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [12]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .mem_init3 = "54782139C202814E5400987A0C06AFDC800BF9E8000004002061A1E67206C0000000F002061C19FF59689D380D09B9925280BF6244CA303F81AFF318000000007FCFD839AFF5301FFDFE70651B0F67AFD751D50ACEE800322180FE7B68F1204023F00B48100000002C7130000207EFE0C23F92102C169EE96D135EE01D455CB2A049C10153C79538C1464318000001001218003001B6BFFC0C7FBC901EDFE3080B41017A99C0162DD0C21F808FC029B7B6341708082471009667044BFF9DE00D55F1B8111A5C8FE456341138017B077A70406906BF5AF7DAE2321F885860000058921A46509DF5AC83DBC889076DA80A8EEA3ED486BF2C16104077E9DD2E5981";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .mem_init2 = "4D0027E870000000CFD2E9AAD74F256AFAAC57D00D1D10F157E331416559F106D840E004008B066B8DF21B08500080000F64D73C3E777B690BCB07CA18CE3D7B0B312C5B7274219C66010FF3FFC3A4801C5737A8000001009D214B1E327B105537C9F4B7182CE1A749CA1A8AEE45A456F5C0514AE72040305803CE380001006C96449516601313207928329E4D005206234633E0FA48315FD38088BA243810212C504E08000100E748A437104F225620028056FAC312420A75F9BB9E666E93AC404090E2368000109ECE63F0000100E2831629204241EA6194C06036ACBDE21BF16E23F0B7BF3350B3AA4AF68E60001B5D5BC2300001800120B71E102E4C5422";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .mem_init1 = "69BCE240FF3B746831928BBBA835AAEF47C5D41909BF7401682B8A2000010B010B4F90214144A8251B4A37848808409360E48FEB75648FEADCC4FFFD65F84A159143C6300000FF8009631D31446AEA336DE80D68E9A202672C7DB3A72189B407D003AEF206F2611AE174023000000FC0001F8E0243E2CC437EE09A607320022E0ECB67EFA4253EBD601247765851988608180A6000010362C9874DC22E96AA93D6A0561034B8020BFCB2C0D364167F767FF77B0F5201F98200A406600001007374554C6D13FFE838FC8009A801312BDFEDC6A63EFA823CFEFC60EB8070400B47011B1EE00001003118E910C0C10ACE340642453916C74214C7EF8A3FF09485A1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a132 .mem_init0 = "70FC100040000F870146A2C000010001A1C883A592C3662B879E9E5157D7BDA1AB182B2E925B8568BDD7BA706D42083F020166A000010000004804ACC2CFEE39AF214531CD321A0A5DCD16650566B2D7BDD181D00023083B01C1A26000010000601E7F2401EAEAB75073C948474CB78716501E0F25D1696AB5B5FDC3BFFF983F0085EAA000000800514655B28A74733CDC93113764D085355599D49D1C35DCA3B8B32DFF61CF907B0569432006000B007BEF83C70864E73B333BD82B77AFC84926DB9D4478AE2E1989092C2945C781770ADE8B000000000083BB47048A60C713E7643A581F3700E16D6489025CB5AE141E60F69969D0C92705CC232000000200";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a156 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [12]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .mem_init3 = "4974002C0000001800000000800000000343038320170BE1076F4C62F05FDBCBBF70B5C42C9DF7D8A57DEF98000000180000000000000000060C040600FFC1BF177878FC7C1BE0CFC0BE9B87F4FDD55D4202C5080000042800000000000000000080081001E8FFFAFF77BFFF764280402FF3764A58D18E87B0B7FF280000043500000000000000000020000000202FFFF589777FFAC89387DFEDF00010081BAAB48F000800000569000000000000000012C0000000951DBFFC13D0618401FFB18680000020810CA3003807080000130D000000F800000000001483F081F7FFFFFFFFFFFFFFFE004E09818F3FD801518DF3FF84F8000003000000000007800000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .mem_init2 = "01801E8813EE0601E060000000000001BF02FFEC08F8FFD7F406CD88000000100040000000020000000400081A15F9FE10936C1FBE00000040FD0013FFFF01096BBFFA0800000032000007FFE00C000318FBB0A82000FBE571CC98E141FE188000000000000001880FDFE0080000002100000400000005E9280700303800069868D7ED3B2FE1EF406060003F0000001920000FE800000051000004000000CAFA32450A200FFFFFFFF7EBBC910FDE5D2F9F9FFFCCDFC005389FFFF06800000043006000D5800109D5B8C730405AE0FDFF800FFD7FDF3C2107FFC7C15447C00018D03CF8F80000000D00500138420113720A7DE30040BFFC01C02087C7803FC019";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .mem_init1 = "1FF0047D08FFCDCA41B0D210400000240010014C1201526941C044820FA00A65FFFBF3FB120197CE1BDFFF00D000010C10A7529800000419005000A0058001C624E23E007D7CB2F2B1E3CC18C000A3806B3C48DE027F40000B81D408400000100050FF789AC08C46718304076ECFD37ACF5F02FBC1101DA53E79FFFD07BFDF1BF5FFDA6000000070003F2888CCC08F5C07F7160FEFFFBFFE86C51FF1DA1D681847210000000007847001BC880000004000050006D3808094070960006FF8413FFFFBD63AD87EEB6DC8010000800017D688A0885000000820000000000000127EC109BC130EE7FEC00120A97C437D5D95C0030C0080002E07FD13EC0000000008";
defparam \VGA|VideoMemory|auto_generated|ram_block1a156 .mem_init0 = "000000000050287C447F001D7022EE0004123FFC002E40CA10020800A000280B8FFFECE800000A00000000000002D032CA101039411E1D420F2D0D8E939B14F51003E27E82E3EFF33416D2F00800100000800000000000520200A01B21000005E66C4104207605FC1002517C8454AC7EC59945380000180041000000000000268408A09BA7E7DE7FBDE9E81D9583FDD31806152BABB2C988257BF0E8000030008400000000000001ADBA807F085CE903D101D16465029B88080359523F027DA68F815FD800001B000CE803B81C00000005800D263B086E14674EB492942521C826012E20243A950C70013358000002000F17FD47A3F80000001786A608AB7519";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a132~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a156~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # (\VGA|VideoMemory|auto_generated|ram_block1a108~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a180~portbdataout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a132~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a156~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # (\VGA|VideoMemory|auto_generated|ram_block1a108~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (((\VGA|VideoMemory|auto_generated|ram_block1a180~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a132~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a156~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a108~portbdataout  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a180~portbdataout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a132~portbdataout  
// & ( !\VGA|VideoMemory|auto_generated|ram_block1a156~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a108~portbdataout  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VGA|VideoMemory|auto_generated|ram_block1a180~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a108~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a180~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a132~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a156~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~1 .lut_mask = 64'h50035F0350F35FF3;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFF8F3F3FFFC9AFFFB66CCFEBFFFFFFFFFFFF3EFFFFDC9CFFFEF7D2B0FFFFFFFFFFD77FFFFFB9FBFFFDFFFD3DFFFFFFFFFFE7FFFFFE75DDFFEFFFFFF8BFFFFFFFFFE77FFFFCFBF7FF9F071DCEBFFFFFFFFFE2EFFFF9FB37FFFB038C76BFFFFFFFFFF39FFFFBD737FBF4FF037A4FFFFFFFFFE39FFFE7FA7FCF770C00FB4FFFFFFFFFF3BFFFDFEBE7FFF9D0003DCFFFFFFFFFFBFFFFBFBE4F867420CE3E47FFFFFFFFF3FFFFF7ACE3F7A00EFE13EFFFFFFFFFFFBFFDFFDDE7C0002FFB07E3FFFFFFFFFF5FFFEFFED78000FF7E0F89FFFFFFFFFF5FEFFF9CCB801FFFF88B87FFFFFFFFFFBFFF9FEDCE83377EBC57E6FFFFFFFFFFFF7F9FFBC76FB7B74FB7DA3FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFF3DEFFBFD9CD18B3EFFEDFE7FFFFFFFFF9DCFE7FF9EC079E5F90BFE7DFFFFFFFFBDBFEFFFBC731FBFCFFFFF7FFFFFFFFF39FFDFFD3FDDA480EFFFFE3CFFFFFFFF79BF3FFF3EDFF309F9FFFF7C7FFFFFFF3DFFFFFFBEB7BFFFFFC97DFF7FFFFFFF3DFEFFFFFFCF7FFFD9F16FBE3FFFFFFE7FFFFFFFDF22FFFF503D4E7F7FFFFFFE7FFFFFFFFFD2FFFD0073EF7F3FFFFFFEFFFFFFFFBFD1FFF1F0FFFEFB3FFFFFFEFDFFFFFFDCF97FEF3FFF9FFB7FFFFFFC3FFFFFFFEEFEFFE3FFFFDEFB3FFFFFFA35FFFFFFF7DE1FEBFFFFD4FB7FFFFFF820FFFFFFFFDFAFE3FFFFFDF3BFFFFFF840FFFFFFFBF7F7F7FFFF7FF77FFFFFF83DFFFFFFFCFCFAFCBFFF3FFFFFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFBFFFFFFFFFF7FF78F7FFF7ED97FFFFFF3FFFFFFFFFF7FF52DFFFFF3CA7FFFFFF7FF3FFFFFFFFFFF5FFFFEFEAD7FFFFFE7FF3FFFFFFFFFFEFFFFFDE334FFFFFFEFFFBFFFFFFBFFFCFFFFFCAE867FFFFFFFFABFFFFFFFFFFF4EFFFEDBF9FFFFFF9FF8FFFFFFFFFFFBE15FFFFFFDDFFFFFBFE4FFFFFFFF7FFFFFEFFBFFD1FFFFFF7DE1FFFFFFFFDFF4FEFFFF5B43CFFFFFF709FFFFFFFFFFFF1E3FF9C02F9FFFFF7FB9FFFFFFFFFFFCFFEEF3F99FCFFFFFEBF8FFFFFFFFA380FFAEFEFFFE0FFFFFE1FDFFFFFFFFEE97FF5FF83FFF07FFFF37FF7FFFFFFFFEEFFE7E7E6FFE0FFFFF3BFE7FFFFFFEDFC0A87F5EEDFC0FFFFF13DD7FE1FFC644B0023F1F79280FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFB7FDBFF3FFFF0235EB3FDFFFE01FFFFEBBF9BFE2FFFD883FECFFFF3B005FFFFE1F7DFFC07FFFF9FFFFFFDFB8809FFFFE5CFBFFE07FFD13FFFFFFDFCC00BFFFFFBFFCDF407FFE4AD7FFFFFF04011FFFFF7FFFDE003FFCF00193FFEF6801FFFFFFA7FF7D001FFFC00000AFF7600D8FFFFEF1F859003FFFF800000247681FAFFFFF44F1BC001FFFFE000000C33E33BFFFFFEAFDE8001FFFFFE8000003FF7F9FFFFFF0DF60001FFFFFFF78000A7C1FC7FFFF880600000FFFFFFFFAE01EBE7FCBFFFF960E00000FFFFFFFFFEFDF23FFD7FFFFCD7000000FFFFFFFFFFFFC4FBF8BFFFFE3F0000001FFFFFFFFFF1E89BF03FFFFF0400000007FFFFFFFFBF1BC5E87F";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N45
cyclonev_lcell_comb \control|colour_out[13]~13 (
// Equation(s):
// \control|colour_out[13]~13_combout  = ( \control|gameover|altsyncram_component|auto_generated|q_a [13] & ( (\control|bloodout|altsyncram_component|auto_generated|q_a [13]) # (\signals|currentstate.gameover~q ) ) ) # ( 
// !\control|gameover|altsyncram_component|auto_generated|q_a [13] & ( (!\signals|currentstate.gameover~q  & \control|bloodout|altsyncram_component|auto_generated|q_a [13]) ) )

	.dataa(gnd),
	.datab(!\signals|currentstate.gameover~q ),
	.datac(gnd),
	.datad(!\control|bloodout|altsyncram_component|auto_generated|q_a [13]),
	.datae(gnd),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[13]~13 .extended_lut = "off";
defparam \control|colour_out[13]~13 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \control|colour_out[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y28_N51
cyclonev_lcell_comb \control|colour_out[13] (
// Equation(s):
// \control|colour_out [13] = ( \signals|WideOr22~combout  & ( \control|colour_out [13] & ( \control|colour_out[13]~13_combout  ) ) ) # ( !\signals|WideOr22~combout  & ( \control|colour_out [13] ) ) # ( \signals|WideOr22~combout  & ( !\control|colour_out 
// [13] & ( \control|colour_out[13]~13_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|colour_out[13]~13_combout ),
	.datae(!\signals|WideOr22~combout ),
	.dataf(!\control|colour_out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [13]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[13] .extended_lut = "off";
defparam \control|colour_out[13] .lut_mask = 64'h000000FFFFFF00FF;
defparam \control|colour_out[13] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a228 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [13],\control|colour_out [12]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter[3]~DUPLICATE_q ,
\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a228_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a228 .mem_init0 = "FFFFFFFFFFFFFFFF15555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15555555555555555555555555555555555555555555555555555555555555555555555555555555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1555555555555555";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a204 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [12]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a204_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .mem_init2 = "00000000000000000040000000000008020000006E0400000C4A04208000000001D400040023609C0005040000080E03001028000000000BC05A0000700000001808647F00000000FB5002042002B5B7004010000010080C2002800000000000F050000000000040068C07D200000200A52805C030034F6200408000000000008200700000000000581C0040000000020172FFE4000005C059E00F801807CA6100400000004000000860000000000000268330000006807E000128B81C00032075880E0898187623008041180180002001840000000000000F83810000F0EF080082B720620000C09B60034020001BB400815BD80C0000000018400000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .mem_init1 = "0480E000000100298E01C07CA2000000BAECC018000072AF008300080000000000010C0000000000013590000002000096016BCE7C00000045FB03A0201843710080000C000000400000108000000000004A100E084142861E014B240000000001546F9000080CE5008000060000000180000108000000000007CB538202B1103801FC18000000000103F800400008000080000000000004180000310000000000018EA75008101C0016E0280000000000FC31700000008000800000000000040100000110000000000273888C00010000A816100000000A0001D250000000010080000000000086001000003100000000000070000000000561EF1C00002035";
defparam \VGA|VideoMemory|auto_generated|ram_block1a204 .mem_init0 = "FE1E3D90000001810080000000002007000300000120000000010000000000000AA18662000050C0E7E1C03030000280008000000007D001CF00300000120000000105043A000000442F71AC000021D0180200C00000539000800000009E9110B2BC63000002400018006AFA450203B0AC78AE78008368F823F401400000910000800000017C100160DAF02000002800320096AA420D444FF297BB80FF44959BFFC400B800009000008000000260642080830B86000004801A00BEB63C76A3DA39D1617F1D5E6E7B1A78055010003000008000010E0190A060812EE0200001900E6024AD7FB97D2002F2F8858B67A894A4000A900000300000800002F20240C0";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a204~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a228~portbdataout ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a204~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a228~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [0]) 
// ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a228~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a204~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~2 .lut_mask = 64'h0303F3F30303F3F3;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a36 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [12]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init3 = "00000020000006000580000000000000000000000000000000000000000000000000000000000000000000200600060008000000000000000000000000000000000000000000000000000000000000000000002002000800000000000000000000000000000000000000000000000000000000000000000000000060060000000000000000000000000000000000000000000000000000000000000000000000000000600100000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000000000000000060000000060000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000060000000020000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000E00000000600000000000000000000000000000000000000000000000000000000000000000000006000000006000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init1 = "0000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000000000000000000000000000000000000000000000000000000000000000000000000000A0000000200000000000000000000000000000000000000000000000000000000000000000000000E0000000380000000000000000000000000000000000000000000000000000000000000000000000E0000000780000000000000000000000000000000000000000000000000000000000000000000000E000080018";
defparam \VGA|VideoMemory|auto_generated|ram_block1a36 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000080000800180000000000000000000000000000000000000000000000000000000000000000000000E0000400000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000006000000006000000000000000000000000000000000000000000000000000000000000000000000060000000020000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a84 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [12]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .mem_init3 = "BBD43EBCFC77BA80BFF482E1000000004A0599C8A038748ED9358D8D30AC92BE10BFC5D512D06DA76E7A0051D7E7B3401F2FC7C1000000004C49B14916A0E15643324B9DA7F791C4393D1BD3E15D190922E0A55C28EF64D99FD4F17100080000418220607C230EA42C4F70D1798FFD710ACCA23CA3C4C94CA13F050442CDA2EBCFDE5EA00000000080001CE93CA702803EA8CF9300F627AF668A3D9831ABEB8640F1086618A912760F895660000800000505BBE260FD3F39818494D6F3E8E38D2E1AFACBF1FD9EB98A438466C8846AD6C7C95CE000000018D273D767FDA1B0D705DB41A8292C5EF3A5DF36FCBE1392961F806C3B73C2B7BDCB13FDA000000018";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .mem_init2 = "6132B3BCB28AB910112E242243DF21B324C66321A600E933DDF5AAE1EA6E4DD40F2E64200000001C54A80CF907186E28DA10783D4A73E7E100D6FD7D46003DA6FE743DBC60F53B1A14AFFAE000020004F4341E1DA81C49572C2A0C23C0B2BAE3536916730B00000008BA151C195E2EDA1BE9056000020000DE0974FB7D55AA50768802879C91B16EB8B0B39B24200681C724C94779346B9DD755C320000A0000B36E8BCBF2E274D1A800236E8FC3B4A8AD58EDEB36000400BD96DB5507BCD42D0E4921D0000A00007DD57E44151DCB3040003E0F57A9E9F0B0B1F7B327A00300E941F6C355472DE7BC5A53700000000008BFCEAC2C5B6406800000F9250DDDC5";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .mem_init1 = "E5CC6C5B34200381FCF741B6F0FCDD62F171617000000000F7DFF02AD060D474000032000C0435A590E82474D2C00080FF1207968FCF324A1F21535000000000492B62DF716B1058000C20000406DC65F4B5C82B11000180070E1B00940EAEC30995A3F00001000032B68E20F3DEDFE000A0000002002352171C95C4C000018027578E32BC000EB61BD843D000010000FDC9ED5C174A698011800000000002BB8A0EBEA92800018038ECDCDA10002F1BB3ADD3C000000000FF896E278290E10140000000000000D0A485B3F074000000235309D4B0002BBDFA09248000000000CD9452A60BE3E0150000000000000E1BE0363B9A980000800AC088CAB0001B84";
defparam \VGA|VideoMemory|auto_generated|ram_block1a84 .mem_init0 = "CCE3B7800000000049638A4F20A42150000000000000041A5775F52580800001A03F9664C00004DBCF2A107000000000B83C9C49DA3C01000000000000000043815C2CCAC0E0000401AD2950800305CA0A12825000000000C579EB6C8100880000000000000000B7F989E7F10038001428B9FFDBA00089DC4F5C65C00000000034B228B8CA500000000000000000009429DDBEBAC0060050B1FBFE0AA00617449408F740000000007E01D4413504000000000000003FFCE35C3F52BEA0000284800070CFF80DD406EF3AC5800000000027B247E85B00000000000000FFE00043586E3D4F87F855140002082F655F494C4FBC962000000000FC898C4198000000";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [12]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000000000000000000000000E0000000200000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000E000004000000000000000000000000000000000000000000000000000000000000000000000000060000040000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000003000000000000000000000000000000000000000000000000000000000000000000000000040000020000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init0 = "0000000000000000000000C00000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000200000000000000000000000000000000000000000000000000000000000000000000000C000000000";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a60 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [12]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init3 = "000000FF80000015BC65FA86A007F9400000A7FFFF9E4348EEB21A00000000009D00B2909000000000006B800000000E1A7AC5A6E0001C8000000A820D1C726970B0CE0000000000FE337DECD00000000020C00000000016E8911E66800003400000006AE7A010BBD717CB4000000000D1C4D04FA00000000B000000000000513E1674380000034000000010E2A060DFC2DADA00000000003AD14941E0000003600000000000005CA3185180000003C000000077E340287598CD444000000000CA482198B00000300000000000000007CDD2506000000000000000B84240003AFC8018500000000093B71A94F000114000000000000000120AB2C03000000180";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init2 = "000001AC1F00004FED800048000000005333D0B320012800000000000000002CDE56600000000180000002E83380000653000038000000008D32CFED202B00000000000000000007608210000000008000000288198000059000001000000000A51869FF4520000000000000000000020D32000000000000000007B00C00000000000020000000000953F86A48000000000000000000000024AC00000000000000000F60000000000000006000000000FD1EDCBE8000000000000000000000012F1C0000000000000000BC80000000000000006100000000074017DD0000000000000000000000001A0000000000000000004E00000000000000006100000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init1 = "14D5116F800000000000000000000000000000000000000000007000000000000000006100000001F2F5F8AE000000000000000000000000000000000000000000000000000000000000006000000000C831901C000000000000000000000000000000000000000000000000000000000000006000000001B64BF000000000000000000000000000000000000000000000000000000000000000006000000000A3B5D800000000000000000000000000000000000000000000000000000000000000006000000000B99250000000000000000000000000000000000000000000000000000000000000000010000000008B412000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a60 .mem_init0 = "000000000000000000000000000000000000000800000000BFD5000000000000000000000000000000000000000000000000000000000000000000280000000042EB800000000000000000000000000000000000000000000000000000000000000000300000C000BDCC0000000000000000000000000000000000000000000000000000000000000000006000006000FB68000000000000000000000000000000000000000000000000000000000000000000200000600082F00000000000000000000000000000000000000000000000000000000000000000002000000C008A00000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y43_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a84~portbdataout )))) ) 
// ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout  
// & (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a84~portbdataout )))) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a84~portbdataout )))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a84~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a36~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a84~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~0 .lut_mask = 64'h0207A2A75257F2F7;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~0_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~2_combout )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~0_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~1_combout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~0_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~2_combout )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~0_combout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~1_combout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~1_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~2_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~3 .lut_mask = 64'h111100A0BBBB00A0;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w12_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a205 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [13]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a205_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_a_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_b_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .mem_init3 = "00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .mem_init2 = "000000000000000000000000000000103C00000091FBFFFFFC4A1BDF7FFFFFFFFE2C00048022BF070000F800000001FC000E1000000000022081FFFF8FFFFFFFE7B9F380FFFFFFFF05D0020420014A0A001FE000002AE7E3C001000000000003006FFFFFFFFFFFBFF973EFEDFFFFFDFF5B5805C03004B45D003F4000003FFFE07C00000000000000E413FFBFFFFFFFFDFE8D001BFFFFFA3FA624F0C01819B15E003C0000003FFFE007800000000000002984CC5FFFF97F81FFFED747E3FFFCDF8F880E08981C4D5D007C8000007FFFC000780000000000000C027E1FFF011085FF7D48DF9DFFFF3F7F600340A0003CCA007C842003FFFFC00007800000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .mem_init1 = "03601F9FFFFE001071FE3F836DFFFFFF4513F01820001553007CFFF11FFFFFC00000F0000000000000C5AFFFFFFC800061FEB73D83FFFFFFBA04E3F82018A49D007FFFF3FFFFFF8000000F000000000000372FF1F7BE0001E1FEFCDBFFFFFFFFFEEBEE6800080F05007FFFF9FFFFFF82000000F0000000000009B4AE79FD04EFC7FE03E7FFFFFFFFFEFC06B8400008E0007FFFFFFFFFFF83E000000E0000000000067358AFF7EFE3FFE91FD7FFFFFFFFFF03CE8840000080007FFFFFFFFFFF83FE000000E000000000018C7773FFFEFFFF57E9EFFFFFFFF5FFFE3DA840000081007FFFFFFFFFFF05FFE000000E0000000001FF8FFFFFFFFFFA9E16E3FFFFDFCA";
defparam \VGA|VideoMemory|auto_generated|ram_block1a205 .mem_init0 = "01E1C26820000101007FFFFFFFFFDF0CFFFC000000C000000000FFFFFFFFFFFFF55E799DFFFFAF3CE61E3FC830000300007FFFFFFFF82F0730FFC000000C00000000FAFBC5FFFFFFBBD08E6BFFFFDEF0181DFF3810005190007FFFFFFF638E014E439C000001800000009505BAFDFC4F53877187FF7C9707DFFBFEB810009300007FFFFFFE8C2E01943D2FC0000010000800694DBDF2BBB00D77C47F00BB6A64007BFF4810009000007FFFFFFD601800E14434780000030000804179C3895C2BBAF9FA80FFA79194E587FAA810003000007FFFFEF00260206007219FC000006000086FDE8076832002FFEF7FAE98576B5BFFF56800003000007FFFFD0E0D8000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a205~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a229 ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a205~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a229 ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a229 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a205~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a61 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [13]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .mem_init3 = "FFFFFF007FFFFFFFCFE7517B1FF81F3FFFFF2F8FD9FCBF7733F485E0000000000264BD760FFFFFFFFFFF807FFFFFFFFBE79FBE795FFFE97FFFFFF52A1673225E976DF8600000000035057EDE8FFFFFFFFFC03FFFFFFFFFE48F4475D5FFFFFAFFFFFFFFEEEC8FB88C186389A000000000C0C8DED62FFFFFFFF21FFFFFFFFFFFF657D7A6E7FFFFFEFFFFFFFF97EC3FC34D5DFDDFE0000000000EA97B1A8FFFFFFC27FFFFFFFFFFFFA3B418B66FFFFFFF3FFFFFFFF6155FDFDA17FE73A0000000004BF5E91E2FFFFF91FFFFFFFFFFFFFFD40D53FF1FFFFFFEFFFFFFFF37857FFFB883FFE7B000000000938FB4C32FFFE13FFFFFFFFFFFFFFFA7D7B37FAFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .mem_init2 = "FFFFFE27857FFFF82EFFFFA80000000013B754AD3FFE27FFFFFFFFFFFFFFFFF7335DCFFFFFFFFFFFFFFFFC67EDFFFFFDAFFFFFA800000000C3ED49E0FFC8FFFFFFFFFFFFFFFFFFFF2E835FFFFFFFFEFFFFFFFD6FF9FFFFFC9FFFFFB00000000085465FF8391FFFFFFFFFFFFFFFFFFFFD6A5FFFFFFFFFFE7FFFFFF9DFF5FFFFFFBFFFFFA00000000065EEF5D8CBFFFFFFFFFFFFFFFFFFFFFFDFAFFFFFFFFFFF7FFFFFF89FFFFFFFFFFFFFFFE000000000D678DE853FFFFFFFFFFFFFFFFFFFFFFFA7F7FFFFFFFFFFFFFFFF317FFFFFFFFFFFFFFFE10000000014FE51C37FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFCDFFFFFFFFFFFFFFFFE100000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .mem_init1 = "7D9F1CD97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFE100000001FDDEF735FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001D7F69FDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0400000018EEAF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000001F7E87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000008FEBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD000000000BDDBDFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a61 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC800000000FF5BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000001B13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000C0003CA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000A000B317FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0000020000C4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000C0033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [13]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init2 = "FFFFFF4000002000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000001000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000002000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF4000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000020";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a37 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [13]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFA002000A00F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA004000A00F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA005000C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE005000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000006FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFA000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000020FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000040FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000C0020";
defparam \VGA|VideoMemory|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000C0018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000040000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a85 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [13]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .mem_init3 = "27342BE42F8BC2FE1021752100000000882795F49678748F89358E7200B59D21BED60C2AE67F8E266442044E07FDCE9FBADD3421000000000848FCD5A8A0ED4703325541FF0E823ADDF5A26C15B99D00C77CBD7C52B881DD922D8AB10008000000026E1CCA231EA1284F9D22878FC3BFEFB33D0B57BCE8E51F3F0506403A5AFBA001A96000180000241C2294DA272280102FB99CFFF219D2FAEB4263CE6961DBFEF308651D56242BE851E9A000180000010605F9FE383F24019B3013F0C98CB5373F653C0FBCB422A843C465CB976539F9B2252000000018101319EE1FE1A4C407F6C00FFF1EB965C9EE090F7A2F0DFFFD81D448F842A9C294E8122000000010";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .mem_init2 = "6037A602F022B11012D7F83E3FF3DECD45E65CDE25FE2B48F7D5AEA8AA883A2B7351ABA00000001410297A483CD86E68DE74780AFEC7B99AF2DBC8C7A5FF959574D529E73FD244E77C9005200002000CF434B90FFC1C49D6BBEABC246A7487109335098F637FFFFF628381452956932E0494FAA0000200005E097604016DAA51AE0803862BF55699597488672A3FF9FF47BEF577D10DF56D9BA83CE0000A0000A36E83FBCE9A64D7A7FFE2FF20ABDE9F6C3612541DDFFCBE7BFF5FAC77A05BFD2FB3DE50000A00007DD53E6478D5CB6DBFFFFEF09252F4A7323D0809383FFEFE7EFFF9D1FDFF7C439DA68C100000000008BE42AC3BEB24FA7FFFFF10737D261B";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .mem_init1 = "D639D3A4DA1FFFFE0308864A2FCA1BCD160D9E9000000000F4DF206AFBF8D7EBFFFFC07FFBFE658DD9DB5B9B3CFFFF7FE0EC280A4037353C2F188D90000200004C2F025F7DFB1DF7FFF01FFFF9FACEC5F4FD16D4FAFFFE7FE6F1C4D747FFC0BD43E05D50000300003B360E26FBF6F19FFF07FFFFFDFFBE14669F4F3B3FFFFF7FC697539F03FFD51ABAA1BC5000010000E54E455C3FD7D07FE07FFFFFFFFFFF1B68F3555ECFFFFFFFC0159382FFFFF4E4C8520D000000000000E96603928E2CFE0FFFFFFFFFFFF80E377E4C6FEBFFFEFFD2A9F17B7FFFDA5A5BFFC94000000000223E22A64BF99FE0FFFFFFFFFFFFFBFCB2B7EC45E3FFFEFFC6D94CF56FFFFA3B";
defparam \VGA|VideoMemory|auto_generated|ram_block1a85 .mem_init0 = "615E4800000000001682A2C720C9DE0FFFFFFFFFFFFFFFFB07500AFF5C7FFEFE3CF1E1EB5FFFFB55A07BEAF000000000A9C61849FFCFF0FFFFFFFFFFFFFFFFE749FFF33D7F1FFEF8C005C43D7FFCF925FCBFFD10000000000387236C8F7707FFFFFFFFFFFFFFFFBD7B4F780D7FC7FEE3DFA691733FFFF83BB8DC6A00000000000B822198F9A87FFFFFFFFFFFFFFFFF1D2E7F61453FF9FE8F0E0B80F6BFFAE05B3B35AB800000000011938041ECC3FFFFFFFFFFFFFFC000E35AF7E14707FEFDF87FF978BDDFF0CB7939853B400000000018C003EF383FFFFFFFFFFFFF001FFFF419F7C73078078AC3FFFD86A756B706D7F1417120000000001AED8FF9D9FFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a85~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout 
// ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a85~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a61~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a85~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a85~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a61~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a61~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a37~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a85~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~0 .lut_mask = 64'h353500F035350FFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a181 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [13]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a181_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_a_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_b_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .mem_init3 = "08800068FC00007C000446CD7FE33BBFFFEF00FFBFF7B8FFBFFFFBE800001000007FFFF2286600C0000000171780000F803878E3115CFFE7F0B0FF10000FFFFFFFFFFFE80001B400007FFF298190004000000008E8F00003F807770CC639EFF97B4FFFEFFFFFFFFFFFFFFFE80020B410007FFED00440018000000000935F00007E002FF302F4299767FFFFFFFFFFFFFFFFFFFEC80001B830007FFDB00B00FC80000000000DAEB0000FE07FFFFC2BD62C5FFFDDFFFFFFEFFFFFC0012800041000007FF300780F8E000000000000314F0003FC7FFFFFDFFF8BBF7C22F0FFFFD7FFFC3F8504000C0008007F8D00E008700000000000003C14B0007E4000006FFC08";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .mem_init2 = "7E8B96EF09FFEFFFC3949AB400002048007F7907800700000000000000000A95000CBFFFFF9003BFBF7321F0F60FFFF8386B096C00002050007E68FE003000000000000000000D9AF800C0020000000C004180004D2000038713F78C0000200000710048020400000000000000000B005AF14342AB23BE006FFE05FFC007FBD0607DD84400002040004CC26017F40000000000000008050038778C1122DC401FFFDF2FC8FFF82A768774F7DC000C200000701D00BEE7D000000000000000000100692325EE026404020E0040D70C01CFB8E0083C000C2000006E023860E028000000000000000000C01E480808E3601FC82AE8172BC009BE80BAB8F400002080";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .mem_init1 = "0041D10633FF2F0000400000000000000005B06085087FBFF9F9937AC7FFFFF4EB41437400002100007FD401F06020FFE0A000000000000000024C09DA827FFFFD03405517FFFFCBFE02BEF400003100007FD4000FF270441F400000000000000004DBF014083FFFFFFBBFADEBFFF7BEF86D1FF400002000007FC3FC000DC00B9E9000000000000000078D2FCD009FFDFFFCC67DE7FFAB20009DFE7400000002007FD0067F003F8860AD800200000000000B16237FFF9FFAE1F3F1FB1EF840E003EFF9B400000001007FD000061FC0759FDA61FDC00800000034F80043FFCFFDDE6FC5F62D67778FCDFFF5F400000087007FF00000020F82173F924131F40042";
defparam \VGA|VideoMemory|auto_generated|ram_block1a181 .mem_init0 = "9FFF9FE8107FD7FEC2B02BF9DEDF29D28FFFFA0400000030007FF00000001E1F8860FE404E8FFFBD60003FBFFF8FDFFD3E09D7FFFFB0FFE605FF87F400000031007FF00000000010BF61080F8E1810040DD3CD03F7E27FFCC3B6AFFFFF6F9007FFFE8A1400000031007FD00000000000037C000C7C7C87FAC90FBE1CCDE006FBF7C9DFFF9EFDD017FFFFC9F400000041007FD80000000000000078007F8C3A3DDAB03CA0CD7FF903FB00FFFA6CFBF707FFFCF61C00000059007FD80000000000000003C7FE4043821D45847FC4CF067F7FBF7E05B3DE1C5F8FFE031400000048007FE800000000000080000E01F07C500A89E70080FC20FF860A019208DFAD7F";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a157 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [13]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_a_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_b_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .mem_init3 = "B60BFFDC00000020007FF8000000000000800000E000FFE0076003800020003400004ABBD09E07E74A5DEFF800000020007FF8000000000001E203F804803FB0FF7844FF821BE0000001F407FFFDFD5EBB0000F800000414007FF80000000000006007EF01F8FFFFFFF7BFFFF6E28020000089FFDBF18910750000D800000009007FF8000000000001C003FF002000000B7F7FFFFBE8000020020FFFEFF7EE170920FFF800000174007FF80000000000000003FF0000224001EC001E0001FFB1817FFFFFDF7EF37B00C7F8F800001A05007FFF00000000000027000F0DF7FFFFFFFFFFFFFFFE004E007E70C027FEA10180007F0800000210007FFFFFF8000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .mem_init2 = "004018F703EE0601E060000000000001BF02FFEC0000FFDC5400F24800000100003FFFFFFFFE0000018400081011F9FE1093EC1FBE00000040FD0013FFFF0109F03FFA0800000123003FF8001FF0000081FBB0902FFF0402910DF8E041FE18800000000000000189F03FE00800000132003FF800000001689378FFE05FFFF90068D28B312E01EF406060003F00000019A0000FF800000052007FF800000046F833410020000007FFF7EFFCBFFF1DA02F9F9FFFC0DFC00538BFFFF00800000042005FFF7A00000A00A9C007C05FFFFC007FC000002000210000383EA000000000AFFF0F0800000009006FFEC53D80070F00800081800000003FFF07FFFFC03FE6";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .mem_init1 = "FFFFFB8080FFDDDBBE4FBDF040000038002FFEB1E98081B7023FC48100000969FFFFFFFB1E00E5FFFFDFFF002FFFFEFFFFA7501840000424006FFF5DDB800621731FFE007D03FB0D4EE0200321FF5FC037C008DFFF81F80003FE200840000028006F008534804395467CFD05FE301F60DF1EFF8C200FE2463E800000000001F002002010000000400020F8EF538040120400EC021000401FFD3BE00FFEFD17E046C0FFFF1FFFF87FF00020080000006000430007BDC05EDA02F69007F007BEC000042E0BF802E8ADF000FFFF1FFFEFF688A08850000008200000000002408E5246F6B818F0F8013FFEDFBE63FF4503162000F3FF1FFFD1FFFF3FFFF000001908";
defparam \VGA|VideoMemory|auto_generated|ram_block1a157 .mem_init0 = "00400000006068508780802C0FFD07FFFBE3C000002F21CDE001F7FF1FFFD8000000130808001B00004000000003F052861FE009401F60810E3FF3FF4666EAFAE00000011D1C1FF3341212F00800080004000000000000500E00E01A1D004000D98C01FAB99E0400E400D6BF1B83FFFFE7FFB9080000200084000000000000248000E01F167B8180B411F03C5242FFECE00015AD17DFE80002040208000008000200000000000001C076C0131FACD6FD981E11A476830597F00539529F223DA68F81612800001B0034E803B81C000000060003589FF85DEBD5480E897FF99E57D8064E00803A4AF3FFFEC1A8000003000F17FC47A3F80000001B86B887955EEF";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a133 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [13]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_a_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_b_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .mem_init3 = "3E68FF1BFD4A7ED1A807780AADC65FDC800BC20800000400BF9A28185206C0000000F400AD79C600CB7F5C9DF74979ADAC0765F2A7CEC03F81D000E800000000800E27C61021301FFDFE306687E99DF0DB11EBA133FE0041DE056662AF10503FC3F00CA810000000CF8E0FFFFDC08FE702009012950CD5B6B2E81EB9036DA3295F8061009044B5273EB83EE800000300E819FFCFFE094003F07F8352872BCB57C4BE413497FC35D12F05E07F2FFF2FE049C83EF8086072006862E3B400621FF2AA7007D2833CD01FFBCBD17DFF590794AF8396F9008508050008066858640100A496F1BB50FFFA5D7CC4370A9851D7FA2D95DC4E92C22C28CF8008060000067E";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .mem_init2 = "B0FC1EA87000000030D67BBCD237AA9B07A0A80282C34FF157FED0B7FF5A511097801FFBFF74F99410042AA850008000F063EF7E01FFB09BF7D4788886D5017B742EC53DBA480D96A9E0F00C003FACFFED5856A80000010062275B1D40FBDF8577C61294CD058C57B77DD83A8243805AC601AEFAFF20402EA5442828000101EF694068698E4314D07917C98CCAFF2DF664B9C2BAFB49B15C3F81683A3C38103ED107ABE800010108B721D4E939B851D002BFAF887280BDF2BCFE5005EF7E482FC22170F3FE8000136D0DA010000180E37C15DAD94D1E699194939CD46E3C1DE4DF77C10EFE630910B38DBFF6D7E00004A00001D000010301DF34F1EB2C17D3D2";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .mem_init1 = "6803130273B889905AFF6843F7D9610F40043FFFF55FF41E955249C000018801F40D77DB421B2BD40A158BC67888BD7C6D7F701E9A7A60088334FFFD687BFA166C1BC5D08000D080F680FA995E9529D10197FFD26291FDB8BDF7445F2102D8700FFCA02DF951271DF3F401D080010CA0FFDE65FA431D4B80411F6692BDA07DD8FF7198117AFA50409FED0083D791168108180980000003023606A21906456950405FA9E2F0B9400AEF37B20CF5978089800D3970EC3A068500A405A0000100538314A3FA1020E9D7027FF05AF8A14020F2F951086A812209000E287F8FBFFC45011B1D2000010020E70AFA8283EBA9D3F03DB0C2F2F5BDE9F8504807F07C00A0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a133 .mem_init0 = "01021FFFBFBFFF850142A140000100015E232C06920365D070616702B685421AD7E7E82680D8610000A3458FB2BDF8310201656000010000BFA3FFE0381269DE505E3942AC46FAF7A232950AF28B10DF82A77FFFBF9CF83501C1A180000100009F1F799BFEB56950AF8C352BA400B2F8F9BDDC09FBAC6A0A8190FFFFBFFFC83100808140000008008E062A35E8BB70DB230C2286782A18CABA47909C2BC9DC03C883C3FFFFF86075056800E006000B0084076CC08EBB66D80444244AB6E637B6D9929C65DFFD1609800013D6C1B801790ACA40C0000003007C18AA938EBF26D400038099DEF67E1E9284C9027DB5AE040C000966EDAF093905CC20E000000200";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a109 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [13]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .mem_init3 = "EC08E70E86B44BD900D9001091A22F69AD75950F28EB31E5C08289694DBB1031054008C000010570BD012B8480B74AD00E000305092210B1E0985A9B561E6ACC281003E2F180E0750AC309600003053C7890F275B0AD1019000018AD9AACDFB59E356D606404554917FCC52FF1E0201104AF88C000030050A4082244AC8FEE150A00103ABE3365F95E95908211BE123B08040061C4409035016880C00003002418292AF4049F721304B2521A026A8F5BAE9D0E42A8D469848C0812E40480D019009B4BC000010004CA60AE87B0921FD51413901602B207E81608B64135B8494252F8806500B3900801058BC0000100042000CD87EC86B0D00601016D092A8FF7";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .mem_init2 = "98095906FFAC9578A5081B681B42685D0285ACC00001000020112F8E601E2EF70C0048150AD3005F8590A48BC155EC4DB6F495EBE7EA101C029984C0000100000448FB0CEF970BB214081676006E83BE16457E1D6B032085C808802FDDF9000D0568C9608000000E84318A93E413055F4201C1288E5686C45E46A2F98FEC18C34C2A80080081FEE10B1489A08000000ABD72007FC014C2C1910146E10FA649838D190EC6CECD62E7DA36000685BE1CFE85D810600000000F01554365809AC1D7A883015137A18182010A5177C7EA90982E602C250407F831F0A50A400000000104C3A6958E9A42B1555BB2A661EF102802038114FDE9EBC2FEF9084C08E7FF3F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .mem_init1 = "EE04F400000000009902E4668C1C85B5CA8987AA4A96806E3976FFF3ECFA259BEBDE81BCCDC49FFF71832820000000000263A627D880854D47918688B80F44BC6BEC01F1FF80BDF3101AEFCDCF283FFFDE7018A000000000800B7241188842411C910579309CBEAFFEC380090FFFFFE4072107CD2E424FFFBC8E0820000000000C1B60640C91D0412E8142D926DA37874FC8FFF2EC155D60266AA1EB2C32C7FFBAA3CB20000000000003D1CB928207097104C8A2A16F86E57EA2FFEC43181F580B34C04F84C7E3D85B173090000000000A13531582850714C8850C4B41682458A131FE948C271E6DA1C93D3F7585CA7CFBA56E20000000001D1993C9D04B0105";
defparam \VGA|VideoMemory|auto_generated|ram_block1a109 .mem_init0 = "5880113066AD6A826C2A72E876E3C28533AFEFE9EF8255B00E3889C00000000022F1AFD69D100094A0C83CC8A0AF6A82DB4B1CE09BCE6B9FD69DFFFB7EE628600CF5A260000000001989858E822183496080ECF106AF8171711B71277D209D28E3964FD71722C09FCACA92100000000004A003C01EB9EE3100A30A37203EA0A028BB55388D6369B2F87969B919DEE2839F206FA10000000020F43664A0BE70CD02DD74FDE35C11BA484312417B8567C4784D09F57B25307FEC00012100000000040498D796AEC5820E8BC8D428AC1F0F3777AFC543699E70C245A1633E43CCFF95E201600000000011924856BE2458768A4D97F5EF504C446CAB3E39D9030A7A";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a109~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a157~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a181~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ( \VGA|VideoMemory|auto_generated|ram_block1a109~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a133~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ( !\VGA|VideoMemory|auto_generated|ram_block1a109~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a157~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a181~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|ram_block1a109~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// \VGA|VideoMemory|auto_generated|ram_block1a133~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a181~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a157~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a133~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a109~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~1 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~0_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) # ((\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~2_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & !\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1]))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~0_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~2_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|out_address_reg_b [3]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q 
//  & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3])))) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~0_combout  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) # ((\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~2_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~0_combout  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~1_combout  & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~2_combout  & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|out_address_reg_b [3]))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~2_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~0_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~3 .lut_mask = 64'h0040CC403340FF40;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w13_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFCF8080001DDEFF31F0C173FFFFFFFFFFDF8000003BBFFFFFF0197FFFFFFFFFFFEF80000073DFFFF7000446FFFFFFFFFFCF000000F5B9FFD80002617FFFFFFFFFEF100001E573FF000701227FFFFFFFFFE7200003E7B3FD039506013FFFFFFFFFFE000007E767F03DFC0000BFFFFFFFFFF400000FCA67E0FFC80007EFFFFFFFFFF400001FD667C1F03800C3B7FFFFFFFFF040003FC667D477C06E0147FFFFFFFFF840007FCCCF983005FE0845FFFFFFFFFC4000F7B7CB80003FFF003BFFFFFFFFFC2003EFADCB00007F680802FFFFFFFFFC201FCFEFD10017FF790068FFFFFFFFFC403FDFDBD7177FF63FA800FFFFFFFFFC407FBFDBDC13F734C04825FFFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFF440FFFFC9D1E5F35C0160007FFFFFFFFE41FEFFFDD03595C02F80105FFFFFFFF441FDFFF9F80FF800BC00001FFFFFFFF403FBFFD9E043C00DF000041FFFFFFFF407FFFFD9F200C07FC000002FFFFFFFF007F7FFF9EF87FFFF0B9C1007FFFFFFF00FFFFFF9F00FFFFE20480417FFFFFFF01FFFFFF9F14FFFF900231A0FFFFFFFE01FFFFFFFFA4FFFE800709707FFFFFFC03FFFFFF9FB27FFA0C0F88F87FFFFFFE02FFFFFFCFF8BFFCFFFFC0787FFFFFFEC1FFFFFFCF7C1FE7FFFF80F83FFFFFFCCDFFFFFFFFBF8FF7FFFF81F83FFFFFF8C0FFFFFFFBEF17E7FFFFCFF8FFFFFFFC0CFFFFFFF9FB97FBFFFFFFF0FFFFFFF87CFFFFFFFDFFC4FE3FFFFFE07FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFF3FDFFFFFFFEFFE03EFFFFFFE3FFFFFFF3FF7FFFFFFFFFF863FFFF39EEFFFFFFE7FF7FFFFFFFFFFF8FFFFF7F247FFFFFEFFFFFFFFFFFFFF9EFFFFFA4FE7FFFFFEFFFFFFFFFFFFFFFBFFFFC7F88FFFFFFBFFCFFFFFFFDFFFEEFFFFD58017FFFFFFFF0FFFFFFFEFFF7037FFF00047FFFFF3FF7FFFFFFFFBFFC3FF7FE002C1FFFFFF9EBFFFFFFFFFFFA1E7BFA438C3FFFFF7FA3FFFFFFFFFFFF7FBEF810181FFFFFEDF3FFFFFFFFFFFF807EFA02400FFFFFE9F9FFFFFFFFCCBA0047FA000187FFFFDBFEFFFFFFFFFF1C00407D800107FFFFD9FCFFFFFFFFFF600341BC500207FFFFB8F57FFFFFFF0E00B000FE14040FFFFFB811FFE3FFE937C001803F01980FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFF1C0DBFE5FFFF77C925803F00101FFFFF5803FFC2FFFF78400C001F80803FFFFEA81AFFE0FFFF600000001FA0003FFFFF4EF5FF80FFFEBC0000001F02009FFFFE0FFDFFC03FFFFC3000000F7C018FFFFEA7FBFF007FFDD80070000FF0061FFFFF73FC7E003FFFE00000601F78063FFFFEE7EFFC001FFFFC000005B3580C1FFFFFE9FED0003FFFFE000000037B580FFFFFC1F7D0001FFFFFC00000029F8017FFFF61A360001FFFFFFD800007B8604FFFFFF00FC0000FFFFFFFFC8007FF804FFFFFFC3D000007FFFFFFFFEFFFC0000BFFFFCEF8000007FFFFFFFFFFF9C04007FFFFF5F0000003FFFFFFFFFFA5ED800FFFFFF800000001FFFFFFFFFDBD9EA107F";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N57
cyclonev_lcell_comb \control|colour_out[14]~14 (
// Equation(s):
// \control|colour_out[14]~14_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [14] & ( \control|gameover|altsyncram_component|auto_generated|q_a [14] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [14] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [14] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [14] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [14] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [14]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[14]~14 .extended_lut = "off";
defparam \control|colour_out[14]~14 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \control|colour_out[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N15
cyclonev_lcell_comb \control|colour_out[14] (
// Equation(s):
// \control|colour_out [14] = ( \control|colour_out[14]~14_combout  & ( \control|colour_out [14] ) ) # ( !\control|colour_out[14]~14_combout  & ( \control|colour_out [14] & ( !\signals|WideOr22~combout  ) ) ) # ( \control|colour_out[14]~14_combout  & ( 
// !\control|colour_out [14] & ( \signals|WideOr22~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|WideOr22~combout ),
	.datad(gnd),
	.datae(!\control|colour_out[14]~14_combout ),
	.dataf(!\control|colour_out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [14]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[14] .extended_lut = "off";
defparam \control|colour_out[14] .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \control|colour_out[14] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [14]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFBFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFDF";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a62 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [14]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init3 = "FFFFFFFFFFFFFFC2039811003FFFE17FFFFFCFF43FFF00805850605FFFFFFFFF0004BFF1CFFFFFFFFFFFFFFFFFFFFFC033E00005BFFFFF7FFFFFF9F3FF379D807078015FFFFFFFFF34057FC0FFFFFFFFFFFFFFFFFFFFFFE8373A8A05FFFFFBFFFFFFFFD71F9FEF8010F873DFFFFFFFFFC0CCDE27BFFFFFFFFDFFFFFFFFFFFFC802A88F07FFFFFD7FFFFFFFAF1F9FFBC0007243DFFFFFFFFF0EFD789B9FFFFFFFDFFFFFFFFFFFFFD0C2670E1FFFFFFF7FFFFFFFCEF7FFFFE0107FC3DFFFFFFFFF4BFDE7FA3FFFFFEFFFFFFFFFFFFFFFE8802C1F4FFFFFFE7FFFFFFF4BC77FFFF11CFFFFCFFFFFFFFF93FF8B703FFFFEFFFFFFFFFFFFFFFFD8A04CFFFFFFFFFF7F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init2 = "FFFFFFDBFC3FFF9C1E7FFFD7FFFFFFFF13FF2B5E3FFFDFFFFFFFFFFFFFFFFFF044A15FFFFFFFFF7FFFFFFE9FDDFFFFFC9EFFFFD7FFFFFFFFC3FEA61C5FF7FFFFFFFFFFFFFFFFFFFED57DEFFFFFFFFE7FFFFFFD67E97FFFF80FFFFFCFFFFFFFFF857EBA047EFFFFFFFFFFFFFFFFFFFFFE91B1FFFFFFFFFEFFFFFFFF8FFBFFFFFFFFFFFFDFFFFFFFFF6DFF0BB8F7FFFFFFFFFFFFFFFFFFFFFE0177FFFFFFFFFEFFFFFFFFBFFFFFFFFFFFFFFF9FFFFFFFFFDFFF2787FFFFFFFFFFFFFFFFFFFFFFFFA5F7FFFFFFFFFFFFFFFFDCFFFFFFFFFFFFFFFF9EFFFFFFFF17FFA53F7FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFFFF9EFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init1 = "7FDEE2F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EFFFFFFFEFFFF0FA5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFEDFF76FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FBFFFFFFEBEEF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFF3FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFBFFB8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFBDDF1FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a62 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFF1B3D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFF3FFF3D7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF1FFFB6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF9FFF1EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFF3FF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a38 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [14]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init3 = "FFFFFF9FFDFFF1FFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF9FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FF8FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF9FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFF3FFC7";
defparam \VGA|VideoMemory|auto_generated|ram_block1a38 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF3FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a86 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [14]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .mem_init3 = "AA17E82BA900C4FF7045041EFFFFFFFF082663FFB7C7948F89358F1FFF42E8404101E60039F66397FD01C38F801803FFF007801EFFFFFFFF084903FFBF5F2D4703325C7E000262010203E40008FD11311003428B85080FDEA205802EFFF7FFFF000291FFFFDC9EA1284FF1FC0071200010158000007CC84040C0FAF3BB0007C52223001FFFE7FFFF241C417FFFD92281102F8E60000D80000913000030292180010CF793E200DB400000801FFFE7FFFF0106201BFFC43F2501982FE80F379042CEC3A0000514D46657BC3B93366090402000901FFFFFFFE71013101DE011A4C507F53FF000FE00081211000006DD00001C42038F06BD40002000005FFFFFFFE7";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .mem_init2 = "603784010F62B11113C7FFC1FFFF0000BA1600001FFFE9009416692F2D77C0008080101FFFFFFFE310296087FFD86E69DE0B87F0010980041D2640401FFFDA721516EA2BB85400008346001FFFFDFFF3F434B80FFC1C49D7B81543DA04C0400C2CC380001CFFFFFE0140428BBED1C001F802001FFFFDFFFF5E097600017DAA51E1F7FC792ABA08C0268B8400143FFFBE38410288F68000026000001FFFF5FFFFA36E83FBFEFA64D79FFFDC00FBF4206013A84000C03FFBBF0000200BE8522002D006006FFFF5FFFF7DD53E647FDDCB7C7FFFC1FF9FAD00E84E274040C01FFDFF0000000FA22083BC6201006FFFFFFFFF08BE42AC3FFB24F9FFFFFFEFE0F84534";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .mem_init1 = "39D70000015FFD7F0000002EE017F8089808006FFFFFFFFFF4DF206AFBF8D7E7FFFFFFFFF9FE05725FEC0080007FFE7F0000102EE00218803F8A006FFFFDFFFF4C2F025F7DFB1C0FFFFFFFFFFFFF9DFBEB5A810003FFFE7FE60017A7E800E101C500006FFFFCFFFF3A360E20FBFEF07FFFFFFFFFFFFFFDABF9BD00000FFFFF7FE6161FBFEFFFE2438900002FFFFEFFFFE54E455C3FDFC7FFFFFFFFFFFFFFFE64D5A801001FFFFF7FE0161EBFEFFFE800B001003FFFFFFFFF00E96603929E1FFFFFFFFFFFFFFFFEA9C89802203FFFFE7FC21B0F8FEFFFE0209800003FFFFFFFFF003E32A64BF87FFFFFFFFFFFFFFFFAF44D4800201BFFFE7FC23F07DFFFFFFC40";
defparam \VGA|VideoMemory|auto_generated|ram_block1a86 .mem_init0 = "5A00003FFFFFFFFF1002A2C720E3FFFFFFFFFFFFFFFFFFE4F8CE10003FFFFE7FC01A8F8FDFFFFC005984000FFFFFFFFFA8061849FFC3FFFFFFFFFFFFFFFFFFD8B66000027FFFFE7FE00CCDC7FFFFFA107940006FFFFFFFFF0007236C8F1FFFFFFFFFFFFFFFFFFFC280F000027FFFFE7FFFAF7ED6DFFD78207823903FFFFFFFFF00022198F87FFFFFFFFFFFFFFFFFFFE2D3B000007FFFFE7FFFF7FE757FFCF8A0304221BFFFFFFFFF10038041E3FFFFFFFFFFFFFFFFFFFF1CA3C80C007FFFFF7FFFFF78FE3FF8F0E07800183FFFFFFFFF008003EF07FFFFFFFFFFFFFFFFFFFFBFE9981C807FFFFD7FFFFF86D6B1DF5020B802685FFFFFFFFF180D8FF827FFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y45_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a86~portbdataout  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) 
// ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a86~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a86~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout )))) ) ) ) # 
// ( !\VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a86~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a62~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a38~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a86~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~0 .lut_mask = 64'h20702A7A25752F7F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFDFFF7FFFFEDEFFCFFF3EEFFFFFFFFFFFCFFFFFFFFDDDFFFF0FE775FFFFFFFFFFCFFFFFFFFDBDFFF8FFFBBAFFFFFFFFFFEFFFFFFFFBBBFFE7FFFD9F7FFFFFFFFFEFEFFFFFFBBBFFFFF8FEDDBFFFFFFFFFEFDFFFFFFB77FEFCFF03EEDFFFFFFFFFE7FFFFFFFB77FFC7FE01F75FFFFFFFFFF7FFFFFFF767FF3FF000F92FFFFFFFFFF7FFFFFFF66FFFFFF0007C97FFFFFFFFF7BFFFFFF6EFFB88001C7EDBFFFFFFFFF7BFFFFFF6EFE7C003FE072BFFFFFFFFF3BFFFFFECEFE0001FFE0795FFFFFFFFF3BFFFFFEDEFC0037FFF07DDFFFFFFFFF3BFFFFFEDEF8027F7670FCEFFFFFFFFF3BFFFFFEDE90FFFF7C017EF7FFFFFFFF3BFFFFFEDE97FFF683FEFE77FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFBBFFF7FFFEC1B3683FF9FF7BFFFFFFFF3BFFFFFDBEECA683FC07FF7BFFFFFFFF3BFFFFFDBEF7007FF7FFFF7DFFFFFFFF3FFFFFFFBEFBC3FF3FFFFF7EFFFFFFFF3FFFFFFFBEDFFFFFFFFFFEFEFFFFFFFF7FFFFFFFBF4FFFFFFF063EFF7FFFFFFF7FFFFFFFBF6FFFFFFCF81FBF7FFFFFFE7FFFFFFFBFE7FFFFE07FEF7F3FFFFFFE7FFFFFFF9FF3FFFF00FFF6FFBFFFFFFE7DFFFFFFDFF9FFFC03FFF7FFBFFFFFFC7DFFFFFFDFFCFFF3FFFFFFFFBFFFFFFC7CFFFFFFEFFE7FFFFFFFFFFFFFFFFFFC78FFFFFFE7FF3FEFFFFFFFFFFFFFFFFC71FFFFFFF7FFCFFFFFFFBFFF7FFFFFF801FFFFFFFFFFE3F7FFFFBFFF7FFFFFF8FFFFFFFFFFFFF9F9FFFF7FFF7FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFF9FFFFFFFFFFFFFE7F7FFF7FFE7FFFFFF7FFFFFFFFFFFFFF9FFFFEFFF57FFFFFF7FFFFFFFFFFFFFFFFFFFEE7DB7FFFFFEFFFFFFFFFFFFFFFFFFFFED8017FFFFFDFFFFFFFFFFFFFFE7FFFFF80737FFFFFDFFDFFFFFFFFFFFF1FFFFE27FCBFFFFFBFF9FFFFFFFFFFFFFFBFFCFFFB9FFFFFFFF5FFFFFFFFFFFFFFCFFDFFF3DFFFFF7FEDFFFFFFFFFFFFE1F7FDBC03DFFFFF73DDFFFFFFFFFFFF807FFFE007CFFFFF667DFFFFFFFFFFFE7F9FFDFC3F8FFFFF4FFDFFFFFFFFF07DFFFF7DFFFF0FFFFF5FFCFFFFFFFFFFE3FFBF7E7FFE0FFFFF5FFE7FFFFFFFFF9FFC3F7F8FFC0FFFFF5FFF3FFFFFFFFFFF40FF3FE3F80FFFFF5FEFBFFFFFF0F80001FFFFFE701FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFF5BF3FFE3FFFF8F3E1E7FFFFFE03FFFFF5FFDFFE1FFFFFCFFF3FFFFFFC03FFFFF5FE5FFC0FFFF93FFFFFFFFDF007FFFFEAFF8FFC07FFF67FFFFFFFFFC00FFFFFEEFFEFF807FFEE00FFFFFFFE800FFFFFED7FFBF803FFFE0000FFFFF6803CFFFFED7FFBF003FFFF000001FE7680FDFFFFF5BF07E003FFFF8000003E7781FDFFFFF5FFCF8001FFFFF000000075C3FDFFFFF67F9A0001FFFFFF00000077FFFCFFFFFA07380000FFFFFFE000006FFFF8FFFFFB00700000FFFFFFFFF000FFFFF8FFFFFD81E00000FFFFFFFFFF01FFFFF87FFFFEFFC000007FFFFFFFFFFFE3FFF87FFFFF3E0000003FFFFFFFFFFC3F3FF87FFFFF800000000FFFFFFFFFE7E7F7F03F";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N36
cyclonev_lcell_comb \control|colour_out[15]~15 (
// Equation(s):
// \control|colour_out[15]~15_combout  = ( \control|gameover|altsyncram_component|auto_generated|q_a [15] & ( (\control|bloodout|altsyncram_component|auto_generated|q_a [15]) # (\signals|currentstate.gameover~q ) ) ) # ( 
// !\control|gameover|altsyncram_component|auto_generated|q_a [15] & ( (!\signals|currentstate.gameover~q  & \control|bloodout|altsyncram_component|auto_generated|q_a [15]) ) )

	.dataa(gnd),
	.datab(!\signals|currentstate.gameover~q ),
	.datac(!\control|bloodout|altsyncram_component|auto_generated|q_a [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[15]~15 .extended_lut = "off";
defparam \control|colour_out[15]~15 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \control|colour_out[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N39
cyclonev_lcell_comb \control|colour_out[15] (
// Equation(s):
// \control|colour_out [15] = ( \control|colour_out [15] & ( (!\signals|WideOr22~combout ) # (\control|colour_out[15]~15_combout ) ) ) # ( !\control|colour_out [15] & ( (\signals|WideOr22~combout  & \control|colour_out[15]~15_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|WideOr22~combout ),
	.datad(!\control|colour_out[15]~15_combout ),
	.datae(gnd),
	.dataf(!\control|colour_out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [15]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[15] .extended_lut = "off";
defparam \control|colour_out[15] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \control|colour_out[15] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a230 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [15],\control|colour_out [14]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a230_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a230 .mem_init0 = "FFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a206 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [14]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a206_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .mem_init3 = "00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .mem_init2 = "00000000000000000000000000000000000000000000000003B5E000000000000003FFFB7FDC0060000000000000000000000000000000041F000000000000000046080000000000002FFDFBDFFC0040000000000000000000000000000000000F8000000000000000001000000000000087FA3FCFF800800000000000000000000000000000000003E00000000000000000000000000000001B003FE7E0048000000000000000000000000000000000107800000000000000000000000000000077F1F767E3808000000000000000000000000000000000007C0000000000000000000000000000009FFCBF5FFFC00100000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .mem_init1 = "001F000000000000000000001000000000000FE7DFFF880000000000000000000000000000000000000A400000000000000000000000000000001C07DFE71802000000000000000000000000000000000000C00000000000000000000000000000001007FFF7F01A000000000000000000000000000000000000000000000000000000000000000000000147BFFFF71F000000000000000000000000000000000000000000000000000000000000000000000007BFFFFF7F000000000000000000000000000000000000000000000000000000000000000000000007BFFFFF7E0000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a206 .mem_init0 = "00000007DFFFFE7E000000000000000000000000000000000000000000000000000000000000000318000007CFFFFC7F000000000000000800000000000000000000000000000000000000100000000FE7E00007EFFFAC6F000000000000600E01000000000000000000000000000000000000000000000000000007EFFF6CFF000000000003C01E0B000000000000000000001000000000000800000000000000000007EFFF6FFF00000000009F801F1E38C000000000000000000000000004440604000000000000000007EFFFCFFF0000000001FC001F9F78D0000000000000001000000000DFFD0000005000000000000007FFFFCFFF0000000001F0003F";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a230~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a206~portbdataout  ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a230~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a206~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a230~portbdataout 
//  & ( !\VGA|VideoMemory|auto_generated|ram_block1a206~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a230~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a206~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~2 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a182 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [14]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a182_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .mem_init3 = "F77FFF80000000000000000000000000001000004000000000000007FFFFEFFF00000000D380003FFFFFFFE000000000000000002EA00000000000000000000000000007FFFE43FF000000067A00003FFFFFFFF7000000000000000039C40006800000000000000000000007FFDE43EF0000000FF800007FFFFFFFFF480000000000000000000068800000000000000000000007FFFE47CF0000004FF000007FFFFFFFFFF24000000000000000000000000000000000000000000007FFFBCFCF000000FF800001FFFFFFFFFFF7C080000000000000000000000000000000000000007AFBFFF3FFC7000002FF00000FFFFFFFFFFFFFC3E8400000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .mem_init2 = "0000680000000000006BFFFBFFFFDF87000006F80000FFFFFFFFFFFFFFFFF06000000000000000000000400000000000079FFFEBFFFFDF8F00001700000FFFFFFFFFFFFFFFFFF26400003FFDFFFFFFF38000000000C0000078FFFF8BFFFFDF9F00007F8001FBFFFFFFFFFFFFFFFFF4FE01003CBF54DC41FF8001FA003FF8042F9FFFF84BFFFFDFBF00033C000FFBFFFFFFFFFFFFFFF7F8FF078013EEDF23BFE00FFFFFFFFFF7D7897F77F7CBFFF3DFFF000FC0007FF82FFFFFFFFFFFFFFFFFFE3F801FFA11FF9BFBFFFFFFBFFFFFFFFFF8E0080BFFF3DFFF00100007FFFFD7FFFFFFFFFFFFFFFFFF3FE037F7FF7EFFFFFFFFFFFFFFFFFFFFE0BAB80BFFFFDF7F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .mem_init1 = "00000EF9FFFFD0FFFFBFFFFFFFFFFFFFFFF84F9FFFFFFFFFFFFF9FFFFFFFFFFFEF41400BFFFFDEFF00000BFE0FFFFF001F5FFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFF1FFFFFFFFE02000BFFFFCEFF000003FFF00DFFFFE0BFFFFFFFFFFFFFFFFB3FFFFFF7FFFFFFFFFFFFEFFFFFFEF86C000BFFFFDFFF00000C03FFF23FF47F6FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE00090000BFFFFFFFD0000000000FFC0779F527FFDFFFFFFFFFFF7FFDFFFFFFFFFFFFFFFFF7FFFFFE00000000BFFFFFFFC0000000000003F8A60259E023FF7FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFF8FC000000BFFFFFF78000000000000007DE8C06DFFCE0BFFBD";
defparam \VGA|VideoMemory|auto_generated|ram_block1a182 .mem_init0 = "601FFFFFFFFFFFFFFFFFFFFFFFFF2FD28000000BFFFFFFCF000000000000000077FF01BFF1F000429FFFFFFFFFFFFFFFFFFFFFFFFFF0FFE6000007FBFFFFFFCE0000000000000000009FFFF3FFE7EFFFFFFFFFFFF7FFFFFFC3BFFFFFFFFF900000000BFBFFFFFFCE00000000000000000003FFFFFFFFFFFFE90FBE1FFFFFFFFFF7FFFFFFFFFDD000000009FBFFFFFFBE0000000000000000000007FFFFFFFFFFDAB03CA0CDFFFFFFFBFFFFFFFFFFF7000000F7F3FFFFFFA600000000000000000000003801BFFF821D44007FC1CF067F7FFFFFFFFFDE00000000031BFFFFFFA7000000000000000000000001FE0FFC500888600000FC2000000BFFF200000000";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a134 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [14]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .mem_init3 = "F39F00FC00B500A00001E7F513F9FFDC800BFDF7FFFFFBFF5FFFDFFFADF93FFFFFFF0C0312468000377FE20368B6F9C00001FEF51FFCF03F81FFFDF7FFFFFFFFFFF1FFFFFFDECFE00201F067001600002111FE1C0001FF800003F99D17EF7FFFFC0FF1F7EFFFFFFF0FFFFFFFFFFF701FFDFF101302F3000040001F1FECB4FFC00007FEFF2FBBBAC0000001F7FFFFFCFF001FFFFFFFFFFFFFFF80001300D494A0320001976C2537E0000000001000D000000001F7F79B8CFF0065FFFFFFFFFFFFFFF0001304C380000000100000A407E10000000000000000000001F7A79BFEFF0095EFFF50FFFFFDFFC0000B00820005D2001D396DBD2C312000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .mem_init2 = "000001F78FFFFFFF00D584432CFFDFFBFFA000030000800EA800117400B551192000000000000000000005B7AFFF7FFF00640081F8800FFBFFC0008B00004284FCC005FC49B101991000000000005300000009B7FFFFFEFF0024A4E3FF842FF577C0109700927FF9000018197DBE005D3800000500DFBFC000001637FFFEFE100047FFFFFFFCEFF07900018F37FE7FF89800029904B6315FFC7C1745C3C7EFC0000015F7FFFEFE100027EBFF7EDFAFF00280048B0DFF7FFC020010041081002FC1F00F0C017FFFEC00101C0FFFFE7F1C0017E7FF4EFF97F19480009711427FFE008001054C060110B07C0009201FFFE000043C0FFFFE7CFE0037EFFF2FFFAFF2";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .mem_init1 = "680002830C467FFE840008044C24200F4000000002000BE00004341FFFFE74FE000FEFFF43FFD7F40A00080707777FFE9200000000018008800000029F8405E80004380F7FFF007F0003E7FF5FFFD7F1018008031D787FFE42000008DE7F900000045FDFFFAEDEE00C0BFC0F7FFEF01F001FFFFE42FFB7E040000103005E7FFE0004000E9F7F10000004FFF7DFEEEF78F7E7F41FFFFEFC9D0007FFDF07F797F0400001030F467FFC0048000F951700000004C6FFBFFFFF78FF5BF81FFFFEFF8C0015FFFF13DF17F00000040B075E7FFE0000000F9A0120080005D7FFFFFFF7B8FEE4E01FFFFEFFCE000BEEC6829417F0000000030E3C7FFE00000808080300A0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a134 .mem_init0 = "0005EFFFFFFFF078FEBD5C3FFFFEFFFE0003FFFB6DFC9BF00000050309787FFE00002829782701000084FFFFDFFFF7C0FDFE981FFFFEFFFF0000001FFFFD97F80000070313FD05800000140FF87F10D78080FFFFFFFFF7C0FE3E5C1FFFFEFFFF001C86FFFF5F97F00000040B1BFF4D8000001C0FF87C680A81940000400037C0FF7F7C1FFFFFF7FF0005FFB7EBDF8FF8000000879CF9FC000003909C187DDC038882000000000F80FA97FC1FF9FFF4FF0004FFC78FDF99F80000000BC9E6000000111C4A000306098000000FC07FFE80F535FC3FFFFFFCFF001BFF978FDFD9F000000019E1F600000037490D824BAE040C00000FE87FF6C0FA33DC1FFFFFFDFF";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a110 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [14]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .mem_init3 = "000BFF0F87DFB7F900080010EFA20000006E550FDF7F31E5C082000FCC7FEFC0FABFF43FFFFEF88F0003FF8791DFB5F00C000105BF22000000E7FA9B779E6ACC2800000FF07F9F80F53CF41FFFFCF8830013FE77B1DFEFF90000088DBF2CC00400EA9D606484554917FC040FE01FDFE0FB507C1FFFFCFF8B000BFE47ADC011F50800103ABE33400000EA6C8211BC123B0804000FC9FF6FC0FE977C3FFFFCFFDB002BFAF705C00DF300A2501A3E2A800000E2F242A8D069848C08000BFFFF2FE0FF64B43FFFFEFFFB0A23BE07A1C000350003101621B2000000174A4135B8494252F8000AFFFC6FF1FEFA743FFFFEFFFB0003DD07FFC00FF00601016D36AA8004";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .mem_init2 = "000FA706FFAC9578A508080FFFFD97A0FD7A503FFFFEFFFF0013FFF19FC017F70C004815205300000106DB8BC155EC4DB6F4000FFFFDEFE1FD66783FFFFEFFFF004B04FFFFC037B21408127620EE8000000B81DD6B032085C808000FFDFEFFF0FA97341F7FFFFFF1003277FFE5C03BFF4201C128A156800000095F398FEC18C34C2A000FFFFE0000F4EB741F7FFFFFF10073FFFDC1403DE1910146E133264803000FF136CECC4027DA36000685BFE3007A27EC1FFFFFFFF00157FFE783C03E77A88301513F2380020003EE8FC7E890182E602C23FBF800010F5AF43FFFFFFFFE0083BA978FC03D51555BB2A66D2F000002027EECFDE9EBC2FEF9084AF7184000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .mem_init1 = "71FB0A3FFFFFFFFF1102FA678DC07A55CA8987AA4A1E80603977000FFFFA25C7FFDE81BA323800000E7CD71FFFFFFFFF0263FA27D9C07AAD47918688AFF7448003ECFE0FFFF0FFE3EFFFFFCB00862000218FE71FFFFFFFFF000BFE6319C0BDA11C9105792FE7FF5040020008FFFFFFE00000000BA9ED100040F1F79FFFFFFFFF081AFC660DC02FA12E8142D93FE60007700000010000042A8917622FA9812000404C34DFFFFFFFFF0002DDCB83C1F8897104C8A2B1F7F818618E0003AC6380A1C635038B0278001E0987CF6FFFFFFFFF0A12DF9F83C2F855C8850C4B71F7982F148F000326F38E618941C2CB82A002B10209F1DFFFFFFFFF1D1A5FDFFC04FE05";
defparam \VGA|VideoMemory|auto_generated|ram_block1a110 .mem_init0 = "5880113076F7903D8F970187C47783832142101F1020277FF01EAE3FFFFFFFFF22F26FD8024FFE95A0C83CC8F0F7903C27F7E30F465292092938000F810461DFE1B1839FFFFFFFFF198A7E007FDE7C496080ECF1F6F7118400372C0C02FCF09E3595B023E8E41060300C116FFFFFFFFF04A2003FFFC6103100A30A3730E7175F9717FE0102BCF3CB7EBA964FE70104FFFC07061EFFFFFFFF20F6099FA1C188CD02DD74FCF3E70C0021278D5E057BF7CD796EC203865EC4FF9C03001EFFFFFFFF040607D5B7D135830E8BC8F1FFD31E00C223D03805A7FFF6F3C662AFB8301B7F180E001FFFFFFFFF1192365DBFDBA8778A4D97E7FFA6FC201023E3C0226663CE";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a158 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [14]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_a_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_b_first_bit_number = 14;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .mem_init3 = "00000003FFFFFFC70000000000000000000000001FFFFFE0076000000000000000000080009FF80000021007FFFFFFC70000000000000000000000000300004FFF7840FFFFE41FFFFFFFFFF8000202A004FFFFF7FFFFFBC30000000000000000000000000207000000084000091D7FDFFFFFFFFFDBF187F489800007FFFFFBC200000000000000000000000003DFFFFFFFFF7FFFFBE800000000000000000BA0F8000007FFFFFA8200000000000000000000000004000000000000000001FFB1800000000000002CF0000007FFFFE4F2000000000000000011F8000005F7FFFFFFFFFFFFFFFE004E000000000000010470000007FFFFFCEF0000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .mem_init2 = "11C01F000BEE0601E060000000000001BF02FFEC0000FFDFE400FFF7FFFFFEEF0000000000000000118400080011F9FE1093EC1FBE00000040FD0013FFFF0109FFC005F7FFFFFECC000000000000000019FBB08000000000110C18E041FE18800000000000000189FFFFE007FFFFFECC00000000000000E8990000102000000068D38F312E01EF406060003F00000019A0000FF7FFFFFFAC000000000000C0F899410020400007FFF7EFFCBFFF1C002F9F9FFFC0DFC00538BFFFF007FFFFFFBC000000000000080003C00000DFFFFC000000000000002100000000000000000080000007FFFFFFF200000002C000F3003200004080000000000007FFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .mem_init1 = "FFFFFFFFFF0022240000000FBFFFFFC3004000020000000033FFC48100000891FFFFFFFB1E000600002000FFFFFFFFFFFFA75017BFFFFBC200000002200080000200010382FFF40000E00003E000003FC7FFF7200000080003FFFFF7BFFFFFC7000000024100802A33FFFC03FE001F60DF1FFFFFE0000007C1000000000000000000000FFFFFFF8F000007122000802042007E07FFFFFFFFFFFFFFFFFEFD003FB8000000000000000FFFDFF7FFFFFF9F0038FFF8000081204400700FFFFFFFFFFFFFFE0BF802E8320000000000000009775F77AFFFFFF7DF003FFFFFFD8001A00400400800FFFFFFFFFFBF8000BD01E8000000000000000000C0000FFFFFE6F7";
defparam \VGA|VideoMemory|auto_generated|ram_block1a158 .mem_init0 = "003FFFFFFF8017A00400781C000007FFFFFC0003FFD0E13000000000000007FFFFFFFFF7F7FFE4FF003FFFFFFFFC0FAC05E07036BFE08000F1C000002001FF00000000000000000CCBEDED0FF7FFE7FF007FFFFFFFFFFFAC85FF006402FF80003FF3FE014001FA000001280000000000180002F7FFFFC7FF00FFFFFFFFFFFFD80FF740600000000043FE0003A83DFE000001EA50000017FFFFFFFDF7FFFFC7FF01FFFFFFFFFFFFFE000140EC00030000661FEE1B887D01600000E6AD00DDC259707E80F7FFFFE4FF0317FC47E3FFFFFFF80000FF000780002AB7FF7C000600A00001F1FF1FC5F000000000F7FFFFFCFF00E803B85C07FFFFFFE079BF00408000";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a158~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a182~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a158~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a182~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a158~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a110~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a134~portbdataout )) ) ) ) # 
// ( !\VGA|VideoMemory|auto_generated|ram_block1a158~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a110~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a134~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a182~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a134~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a110~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a158~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~1 .lut_mask = 64'h03F303F30505F5F5;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y40_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~1_combout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~1_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~0_combout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~2_combout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~1_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~0_combout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~0_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~2_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~1_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~3 .lut_mask = 64'h0C2E0C2E0000CCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w14_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a111 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [15]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .mem_init3 = "FFF400F078000006FFF7FFEF005DFFFFFF802AF00000CE1A3F7DFFF0320000000000000000000000FFFC00786E00000FF3FFFEFA40DDFFFFFF00056488619533D7FFFFF00E0000000000000000000000FFEC01884E000006FFFFF77240D33FFBFF00029F9B7BAAB6E803FBF01E0000000000000000000000FFF401B85200000AF7FFEFC541CCBFFFFF00037DEE43EDC4F7FBFFF0360000000000000000000000FFD40508FA00000CFF5DAFE5C1D57FFFFF0001BD572F967B73F7FFF0000000000000000000000000F5DC41F85E00000AFFFCEFE9C04DFFFFFFE001BECA47B6BDAD07FFF0000000000000000000000000FFFC22F80000000FF9FEFE92C0557FFB";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .mem_init2 = "FFF000F900536A875AF7F7F0000000000000000000000000FFEC000000000008F3FFB7EAC02CFFFFFEF900743EAA13B2490BFFF0000000000000000000000000FFB400000000004DEBF7ED89C0117FFFFFF0002294FCDF7A37F7FFF0020000000000000000000000FFCC00001A000000BDFE3ED740A97FFFFFF000067013E73CB3D5FFF0000000000000000000000000FF8C00003E80001E6EFEB91EC0D9B7FCFFF000093133BFD825C9FFF97A4000000000000000000000FEA800187C000008577CFEAEC0DC7FFDFFFC000038176FE7D19FD3D8FFFFFFFE0000000000000000FF7C41687000000EAAA44D5992D0FFFFFDFC00030216143D0106F7B1FFFFBFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .mem_init1 = "8000000000000000EEFD01987200000A35767855B5E17F9FC68800000005DA3800217E41FFFF3FFFE000000000000000FD9C01D826000012B86E79774000BB7FFC130000000F001C00000030FFFC9FFFC800000000000000FFF4019CE600001EE36EFA86C00000FFBFFDFFF70000001FFFFFFFF0D7908FFF9800000000000000F7E40399F200001ED17EBD26C001FFF88005FFFF000000000000DFD0D6C007FF38B0000000000000FFFC22347C0000368EFB375D4E0000030004FFFF000000000002FFF0FF8017E0F070000000000000F5EC20607C00002A377AF3B48E00000630067FFF800000104636FFF0FF000103F172000000000000E2E420200000007A";
defparam \VGA|VideoMemory|auto_generated|ram_block1a111 .mem_init0 = "A77FEECF8900001C01273E7F80001C78CE35FFF0FFF002CFF161500000000000DD0C10200000006A5F37C3370F00007D02271E7FC0210C70C667FFF0FFE211BFF04C5C0000000000E6740000000000B69F7F130E090000E006E7CE7840030E71CE6BFFF8FFC001FFE0860E8000000000FB5C0000000001CEFF5CF5C8CF0003800067A07800010C348547FFF0FE00007FE806000000000000DF0800005E000332FD228B030C000F801277F020000008328693FFF8FC00007FD906000000000000FBF800284800027CF174370E00003D000067C000001000090CBBDFD0C40100FFF802000000000000EE6C01A04000078875B2681800007E000001C00000999C31";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a135 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [15]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_a_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_b_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .mem_init3 = "000000000000FF0000000000000000237FF40000000000000000000000000000000003FC0080000000800000000006000000000800010FC07E00000000000000000000000000000000000F980000000000EE00000000000000000000000080000000000000000000F00000000000000000006FEC0000000001FFE0000002000000000000000040000000000000000000FFE000000000000000007FEC0000000001FFFE080002C80000000000000000000000000000000000FF98000000000000000FFFEC0000000001FFEE000000F80000000000000000000000000000000000FF680000AF000002003FFFF40000000001FFE2000000D3C00000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .mem_init2 = "0000000000000000FF28000000000004005FFFFC0000000001FFEE080000AEE000000000000000000000004000000000FF98000000000004003FFF740000800003FFFA000406FE6000000000000000000000004000000000FFD800000000000A883FEF6800000000FFFFE7FC0000FFA00000000000000000000001C000000000FFB800000000000F86FFFE7000000001FFFFFD7C0000CEA000000000000000000000000000000000FFD800008000000FFD7FF87400000001FFFFEFF80000FFD03C0C0000000000000000000000000000FFE80000B000000E6B7FF86800000001FFFFFEF80000FEEF4C000000000000000000000000000000FFC80000D000000D";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .mem_init1 = "97FFF87C00000001FFFFF7F80002DFF0BFF80000000000000000000000000000FFF00000BC00000BF5FFF27800000001FFFFFFF000007FF77FF80000000000000000000000000000FFFC0000A000000EFE7FF27C02060001FFFFFFF000006FFFFFF80000000000000000000000000000FFE00001BC00001FBFFFFA7C00000001FFFFFFF00000EFFFFFF80008200000000000000000000000FFF80020F808000FBFFFFA7C00000001FFFFFFF00A68FFFFFFF80000000000000000000000000000FFEA0000EC00000FFFFFF87400000001FFFFFFF0057EDFF7FFF80000000000000000000000000000FFF401397C00000FFFFFFC7C01020001FFFFF7F00000FF5F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a135 .mem_init0 = "FFF80000000000000000000000000000FFFC00000000000FFFFFF87C00000001FFFFD7D00000FEFFFF780000000000000000000000000000FFFC000000000007FFFFF87C0000007FFFFFEBF00000EF287F780000000000000000000000000000FFE000000000000FFFFFF8740000007FFFFFE3F0000397F57E680000000000000000000000000000FFF8004814000007FFFFFC78030603FFFFFC6F63F00223FC777C0000000000000000000000000000FFF8003870000007FFFFFFF40019FFFFFFEC63B00000F9F67FFFFFF03E0000000000000000000000FFE400687000000FFFFFFFE60009FFFFFFC836F0000051FBF3FFFFF0160000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a183 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [15]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a183_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_a_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_b_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000007B000000000000000000000000000000000000000000000000000000000000000000000000000880830000000000000000000000000000000000000000000000000000000000000000000000000071FF7F00000000000000000000000000000000000000000000000000000000000000000000000001F4547F000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .mem_init1 = "000000000000000000000000000000000000000000000000000060000000000010BEBFF00000000000000000000000000000000000000000000000000000000000000000E000000001FDFFF00000000000000000000000000000000000000000000000000000000000000000100000010793FFF000000000000000000000000000000000000000000000000000000000000000000000001FFF6FFFF000000000000000000000000000000000000000000000000000000000000000008000001FFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000703FFFFFF00000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a183 .mem_init0 = "0000000000000000000000000000D02D7FFFFFF00000000000000000000000000000000000000000000000000000000000000000000F0019FFFFF800000000000000000000000000000000000000000000000000080000003C40000000006FFFFFFFF400000000000000000000000000000000000000000016F041E0000000000800000000022FFFFFFFF6000000000000000000000000000000000000000000254FC35F3200000004000000000008FFFFFF0800000000000000000000000000000000000000007DE2BBFF803E30F980800000000021FFFFFFFFFCE000000000000000000000000000000000000003AFF7779FFFFF03DFFFFFF4000DFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a159 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [15]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_a_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_b_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .mem_init3 = "FFFFFFF0000000000000000000000000000000000000001FF89FFFFFFFFFFFFFFFFFFF7FFF6000000000000000000000000000000000000000000000000000000087BF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000240E7008067FFFF00000000000000000000000000000000000000000000080000417FFFFFFFFFFFFFFFFF45807FFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFE004E7FFFFFFFFFFFFFD00FFFFFF00000000000000000000000000000000002080000000000000001FFB1FFFFFFFFFFFFFEF20FFFFFF0000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .mem_init2 = "003FE0000411F9FE1F9FFFFFFFFFFFFE40FD0013FFFF00200BFF0000000000000000000000000000007BFFF00FEE0601EF6C13E041FFFFFFBF02FFEC0000FEF60000000000000000000000000000000000044F701FFFFFFFEEF3E71FBE01E77FFFFFFFFFFFFFFE7600001FF000000000000000000000001700FFFFE01FFFFFFF972C70CED1FE10BF9F9FFFC0FFFFFFE65FFFF00000000000000000000000390700BEFFC03FFFF8000810034000E3FFD06060003F203FFAC740000FF000000000000000000000F3FF103FFFC0200003FFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFF7FFFFFF00000000000000000000000FF11FFFF807FFFFFFFFFFFF80000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .mem_init1 = "00000000000000000000000000000000000000000000000000003B00FFFFF7FE00000004E1FFF80000000000000000000058AFE00000000000000000000000000000000000000FFFFF1FFFFC1FFFFFFFF8000000000007FFFC0000000000000000000000000000000000020001FFE09F20E000001FFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000102FFC000000000000000000000000000000000000000000000000000000C0000000000000001F407FD17C000000000000000000000000000000000000000000000000000000007FF000000000040000002FE0000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a159 .mem_init0 = "000000000000000000000003FFFFF8000000000000001E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E000000000FE000000000000000000000000000000000000000000000000000000000000000000000000000000FF000000000000000000000000000000000000000000000000000000004000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N9
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a183~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a159~portbdataout  & ( 
// ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a111~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a135~portbdataout )))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a183~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a159~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a111~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a135~portbdataout ))))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a183~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a159~portbdataout  
// & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a111~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a135~portbdataout ))))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a183~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a159~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a111~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a135~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a111~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a135~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a183~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a159~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~1 .lut_mask = 64'h220A225F770A775F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a207 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [15]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a207_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_a_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_b_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .mem_init3 = "00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a207 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a207~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a231  ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a207~portbdataout  ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a207~portbdataout  & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a231  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a231 ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a207~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~2 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a87 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [15]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_b_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .mem_init3 = "DDEBD7D0D60601FFE002000000000000F7D8000048000B7076CA70E00001FC400001C00000099C799BFFFFF0FF8601FEF001000000000000F7B60000400012B8FCCDA3800001E000000580000002EEFFFFFFFFF0FFC0139FE007000000000000FFFD00000000615ED7B00E000000C00000078000000337BFFFFFFFF8FC0013008003000000000000DBE380000000DD7EEFD070000000C0000407A0000016DE7FFFFFFFF8FC0022402001800000000000FEF9C0040003C0DAFE67C0000000800004030000021B6FFFFFFFFFF8FC0800000000040000000000EFECE000000E5B3AF80800000001000004018000037EFFFFE3FFFFF0FF0000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .mem_init2 = "9FC87800001D4EEEEC380000000380000009000003FF16FF6BEBD7D0D78000000000100000000000EFD69F000027919621FFFFFC000200000003220003FFE00FEBEBD7D0C7AF800000000000000000000BCB47F003E3B62847FFFFFC000800000003600001FFFFFFFFFFFFF0C7AF80000000000000000000A1F689FFFE8255AE1FFFFFFE4440000000028000007FFC7FFFFFFFF00FF1000000000000000000005C917C0401059B287FFFFFFF0400004000908000001FFC7FFFFFFFF01FE000000002004000000000822AC19B80223483FFFFFFFFE4F001C001988000003FFFFFFFFFFFF01FC00000000300C000000000F741BD53C004DB07FFFFFFFFFFFE0180";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .mem_init1 = "07A88000003FFEFFFFFFFFD11FE000000F800040000000000B20DF950407281FFFFFFFFFFFFCCB003CFC800000FFFFFFFFFFEFD11FF820019D08004000000000B3D0FDA08204E3FFFFFFFFFFFFFD9E0072DC00C003FFFFFFF9FFEFD81FFF60018D00000000000000C5C9F1DF04010FFFFFFFFFFFFFFFFE00E018000007FFFEFFF9E9E7C01FFFE00191000000000000001AB1BAA3C0203FFFFFFFFFFFFFFFFF00F31800000FFFFEFFFFE9E1C01FFFC000F800000000000000FF1699FC6D61FFFFFFFFFFFFFFFFFF51802001001FFFFFFFFDE4F0C01FFFF0000000000000000000FFC1CD59B407FFFFFFFFFFFFFFFFFBFB002000003FFFFFFFFDE4F9E01FFFF400";
defparam \VGA|VideoMemory|auto_generated|ram_block1a87 .mem_init0 = "1100000000000000EFFD5D38DF1FFFFFFFFFFFFFFFFFFFF0006000007FFFFFFFFFE47E703FFFFC00780000400000000057F9E7B6003FFFFFFFFFFFFFFFFFFFE000C01000FFFFFFFFFFF232383FFFFF007800000000000000FFF8DC9370FFFFFFFFFFFFFFFFFFFF8004C00000FFFFFFFFE05000383FFEF8007000000000000000FFFDDE6707FFFFFFFFFFFFFFFFFFFF0000C000007FFFFFFFFFF801F81FFFF0007060000000000000EFFC7FBE1FFFFFFFFFFFFFFFFFFFFF8005D000007FFFFEFFFFFC87700FFFE0003000000000000000FF7FFC10FFFFFFFFFFFFFFFFFFFFFFC00FC01C003FFFFEFFFFFE79380FE180003000000000000000E7F27007FFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [15]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init2 = "FFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a39 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [15]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a63 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [15]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .mem_init3 = "FFFFFFFFFFFFFFE00BC000003FFFFEFFFFFFF00A00030000380640C000000000FFFB400FFFFFFFFFFFFFFFFFFFFFFFE00B8001007FFFF0FFFFFFFE0600CF0000187400C000000000CBFA803F1FFFFFFFFFFFFFFFFFFFFFC18F800A0FFFFFFC7FFFFFFFC0007F0040207007C0000000003F3321F85FFFFFFFFFFFFFFFFFFFFFC037000F0FFFFFFE3FFFFFFFC000FFE7E0107023C000000000F10287E47FFFFFFFFFFFFFFFFFFFFFE026000F0FFFFFFEFFFFFFFF8308BFFFD0587E6FC000000000B4021E05DFFFFFFFFFFFFFFFFFFFFFF088001F9FFFFFFFFFFFFFFF87B9BFFFD0187FFFC0000000006C007C0FDFFFFFFFFFFFFFFFFFFFFFD810007FDFFFFFFEFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .mem_init2 = "FFFFFF07C3FFFFFC0CFFFFC000000000EC00F003DFFFFFFFFFFFFFFFFFFFFFF830007FFFFFFFFEFFFFFFFF07E27FFFF80FFFFFC0000000003C01FE03BFFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFE9FF6FFFFFDBFFFFFC0000000007A810403BFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFC000000000920004073FFFFFFFFFFFFFFFFFFFFFFE2023FFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFC000000000200008787FFFFFFFFFFFFFFFFFFFFFFF70FFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFC000000000E8000E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFC000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .mem_init1 = "80200F06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007DBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000200807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000041100FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000040047FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000004220FFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000E4C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000C387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000004F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a63~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a87~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a63~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// \VGA|VideoMemory|auto_generated|ram_block1a87~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a63~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout ))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a63~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a87~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a39~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a63~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~0 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y26_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~2_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~0_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # (\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~1_combout )))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~2_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~0_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # (\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~1_combout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~2_combout  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~0_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~1_combout  & 
// \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q 
// )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~2_combout  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~0_combout  & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~1_combout  & 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~1_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~2_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~3 .lut_mask = 64'h00300A30F030FA30;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w15_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFF8FBDFBBBDE9FF3E8136D8CB99FFFFFFF8F3BD66C2CDCE963BDD20B6E7FFFFFFF867FF3D93C9B8EEEA1E2A9B7BFFFFFFF80AA1E66BE2133F802A3DE329FFFFFFF8CB8A46A6FE2C4FDE05F283DFFFFFFFF83102FFC6575AC023552A1F97FFFFFFF8E378CEFF6273BDCBB6B1999FFFFFFFF8A61EA0DDA773C8FF42C3F373FFFFFFFCEA106F9B96F550EB3888F0E7D7FFFFFEE7485199D0EBE131D5F56F47B9FFFFFFF43F1653FE4FF6B505A462A13FFFFFFFBFB4033E37577842AB7CEFEF5BFFFFFFD391257FB5D64215E2FA2E41EBFFFFFFDB5A8DAF0E520055D42980EBBCFFFFFF47B96E67CB40A4FD9EEB37265FFFFFFFC8AAF518B56FD9AB1A61FC056FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFF5E665AB7E9B99DD24B88EC313C3FFFFFF51CE86E96E4ACE9C55AF6191E3FFFFFC9551CD6831C4865481181D3DD3FFFFFF64509BEE3EDB71288B868685B3FFFFFDDBFF562B76E6C4DD796008A2F3FFFFCFDEE5FC1D076E7CFFF252C9DAE3FFFFC247F6BF1B772328FAE82CABB0D1FFFFC640AF9CAE1B307BDE1BE8C03421FFFFAEB47F000FC7D0F67CC5FB1BDDD3FFFFAE5F4F000E1BD972B81B17FD10B3FFFFAC58B000095EDB71764BFD5A6EA3FFFFAB26F00009CF6A6231DEC7C03E23FFFFA36670000E0B7F8E75ADC3B24D63FFFFAD8C30000CF0F4D35373B17A7973FFFFA415F0000F327FE7ABEEDE9F9D23FFFFA99DF8000CEC817D937077FD7493F";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FF937BCF00000CA79F74A3BA6337ED9FFFFD2ACD00001E7FF2FF6FEFB4CEF71FFFDF4DDB00003F4FFDBAE9561F495F1FFF79E1E200003FFFAA67F6BAF3418F3FFFEE9D7E00003F91915D15EBB56C7F3FFFF3F78200003F16CDA8E6F00193D03FFF987B3D00001ECFDD31F377EDE4687FFFD1ED4700000C5FB279D2FDE170427FFF978DA13CEF290DBB1EF636E29C897DFFA7BC0BDF7DA753F7B046EF7969143DFE533C29BFE3D76E9A7400C9ED5F14FFFCFF05E7FB85BFE0773C28FF7B14E8F6FCB0AD595FFF77B991D089801FBA69EEF8D3AEB6F53B28BFED41F8BA2C77407DF814F1F77957F6AEED7A6EADF4B03473F8910033C635867B5E990B657795D1FE";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FD9FA63FFC1A2266FFCF5CF10297199FFDF94AE7DB1D328DA1E455A95411451FFC3AA00DC893CF3D1B2E223A7A22611FFCD44FFD6646C3D35C23DFE2F860263FFC33B2D90693C3763F0C6CAE98A59A3FFEE6960FE70720EE003A70C36D84393FFEC271F8D946B8AC06A48B2A74E0777FFE45EADCB819AB5AC213240D7740657FFCA7470F52005A00C1C210705B6D53BFFC9AAC9F5441FE00E240012A03FC65F7FE2ACD121546E8005BDAA9026EAD38BEFF7A35368002CD00F6608D896FCBDDB7FF67A8D109C15300173DFF26F2D6C437FFFA97C4A276FA00CFF6F4EEC31AC1A2FFB23494062D93808E8D3EA372BE2EADFFC8A800C1430280ECCD2D91F6219C3E";
// synopsys translate_on

// Location: LABCELL_X45_Y28_N9
cyclonev_lcell_comb \control|colour_out[0]~16 (
// Equation(s):
// \control|colour_out[0]~16_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [0] & ( \control|gameover|altsyncram_component|auto_generated|q_a [0] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [0] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [0] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [0] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [0] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [0]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[0]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[0]~16 .extended_lut = "off";
defparam \control|colour_out[0]~16 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \control|colour_out[0]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y32_N30
cyclonev_lcell_comb \control|colour_out[0] (
// Equation(s):
// \control|colour_out [0] = ( \control|colour_out[0]~16_combout  & ( \control|colour_out [0] ) ) # ( !\control|colour_out[0]~16_combout  & ( \control|colour_out [0] & ( !\signals|WideOr22~combout  ) ) ) # ( \control|colour_out[0]~16_combout  & ( 
// !\control|colour_out [0] & ( \signals|WideOr22~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\signals|WideOr22~combout ),
	.datae(!\control|colour_out[0]~16_combout ),
	.dataf(!\control|colour_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[0] .extended_lut = "off";
defparam \control|colour_out[0] .lut_mask = 64'h000000FFFF00FFFF;
defparam \control|colour_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a192 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000010247B88000000004000000000500000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .mem_init2 = "0000000000000000014000000000001806000000000000001A14E015000000000003FFF801500000000000000000000000000000000000062000000000000000023720000000000000480810BA900000000000000000000000000000000000020040000000000000000265EC0000000019185CF03D80000000000000000000000000000000000000C810000000000000000100080000000000048011810000000000000000000000000000000000000001C0000000000000000000400000000003E44F9B8A000000000000000000000000000000000000000462000000000000000004C00000000052A18C278000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .mem_init1 = "04D200000000000000000500300000004101E399580000000000000000000000000000000000000000834000000000000000311C0000000000005BDD5020000000000000000000000000000000000000000DE000000000000000141000000000002160658C6000000000000000000000000000000000000000007006000000000000000000000000005401438180000000000000000000000000000000000000000112000A0000000000000000000000000005868240000000000000000000020000000000000000000000700000000000010000000000000000108C058000000000000000000806900000000000000000000000000000000016040000000008";
defparam \VGA|VideoMemory|auto_generated|ram_block1a192 .mem_init0 = "0001800941C000000000000000006000207000000000000000000000000000000006001000000008541E000000800800000000000000000C03C800000000000000000000000000000010C078000000B11BA00012060000000000000000263018000300000000000000000D0410000000000221C000000002C2D000188908000000000000015830080001F10000000000000000040802030000560400008000010008000228000000000000000080E0000000806000000000000001680000000EC8601800128481B040000006C7600000000000002003803000001494000000000000055E007000E923098022B08004004000000415000008000000009C080020";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFABAE915C0EEEDF9AD83CE1F6FFFFFFFF929D4EF53E9CF3DACD76CAF7FFFFFFFF8779596513083E37A9682DFAFFFFFFFFF7C7E804EB19E7DF7D322A67FFFFFFFF8F6AA07F703347004F93523EFFFFFFFFB1D8E243B7FBDB480102BC57FFFFFFFFDDCB93B34A673CA7D800439FFFFFFFFFF38BD9E4F47FFAF6FE4194BFFFFFFFFFDED3945ED3C3B8F0BA10E9CBD7FFFFFF7668FB53BCC8E594D5B4484BFEFFFFFF70B3EEFFEF46C9602AB65A50BFFFFFFFB1A7E2EEEFD785443AEF06EAB5FFFFFFB2BBE1F786F408AF7F4E07C6EBFFFFFFFBA20FBEFDF841776EFF85BEB6FFFFFFFE33BF5758DB2AF4F7E286C0FFFFFFFFF1297FABC9EA84BFB9BFA5D077FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFE6F9D3D97F7E45F91582E8D5BFFFFFFF50CFBD2DDDCC79A328949D83F7FFFFFFD1D2F7DA665EC5A5F6C26A10ECFFFFFF73E9EB66A3F2BDD64B8BD3E61EFFFFFF9A9A7B4C6BBB50A4EF2503A289FFFFFFB54FDBBDB3F077EB7287B908CFFFFFFF82896DB9B15EECDFF651192DBFFFFFFFEECFF9FFFB5E3FF4FA9EC56A02FFFFFDAF150FFF697FDB6E941FF54753FFFFFDE7AF0FFF2EDF061D09097E5EDDFFFFFD4E6AFFFFD6DDD5DD013FE8BDF6FFFFFD84F8FFFF5AE3ED7D3FCE6A8B72FFFFFD85CFFFFF27B2ADFFD61BBDEE19FFFFFDCE19FFFFE61DDB797F2B9A8F6FFFFFFDFA4AFFFFFBB6DA6756C9A8FB0FFFFFFD97CFFFFFEABDDCEDB47E735670FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFD7ACE9FFFFF3E45FAD2FBB3D86BE7FFFFFB6CAFFFFE15BDF245FD73BEF12FFFFE9FE39FFFFC0D34DA2E1D62FB56CFFFFFC4B86FFFFC0BDB79EBBEBC6A485FFFF2DD1E7FFFFC0DFBFF8966F094C23FFFFFBF3E5FFFFC0DCCFFC73BB40DFB1FFFFD753EFFFFFE17E4B5B3F53367A61FFFF367C28FFFFF3D1B595FA43F2FD87FFFFFE7FDEADEEDD8CBF816EF6324D6AEFFFFFBF7FBCFA7F766FC8D3D7CF58807FFF50C9DAE5C586A4FFF20E73A2BE49F6FFF40F177C71F6F87D28218E054DD8BFFFFCB41FF3BECFB370ED09E17EB5CBFFFF5577A67F77DBFFC72E2F0BD58AA0F9FFFE1187F39777F6E748296E9370D9FFFF1F86DA6C7CA24126002125EA1384BB";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FEFDE168BEDAC1D1C50177C4A264417FFE6FCC1B7B6DC1FEB00BADAFD5261CFFFFF0628A8C3730780B86115862006FFFFFF69E15A00B3CCC45129C1ED26115FFFFE5478F30003C2E63F815DCFB8E9CFFFFF0599DEC87DF9D1D04EE68F60870FFFFC22FFB4357C7ED00A0AE89BCCAFBFFFFEDBCB4B091C7EB504020A46E04CFFFFF25B9F98040EFFFF004DA288BD3A4DDFFDEDF090808B7FFFB890942BB94C3FBFF6C326B2114FDFF6BFEC02031E5851EFFE901946D1057FFF8616543F9A3A565FF71C8840044F5FF2E9BF706BEFEF304FFDF912D0012F6FFFD77AAFF8591E16FFF3676B0000D917FBE73EF4E5FAE4A7FFFED084D00526A7F379EA81EEAEB793E";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N33
cyclonev_lcell_comb \control|colour_out[1]~17 (
// Equation(s):
// \control|colour_out[1]~17_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [1] & ( \control|gameover|altsyncram_component|auto_generated|q_a [1] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [1] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [1] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [1] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [1] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [1]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[1]~17 .extended_lut = "off";
defparam \control|colour_out[1]~17 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \control|colour_out[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y30_N48
cyclonev_lcell_comb \control|colour_out[1] (
// Equation(s):
// \control|colour_out [1] = ( \signals|WideOr22~combout  & ( \control|colour_out [1] & ( \control|colour_out[1]~17_combout  ) ) ) # ( !\signals|WideOr22~combout  & ( \control|colour_out [1] ) ) # ( \signals|WideOr22~combout  & ( !\control|colour_out [1] & ( 
// \control|colour_out[1]~17_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\control|colour_out[1]~17_combout ),
	.datad(gnd),
	.datae(!\signals|WideOr22~combout ),
	.dataf(!\control|colour_out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[1] .extended_lut = "off";
defparam \control|colour_out[1] .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \control|colour_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a216 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [1],\control|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a216_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y35_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a216~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) ) # ( 
// \VGA|VideoMemory|auto_generated|ram_block1a216~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a192~portbdataout  ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a216~portbdataout 
//  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a192~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a192~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a216~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h333333330000FFFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a144 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .mem_init3 = "D1BB823071721080004008000000000000000000282E1E8C8EB3099884211D87DC9F5C778141B200004D91687C0803000040F0000000000000000000078003B48BEEDD3EC00AE49ACE0F7DBEEF61A15C04F81DA105320000002060000000000000000000000090404008CE1FB650BCCCC4B2A4394579D718DB5B68105DFA00000060480000000000000000000499C867AB080B728EFC956A1C90007272FDD608F02784005C0800000060380000000000000000000669CF80250A958576401A21B6080004100007F47F63012806D08000006028000000000011ED00000AE6C91E320048003C7543B0D57E8023C0033C527EE16318276880000024140000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .mem_init2 = "10A7192003BE0B06E40000100200000F910040646FF90BE2CFA8A1302105400000120C0000000000104C78C00DE31F86B19BC63F7E000000A3FE8037C0030901B118E00006A800000002040000000003902EC10001BE023A12009FAA7D98368000000000000000020000000080900000003C0000000009272BB347503300018D33B6AB7F81EB46A25E500033A400000120008E0000504000000C10000000BC11A2500660B07FF17EE62B39966D8074D96089003CE5F04FFCB001FAE05000C000001804E200017924115B34408EFEC57E106B6548119AB395F66FFFBFA2E707FBE0854B60E000B0000049180220002139287A2100D2FD98FC15E4CE990B123AF2";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .mem_init1 = "0040740402852C24840002619001D800004138022000800160879681D244A46AD95F496C280D367013F0F2050575559FE7A418B02001F000004A100220000000431D5F01D691FA6960E6348C003438935D486BFDFEF56BDCA422A200009090000070C702308040073080EF0247EA2DB705BC02F59E4F088C6A0000000000080900000004611B800000411A243080400040006400748BF13C1DC00ACC7F4C384772000000000007B53CCCFC9A00190080006460E18000C0304400240860E0000800000370F9FC7D37C000000000000076168FD39D61460400002000019C0000204000080F0FAAF800000385A081F601AA000000000000004010EE2CC890820000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a144 .mem_init0 = "00200000161000100000A02AE047E400522280000000A81800000000000000CA4E3EC098A0C00080006000000077A018C579B064A12BE400075C0061400134C00000000000000509475CF0C01C0400000000000000029F5C0E1B205400000000262C3103880010000000A810000010A58C92E318240E02C00100000000000AA8819320C700000000024020115800A00000008030000015F6C4C1388889F80040020000000000000B42A0408A13000000321BDB2DD40533800000E33004F8800C0EE5C00CBC220000040000000000000175801AA119840000A79D17D00602E1000000AADC05D65104683F009C28A860400C00000000000000048F980000058000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a96 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .mem_init3 = "A28C000000710222E51FAAA04D810ECDE001457DF6624050663E560817800000E00304640068C8003A400001B1400455FD0909C00990C8A8E46802D59F5F80142F420A605BC0000000030414000CC800DBD8000040DACB550B7DA4F011E84B6CFD2790621338C072020EF92C011C4580720004000002100020E9380000C088004273BE0008D015E4E365200B9923803400048FC60400632041000450000018001A1C1080100000B885BF63D02F20360BE37014046CBD40000401745CAC004440E80000438000100A4F3A0540184000341BF741A061C0127862AB0601E001C8801800784D59090F1030000C00821C2819EDFC0A4B91C0012B0790008277C035B9";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .mem_init2 = "247DBE00C28392F421020DE500172C1050000801A050281862E2EF8FA1800A1888D7C1454000D60F7A4A9400B4C2818A360114F00001E2A0BA200C24565444011F472C5908C0081A59157E82408054A018D0AC016BC20F784004352200079D006A20045205A41A00560A2C402A400C1E5C63A80060A067F5BB57B8409086C87C6800E5875FE400006E600C0005009A00139D0C002F4001B11864680037403CF29500D5600003B3D260101AD9C01040543A300020661F9010B1303007AC40005E0830000090A83F7F53097768000E5555202898107FF0030E2D38004083058270C922100266C0006C105C0401509C35092242E7280004184A0011609B8481C001";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .mem_init1 = "3191423A1C0730D0144E008022000250210608070708196493250100001F40441084A1380F33B0001D368B3D08C52126C2BC046019C002B843C21089AE14073D4C991F3B06FF4AF8C3C57C28487E080050CAE99D018199040A2B08501C40000421AC1D6910026AE1203F5F8BF1D8682BD3F342F92B900C005CB27012008080207EF090202D40001F051948D60A0008C412C54046000101A0C8824404C061460F3AFA1080002883E10590820011C0001E9C1A30108B0C08BB4582008B846203A9BD373C2061A876B3DB31F30000001205C6B9880023000014276064596780B463200A014DAA73A82EF561061ED0A083F9739D5C0200768005B95A000B58400072";
defparam \VGA|VideoMemory|auto_generated|ram_block1a96 .mem_init0 = "1835DE209140905E4602205CB8D41184CB507C22884863622533E42A1001802E3F350B9C0E4000450862AC000081206650D821688110164A4A020012800070A03C2417686851125F060C4502F60000C23D0110014B4101A5426C10023923A7F07016200181E05380128E9BA268201200CA0E011A118001D09F002800788325100179E23180539417CB8C306BB20882805C000611D93114000F06025B2C0003A8580010125C002B981362481200228FDFDEC980D3707044406C0505178B029C004060161080000598310000408C000B09A3404218001B99AC3E03A068DE0147413C48001617030C015BB668D2C8800A007200000A007482600002060070376292";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a168 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .mem_init3 = "00000007000000000000020C55E00386A9170099D0800000000000082C00001000000003004000000000000080000000004010003498DE82B01000000000000000000001180000020000001801000060000000000C0000000002300C21804694C0000000000000000000000A800000200000002002800000000000001F4080000000000000E0211420000000000000000000000DC200000000000300040000C0000000000740040000000000000000404000000000000000000000086420000000000A0030000A80000000000122D200000000000000000000002000000000000004DF8262A000000000450120000C0000000000000612A00000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .mem_init2 = "000040010000000000C61B0605C000000000E00C8004C0000000000000080012000009C40000000000000000000000000F2000060EA400000003002C00310000000000000000038401001ECCC13A6A350000000001C000002000005200000000000E01600220000000000000000000031D9050040010D810801997D8185837612248086812000000002466800380000000000000000000010460100E000000004BFD5A1090009508062E782C0840000000202E01C00000000000000000000000687030070000000010147E0000010001043DA33404000000007BEC19800000000000000000000000002440000000000000084E0000000000278F3D9400000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .mem_init1 = "0058E320000000000000000000000000000980000000000000000000000000005030B894000000000000A8000000000000000000000000000005000000000000000000006000000BE40240140000000000008CC0000000000000000000000000000200000008800000000000000000189257001C0040000000006D9879000000000000000000000000000000000000000000000000000005130900080040000000009800499E00000000000000000000000000000000000000000000000000126C020014108000000000080000121E8000000000000000000000000000000000000000000000405E1000000828C4000000005800000003C80000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a168 .mem_init0 = "0000000000000000000000000006A15960004AB02800E80000003000000000023800000000000000000000000000000003000000000F922C2000B080066A880000000000000000000270000000000000020C0140000000002B80000000034E3A000005003C08000000001800000000000004600000000000351E0333025C000057000000000A85A00000FB00240A0800000030000000000000006300000000809C50A0463FAC1BC2AE000000000071D0100161D008A2280000001800000000000000011A000001E1C66C51F5AC251478EF66000180738CE0A000F5B8590A180000001000000000000000000F802002D7BAA1A83D263B7FC206C8000281F97276";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a120 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .mem_init3 = "F9E1202D80113D6000030EE00AC646623A4701182282F080D000000000000000000400020514800079051201A01462C0000109E00EC571A8C02009006A3020019A000000000000000000006000380000828B4C12301139000003016512614F7107B4090081CD0088345000000000000006089F1100810000E2FEE3A9E64780000006E29FB4DA5F63C01009001C00000058201030000000000B05C870066CC030018C918A5C3D802000032011312520C000002105B00000184D54287B787FE0000636AD53049A4000833C32193801401000000000000000000000000098000060C9243B4133CE4000004140930003000D001439504A90A8100000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .mem_init2 = "00000841108000A03F83E05748AAB8000023F528000182087A006A286AA1201820000000000001000000070131000060488402CF31500000007A5C3900C4020CBC009661C54EB00830000000000005800C18037829AA0026E8CC87222BA50050043750B00096B206570146828EEB2A03DC000000000031E001000697D35000001C04FB940D9644500A9DCE620585000402026AB42290B900048003020000348C010013E2701870003700380403548A2004BAA41002A60000000124A83E042F800818140E0000201008181C19523410084980100000000801107F444C2D08400101B734DC342725A00948000A000A4820001010174A24001968F0280002A08821";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .mem_init1 = "CD8AE3E2140662010003FB695830D974E134085B2040082800045C1899C200187D0B080021000A5491D4DB747E3A4001000433580008034C215C00883FCAB030204A081AC5010010F264800701C04C00C04B699814480000000229E290E23D896F487E346276801971DBEC1904AC700C458B1801A1000A2FC1E9880B18003A9280003F628B40B8E0ECCC88711823300866BDE0115DCCB80C5FF41007716104D702FDA8B3741636170400EEC04D4762C55A8CF03CB00180008001C402B2143D449F281000701A8608D5BA45BD060425928F007C22F2D16FDE3C7A00000000400CC0010420DC480004174C108043F20514FD2E90F8123D1C812611A8A5A0258EB3";
defparam \VGA|VideoMemory|auto_generated|ram_block1a120 .mem_init0 = "EF608000004002881000041C0A0AF0243E8D8340290E0614710DD8A40138011250381B3B103834C3CAC6000000001F808000041506128220EFCF0AFAE622410F85646B8000D040C86696005ED048ED089845A51E72102F80C00004041A002580D03E517401200C60F705A84185B95B6FA9F906D910475B38F85CA3B928C7BC8000000407940440A17462800003F0083B957B9D918402CC516DA62CC62069959F1BD0003C0000026030000426E403B00043C000000130402AE69B2C70E1006FC3104A01DCD060F3E46BF77132F346D0003440045421055000D0B21004A000411E809C93B0440281163828C14D5165D0A81A67DF70B4C01500C10004024B860400";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a120~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a168~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a120~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a168~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a120~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a96~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a144~portbdataout )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a120~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a96~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a144~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a144~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a96~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a168~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a120~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a72 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .mem_init3 = "09056018A007C101D860807A6C0480005A515201E1C01A10E948023D0EA0F4400045240030824180268E2062DB6408F1AA42803204060002B26C3203600068688C9410635B046200405422080CA40001853550D0CD480ECD860F00241E000201857129404000C21B6E88671401C022068012A01000200021580A2074310A03CFA0238878246019800A2241E00003459DB14027B000090800418300003004041DE818000804007B014801C01E50612000D441418263831B4DCB8FE011384C90040228A14007A10A44961C0814004C8059A800E0327047A600C1B0B0E07C05149D661788D20116900484328140040B96F0C058163A07C00000200010629004A000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .mem_init2 = "1FE0F4015F620C024163DF989AB28040204100C00252E05EF0A50DB80F4CA00000003020E4004000E2804D0E42AC8A0006C909F2318820000E0048C00700252A00450650D5DF00008106002CA240B000402036A5EAB015002D60191560B840080800A8000E8000C0203E0E32F09E400098C600226000300082001DBEFF603A004F48265C64A004982E838C0310000E2280610E5C88E5F002400000050000000000C049802E003815DA0018674D9260E00920404041B00780003E05EF89B22802C0020010518000000080580405C0500AD0000C90E5A8C0E006080000A02001C0000010F13887618E010600D0A6804000030070000382A0C280000100445E0710";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .mem_init1 = "2DD3000000400600E0006818E05A28831D0080D00781380213817500018543D08000000012848B33CB8440C000C00101D002B0C86FC13D21850A01139520270C1E815A0000021B2C000000000A028692186800C0018000000031080FE473A030CC0001230DA024404A91200200007DE0000800000400C3A1910901000300004001663A2BDFCEB5013801002001F41028B1E30905000140C00200000000004009C42100000000004056030984F0006000E1010120003580600D244E822007B6000000000000000568502401405C000140758BCF40B000624199000000644500032A9581205019600000000000000002B02E0800600A0003C0621C49F888002120";
defparam \VGA|VideoMemory|auto_generated|ram_block1a72 .mem_init0 = "520200009020E003158B9250207E2000000000000000018980DA0030140003C0701AF9C8A0030C0001020060D02430648EBB5C2001260000000000000000003006400010A00003C0223E4599A006853089000040A020203823579A000CA000000000000000000044C0A02000C00003C0761E10C41005C00268608020A026000264E34B002A9080000000000000000044D0900004200001C02313AA74380D00806042A880A0200002A2565E00E2B80000000000000000017C01886805600003C00004343D272991C048002120B03008034F91160759800000000000000000006089140C00200014800001581ABB9E126090000821700018091F830C0380400000";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a48 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init3 = "00000000000000248880110030002B400000D00F1E3D02811012A083201420203F6D80EF040000000000000000000000AA800100B0001FC00000CDB78806A600B87440402400014880F801928000000000000000000000281115860A60000500000000227981AC8000804861C202088873F80DB100000000000000000000004844A80A01000005C0000000C24A208F60104E204248A4007C0BC2CD3BA00000000000000000000090C72086140000000000000065F310342058431241D8300006705E92C6C800000000000000000000300D18180000000300000000DAA14000E9904008E1E8570163FD4F85A4C00007000000000000000012920E00E800000040";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init2 = "0000008E41C000C81C0018017C2825806452303740001000000000000000000074E02850000003400000069430000040030000406DCC88C2DA3DD703401C1000000000000000000F80F9600000000200000007683480000080000040B9CD4A532310AB0CB38000000000000000000006A09200000000034000000E080C80000520000003C062821C934A15F5000000000000000000000000053400000000030000006C2000000000400000E2C049851C7D99268F200000000000000000000000361C00000000010000007AE000000000000000A2C296803AEC71090340000000000000000000000003000000000000000001EA0000000000000000A2820E0C34";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init1 = "4EEE0EBE40000000000000000000000000000000000000000000820000000000000000A2614F9A48CA780FFB80000000000000000000000000000000000000000000000000000000000000A2C24000181C5E00B000000000000000000000000000000000000000000000000000000000000000A20144580CAB14483800000000000000000000000000000000000000000000000000000000000000A280EC4830AC94900000000000000000000000000000000000000000000000000000000000000000A20164CA121CA2080000000000000000000000000000000000000000000000000000000000000000A0C69F4500B868E000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000A00B2F322BD3C4200000000000000000000000000000000000000000000000000000000000000000E04901181BE2FB800000000000000000000000000000000000000000000000000000000000000000E3C904000807708000000000000000000000000000000000000000000000000000000000000000004260410280C86400000000000000000000000000000000000000000000000000000000000000000000006F01482E6800000000000000000000000000000000000000000000000000000000000000000001A17080387650000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "000000000000000000000000000000000000000D00704D0A0000000000000000000000000000000000000000000000000000000000000000000000820030490B0000000000000000000000000000000000000000000000000000000000000000000001C0400046490000000000000000000000000000000000000000000000000000000000000000000000080003CA4000000000000000000000000000000000000000000000000000000000000000000000009C00160830000000000000000000000000000000000000000000000000000000000000000000000088002804300000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "0000008000394B4000000000000000000000000000000000000000000000000000000000000000000000008C0002106000000000000000000000000000000000000000000000000000000000000000000000000A60141E000000000000000000000000000000000000000000000000000000000000000000000001CE5004CC300000000000000000000000000000000000000000000000000000000000000000000001420001001100000000000000000000000000000000000000000000000000000000000000000000014500002011000000000000000000000000000000000000000000000000000000000000000000000140000020090000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000142F8000880000000000000000000000000000000000000000000000000000000000000000000000140502078C0000000000000000000000000000000000000000000000000000000000000000000000140F050510000000000000000000000000000000000000000000000000000000000000000000000014EC011D0060000000000000000000000000000000000000000000000000000000000000000000001C7B42298830000000000000000000000000000000000000000000000000000000000000000000001C780361363000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000008700230352000000000000000000000000000000000000000000000000000000000000000000000004E904891A00000000000000000000000000000000000000000000000000000000000000000000008225C809860000000000000000000000000000000000000000000000000000000000000000000001C148AC8980000000000000000000000000000000000000000000000000000000000000000000000000618280020000000000000000000000000000000000000000000000000000000000000000000000802809010400000000000000000000000000000000000000000000000000000000000000000000008000820784";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init3 = "0000000244B16001174000000000000000000000000000000000000000000000000000000000000000000043586BD0100600000000000000000000000000000000000000000000000000000000000000000000E22CD95092040000000000000000000000000000000000000000000000000000000000000000000001E8A020C0000000000000000000000000000000000000000000000000000000000000000000000041AC212010000000000000000000000000000000000000000000000000000000000000000000000041118200A1000000000000000000000000000000000000000000000000000000000000000000000043C80040900000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000047F80093880000000000000000000000000000000000000000000000000000000000000000000000430082D40000000000000000000000000000000000000000000000000000000000000000000000004B023F28000000000000000000000000000000000000000000000000000000000000000000000000458192001000000000000000000000000000000000000000000000000000000000000000000000004000350420000000000000000000000000000000000000000000000000000000000000000000000000004A4C00000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init1 = "0000000000000000000000E0007904200000000000000000000000000000000000000000000000000000000000000000000000A0686A96320000000000000000000000000000000000000000000000000000000000000000000000E07078226E0000000000000000000000000000000000000000000000000000000000000000000000E020280E80000000000000000000000000000000000000000000000000000000000000000000000040504C3882000000000000000000000000000000000000000000000000000000000000000000000007203210C600000000000000000000000000000000000000000000000000000000000000000000000270032280";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000002040AD010000000000000000000000000000000000000000000000000000000000000000000000024049A02800000000000000000000000000000000000000000000000000000000000000000000000500D300680000000000000000000000000000000000000000000000000000000000000000000000000042801000000000000000000000000000000000000000000000000000000000000000000000000440180C400000000000000000000000000000000000000000000000000000000000000000000000100034400000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a72~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|ram_block1a72~portbdataout  
// & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout 
//  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a72~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a48~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h0F330F330055FF55;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h0F3355000F330000;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a97 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .mem_init3 = "5AEC38004030006EBC2928204141CB1EFC2087BE212900700DAB04F85E80100040000850F022480063DC0000E02045D0E8B324D038B0ABC06F0CC2C6AB4B80440D5D77D0728006000800081C0014B000337110004042467B9A3650D0001867F3692AE06BE341006E0202F6D814800C801B00080400080E008FCB8000004208B210AB4020119013C1EF20E00D676D003400063E3F58004180120008F20002160235793880088000227DE1C17033C024EC30E208040CD9C200040392D5EA02CFC060000C06C0000A00555C05403380001BADE199A040E03C111FEA44016032CF801E0AB48708054C0090000814003608082E580F33B5801F1E13BA61025A005D16";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .mem_init2 = "B0981200E08E1B743F0029A4400C051060000406C05C6811CA619B4C3C801839F0936E0704009394F6E083005046A1CE3E04A4B0000BDFE0C040085300324C110AC1AFE03A001C2243EC660200C07AFBCC7304401941D36CF0088503800510800020087030422200268BC1C218800D3A69FFF40064205811AD3F8D601086E883380406902014100060600000130C0800DA34080708800383A05C580035600C8C6AD20CB000069376D010A0FBFFEF47283A01003028109410F96C180084800092781A380094C007F7F7D00DC800099C372038BA06800004E201D20800DC073220BDB2000874800064304C1C0144C00DD4904BA5CC000D418A001190450482E006";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .mem_init1 = "69E04A0F0001101A062000943B400320516C000644B409E747828018001189740040A1CB8B8C80005177C03501470128E08401C81F80000040D9048806DC07C82682AC96F9477ED472A1C9E14AA420006483002000418D08393303A01880003CE5A22DEB101D707C5BBDEEAD875F73A8725D365A2A2D98001C32C880000C004014340B003C00002BC52178FA0215AA35980C3F99000109A8EA33781BA220201C32810640001001E310CA8A001300003A9D17803C8F1B167F6006009F06E305901532A0438FC035CEE9608160002812025EEE00001A4400643D719479F1898858948740E1ACC785E535C658D11C8008930A376C80002082613CE4000B0C000032";
defparam \VGA|VideoMemory|auto_generated|ram_block1a97 .mem_init0 = "17EDD22091402029C0802048A8C0FC632ACB40450872073A07326730001B906B51FA7E9F170000071C6BAC0001C28021B428424291101B8720C500190044400821E012208042B125D70CFD0E234001C2A92910014147818146CCA0013824273AEB2E001701C090403A0494C260A4A080F208406E58C000B144103802A68200021664F62080719EA55FA46045890202C005050792D960B600111807A1B60000C84400102F38000CB811223F7420200E67FF9120D51ED420C07900013BD7021C006A7C0AF2DA0006293D0000114C011101804036C80008C69E080440522E301C819CCC002C0D04840095F06D60A8000A106180003600325640102300C0521D6E40";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a121 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .mem_init3 = "A53500D548116220000206EC0FF04E52053895803C420040E800000000000000001B00030104C0002C6E5A01401A6C800000431C0709BBB0292004806D3660001A00000000000000000007E3002800004254D6BA1011A640000121EDB7D00EB7D8C20980834D40C0AB1000000000000000000A5200D30100022FB18A866700C000028390194C291E0F060000A500001066B00020000000000111EF7202CF100015A750A17C120020000300011002632000002900400000188EFA10704F8010000035054102F90000030D235DADA84810000000000000000000000100880200005257AA58697AC8200060F7690000400A0B00600C0DB1D4000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .mem_init2 = "0000040108800000FDA6809ED6E0A020003CC5820000824BD10059807465A418000000000000018040000681182400C0878C0151B1F498200074D5FA00C44206720119EDAF6DAE8C00000000000007040C4006D00BAA00246AC0022EE72D000004775212008400091C0309C1A6AFCA42D400000000001040010008C2CA42600021C01232350000000FA92F08245100057C00A911A893BC0042F006060000184401401909F9480000FA80000400D4C800066C874A026E00010002192C46C141800D603B080008880804001C1DDB2000081700100401F04000110EE087311840038078022C0422CE9000500076200638200008380EC806100A1A7028002290C420";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .mem_init1 = "A9B4315B440E40028001BD68C0101B8CA5940049065838200004440A7A600098CCB8300450504A258B90011F543A00028002019000126AACAE9487C0E4F248102806240B5F2B000730182C0D20204051EF8F2B2B1757000281802BDF54735CD02108EF81C0581038A6A244111C105002E1C8200883809A50CCA78B4B080A24F600005E42DF03D11736E0F40CA8014010705C880A19B0D284831C2809228E0954E1A96AC3140C1F7B8000DE29889F10B46D443016B000600880008827995818C426F8280A721147188C44F997233E34F587001A5E95C613552D3280000000004C4000083A0542804835E028713DBC061E34DDCC4110CE3C00A292530FA479078D";
defparam \VGA|VideoMemory|auto_generated|ram_block1a121 .mem_init0 = "08AB000000000FA400000818850EC0245E6EB9009678850C6F543C4C01715CAFB12DFC71206A828EAFB1000040000800400008010000D900DB0B083D3D28461670E8C7B0014C586F6028E603B03BFB6A7DA85FCF3FFFCC200000080D8C042E409AA8425A00500827D84F616197C54EF6CBE2037FC0803F0B82702EAEF738178080000816AC00C021614E080041200018D50F8C908099B714E3B8EF8290585FEFC28E80F900000EE00000083224425000B00C1000A060453EA2593A306000293A0D98C7A6D018B71C345B9BB799016A00C80008742E006000F81E0000A010012B7153B4A069831259FBF383C1FC4D18D87DEAF440A4007180C000082660066000";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a169 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a169_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .mem_init3 = "00000C0200000000000040400FE018F32058007B9E8000000000000C2C0000100000001A001000000000000181000000005010801ED4C2C3B030001000000000000000057B000002000000A0006000400000000088000000000F9000FAC9E1EE50000000000000000000000B4A0800200000008005000080000000001E4080000000000002E008296000000000000000000000008400000000000100080000000000000004E100000000000000000022000000000000000000000009E020004000000000280007000000000000522A40000000000000000000002000000000000010B000042000000000280140006E0000000000003810900000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .mem_init2 = "000164040000000000A6FB0380A002000000B003000320000000000000080686000030E10000000600000000000000000980000607A4020000018028000C000000000000000000040000032F40358800000000000080000112000062194000000002C1800290000000000000000000000F4000000001680C00EAD15DE1186975A34808E822000000001C95800500000000000000000000000E90000400000000E20E4B0D2019B7FA866AF4E828C00000001048018800000000000000000000014018300400000000401C6A00000000000563F18828C000000020AE5880000000000000000000000080140000000000000008840000000000255F580810404000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .mem_init1 = "0050A7D800000000000000000000000000014000000000000000000060000000724C9008000000000001A500000000000000000000000000000700000000000000000000F000000C2D0C8008000000000000843800000000000000000000000000000000000000000000000060000011A350000800400000000057088E00000000000000000000000000000000000000000000000000000F246A00140000000000002000E4038000000000000000000000000000000000000000000000000005AF60001428C00100000008000009D3000000000000000000000000000000000000000000000050C9A80001C80444000000007000000000130000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a169 .mem_init0 = "0000000000000000000000000004883C30001B7034064E00000020000000001FA60000000000000000000000000000000F000000000E43A140005640622F08000000600000000000024C000000000000020C0140000000003E80000000053B6E400033006802808000002000000000000004B00000000000373A001B046400007B000000000EC1700000DF002C8210000000200000000000000082400000018A2115E6E8B697F03E2A00000000214D3820014C0005C2B8000000000000000000000001B400000201531A6BC0481F91C48A760001D55A4781B1E0BF3034220800000018000000000000000004201C01691F2AAC77EE32FE3E84C67D70541925BD";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a145 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .mem_init3 = "907C37A80D429900000018000000000000000000488511481F28DA42E835A38A89D7BFBDD021C002004EFF00B02802000020A8000000000000000000008005269AEE6CB55130DEF69DC8393FDE4D31E401380C90AD4002000020600000000000000000000100E16080B33740BA10B59A88D3D850457D9230C976860003BE0100004058000000000000000000038F1C19E97E50BDC264A58440920089070028129B7CF210699C0000004038000000000000000000000351AFF788FA5ED594A749BE800018000016D0C44F00F044048000000030000000000010EF80000E71C0012FFFDFE0EBCA38E69282802E3DFCBA106C20900844D480000002440000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .mem_init2 = "115882600D0C0B058C500000120000029098C01BC701D13CA54038D001EAC00000120C0000020000105408680A8E19700C99312280000000884280083DFC8B82111F9000C0004000003A08000000000193543EB02F0C04B56309CAD67B233E0000000000000002819C0000003000400000000000000029CA0173A44054FFF18E124C7F7D3EE56D922AB8004EA0000018400071E0704090000008580000007220289710400F00078103119D594E61E88C8A1400FE6B207000CF00CDD05800200000384CA9800018CB29BACF005601465F1E163125797C4EEED5AB7FC95B8857E40E44D2B0C00030000018080020000061A8775180FDFC9FF6FC2CCCEA7A835678";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .mem_init1 = "77C080FC03D6C3C01E00005010014800001108010000001F0AA6E300C84C30DE7A1C95C4E5999D640FEF3D7DCD7293DE749C37E9300100000038B0010000800005915501BF156F2CFA41947C56BF60401C978B024806E7E07C2D11E9A00590000017C2036080802E33DF590606483133A413DA1D4B52566DBA800000000000090000000280BF900000634C821080C0204600A20C8B760D00D2A00B13B7F6F461C600000000000BCC7502FC9A58101400004400858180800042002409A7100014000002B64C682116000000000000006AB049778704820480004000011000002004008806B5F9C40000040CC000E42CA400000000000000408922135D60640000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a145 .mem_init0 = "004000000CC800204600C0011D2E6200A423000000011CF80000000000000C519801A0E0A0000000000000000029400884B42001AA5F4000C04800500200080000000000000006CC1CC3119830840000000000000001250008358044000000006E3D9A0048018C00000110100000114634ADA20C0C0A804081800000000004B0020320A300000000D14F2003800222200001C9000000887881C0AF38107800008000000000000004A28180121C000000F054E628CA459130000558180682439846A641CA512080400600000000000000D50007B809000000774FDA686C4621200002BAC8064491552A3F0104A82880400800000000000000023B8302030D8000";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a169~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a145~portbdataout  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (\VGA|VideoMemory|auto_generated|ram_block1a97~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a121~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) 
// ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a169~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a145~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (((\VGA|VideoMemory|auto_generated|ram_block1a97~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a121~portbdataout )))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a169~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a145~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a97~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (((\VGA|VideoMemory|auto_generated|ram_block1a121~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a169~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a145~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a97~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a121~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a97~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a121~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a169~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a145~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a193 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a193_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .mem_init3 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000115A1AD500000000600C000402100000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .mem_init2 = "00000000000000000000000000000038E4000000000000000A23A100000000000009FDF0020000000000000000000000000800000000000E1100000000000000031173000000000000BC02C1A0C00000000000000000000000000000000000021840000000000000002038880000000000142151240000000000000000000000000000000000000068600000000000000001000800000000040AE01E868000000000000000000000000000000000000039880000000000000000004000000000010817620F000000000000000000000000000000000000000C62000000000000000004C0080000000B02F38C0200000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .mem_init1 = "049200000000000000001D8060000000041240D458000000000000000000000000000000000000000015200000000000000005382000000000004A154620000000000000000000000000000000000000000340000000000000003010000000000080DE010A2200000000000000000000000000000000000000009000000000000000000000000000003807A18A000000000000000000000010000000000000000000171080000000000900100000000000000B0505400000000000000000000000000000000000000000006000000000000200000000000000003404868000000000000000000005940000000000000000000000000000000098020000000008";
defparam \VGA|VideoMemory|auto_generated|ram_block1a193 .mem_init0 = "000080090120000000000000000070006B500000000000000000000000000000040000180000001D001E000202800000000000000001300801FC000000000000000000000000000000024008000000CF01D0002902080000000000000004B008000000000000000000000100020000004003710000000001987000B4C80800000000000001D8380000008100000000000000014414000300044F84100001280100300000C0000000000000000201000000004060000000000000013800004008B40434001F8100B02400000702000000000000003602003000001D140000000000003054005080930035EC7B7C884100000004010E0000180000000368380020";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N21
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a217  & ( (\VGA|VideoMemory|auto_generated|ram_block1a193~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a217  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a193~portbdataout ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a193~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a217 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a73 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .mem_init3 = "01034008470B04426805004644010000A25132A5C0800A7840C803ECA07114600000200200BBD111ABB6E044428F0103A21D042C0E0404019CF82325E300105F269C0A34D4070000800426000836000AC56340DBA3401140402A8834CC0002818277A7254000D20254882DDC01F420100014900000400041583600506508568182008864C44502010E25C080000087810AC23B20000BC100049FA200107C0439CE2800140E4048404001E1340064920036E0E0C21B029BFD7F8F18833B98F0440202200006350ECA776E08620840A0412100303000231200B45130B6B20264B0AE2BEFE101D300248423804001E12D7D566D1AE2554508820000103420448000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .mem_init2 = "F0201402894BD41041B3A67206080000104E14C00DA17B5B80E70F989ADB200000001910A040000096C0281F9C848A000B27FC20048520005C012A0019000CCE50400644C9C5000104C20036C04020000660309549E0170028D001024400C20084E1E10008400603F0050A48C896800028C0022302002000C24059093F802A002E800A11C6C19CD008010000064006A0201B0A7E5091000600200092800020008140B7740E40280285000D43E7647000228C8204845007A280020086B5E0200880018020740140000280500404005033A8000310379C812806358008601007628000184B38A5E594230580E0B0205000050062000082E0EE800000000AFA0234";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .mem_init1 = "2F0FC000004000C0C0001C24C8154A048E0D002022A048041081ED0000074204000000001D0043738C38000000C003818003D07D8C1A28859B82000112204544294096000002115800000000040797B95008000003800280A003105791C681004B40015D0A2051407BF2900200005BC8000000000000A3A0D18F0080020002C020D913273030F342A98000100174180878AA890700008C400000000000004404333B010014000280224C09FCA8002C00B001000000719059DFA8C7822003A8000000000000000B09D09041202000018071282C8CE8002A2082008000413580463E55CD20700DC00000000000000007A5674000202E0002006C64AC1888000F41";
defparam \VGA|VideoMemory|auto_generated|ram_block1a73 .mem_init0 = "130800008080A0001F93C670206C00000000000000000008E054003014000080003455D8D0000C001802002020225022D32E3C2001AE00000000000000000070A8040002A000018071E01E6A100284005880044040028020B21876000984000000000000000000E4C0C00000C0000180049E52413005180040A082204013000325D299003A20000000000000000000C488500004400003000026038D700AB0203240830040120004BCB1CA002FC00000000000000000007807D06401400001C0001C5824063B018048000A2000100C027248E204C6600000000000000000004BF184048040000E40000090D626F982448802486018200A09BC871C3262000000";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "000000000000000000000000000000000000000A003002020000000000000000000000000000000000000000000000000000000000000000000000000040004300000000000000000000000000000000000000000000000000000000000000000000000000200F48000000000000000000000000000000000000000000000000000000000000000000000148A002880000000000000000000000000000000000000000000000000000000000000000000000014840070430000000000000000000000000000000000000000000000000000000000000000000000140001298300000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000140002988200000000000000000000000000000000000000000000000000000000000000000000001C020395A60000000000000000000000000000000000000000000000000000000000000000000000082003AC22100000000000000000000000000000000000000000000000000000000000000000000000C1012AC010000000000000000000000000000000000000000000000000000000000000000000000860005602100000000000000000000000000000000000000000000000000000000000000000000008400022000000000000000000000000000000000000000000000000000000000000000000000000080600040190000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "0000000000000000000000000000000000000000000000000000008030000000000000000000000000000000000000000000000000000000000000000000000000000082C8400984000000000000000000000000000000000000000000000000000000000000000000000086A8C060800000000000000000000000000000000000000000000000000000000000000000000000937C50A00000000000000000000000000000000000000000000000000000000000000000000000008D904888820000000000000000000000000000000000000000000000000000000000000000000001C1823A02A0000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "000000000000000000000084BF068212000000000000000000000000000000000000000000000000000000000000000000000004418D000800000000000000000000000000000000000000000000000000000000000000000000000326F99D8400000000000000000000000000000000000000000000000000000000000000000000000123A68C08000000000000000000000000000000000000000000000000000000000000000000000141D08A0102000000000000000000000000000000000000000000000000000000000000000000000140200E030100000000000000000000000000000000000000000000000000000000000000000000014000000200";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a49 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .mem_init3 = "000000000000002188D01002000011800003FA930F1800810006E421DC281224DF51A05B3000000000000000000000208AA20C248000064000003945D8B598C0686801E1220401A0276C80F9380000000000000000000001942C990500000CC000000AE618088B8010F13202860C0080D2AE0BBDC800000000000000000000484898002C000007C0000000E609F0B4E1505420001C6002D8106F0FA0680000000000000000000050A7218E1800000100000000802070006048051202F09000FA500D10AA400000180000000000000038881C09C000000140000000D5A2E0000800C11801F8D7194234802E65C0001F80000000000000008A225E30A000000300";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .mem_init2 = "00000310F5400098108000A08B509103A904A124E000580000000000000000580231106000000300000001902B00006D090000A1184C46812183DB16F0000000000000000000000E2233280000000080000006C83F40000D380000A198C68A804FA2AA0B6000000000000000000000068123B00000000100000005D807000005B00000E180214040E9092026B0000000000000000000000215140000000001C000007B8000000000400000A4814E6504C8D62609600000000000000000000001529C0000000000800000F2C000000000000000045235802C92721511C0000000000000000000000041080000000000000000FA000000000000000044F0741431";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .mem_init1 = "86771302000000000000000000000000080000000000000000007000000000000000004423590D0878F000820000000000000000000000000000000000000000000000000000000000000046620071EA6C7C046C000000000000000000000000000000000000000000000000000000000000004023645008BD045000000000000000000000000000000000000000000000000000000000000000004380C982288945B400000000000000000000000000000000000000000000000000000000000000004140F0C502640EA0000000000000000000000000000000000000000000000000000000000000000040254E0E2298643000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a49 .mem_init0 = "0000000000000000000000000000000000000042A28F0011FA70C000000000000000000000000000000000000000000000000000000000000000004060160C116ACD400000000000000000000000000000000000000000000000000000000000000000E1A927040060C280000000000000000000000000000000000000000000000000000000000000000043A040000500000000000000000000000000000000000000000000000000000000000000000000000120F20088D1E000000000000000000000000000000000000000000000000000000000000000000000636CC031FC70000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init3 = "00000001C8812001D940000000000000000000000000000000000000000000000000000000000000000000072832E033030000000000000000000000000000000000000000000000000000000000000000000006F07028610400000000000000000000000000000000000000000000000000000000000000000000A000F800630000000000000000000000000000000000000000000000000000000000000000000000A0641020E00000000000000000000000000000000000000000000000000000000000000000000000A0A008C0510000000000000000000000000000000000000000000000000000000000000000000000A1FA0A60580000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init2 = "000000000000000000000000000000000000000000000000000000A09400B0C00000000000000000000000000000000000000000000000000000000000000000000000A4822438810000000000000000000000000000000000000000000000000000000000000000000000B1C0B65C080000000000000000000000000000000000000000000000000000000000000000000000AA216900180000000000000000000000000000000000000000000000000000000000000000000000E2407742100000000000000000000000000000000000000000000000000000000000000000000000402066C020000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init1 = "000000000000000000000000501180100000000000000000000000000000000000000000000000000000000000000000000000406000E632000000000000000000000000000000000000000000000000000000000000000000000040706910440000000000000000000000000000000000000000000000000000000000000000000000E25040044600000000000000000000000000000000000000000000000000000000000000000000004020281DC40000000000000000000000000000000000000000000000000000000000000000000000020012008400000000000000000000000000000000000000000000000000000000000000000000000020610CC6";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000021EB4000000000000000000000000000000000000000000000000000000000000000000000000040014138000000000000000000000000000000000000000000000000000000000000000000000002A049403800000000000000000000000000000000000000000000000000000000000000000000000AA0521010000000000000000000000000000000000000000000000000000000000000000000000014E00C0C000000000000000000000000000000000000000000000000000000000000000000000000170070180C00000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a49~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a73~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a49~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a73~portbdataout  & 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a49~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a73~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a49~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a73~portbdataout  & 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a73~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a49~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) # (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]) # 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & !\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3])) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h10101C10D0D0DCD0;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFEF4DC48EEBF7EC87593979BFFFFFFFFFF75C0BA231FEDBFE5486126FFFFFFFFFE7B22AADFF3AE6FCA0427C4FFFFFFFFFE6E09693F55BBBBC2B874BADFFFFFFFFEB4F191DC57DF60C4EA6D6DFFFFFFFFFE6AF546FC792BDDCD6A7E277FFFFFFFF720CBA17EF35F826DD22948EFFFFFFFFA73686EFE7EE7C9AAC894B1FFFFFFFFFFB9022AF876F64AA7800AEAF7FFFFFFFF67D84FF1E6FB9F1004C8F3BAFFFFFFFF2783D9784DFBB604FBE13F77FFFFFFFF27631EDD6CFF3000FFD0B3EDFFFFFFFF7B435BDAFD58805B6E927657FFFFFFFF87737CF3CDC6527F4F685ADB7FFFFFFF0C0BEFFC8CC96F7F76BD2487FFFFFFFF07AB5FECBD587BB291820597DFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFBDAF7EFDBF217E3867233722FFFFFFFF83FCF3EEB740BEBB5CBB8A33BFFFFFFE75EBECFDDE75C0F921BCA614FFFFFFFFC896FDBBBC033BF81E6CCB48FFFFFFFFE8BF2FFFD63813B0FA77CED1EFFFFFFF066874F3BFC27FFFFFCF455CFFFFFFFF43DBAFFD9D66378DC5FF71E66FFFFFF6D4ED7B77DBBBDF7EE9D82B73BFFFFFF50ABFFFFDBF6A7FB8C4A90173BFFFFFF6C0FFFFFBC8BD5F73572FF2F3FFFFFFF4EBFFFFFF84DCAFFB90BCAA757FFFFFFC51DFFFFEEEEE5EBEBFDB85DDFFFFFFF030EFFFFFC7DFFD7F6BFD6AFFFFFFFFFC69AFFFFFF6F781EF5F6FD1DD7FFFFFF495BFFFF5F1B7A3D9DFF7B49D3FFFFFF2FDFFFFFFE9DCF9FABFFDF771FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFBBF4AFFFFFFA7FE9B7EBFE1CD53FFFF6D3B73FFFFFFFE9A277DEEF52C0FFFFF9EF7FBFFFFFF5FEFAEB63BF4A893FFFFFFFD73FFFFFFEEFDD4EFFFEEA13EFFFFBCAEE5FFFFFFB9FBA5DF6DF6B387FFFFFDBE7FFFFFFF9D7FFC7EBFF8156EFFFFF7D9C8FFFFFF77FFB291DE8A8318FFFFF36FFFFFFFFFF3FE93F8FDB22D88FFFFB78E7DF7BBFFFDF99C5F3B6524A4FFFF77B37FFB3FFEFED6C06FCF09048CBDFFDE7EBD6FFFFFD67FDC14FDF3A0FCFFFFAF9D3DFD7F797C065A63F77ADDC8FBFF733FD8F6CFEFF594B2E0B78866F0EFFFCFDEEFFDBBFDBBE3CAA34B8BF064BFFFF8ADB5AF8EBFF27EFC8253CC04C0FFFFF831B3DEFFFDFF01826CA1688601EF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFF1527FEF1FFFE9F4F3BC2CD7BB03FFFFF3E8FB5E2DFFB7369B4726FA4E01FFFFB5840FB817FFFF8CB00D47FC900BFFFF8ED3DFFE67FFD1B0CC3620B8C105FFFFF8DBA1F80FFFAC058729EDE14001FFFFA77D5DE425FFCE8009850CE99011FFFFE577E6C045FFF022001FBBD5004FFFFFB55E7D9201FFFF4A0200CF7D4335FFFFE7AFFB40015FFFF000001025EF4FBFFFD6A8375009BDFF79004008C5BA2277FFB20F5400028FFFCF8584002E1F00FFFFF600730000FFFFB3FCA709F3C031BFFFF904E00000E9FFFDFFFDAAD8BD88FFFFFD370000003FFFEBEEEFFF994CB8FDFFFB3B8000803FFFFBFFDBCC7FACE0A9FFFF040000000BFFFFFFF5E3DBEA102F";
// synopsys translate_on

// Location: LABCELL_X50_Y30_N24
cyclonev_lcell_comb \control|colour_out[2]~18 (
// Equation(s):
// \control|colour_out[2]~18_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [2] & ( \control|gameover|altsyncram_component|auto_generated|q_a [2] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [2] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [2] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [2] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [2] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[2]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[2]~18 .extended_lut = "off";
defparam \control|colour_out[2]~18 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \control|colour_out[2]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N24
cyclonev_lcell_comb \control|colour_out[2] (
// Equation(s):
// \control|colour_out [2] = ( \control|colour_out [2] & ( (!\signals|WideOr22~combout ) # (\control|colour_out[2]~18_combout ) ) ) # ( !\control|colour_out [2] & ( (\signals|WideOr22~combout  & \control|colour_out[2]~18_combout ) ) )

	.dataa(!\signals|WideOr22~combout ),
	.datab(gnd),
	.datac(!\control|colour_out[2]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\control|colour_out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[2] .extended_lut = "off";
defparam \control|colour_out[2] .lut_mask = 64'h05050505AFAFAFAF;
defparam \control|colour_out[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a146 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .mem_init3 = "F09780B08D620900004000000000000000000000AC391E2CFF59E5D12DAF2500720B473706608202204900E868001900004030000000000000000000038009439B0744EA5859008A8FCC637FF9BFB08C05FA1DF0FB7E020000001800000000000000000000201108C0327C3BA9E2AB00BB0BFCF91F7DD100BAC8F410D86E010000601000000000000000000007A1244C91FD7C20D051D597B99A00FB67FFE618D46800000880000000403800000000000000000003BCAA9F3477359F6CD19B103500000000001368C1F0001046C2800000403C000000000010BC00000B8E0000D00020000235BF04807F8023E2038C804BF1F1C0443300000062080000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .mem_init2 = "10078F0000F20D066C7000101200000C9B06C0742FF847182C008800454040000020000000000000105C787007CD1D00A775EF147E000000EFBF803FE2038800BD10700055E00000002A0C0000000000812CC04008F20FB5002DD823B91F21800000000000000281E0000000229800000020000000000D12094587D000000CCF65A18A497DB0EBB3DEC80071A40000180000FE1000105000000048000000A20B22771480D3FFF0FFE90F6D8F28341542B894009CB4D07FFED00180C81000E800004048B80000F1758BFC8C007FFFBD5E9E25B5DA47F6F7B6FCE77FF50067D7E480445FF8A00000000050000040817DD293FE7981ECFDDFF9E3ECCA6479622480";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .mem_init1 = "80417F00008807FF82000408900058000019280120000041614707008F4CC55000DF865A01637B600FA0F58003F11FDFF500F608A00018000062200100800000411E1A02672FDD6C8186162C104038EF13006BFF87F8180804F94C000010A000002E81066100800F112033024D623233284C0BE4F099A8BC610000000000000900000000C06810000062EE2410804000420002057F89FD3D5F600BEC0664586F3600000000000BF3F630FC9120698480002400631100C01042007804A0F0001C000003F0717E4C53D00000000000007B72029CC831070400002000008E000020C600C019C3883C0000038C2080E0BB28000000000000002031508FD040A10080";
defparam \VGA|VideoMemory|auto_generated|ram_block1a146 .mem_init0 = "00200000026000204400D03AB5142200F61E800000015F180000000000000680D9BFE0009040008000600000001A0020CC9AA0490B01E000271C0061400136C80000000000000143088045802C44008000000000000068400C112006000000003C1A210028001E00000130000000006F204FE0E021D6824001000000000001C08BE0201300000000604040117805830000002D00000048E30FEAC050AAE80080020000000000000144D200661D000000C0405E009E6622A000016604010809FC47D00000EABA000006000000000000003300120102040000146DC3DA2065800000010F88030120D50A390088272000400C00000000000000018E9C00020C8000";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a170 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a170_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .mem_init3 = "0000000400000000000000C830403AB53D4200D81C2000000000000588000010000000180050006000000003800000000068008021509643201000000000000000000008B6000022000000B0014000400000000020000000000D9000BEC50B8860000000000000000000000950000040000002C001800080000000001E00000000000000020400F640000000000000000000000BC200000000000300080000000000000002C10800000000000000000C000000000000000000000008D400000000000000600004000000000000202000000000000000000000002000000000000001EA080400000000003D000000280000000000001A22D80000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .mem_init2 = "00005401000000000027040084C002000000A005000140000000000000000108000014028000000200000000000000001BC00002090400000003800800160000000000000000018001003FEDC139EE1800000000008000011C00007003600000000880A001A0000000000000000000011A806000000880000107FF38318CBF79C3C808D81A000000003840001A00000000000000000000013C701000000000001BF124F1C004C047077EA83406C0000000000E0010000000000000000000000100302005000000003014EE00000000000694729414400000003A38110000000000000000000000008007200000000000000804000000000025FFCC1400000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .mem_init1 = "00488360000000000000000000000000000100000000000000000000600000005322F094000000000001CC000000000000000000000000000001000000000000000000009000000FEBDBE0140000000000001BC00000000000000000000000000000000000088000000000006000001E096D00140040000000004810F000000000000000000000000000000000000000000000000000001746B2001400200000000000000F1C0000000000000000000000000000000000000000000000000010D8800014100000000000000000131C000000000000000000000000000000000000000000000050FC50000018288002000000280000000B9C0000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a170 .mem_init0 = "0000000000000000000000000006B9FB20003AA81202AC000000100000000002380000000000000000000000000000000F000000000FA2B220007510276C000000006000000000001070000000000000020C014000000000328000000007285F800057002905000000006000000000000020C00000000000350221AB067C00005F000000000A1D00000053003E2418000000100000000000000033800000018EEEC1906C43B70FFEAA000000002420380000DBF00C383000000000000000000000000058000002CB563451FD3239F601CA160001007931005800B4F81D001180000008000000000000000006C00002935F02D8F8A0099AFEF517808041A50D7E";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a98 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .mem_init3 = "534400004021003D3822A4D00AC1EF17E8A145BCDBF2C0707597375873C000008001044030643800EC740001B150010E90B5F8B009B0EAF0D77402DFC7CDC0742A7226E02A000D8030020416001A3000D7880000404248C92244434000280B235907A06ED458C06A001E37607D1408006300040000021E009BA910001080480DC387C3C000700943B823380B3EED0034000778937900080042000445000004002C7C0000200000B2ECD7EDD00B80220A71D898042CE1C2000404EEB4B20083C05000042380000809353E04003840003FCD7439A001E03ADC926E2C01603BCD801A0C83AE0902CC803000040080302020A4DC0ACC44C01F293A1F658220804AFC";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .mem_init2 = "A0491200F28E94742D050FEA0005CB1000000C41053C041074E070CBAB00040D5BEAEF4544409B6DC8C08280DD4551C2260541300002CF002240044244C42410384385FEC8C01C1A2BC45882408072D9CD423D817B433A30F80E05E00003F1803020042046A42A00CE897E003E40060E1DA7F00001A056322C88E8009086C47BF80598B17FF01000A2600400250C8000E3B400006B40013DF87058001E20252776F0A2A0000794DED010A6F9801953F42000006040099620A9CC00028A4000D6683A28008CA0259CC0C955980000AE152028BB9B7FF0401BE5108E20C003927083A600081E40005C3056140150E834E2C2A8372800044B02001171D78481A001";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .mem_init1 = "A1D9C83088042050C33A009C3F400378514A0807F8E8199A63B7810C001719500000A1E40B7980000661013A01870196C45005480F40009812D51C888640079A3F0BFC1C005726E4E4000086CA362000618B08920060080CB7FA02801840001C87BC2D6B100FC94772D7FE8DFEAD3BDF50137EFAA944000008100010003C80047FD901002DC0003B472958DA0000C5A7D185800000004100696B800A21214204B2DA2C10003989A617D2820010C0003A9F06B0348306DD66210A00BF00431D917537DC62683803860082914000381286AEFF0800078600142F695C596281B45BB48641E20E86155112D8E6BED420007F682C241400468244BDA8C00526000052";
defparam \VGA|VideoMemory|auto_generated|ram_block1a98 .mem_init0 = "18B5C2209100B02BC19300D820602851999C7C62880020C61F5C642D0017000B54FC018A180000A51F6AAC00008300460F20928D9681098EA49C00068066100030EDD49000460266CD0A570A78000142AF391001C10481A1035083273424B244417A200281C043C02A0C8C12382513109E0A0056144001B1DF102800E382078D90F4F23808511AEA7458306DFB000400730603A770320041391207523A000248FE00101CB10010303364131608228FA8B411C0F1C70040404101011E78121C006E6A0CD7DA0004A9C5000009CC193B01805460C00411F3D30005A0649C528A41948601180B070C03AFB205B5A8000D50DA8000940026E2000001289040325F80";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a122 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .mem_init3 = "EBA301ED2001BF6000010D6407F148132807891014C8E0C0C000000000000000000400000204800016081C97681C7240000160190674BB1885A00100653AF000EA00000000000000000007E10012000070CAC8012008BC000002226197C1C9F027760C000FA1008067700000000000000008B4D100100000E1FE111B242700000006E21FBECF076050B40000CF000010B7700030000000000702A03102E8C000074C90B7012A002000006010244048C000000104D00000188410107BB07FF000002FCE510654000003309110A7B9C8200000000000000000000001010900006061F07FA9184218200073E7690002C0089800194C5DACBC000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .mem_init2 = "80000441188000204C21A0D996142020000BEBD90001020C980045847B7050080000000000000100000007813B8400A675000310354000000045611900444202E700510401CCDC8800000000000005000C58073081200022CE44C91116E00020046368E10082520F6800A37B657997C0500000000000480000001CA9BBFA400069C0D800336400200BC5EC5803EA000000009AA56A1FF70202E803020000A864004015F6E0061000998038040100C400079E32B90484000280017B84528073800D08390C0000980024081009B83008086BC0280401208C01138550C545084001017B47200424E0101E3400600058602000183410E464001A1210100021604023";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .mem_init1 = "6E14D8182C0A0201000340FF5624C2CFC03C0809024B082000040410DD6600062A58180070608C2685BCA20D4A32000100011DD00003C18A0C0C8D87560B80382C5C2410DC45000C9B3B00012000C0278821260506500000018002E37260F5CC09A80040405A8810DFB604100964E00268B81806A0000429D789744C1918180380003C98A9C2A40DB608440FA8032000F3A0C40B490660005C641005710188B8DD6C39D06B00667A000012D805242C96E3B4201EF00100088000041D8A5AB54C33E810047199421A9F85940C0F0420020201E5E0CEB2F151EAFA800000000000800004001042E000F8C4100AC3B60013FA6E6CC008970001000A2F4A3C560ABA";
defparam \VGA|VideoMemory|auto_generated|ram_block1a122 .mem_init0 = "E591000000400284D00004340706800410A98F003C7F8017A9B1A1EC03684B4F000F5E081821261A27C3000040000E00C00004040612A800F67E041AC057C6009E9D820801C414BCB3946090389115978C80803080000480C000041516C2822048E08F8000200A07BD4EA50091C93FDDA525433EB8477D5A89F4FA712DEFE700C0000404A0C2C020030C00004000481135593D70018A2BE19740AE5B10B2CC77A0A9004D000004A0200004140542700004A01000E070852FD2E7AEF04906550DE5C78786C06047DC4E479A7782852D00F440042437804000D5320004A050011ECCC9E3700B02546B2A3A0382505448A84DCA1C90EC0001801100043426868400";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a122~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a170~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a122~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|ram_block1a170~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a122~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a98~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a146~portbdataout )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a122~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a98~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a146~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a146~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a170~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a98~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a122~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a74 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .mem_init3 = "0905A010A105052160470452000A0601635072A1A00012B8614801CC5F40B4600005A60030820011BEB98068B80981B1FA4C0016CC02020398EEA222E080007F3E9414B1C10562018015060001A0003A6D4B10F1B9680C58702388144A00010065F49F22400022192E88314C01FD62000080180000300072C83E20767100560F80030802640019010EA7C0800000259599443D800014400008862000003400586E380004024060402001A004C0652800B3E0400006C4DB6F778A2801278AF0000A78C000049D0002A95E0C700A4C8041000080061045A400BE51D1629610A4ADAE2A460201D7000D9009804004A9CB57367F18845C90400020000042E000A000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .mem_init2 = "A1E06E0028615412410B7A60B8028040000500800CE2E858F0A709ACDBF8200080000826C0002000FBC07DC360348A000A20AD192E40A0000026E8400881100D50470654A9498001804600264640C000C6A02B04166015002A00080E8E3080000881E80004405248D0390A7A608AC00110020034C200700042405D355D802A0035482253B12B9C182A95000016400422A0670A36D8D1C00400000080C38080008140B38051802806DA00079A894450402B98C000C0B00E20003E004FE5F0200EC8060010300100000280780404005002500002513F9D11286C258000403007410000001128C6A7BA6006001016A01000040168000082A0C1C000000069D805B2";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .mem_init1 = "0B81C000012004C020001034F01EFAC49F80801013A0380C1501750001054031000000000D06C0C794FEC08000C000807001C000ABD224BD29880072842029482841FE0000021CAC00000000070601C085F880400080000040001C01C40F81014800001F80A061E02932F0020000580000080000020117BAD0A80100080001400066276AC7FE51031281001100343038F108C90500017080020000000000015D55030108100000C0018224AB20002400280001400125400CFCB746822006B400000000000000001888A801400800014056269E56A8001A601A01800024C00040B8E7DD20501A900000000000000003FD0648004034000340684B699490000261";
defparam \VGA|VideoMemory|auto_generated|ram_block1a74 .mem_init0 = "480000001062400176DDF650206B80000000000000000120E0360030600002C0500BAA74D0000000980600A0F000E041791F9420016E000000000000000000600AB40002000003C020DD8CA02000840001200000F036007E381FB6000D400000000000000000002680000002000003C02703C819B004C80818A0822080248021B909D9002B40800000000000000001144350010440000240001233894002A8E060020B80E02500003BDFAE00B268000000000000000001A006806C04200000C000057091163FD16030002B200030040094C8B2077100000000000000000000E4F4D40C00200005C00003E0BB84AD9220F8006140100010104C8B7C3BBC000000";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init3 = "0000000149300031840000000000000000000000000000000000000000000000000000000000000000000000301900020B800000000000000000000000000000000000000000000000000000000000000000004100482092000000000000000000000000000000000000000000000000000000000000000000000043CCE020C2000000000000000000000000000000000000000000000000000000000000000000000041942000A10000000000000000000000000000000000000000000000000000000000000000000000417C886091000000000000000000000000000000000000000000000000000000000000000000000040960A80800000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init2 = "0000000000000000000000000000000000000000000000000000004000014981000000000000000000000000000000000000000000000000000000000000000000000044030C310100000000000000000000000000000000000000000000000000000000000000000000004000D06C0000000000000000000000000000000000000000000000000000000000000000000000004180320018000000000000000000000000000000000000000000000000000000000000000000000040000000380000000000000000000000000000000000000000000000000000000000000000000000A000190800000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init1 = "0000000000000000000000A0207B40200000000000000000000000000000000000000000000000000000000000000000000000A0186A70120000000000000000000000000000000000000000000000000000000000000000000000A20018A2580000000000000000000000000000000000000000000000000000000000000000000000E720203200000000000000000000000000000000000000000000000000000000000000000000000045202018C00000000000000000000000000000000000000000000000000000000000000000000000020002008100000000000000000000000000000000000000000000000000000000000000000000000000200E82";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000040A34100000000000000000000000000000000000000000000000000000000000000000000000000094010000000000000000000000000000000000000000000000000000000000000000000000000A0190030000000000000000000000000000000000000000000000000000000000000000000000000A045D018000000000000000000000000000000000000000000000000000000000000000000000008400A9C0C00000000000000000000000000000000000000000000000000000000000000000000000600701A0800000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a50 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init3 = "000000000000000008E0000020001D400001E9BBA763030050366080B40C110838F8A0F2D80000000000000000000002B88000008000194000007E4528AD1400883040C16214300C685D814EE00000000000000000000040912C040C40000EC0000001A450B521C0201929C046080C40291A0E7FF0000000000000000000004830B80C08000002C00000006C41A020444004660240C00C088B135C5DD00000000000000000000020E2031208000003C000000041930010600843220010F609EC16C41A7F500000180000000000000008041830900000024000000094E240001804801840F00717427B0D2AE780000F80000000000000001884BA209000000340";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init2 = "00000152D0C0007C1E400040B0B880C0F45CA811B0004000000000000000000842E02000000002400000029809400021190000406C9414C38F8EDD161014000000000000000000085270F000000002400000026828C0000C99000040BC6562473EC0A30FC28000000000000000000000A0A10000000003C0000009881680000670000042C8890D0553C848449000000000000000000000003E18000000000300000025A00600000000000041C01660088355251140000000000000000000000180180000000001000000F80000000000000000A2D0870081AE0901F8C00000000000000000000000880800000000000000011C0000000000000000A2D2941033";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init1 = "44991A8E80000000000000000000000008000000000000000000840000000000000000A28383805278E800E300000000000000000000000000000000000000000000000000000000000000A04100212C2C6F4C7800000000000000000000000000000000000000000000000000000000000000A0400008889B33501800000000000000000000000000000000000000000000000000000000000000A180A058040FCC000000000000000000000000000000000000000000000000000000000000000000A0C10B0202D554080000000000000000000000000000000000000000000000000000000000000000A144CC0522E95DE000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000A00A136A122B0C600000000000000000000000000000000000000000000000000000000000000000A34B315400D9F5C00000000000000000000000000000000000000000000000000000000000000000E2062002014AC200000000000000000000000000000000000000000000000000000000000000000041C203000007F800000000000000000000000000000000000000000000000000000000000000000001A204004093880000000000000000000000000000000000000000000000000000000000000000000091380048CCE0000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000050048020000000000000000000000000000000000000000000000000000000000000000000000000240300803000000000000000000000000000000000000000000000000000000000000000000000080E0008708000000000000000000000000000000000000000000000000000000000000000000000088400082200000000000000000000000000000000000000000000000000000000000000000000000800001842000000000000000000000000000000000000000000000000000000000000000000000008000161C200000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "000000840001112000000000000000000000000000000000000000000000000000000000000000000000008A0011D82000000000000000000000000000000000000000000000000000000000000000000000014A000004010000000000000000000000000000000000000000000000000000000000000000000001425006CC210000000000000000000000000000000000000000000000000000000000000000000001480005881100000000000000000000000000000000000000000000000000000000000000000000014000034000000000000000000000000000000000000000000000000000000000000000000000000142C00040090000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000142C000080000000000000000000000000000000000000000000000000000000000000000000000014290007000000000000000000000000000000000000000000000000000000000000000000000000142F0005100000000000000000000000000000000000000000000000000000000000000000000000146D820D000000000000000000000000000000000000000000000000000000000000000000000000140103804020000000000000000000000000000000000000000000000000000000000000000000001C03A3B0682000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000008102044232000000000000000000000000000000000000000000000000000000000000000000000000E05D491800000000000000000000000000000000000000000000000000000000000000000000000005FB058200000000000000000000000000000000000000000000000000000000000000000000008038CA818A000000000000000000000000000000000000000000000000000000000000000000000080E8020F0A0000000000000000000000000000000000000000000000000000000000000000000000800006010500000000000000000000000000000000000000000000000000000000000000000000008000C38104";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a74~portbdataout ))) ) 
// ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) 
// # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a74~portbdataout )))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a74~portbdataout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout 
//  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a74~portbdataout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a74~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a50~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h030503F5F305F3F5;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFDFF25FFBADAFFFE8385E6BFFFFFFFFFFFFE8BD7FBABEFFFC997B9BFFFFFFFFFFF72FF7FE3DDCFFF72FE2AD7FFFFFFFFFEFAFFFFFFB73FDD879994CFFFFFFFFFFCF05FFF7F977FE44E13ECBDFFFFFFFFFFF5BEFFFE777F8DCBE0CB73FFFFFFFFFE2A77DE7EA77FA24FB005DEFFFFFFFFFF41DFFAFC677C776BC007E1FFFFFFFFFF93FFFEFEFF7A2FC00001CABFFFFFFFFFFCFFE7DC4EB84F4208CBC2FFFFFFFFFF9CFDB77D4C311F00DFC3F33FFFFFFFFF55BFFFF4FC313A00FFA0FB3FFFFFFFFF14FC9F79FD98007B7F90A6BFFFFFFFFF78DCFFB2DDF8267FFFF1934FFFFFFFFFB1F5BAFF8FB2B7FF212ADE5FFFFFFFFFF9FBF7FD9F509FBF7FFD7BA7FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFF9767EBFDDEB4A35273E6F973FFFFFFFF9BDFDFFEFEA2B67F55657E23FFFFFFFF27DF8FFFBC07CB9103B7FF7EFFFFFFFF7E5FBFFF9FEBDC586CD978B8FFFFFFFFF93FFFFBBE6BC04AFE46B6FCFFFFFFFF1A7F7FFD3E037FFFF94989F67FFFFFFE5BFFFFFFFF78FFFFEF25576E3FFFFFFF59FFFFFF5FBBFFFFF198CC75BFFFFFFC3DFFFFFFDF2B7FF8402789F37FFFFFFE7AFFFFFFCBF93FF8DDB702BFBFFFFFFEDCFFFFFFEFBA7FF05F7F84777FFFFFFC38FFFFFFDF3D3FF1FFFFCDFFFFFFFFFCB0FFFFFFFFFE2FEBFFFFDCF37FFFFFF8F0FFFFFFF3E757F3FFFF8BF67FFFFFF831FFFFFFDBF98DF1FFFF9FF73FFFFFF07CDFFFFFFEFFB3FFFFFF3FFFBFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFF1FF7FFFFFFE7F6F6E7FFEFDE4FFFFFFF7FF3FFFFFFF7FFA73FFFE5BDB7FFFFFEFFFFFFFFFFFDFFB3DFFFFCB35FFFFFFEFFF7FFFFFFFFFF7CFFFFFDD03FFFFFFCFFEBFFFFFF7FFFC3FFFFF5DC8FFFFFFBFFDDFFFFFFAFFEE0F7FFD427DFFFFFFFFFCFFFFFFFE7FFEC5FFF93BFC7FFFFFFFF8FFFFFFFF7FFCFF97FD0E52AFFFFFFDF7FFFFFFFFDFFD82F3FB968CFFFFFFF387FFFFFFFFFFFE8B5DD5E06F4FFFFF7675FFFFFFFFFFBC104F77FAC21FFFFFEFF6FFFFFFFF8C397F3FF81A570FFFFF49BCFDFFFFFDB0A5FCD3FA9D7A07FFFF88FF7FFFFFFFFF4810BE7FFD7E07FFFF90917FF9FFFF8D6E98FFDD14DC0FFFFF70C7BFF7FFDD4050025C7E15380FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFE5F2BFF5FFFE033DB11F9FDA601FFFFFD7EC9F43FFFF92344DECBFD8207FFFFF4FF1FFE07FFF893FE2FFEF3D80DFFFFE5E50FFA07FFF0B6FFEBFFFF4007FFFFE9EFF8FC03FFDDB0C03FB4E90025FFFFF8FF19F405FFCA000649F7E4804AFFFFF9BFDFC803FFBC000013FC7680DCFFFFEFDED7E003FFFF4000007734C380FFFFF4CF1A0003FFFFD000000A33EBF7FFFFF2EF760000FFFFFA80000049FE7CFFFFFF14D80001FFFFFFF88010B940F47FFFF500660000FFFFFFFED280E3E1F0FFFFFB38900000FFFFFFFFFD1AFD5B743FFFFE078000007FFFFFFFFFFF59E170BFFFFE3D0000005DFFFFFFFF925F5DC07FFFFF080000001FFFFFFFFFC52EC5E0DF";
// synopsys translate_on

// Location: LABCELL_X48_Y29_N57
cyclonev_lcell_comb \control|colour_out[3]~19 (
// Equation(s):
// \control|colour_out[3]~19_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [3] & ( \control|gameover|altsyncram_component|auto_generated|q_a [3] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [3] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [3] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [3] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [3] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [3]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[3]~19 .extended_lut = "off";
defparam \control|colour_out[3]~19 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \control|colour_out[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y32_N30
cyclonev_lcell_comb \control|colour_out[3] (
// Equation(s):
// \control|colour_out [3] = ( \control|colour_out [3] & ( (!\signals|WideOr22~combout ) # (\control|colour_out[3]~19_combout ) ) ) # ( !\control|colour_out [3] & ( (\signals|WideOr22~combout  & \control|colour_out[3]~19_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|WideOr22~combout ),
	.datad(!\control|colour_out[3]~19_combout ),
	.datae(gnd),
	.dataf(!\control|colour_out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[3] .extended_lut = "off";
defparam \control|colour_out[3] .lut_mask = 64'h000F000FF0FFF0FF;
defparam \control|colour_out[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a218 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [3],\control|colour_out [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter[3]~DUPLICATE_q ,
\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a218_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000955555555555555555555555555555555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000095555555555555555555555555555555555555555555555555555555555555555555555555555555000000000000000000000000000000000000000000000000000000000000000000000000000000009555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000095555555555555555555555555555555555555555555555555555555555555555555555555555555000000000000000000000000000000000000000000000000000000000000000000000000000000009555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000955555555555555555555555555555555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a218 .mem_init0 = "00000000000000009555555555555555555555555555555555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000955555555555555555555555555555555555555555555555555555555555555555555555555555550000000000000000000000000000000000000000000000000000000000000000000000000000000095555555555555555555555555555555555555555555555555555555555555555555555555555555000000000000000000000000000000000000000000000000000000000000000000000000000000009555555555555555";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a194 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a194_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000800000001C081BDD000000006008000400500000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .mem_init2 = "00000000000000000000000000000030E20000000000000007824114000000004006020003100000000000000000000000000000000000001200000000000000001273000000000000700721A8800000000000000000000000000000000000010440000000000000001206C8000000000158EFD81600000000000000000000000000000000000000231000000000000000010000000000000029801000800000000000000000000000000000000000001090000000000000000000000000000000E8D5F881000000000000000000000000000000000000000C42000000000000000004C00800000008633D9B0200000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .mem_init1 = "047100000000000000002D00480000000000CFA5020000000000000000000000000000000000000000014000000000000000171C200000000000051A1A40000000000000000000000000000000000000000F000000000000000044100000000000C04C238B200000000000000000000000000000000000000001E0000000000000000000000000000078078486800000000000000000000000000000000000000001155000000000000000000000000000000C8584000000000000000000000400000000000000000000006000000000000000000000000000002C0905C000000000000000001007C80000000000000000000000000000000012020000000008";
defparam \VGA|VideoMemory|auto_generated|ram_block1a194 .mem_init0 = "0000C00540C00000000000000000600C0B5000000000000000000000000000000000001400002017E01A000540A008000000000000029008209A0000000000000000000000000000000240380000004F18B400290208000000000000000B0008000300000000000000000000000000000004400000000002D0E8001CC88800000000000001D0380000016100000000000000400018020310044B04000103000500400006CE000000000000000000A000000080F000000000000001680000000FB8125000858401B0E000000516000000000000001E078000000001600000000000000000005001DD7E2EAC212C8004000000000F9F00001800000003500C0000";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a218~portbdataout  ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] 
// & ( \VGA|VideoMemory|auto_generated|ram_block1a194~portbdataout  ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a218~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a194~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F33333333;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3]))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h048C048C26AE048C;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a51 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .mem_init3 = "0000000000000007000811020000198000019FA379D9038060262401001802285390A06848000000000000000000004098020D204000160000001444E84396C0C04C40C1141001601F7781E2B000000000000000000000490919000200000B00000007C5D01138C4105014C1800411C0E6550C5A6000000000000000000000002904A326000007A0000000EC01F0AD21500C0001080002A0BD701D0BE000000000000000000000200642190000000300000000CAC360244058021C01802002982BCEBEF6300000000000000000000078800E0088000000000000018363C0006918413441913100405B24FF41C0000000000000000000000882CAE0B000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .mem_init2 = "0000015C16E0004016800000C00805032A47E233F000300000000000000000101240402000000100000002744A4000080980000081C01844ADB7970D000000000000000000000003615D000000000080000006CC09800000B000000148C112463733C903A0000000000000000000000200B2000000000180000009F80E000003E00000038040C4387E482D6CC00000000000000000000003214E00000000008000001E10000000000000004280114408670D2E6940000000000000000000000195000000000000000000A9C00000000000000042811520E4A96C1431C00000000000000000000000CD000000000000000000BB000000000000000042C2869090";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .mem_init1 = "BE4902760000000000000000000000000000000000000000000078000000000000000042C101034238DC0176000000000000000000000000000000000000000000000000000000000000004200429062DC5F44660000000000000000000000000000000000000000000000000000000000000042014250249F3D1C00000000000000000000000000000000000000000000000000000000000000004141C6C0002CE0E800000000000000000000000000000000000000000000000000000000000000004000C008007F3A8800000000000000000000000000000000000000000000000000000000000000004180240002C6F9B000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a51 .mem_init0 = "0000000000000000000000000000000000000041C815D80AF7CFC00000000000000000000000000000000000000000000000000000000000000000408A034C0815DE400000000000000000000000000000000000000000000000000000000000000000014622040B1E46000000000000000000000000000000000000000000000000000000000000000000E14403020955FC000000000000000000000000000000000000000000000000000000000000000000A0A01401014C70000000000000000000000000000000000000000000000000000000000000000000A0E440C1106800000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000030480200000000000000000000000000000000000000000000000000000000000000000000000000000503000000000000000000000000000000000000000000000000000000000000000000000080400048890000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000800021810000000000000000000000000000000000000000000000000000000000000000000000000001014100000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "000000000013D200000000000000000000000000000000000000000000000000000000000000000000000000000050200000000000000000000000000000000000000000000000000000000000000000000000087001542100000000000000000000000000000000000000000000000000000000000000000000008C400200000000000000000000000000000000000000000000000000000000000000000000000000845000081000000000000000000000000000000000000000000000000000000000000000000000008150002811000000000000000000000000000000000000000000000000000000000000000000000080100028080000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000081200048080000000000000000000000000000000000000000000000000000000000000000000000800000308000000000000000000000000000000000000000000000000000000000000000000000008A80002004000000000000000000000000000000000000000000000000000000000000000000000081E040E002000000000000000000000000000000000000000000000000000000000000000000000083C4308000000000000000000000000000000000000000000000000000000000000000000000000005C00A11C0000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "0000000000000000000001C7CB10005000000000000000000000000000000000000000000000000000000000000000000000014319089002000000000000000000000000000000000000000000000000000000000000000000000141EE471D080000000000000000000000000000000000000000000000000000000000000000000001C0F06A8B8E000000000000000000000000000000000000000000000000000000000000000000000140202A8006000000000000000000000000000000000000000000000000000000000000000000000140C00B800000000000000000000000000000000000000000000000000000000000000000000000014010C28080";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a75 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .mem_init3 = "0906E00362020501E041040204080201DD5032A261C01EE8E3C802F400A30D4000444E0239A86211AFBFA0617816860280D9802042050200FAFF1200A04008775A9C1A52910682004046E4080830002A754950BF19200D862002801400010000273638004140321DFA8807C40018E0168013001802400052D83E2071F60A1703A0210002100500004EE680420140679FF1C73B1001088900410F8200000C047DBE380001840109412800810410011C00BB22E1200045DBE7B181381014188842C809814000970A8449560C618E0080188100940240070000BBB0606D0AD0FCADEE26E89A016B1020140A010003670F40767D1689D28508822000002284400000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .mem_init2 = "62E0BE03D713DC124149DAC4BFF20000381714400181CF97F0E50FE10E1C4000000039222040D000F8406C15004C8A000D5FAC122CC1A00002256A400F0094D55047064541AE8000454600248640E000C7E033937C3017003680000FAA50C2048CC1610006C033CFD03D0E60688DC001300602038000300043C0533EDBE03A0031800305CB3208882E07840300200580A07D0E26B0C05000602000202280000081C0B3FBFFC038038C000D9AAE82008010AC8204451005A0803E008ACD4028040007C052048040000280B4040280501720000280C27C8188078E0048400006018000023D08A0E3020002817284A030000501F2000002E0C30000000030060330";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .mem_init1 = "0F2B80008030034060003055D02FF8018C8100B294900A04148117000007435A000000000F02C1231B0C400000A0004090003F973FCB382889000071110001083FC17E0000021BA800000000000512D0C2428100020002C010043B0F2834208143C0003100A040804072F00200007810000000000002620B90BF01000800030030200A938801B05212800030003450204FDB49070001EB000000000000000171A30101041000030031A61DDC58004C00300100600040801088DCCF8220049800000000000000031010AC4300740002003E090BDCC00022231200002000340024412F05207011800000000000000001EB206A00409000010020696638D0000440";
defparam \VGA|VideoMemory|auto_generated|ram_block1a75 .mem_init0 = "080A002020068042D82A7A7020430000000000000000002842CC002040000080101EDA9C80000C00508000406020800452027C2001CC0000000000000000001005F0101000000180301CBE1620010C10A10084404000A038D07BFE000F38000000000000000000E080202002400001800CE5C86F600288235041900060060001B22AD70038200000000000000000016002500000000000001FF631F50000186002000A2000040002CE4DB600E980000000000000000000940740440400000080000F582F181602E07000030000100002DE959E064840000000000000000000867510048040000080000790C914D7C064100010001004021026885C0B18000000";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init3 = "000000A2440040320440000000000000000000000000000000000000000000000000000000000000000000A0388010020A00000000000000000000000000000000000000000000000000000000000000000000E0189120220000000000000000000000000000000000000000000000000000000000000000000000A1281000020000000000000000000000000000000000000000000000000000000000000000000000A0F84000820000000000000000000000000000000000000000000000000000000000000000000000A0BC8000810000000000000000000000000000000000000000000000000000000000000000000000A01000C0880000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init2 = "000000000000000000000000000000000000000000000000000000A10001FA080000000000000000000000000000000000000000000000000000000000000000000000AB00004C080000000000000000000000000000000000000000000000000000000000000000000000A7038028080000000000000000000000000000000000000000000000000000000000000000000000A0001240080000000000000000000000000000000000000000000000000000000000000000000000A1002E44080000000000000000000000000000000000000000000000000000000000000000000000A000104C20000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init1 = "0000000000000000000000E00031C0000000000000000000000000000000000000000000000000000000000000000000000000E02021E0300000000000000000000000000000000000000000000000000000000000000000000000E0200100080000000000000000000000000000000000000000000000000000000000000000000000A2002004C2000000000000000000000000000000000000000000000000000000000000000000000040200C14030000000000000000000000000000000000000000000000000000000000000000000000022000004200000000000000000000000000000000000000000000000000000000000000000000000020221006";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000020F200000000000000000000000000000000000000000000000000000000000000000000000004051005800000000000000000000000000000000000000000000000000000000000000000000000200120038000000000000000000000000000000000000000000000000000000000000000000000000005C4048000000000000000000000000000000000000000000000000000000000000000000000002004050480000000000000000000000000000000000000000000000000000000000000000000000084010120C00000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a75~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a51~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) 
// ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a75~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a51~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a75~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a51~portbdataout )))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a75~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  & 
// ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a51~portbdataout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a51~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a75~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .lut_mask = 64'h0C440C773F443F77;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a195 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a195_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFE0000422FFFFFFFF9FF00003FC2FFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .mem_init2 = "000000000000000001C00000000000387C000000000000000A93C01C000000000000000C008000000000000000000000000800000000000A2000000000000000030B39800000000000B802083A5000000000000000000000000000000000000118C00000000000000001078400000000188415D92880000000000000000000000000000000000000A62000000000000000000010000000000410C00409000000000000000000000000000000000000003180000000000000000000200000000000C42C6E060000000000000000000000000000000000000008460000000000000000080008000000415C06A10200000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .mem_init1 = "0660000000000000000007003C000000440241C8180000000000000000000000000000000000000000988000000000000000150000000000000035041A60000000000000000000000000000000000000000E00000000000000006818000000000042CC6703820000000000000000000000000000000000000001800200000000000100000000000000A402D70280000000000000000000001000000000000000000120108E0000000008001000000000000000050040000000000000000000040000000000000000000000000000000000008000000000000000008C05A000000000000000000807940000000000000000000000000000000080000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a195 .mem_init0 = "00010001008000000000000000006008440000000000000000000000000000000410001000001014E014000000000000000000000001D0000006000000000000000000000000000000108068000000D4DEE00011000800000000000000040000000100000000000000000C041200000040057000000000000A7000984400000000000000006000100001E0000000000000002010080001200451841000002800005000008C80000000000000030000300000008000000000000000580008400E40A670001D02011484000001EE600000000000005003800000000C140000000000001C10005081118223ED148288400000000404940000000000000080000020";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a195~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a219 ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a195~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a219 ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a219 ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a195~portbdataout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .lut_mask = 64'h0303CFCF0303CFCF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a99 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .mem_init3 = "B19C00004060432C0A0519901AC1B3A60088079C25A340707FEE4F48648008007000040440044800A0841000E020413DC899DB302130974B270082B08F5DC0542D6BFB906C000C80000004004004C00078080000401DCF13A95809D001784A1C2118306E21B5405E021C5C10340004800000041440048C00CA9910001040003D3E41F8600170279F6337500E13C780340004E398CF00C3A03000040240068200A83C00803800018A9DDB6CF035A02DAE49C01004ACD04200040487B57C000D80D00004610004802351361540304000073B9758A001E020A3712C6801A0374D801E094C8FA00001500000002302029821EBBC0FC002400DECC64B6782098071C9";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .mem_init2 = "716CB800F28E9FF43F04B00700094700000004028000E00852E00033850008279ACDEB470040FFA025C82200CDC5FF7E3E06E7D000056320300000224360A01149C2E201084000225BBB928200807C0035BE8C416BC2D8CCD80B0CE000004C404840040023108E000789942036400A266DDBDC0006E0651172BD1620908696434805FDD63FFA0000B800001222089E000CBC1800674000279854780035602BAFFAF028D00003395EF010BFF000074B1818000422210412304A141002FA40000E7822380089A032F3EDD81480000E43E72038BA9A800FFFF18230002A8106123886420008564000D4307A1C01DDE83B29B369A0C00008CCD20011D15F0480C000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .mem_init1 = "A1B082200907108031B6009417C00018515A08077F601FD11FB6000400148B800000A1F60FF900003F30822A0043111CB36401C81D40003873F9148F96C807DB8FE66AB700535EFA7685CE4F4EBA00005181C1020040092ADDCE03A01E40018CE4BA35EF0001FE02F5F7BE8EF948D0353F1D7B8A6EE110001C906000002C082275798B003D40001FC72578FE0E091427B5890004000140402B62800A20806203F8DD0400000001045BB202001040003E9917B03C9802BD73448600DD84208100D3F6BC626C681578525243E000008084FE918000008000143B79DC79EB01281C040A016CA010080E0DAD3EA65DA0827B91D2B04000341027BF9E0002D8000052";
defparam \VGA|VideoMemory|auto_generated|ram_block1a99 .mem_init0 = "1BFDFE2088C0103A49AC021C4E8045E92EA57C6608F084980FBB15200057100978FB0079160000E7177BAC0018C3E0784E3C62DC988B1DAE43CA0006002400F018484F23000B1052FF0E750441800002B1291001D8C401A407F1F7181025A9DEBFC8200200A0C34028821D68C00D11919E0A015A984001F1571038023D03365E06F8EE08087382CF26F470657A0B00C02C000C3390D31600AF1A00002A4002F8EA00100A33010D9013148E52202395117DA3E0B43314A440C502000694120441767A18D2D64003B93D000034CC09360883366418041A62BB1005E0657821C600414E0102520000007DF00D7028400150CF8000E600066060100104C0222BB100";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a147 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .mem_init3 = "7007815860488180000018000000000000000000605DE01CB2D7A03A2991C0FE727004480058980240400000D85800000040C80000000000000000000480017A8404545F5780000E8FECDEEBFC0E504406248D70D030030000604800000000000000000001001160C0FB23647FFE61A053FC038FBD8024441880F2E83592000000600800000000000000000001CE0C40058AEBDB71E74E5838F3FF04E8000218128300180340000000002800000000000000000003B7FD1E2A00680E136AB8B12800000000000B74C02000080202000000202C0000000000105C800009FFFFFFFFFFFFFFEDFFFFFA47007FD8000060F223FE0EF8015080000000580000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .mem_init2 = "1100760007FE0F07EC7000101200000FA842BF880DF8BFEF08E817F0246040000032180000020000015C784816C0EFF813DE1F3FFE000000EFFF803FFFFF8900F11FF0000048400000102000000000021A9700E01001F8BAD3D61EE106FF3F800000000000000101A000000000404000001800000000019E197EF8003000070E3FF1E5C0752B3973FEF8007FA40000012000FFF0006050000014000000004AC0A8CA7C0014FFF48016F003A0AE97736C8D8BFF5F5FF07FFEFFFE70C870006000001860838000E07E9204802060000F5FE1D2EEC01FF1D64DFCDE7FF8FEC067FF9FBB22083000A00000383080C00072D18A7E6E002CFCBC2798139BA278642A01";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .mem_init1 = "FFBFFFFC043FF800000000100000C800003800002000801F1385F881704CF85735DF812819FA8B14081FFEFDFEFA881FF1034618A0002000000A100200000020471F60003E0D3D9B4F3829D6E90027BF049014003000180814263FF0A0089000000D040240008024330065060497CCF6429FF5FDEF9000941980000000000809000000082000000000035106108000204200C209FFFFFD37DFE00BFFBB08C01F08000000000004000C00FC80414404000000001D110040204400000E1FF0001C000002D094F39090800000000000004624CEECB2A8E48080000000006A0000108600D00BB797FC0000007DA000DA2E62000000000000002080BE1FD0C4400000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a147 .mem_init0 = "000000000008000084002801850925FF080E0000000063000000000000000943DB401FA094060080004000000005E01001B5903EF5BEC4008030002262003FC8000000000000066C0C5FB570B84200000000000000001748080B2022000000007E07EF0188011A00000020080000058FDFF3E1D8B818C0408180000000000000041060D000000000104060016003FF00000164000002D0FBF41625C4A0178040810000000000000280E3803C00000000C0407C0D8827BE600004092C05CC90DC47CC41800881800004000000000000000A0007030A84000074D91E50102280A00003120000CE309405C78100718050000800000000000000007FE0000300C000";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a171 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a171_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .mem_init3 = "000000010000000000004000086001947F1400173F90000000000001AA00000000000004003800400000000181000000003808000FAC738250000010000000000000000D79000002000000C000E0000000000000480000000002200C1808C985A00000000000000000000008D20800400000030001000040000000000540000000000000006021CB2000000000000000000000005200004000000A0004000080000000000080880000000000000000620000000000000000000000040020000000000E0008000B000000000000024800000000000000000000000000000000000001E470A2000000000018006000200000000000000806E80000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .mem_init2 = "0001280400000000005800020560020000000003800680000000000000000084000031240000000000000000000000000700000005A4000000014010001800000000000000000000010000123FE1BFEF0000000001400001500000700A800000000B80000040000000000000000000021380400000000000800BEFF96E5C7F7683C808A808800000002002001C000000000000000000000108201004000000007C0040020002088105B6F75418000000000024002000000000000000000000000020200000000000001D440000000000047DF2C4084000000047C25A000000000000000000000000000E4000000000000008000000000000266A180400404000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .mem_init1 = "0020C0800000000000000000000000000005000000000000000000006000000073784004004000000000C0000000000000000000000000000000000000000000000000009000000FEC9400040040000000004C00000000000000000000000000000000000000000000000000600000147AEC0004000000000000411B000000000000000000000000000000000000000000000000000000161556000C106000000000A00086E0000000000000000000000000000000000000000000000000001D0400000400040100000000000001E0000000000000000000000000000000000000000000000050F0400000100000020000004000000001600000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a171 .mem_init0 = "0000000000000000000000000006E908400007F832806A000000380000000017C00000000000000000000000000000000F000000000BBC47C00040F00E64800000004000000000000280000000000000020C014000000000318000000007BB2000002F0018348080000030000000000000050000000000003731E2FB067C00007F000000000EFE8000002D000A5688000000000000000000000094000000018EDFBFA8EFFDEBFFFEAE000000002543800000A7F010A490000000000000000000000000E00000027AA2843C23C364043C31F60001FFA4420050003428502A008000000800000000000000000500000352F70C500754EACD015A39FFFED525E95C";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a123 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [3]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .mem_init3 = "12D620E5001440A0000009600BE140512C00790076228000F0000000000000000000000000C140002C08F814F8102040000040780C31728F7D60090049424001FA00000000000000000007E1007200008235C2BC08183C000000206523E14FF00009F5000E410008957000000000000000003FB100A40100C0EA900FEC4B000000031A6E103000E1800200000340000094C40030000000000613D51100D1D030363211B20ECC0020000100132205B0200000010020000000AB70105BFFFFF00000378830046B40000316513402184810000000000000000000000100990200027BD01005BFBDC800004465480000C00C110058341D18F4000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .mem_init2 = "00000900108200E6BFA7FC1F788D000000212C790000804F77001E446D00DC08000000000000000040000680008800E2BD840313C1D40000005173A90000C0044200474C8D77F284300000000000060400180171800C00028240063C0C400820046E0FD10080FDF67C00CEF2C550A544A400000000001C0000401F798200200041C32004013408200F98CA6921DE40008000DE7816E88580046803060000002000000601380A3000EF00000002204400068C16690428400300018F9CF8C27FC00980110E0000003800001416CA04180882C000000200440112EC70FD08104003000014AC28237F701078001020166004200004100C020010EB70100020000C03";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .mem_init1 = "FF8138784902000300013A8E56022B0FF2F8005900080000000020160CA2008A01C8000051C04425CEFDF9957D244003000205C00003B0186670ADCF6B2EC8100408201D1764000580FB1001210048044AF88A65102940020000250556EEACE2FCD01020400680095BA400001810800D8C180003A000800D0221A1DC2802400300000418688299DE787C08395800B008A0004408134250089D1C00017000801DF23AB938341E7B8000000CE864A8B2027B70001EF00040044002043EB05E27C0485800005007883126D3FDC5532A1E0204006BE9641A7D23999C0000000000000000041A8A4AA04C3C8C0000010E00162BDFE8990D2C40030001BE7DC07AF275";
defparam \VGA|VideoMemory|auto_generated|ram_block1a123 .mem_init0 = "6A980000000004748000040C001E000063D4707F62F38213C71DA8E5016178F86018DA3B4865F3A7CA87000000000E80000004191A06200042F003610220421B26F0647903E459BE60042791384060BFE0150000400002A0800004151086E9C0087874600000402A87A83150152C785B6297641E60057B97F5C45AD12DEFD280C000041A9804A020AEAD80004100431A574E6490058FCDC0012F29DE5040DC939DB100B840000440C000040A3C04A00009640000A000013BFDA5B2F026060DD406B804DB6821E7FC5E86B2E02C7F6A009000040002A74000D4CE1000E040011956DE1D900C03AC1D2E2803AFD748D8F85D674180B64008008000044240625000";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a171~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a123~portbdataout  & ( ((!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & (\VGA|VideoMemory|auto_generated|ram_block1a99~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a147~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) 
// ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a171~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a123~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a99~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a147~portbdataout ))))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a171~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a123~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a99~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a147~portbdataout ))))) 
// # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a171~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a123~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a99~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a147~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a99~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a147~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a171~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a123~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .lut_mask = 64'h404C434F707C737F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout )))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .lut_mask = 64'h330A0000330AFF00;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w3_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFC9200029DFFE7283DA79FFFFFFFFFFE7C2C00011DEFFFE9ABC93FFFFFFFFFFFF0000003699FFFB501DF17FFFFFFFFFC71000017D7FFF9B8664B0BFFFFFFFFFC3B80002F73BFFBBF76EAD1FFFFFFFFFE6500005E377FD275E80DD9FFFFFFFFFE6500003D777FDBAB9013AEFFFFFFFFFF4E0001FF37FF07EA4018217FFFFFFFFF000002F8E6FC9E6480001E7FFFFFFFFF420005FDCEFE15A203E7A43FFFFFFFFF22000778E67F86004FF2533FFFFFFFFF66002E78FD700003FFE0809FFFFFFFFFEC005EF7EE1400176E80C9EFFFFFFFFFAC01FEFF9CA0067F7EC9213FFFFFFFFFA603FDFEFDE837F377B042EFFFFFFFFFA00FF3FDDD407FF79D79010BFFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFF221FFFFC9DE20E945FE10343FFFFFFFF862FEFFCDDE95F6FAB16004FFFFFFFFFEC7FDFFE5C2BAC0EE9880142FFFFFFFFE11FDFFCBDB67970DE820384FFFFFFFF263F3FFFBE6432F0FAB9C382FFFFFFFFA2FFFFFF7F303FFFF25DF581FFFFFFFF67FEFFFF1FF4FFFFFF46B841FFFFFFFE21FFFFFFFFA8FFFF68A408317FFFFFFFC1FFFFFFFF33FFFC814B3FF87FFFFFFC44FFFFFFDFD33FF6251F9DF47FFFFFFEC4FFFFFFBCFD1FED4FFFB1FCBFFFFFFE05FFFFFFCFFD0FC1FFFFD2F47FFFFFF801FFFFFFFF7E4FFFFFFF8BFC7FFFFFFC98FFFFFFF3FF8BF7FFFF53F5BFFFFFFCD1FFFFFFFFF5FDF3FFFF1FF9BFFFFFF0FDFFFFFFFEFFCCF97FFFBFE1FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFF3FEFFFFFFFFFFFD96BFFFBECC7FFFFFF3FFFFFFFFFF3FF731FFFEB5D17FFFFFEFFF7FFFFFFFFFFFFFFFFFDB0AFFFFFFEFFEBFFFFFF7FFFDEFFFFCB72EFFFFFFFFFFBFFFFFF3FFFCFFFFFE39997FFFFFDFFFBFFFFFFBFFFF37FFFCDD8A1FFFFF3FF1FFFFFFFC7FFE45BFFED40DDFFFFF3FE8FFFFFFFF1FF81FCFFCC1C72FFFFFFBF8FFFFFFFFEFF75BFBFAF3ED2FFFFF7F1AFFFFFFFFFFFFFCFDF028149FFFFF6EB8FFFFFFFFFFFD3F3F7C11C88FFFFFEDFFFFFFFFFF8853809278C02007FFFF65FAFFFFFFFFD1CE03A1BEF08307FFFFE9FEFFFFFFFFFFBFFA403F820607FFFFD5FAFFFFFFFF8CB0B0C1FFF0AC0FFFFF726BBFE5FFE6CD5002419EDA801FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFF56131FD6FFFF5A96C9201F05E03FFFFF801ADFE1FFF9E703CC811F81007FFFFECE98FFE07FFE9D801D003FC580FFFFFEDD64FFC07FFE0AF000002F4E003FFFFF07FFFF007FFE717BFC001F70011FFFFF6FF09F803FFB9002B1E01FB0050FFFFE8BFE7E805FF9F000001C3FC8045FFFFE8DE0FA001FFFFC000000632C18FFFFFF67FBA4003FFFFE000001437B349FFFFF8EEB48000FFFFFE4000006FFA0AFFFFFF38780001FFFFFFB7000079A80CFFFFFF00E80000FFFFFFFF0401F3FC097FFFFA44E00000FFFFFFFFFEFCFE000CBFFFFF03A000007FFFFFFFFFFFD146087FFFFF798000007FFFFFFFFFC3FD28187FFFFE8800000007FFFFFFFFD8B0EC087F";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N27
cyclonev_lcell_comb \control|colour_out[4]~20 (
// Equation(s):
// \control|colour_out[4]~20_combout  = ( \control|gameover|altsyncram_component|auto_generated|q_a [4] & ( \control|bloodout|altsyncram_component|auto_generated|q_a [4] ) ) # ( !\control|gameover|altsyncram_component|auto_generated|q_a [4] & ( 
// \control|bloodout|altsyncram_component|auto_generated|q_a [4] & ( !\signals|currentstate.gameover~q  ) ) ) # ( \control|gameover|altsyncram_component|auto_generated|q_a [4] & ( !\control|bloodout|altsyncram_component|auto_generated|q_a [4] & ( 
// \signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|gameover|altsyncram_component|auto_generated|q_a [4]),
	.dataf(!\control|bloodout|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[4]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[4]~20 .extended_lut = "off";
defparam \control|colour_out[4]~20 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \control|colour_out[4]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N3
cyclonev_lcell_comb \control|colour_out[4] (
// Equation(s):
// \control|colour_out [4] = ( \control|colour_out[4]~20_combout  & ( (\control|colour_out [4]) # (\signals|WideOr22~combout ) ) ) # ( !\control|colour_out[4]~20_combout  & ( (!\signals|WideOr22~combout  & \control|colour_out [4]) ) )

	.dataa(!\signals|WideOr22~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|colour_out [4]),
	.datae(gnd),
	.dataf(!\control|colour_out[4]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[4] .extended_lut = "off";
defparam \control|colour_out[4] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \control|colour_out[4] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a52 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init3 = "000000000000004206580000000004800000F7908EFE008168404060000012006F8EA0F830000000000000000000000002E80004A000100000000D0618B13840602440E190181028B06481E2D000000000000000000000013CB00E02800006400000003610B8D9800018756006000C00B2BF0F0B70000000000000000000004007000C00000000800000004C41207264505C4660088002E0BCF65841F00000000000000000000050222210000000008000000003E2802810584C2060502000345E8720DAB00000180000000000000008050601D000000180000000E4602000409400986181570922FB26820550000F80000000000000005A16C0807000000080";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init2 = "0000004C364000481C000060880111825F0A2834C000600000000000000000206428500000000180000002983B800001030000601148040467A51E04E0140000000000000000000275008000000001800000035817800005800000602080CA0125D2CE03C280000000000000000000020192000000000000000005C0070000000000006200400C006E890824D000000000000000000000010138000000000000000003800000000000000021001B44004A440780C0000000000000000000000101D4000000000000000096000000000000000060100510206F382F69000000000000000000000000120000000000000000007A00000000000000006012001491";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init1 = "64EC126E00000000000000000000000000000000000000000000000000000000000000604000010038D9040B0000000000000000000000000000000000000000000000000000000000000060000010828C5440380000000000000000000000000000000000000000000000000000000000000060000020081B245800000000000000000000000000000000000000000000000000000000000000006140051004EED11800000000000000000000000000000000000000000000000000000000000000006100040012B7BE20000000000000000000000000000000000000000000000000000000000000000061002408001489A000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000600A10201015CD6000000000000000000000000000000000000000000000000000000000000000006188040C0A1E3900000000000000000000000000000000000000000000000000000000000000000020022504019F9000000000000000000000000000000000000000000000000000000000000000000061840000002F58000000000000000000000000000000000000000000000000000000000000000000202030028132D000000000000000000000000000000000000000000000000000000000000000000020826041000C80000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init3 = "000000237400200003000000000000000000000000000000000000000000000000000000000000000000002020210030080000000000000000000000000000000000000000000000000000000000000000000020008110C0000000000000000000000000000000000000000000000000000000000000000000000020044010000000000000000000000000000000000000000000000000000000000000000000000000208800001000000000000000000000000000000000000000000000000000000000000000000000002040890011000000000000000000000000000000000000000000000000000000000000000000000020780880080000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init2 = "000000000000000000000000000000000000000000000000000000230001890000000000000000000000000000000000000000000000000000000000000000000000002802004001000000000000000000000000000000000000000000000000000000000000000000000020030A1000000000000000000000000000000000000000000000000000000000000000000000000022001000000000000000000000000000000000000000000000000000000000000000000000000000210012001000000000000000000000000000000000000000000000000000000000000000000000006000000030000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init1 = "000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000202810D02200000000000000000000000000000000000000000000000000000000000000000000002020011416000000000000000000000000000000000000000000000000000000000000000000000060000018C5000000000000000000000000000000000000000000000000000000000000000000000082002804050000000000000000000000000000000000000000000000000000000000000000000000C0200400450000000000000000000000000000000000000000000000000000000000000000000000C000020000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000C00021A0010000000000000000000000000000000000000000000000000000000000000000000000C0401120300000000000000000000000000000000000000000000000000000000000000000000000C0004000280000000000000000000000000000000000000000000000000000000000000000000000C0005200000000000000000000000000000000000000000000000000000000000000000000000000C2001050040000000000000000000000000000000000000000000000000000000000000000000000C84008120000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a76 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .mem_init3 = "0906E00B610D408020030424440702024D5072A161001EA89D4803CC00679820000164000AA04211AEBFE0617895814042128000C6000000FEEE3020A0006877DA941CB17F020201000726000CA0003BE57D50BA5A00068AB00700168C00008025B4B0204100121B6A8879C001F0E0000090080004200073D83E207D7200068D20038026A0240101CEA5C0420100A59597473F90011C000000142000300C047FAE38000D020041000000C80280640000772300000107DB77398A181A127300040454200003B70E825F760C690805004008009000104016007B9100016450A4BDAE3AC60800C100091418800007930FFEF67F12E55809000000001000D4001000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .mem_init2 = "7E608600A133541241D92163C0020040385A00000600181EF0A50DA54A46400080002001244040007C406385007C8A000E9002ED330320006820284016002B917047064D210080000042000340005000C6A03C6C7C70150036C0080A4E38C00824C3C00005000A70F03F0A6870810001A880002102000000C24053CA55E02A006608220333E208C82499080016600701A07D0A64F0D1C00260000003818020008140FFFBFEC02807D000074BEB7620C00228C040444004C1803E004BCD72000048040070000020000280B40404005004C00003007A6091484C254000A00001408000020D28A42220030200D000114000070176000082A0EF80000000058941B4";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .mem_init1 = "2503800001000280E0003037C02371481C8C00900431420E158131000105432C0000000004044F5025D00000004002803001C7FF3FC20121358A0150142044442D412E0000021CA00000000006041C11ED3481800200008010040CB68BCEE031C4C0017C00A000884CF37002000072800008000000002280819101000C00010010521472180016028380003000145000FD6B49050001CE000200000000000319900000081000018030001E155000000068010120009100048256C6822007A00000000000000006F000B8004024000180381B00C0B0003020000000000405000041AE1520501FA0000000000000000A994960002004000180287E08F8A0001040";
defparam \VGA|VideoMemory|auto_generated|ram_block1a76 .mem_init0 = "1100000000240002129AF250207E000000000000000004147800000040000100301085EC8000020020840060000420221F0EDC2001E80000000000000000005020E000004000000010C3F0FE4003060084000040201620087C6FB6000F10000000000000000000C285A000020000000038E448B4E000082808200000001100017327D1003E008000000000000000000013E00100000001800002328D600108401802A28000100000440BE600E328000000000000000000D0231040074000008000057003080DE02040001100400000027315D207AC0000000000000000000032AE5800000000030000027092381C5020E00228400010001017857C381C000000";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000C00000010A0000000000000000000000000000000000000000000000000000000000000000000000C0000008010000000000000000000000000000000000000000000000000000000000000000000000C0000040010000000000000000000000000000000000000000000000000000000000000000000000C8000010000000000000000000000000000000000000000000000000000000000000000000000000C0000308000000000000000000000000000000000000000000000000000000000000000000000000C0000288000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "000000C0001198200000000000000000000000000000000000000000000000000000000000000000000000C400001820000000000000000000000000000000000000000000000000000000000000000000000048500218000000000000000000000000000000000000000000000000000000000000000000000000C8400028110000000000000000000000000000000000000000000000000000000000000000000000C4000120010000000000000000000000000000000000000000000000000000000000000000000000C1000020010000000000000000000000000000000000000000000000000000000000000000000000C1000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "000000000000000000000000000000000000000000000000000000C0100008040000000000000000000000000000000000000000000000000000000000000000000000C1000000000000000000000000000000000000000000000000000000000000000000000000000000C8002001000000000000000000000000000000000000000000000000000000000000000000000000C0E040A0020000000000000000000000000000000000000000000000000000000000000000000000C02010800100000000000000000000000000000000000000000000000000000000000000000000004408020D81000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000C40112C21000000000000000000000000000000000000000000000000000000000000000000000004080025A000000000000000000000000000000000000000000000000000000000000000000000000410406008A0000000000000000000000000000000000000000000000000000000000000000000000402020000000000000000000000000000000000000000000000000000000000000000000000000004030A10108000000000000000000000000000000000000000000000000000000000000000000000040D002010400000000000000000000000000000000000000000000000000000000000000000000004010950004";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a76~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout 
//  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a76~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout  
// & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a52~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a76~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a196 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .mem_init2 = "0000000000000000000000000000000040000000000000000150414900000000200400000240000000000000000000000000000000000000208000000000000000800B800000000000600000100000000000000000000000000000000000000110000000000000000023A8A00000000000D4082DB480000000000000000000000000000000000000A400000000000000000000080000000000000023040000000000000000000000000000000000000019840000000000000000004000000000010C1AE18A000000000000000000000000000000000000000CC0000000000000000000000800000011A005050400000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .mem_init1 = "0040000000000000000012801000000001011195560000000000000000000000000000000000000000110000000000000000203800000000000066214660000000000000000000000000000000000000000B0000000000000000C008000000000061E2008F8000000000000000000000000000000000000000021004000000000000000000000000000007C1058000000000000000000000000000000000000000000250000000000001000000000000000000028780000000000000000000000000000000000000000000100000000000030000000000000000100501800000000000000000000308000000000000000000000000000000000C040000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a196 .mem_init0 = "00004007016000000000000000001008222000000000000000000000000000000006000400002009020C000742800800000000000003000800000000000000000000000000000000000000500000008018900011C2080000000000000000001000000000000000000000010000000000000331C00000000351380020820000000000000000C000100001100000000000000041400C02011000068000008000040028000C488000000000000002000000000001D0000000000000003000000000FA63D8001682811080000002790000000000000024028000000000140000000000001482000800030225A6280800050040000009070000000000000100000000";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFF8F3F3FFFC9AFFFB66CCFEBFFFFFFFFFFFF3EFFFFDC9CFFFEF7D2B0FFFFFFFFFFD77FFFFFB9FBFFFDFFFD3DFFFFFFFFFFE7FFFFFE75DDFFEFFFFFF8BFFFFFFFFFE77FFFFCFBF7FF9F071DCEBFFFFFFFFFE2EFFFF9FB37FFFB038C76BFFFFFFFFFF39FFFFBD737FBF4FF037A4FFFFFFFFFE39FFFE7FA7FCF770C00FB4FFFFFFFFFF3BFFFDFEBE7FFF9D0003DCFFFFFFFFFFBFFFFBFBE4F867420CE3E47FFFFFFFFF3FFFFF7ACE3F7A00EFE13EFFFFFFFFFFFBFFDFFDDE7C0002FFB07E3FFFFFFFFFF5FFFEFFED78000FF7E0F89FFFFFFFFFF5FEFFF9CCB801FFFF88B87FFFFFFFFFFBFFF9FEDCE83377EBC57E6FFFFFFFFFFFF7F9FFBC76FB7B74FB7DA3FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFF3DEFFBFD9CD18B3EFFEDFE7FFFFFFFFF9DCFE7FF9EC079E5F90BFE7DFFFFFFFFBDBFEFFFBC731FBFCFFFFF7FFFFFFFFF39FFDFFD3FDDA480EFFFFE3CFFFFFFFF79BF3FFF3EDFF309F9FFFF7C7FFFFFFF3DFFFFFFBEB7BFFFFFC97DFF7FFFFFFF3DFEFFFFFFCF7FFFD9F16FBE3FFFFFFE7FFFFFFFDF22FFFF503D4E7F7FFFFFFE7FFFFFFFFFD2FFFD0073EF7F3FFFFFFEFFFFFFFFBFD1FFF1F0FFFEFB3FFFFFFEFDFFFFFFDCF97FEF3FFF9FFB7FFFFFFC3FFFFFFFEEFEFFE3FFFFDEFB3FFFFFFA35FFFFFFF7DE1FEBFFFFD4FB7FFFFFF820FFFFFFFFDFAFE3FFFFFDF3BFFFFFF840FFFFFFFBF7F7F7FFFF7FF77FFFFFF83DFFFFFFFCFCFAFCBFFF3FFFFFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFBFFFFFFFFFF7FF78F7FFF7ED97FFFFFF3FFFFFFFFFF7FF52DFFFFF3CA7FFFFFF7FF3FFFFFFFFFFF5FFFFEFEAD7FFFFFE7FF3FFFFFFFFFFEFFFFFDE334FFFFFFEFFFBFFFFFFBFFFCFFFFFCAE867FFFFFFFFABFFFFFFFFFFF4EFFFEDBF9FFFFFF9FF8FFFFFFFFFFFBE15FFFFFFDDFFFFFBFE4FFFFFFFF7FFFFFEFFBFFD1FFFFFF7DE1FFFFFFFFDFF4FEFFFF5B43CFFFFFF709FFFFFFFFFFFF1E3FF9C02F9FFFFF7FB9FFFFFFFFFFFCFFEEF3F99FCFFFFFEBF8FFFFFFFFA380FFAEFEFFFE0FFFFFE1FDFFFFFFFFEE97FF5FF83FFF07FFFF37FF7FFFFFFFFEEFFE7E7E6FFE0FFFFF3BFE7FFFFFFEDFC0A87F5EEDFC0FFFFF13DD7FE1FFC644B0023F1F79280FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFB7FDBFF3FFFF0235EB3FDFFFE01FFFFEBBF9BFE2FFFD883FECFFFF3B005FFFFE1F7DFFC07FFFF9FFFFFFDFB8809FFFFE5CFBFFE07FFD13FFFFFFDFCC00BFFFFFBFFCDF407FFE4AD7FFFFFF04011FFFFF7FFFDE003FFCF00193FFEF6801FFFFFFA7FF7D001FFFC00000AFF7600D8FFFFEF1F859003FFFF800000247681FAFFFFF44F1BC001FFFFE000000C33E33BFFFFFEAFDE8001FFFFFE8000003FF7F9FFFFFF0DF60001FFFFFFF78000A7C1FC7FFFF880600000FFFFFFFFAE01EBE7FCBFFFF960E00000FFFFFFFFFEFDF23FFD7FFFFCD7000000FFFFFFFFFFFFC4FBF8BFFFFE3F0000001FFFFFFFFFF1E89BF03FFFFF0400000007FFFFFFFFBF1BC5E87F";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N9
cyclonev_lcell_comb \control|colour_out[5]~21 (
// Equation(s):
// \control|colour_out[5]~21_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [5] & ( \control|gameover|altsyncram_component|auto_generated|q_a [5] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [5] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [5] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [5] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [5] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [5]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[5]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[5]~21 .extended_lut = "off";
defparam \control|colour_out[5]~21 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \control|colour_out[5]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N48
cyclonev_lcell_comb \control|colour_out[5] (
// Equation(s):
// \control|colour_out [5] = ( \control|colour_out[5]~21_combout  & ( \control|colour_out [5] ) ) # ( !\control|colour_out[5]~21_combout  & ( \control|colour_out [5] & ( !\signals|WideOr22~combout  ) ) ) # ( \control|colour_out[5]~21_combout  & ( 
// !\control|colour_out [5] & ( \signals|WideOr22~combout  ) ) )

	.dataa(!\signals|WideOr22~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|colour_out[5]~21_combout ),
	.dataf(!\control|colour_out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[5] .extended_lut = "off";
defparam \control|colour_out[5] .lut_mask = 64'h00005555AAAAFFFF;
defparam \control|colour_out[5] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a220 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [5],\control|colour_out [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a220_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA00000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA00000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA00000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .mem_init1 = "000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA00000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA00000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA0000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a220 .mem_init0 = "0000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA00000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA00000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA00000000000000000000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a220~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] ) ) # ( 
// \VGA|VideoMemory|auto_generated|ram_block1a220~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a196~portbdataout  ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a220~portbdataout 
//  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a196~portbdataout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a196~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a220~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a148 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .mem_init3 = "DFE07EF854081980000000000000000000000000C021001F973988119FAC7B0020437B77FE3FD00000000000E84003000040C000000000000000000004000E8080024BBFC000007A8FCFA46BF802045402E49D70203A00000020100000000000000000000000016400287A0038034020BFFFFF76A0FDF12009B5040816A0000000000000000000000000000000B0C86C8582ABEB5E5F8B87C19A00007000080AC88300080E02000000401000000000000000000003D70B7F1DFFB7E0ECBF835F2800000000000DEC7E00001840408000004000000000000001A3000001FFFFFFFFFFFFFFFDFFFFFD48800004000007F02C000128400100000064140000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .mem_init2 = "100008E017FE0F07EC7000101200000FB3BEFFF7D20777FF2AE76FF0240800000022040000000000005C78501873FDFB7B8FFF3FFE000000EFFF803FFFFF8801F11FF00022200000001808000000000180AFFF902000094C2FFF0FD5FFFF3F80000000000000038000000000403000000024000000000806A3000030200004B0FFF61EF6BF98E1F3FEF8007FA4000019A000FFF00060000000001800000006FE0801D04003000FFFE9FFFC5FF67E18BCFD67FFA15FF07FFEFFFF8F28500008000070206380003B81283700401FFFFDA00025483F800901CA0B018003FFE037E4FFFF7FE80000080000592000C08085BE028090807F0223001800F1EF86F9D600";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .mem_init1 = "FFFFFFFC04400000000000008000800000500801000000006045FE82FFB302544A207A7FEE00254000400B00010913DFF40248180000080000082003200000206140000006B7AF5800DFC7EFE0002000D83FFFFFCFFFE0001304400000080000004CC3055080802264FFA7064FFDF2E1AD7FF5FDEA50008BF8800000000007F60000000060941000000320612080C02044000009FFFFFD2BDFE00BFFFEFDA01F04000000000007FFFFFF0374802A0400004000058180802044000006BFF0001C000003D0407DC011300000000000003BB7CC102220000080004000001000803042005008406FFC0000000C10812220E00000000000000000D040803020000080";
defparam \VGA|VideoMemory|auto_generated|ram_block1a148 .mem_init0 = "0040000000500020C000F801D2F5E4000009800000007D080000000000000EFF2740001080400080000000000002C0308A8A4007214118005038003020003C3000000000000001DCE1604010000000800080000000000B48800DA0040000000038001700E0001E000000881000001418E0CC1E500850C2C0800000000000000C880020B600000000004040013801FE000001E80000000F200C02BB94810000C080000000000000012170002202000000910000384C21E100000005980389088407E4818061990000000000000000000005801C011C8480000672C0043A278080000011040084214AB00001082002004000000000000000000000800100844000";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a172 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a172_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000020477A0000922CA00662DA00000000000082500000800000008000000400000000100000000003810001190A3A0E03000100000000000000000E0000022000000E00000004000000000000000000002000022380BC820000000000000000000000000000040000001000080000000000000040000000000000000C00895C000000000000000000000080000004000000000040000800000000001A04000000000000000000E40000000000000000000000822100040000004000800000000000000001222000000000000000000000000000000000000010400A0A00000000009004000400000000000000804180000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .mem_init2 = "000020010000000000E00000808002000000800000030000000000000000030200001CC380000002000000000000000015000002018402000002800C0020000000000000000000800000000201381A1080000000000000001000007001600000000A0000028000000000000000000000105000000000000001F810E4D044C08783C80890000000000030408010000000000000000000000000001000000000002000C000000108800436F76C0400000000002401000000000000000000000000000800050000000000152A000000000005F9398C080000000002EE2000000000000000000000000000024000000000000008040000000000251AA00C00000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .mem_init1 = "00580000000000000000000000000000000400000000000000000000600000005329A08C000000000000C400000000000000000000000000000200000000000000000000F000000FED2F000C000000000000840000000000000000000000000000000000000880000000000060000013F294000C00000000000009E0000000000000000000000000000000000000000000000000000000122E90000410000000000028007100000000000000000000000000000000000000000000000000001C940000040000000000004000001C00000000000000000000000000000000000000000000000050F940000008104402000000000000000C800000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a172 .mem_init0 = "0000000000000000000000000006B9900000021832006600000018000000000C000000000000000000000000000000000F000000000BFEFB800024F01002800000006000000000001C00000000000000020C0140000000003C8000000007405000000F0012050000000050000000000000380000000000003533E2BB067C00005F000000000AF48000000500121690000000280000000000000040000000018ECFF9BF14FB9BFFFEAA00000000254DB80000DFF00026A80000000800000000000000018000000371FDF800AF435CEFC1FBF60001FFDE420040000BF84482088000000000000000000000000A00000310E50E400049F658002109FFFE2A0203C1";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a100 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .mem_init3 = "B9DC00004061013C6CDB095002C19275068005DC0520C07077AE5C886B800000F0010060300AC80083DC1001B100013D8B6F2B1031F0A76B035882988F7EC0742F6FFA5066800F000002000000026800470800004050099788009FB0012843E4711C706D8827C04A021D5EF03714008043000000000200008E890000100000FF3A5FD0E001F024579510900B937480340004F07CF1008180720000C300000602003C00802840000AADDF6CD029A02270A3D50804ECF74200040609F274008B404000000000000A0218F615C02800001F0FBBFEA000A02552BBAC6C01203C4F801A0DCE682900434050000000023000188F9C0BC000000B3E764DE5820C0059CC";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .mem_init2 = "C47C8A00F28D97742D0779E7000348A000000040021A4C0145E00087C540083D8A81EB4520409D30C9F04200ED47FE4A3607EAD0000560605240004020420800AB4082010800083A5A3A368220007B73AFBC2B816B437FCCD80E98E00000114008600001404200007E8884203600063E6DDBD40003A042493BED98009087D447C8055FB67FF800002A600400001A800050B418006F00033DD84C580025203EEB69E028A00005EC3ED010A6F0FFFF58101000000023001200AAF400008200009E6826280089603BEFFFF88240000894152028BB9F000000074020080800020020288200085E000054305A14015960393892F94008000BC72A001171DE04804000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .mem_init1 = "4050480100010080551E009C27800218716A0807E9A019E13FB6800C0012C56C0000A1F70B7B80003331820000051014EA6405481D00021852DB1C8886C807C9B3FD0117005F5EEAE701FEB74ABCB0002384C82000800000198A02801800003CA6B2256B1003FF826160C17386B240204310868728A80000E04AA02000090024B3FD81002C00003B473558DA0E0138C9288900078001044A054B000762002600D2B10C2000090000539C02001000001A9B1EB0349903FE3D250280BC864106182177FC6F69505524F1B1030000000000EE900800014200542B697C59638100041402416CA0C0F20808AD3EFF54A008A4192C10A000020040BDC8800224000052";
defparam \VGA|VideoMemory|auto_generated|ram_block1a100 .mem_init0 = "1EB5D22090404021030C2190E000446118887C6F085221FC0D58370600090061F3FC8008090000E5136AAC001043103A2451705359811996239000070002404009ED1222100400307F08800481000042A1391001D046808446CC081F7827ABA653DC200F00209180008C0E48000400D0DE08018A184001B1D31028023B8325469434844880529369330C7065781B0000040702845002044169100A10200002C8EA00101CF3000400206430660023922873A1E0B9380464804C0601290401024066680CF0D60003A9BD00001DCC081100A0443200001BF3291007E0697C2049009C2401261202000079B251F2680005508A8000D600020620002042602436A080";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a124 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [4]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .mem_init3 = "929F0131601280800002156003E040F2380000100A0210000000000000000000000000000514800046080282E8067E000002601001C435777DA004004308B0C0FA00000000000000000007E0001E0000B2F5C08420003E8000002161B3E1CFF0000008002281008865700000000000000000B810004F0000004531AAA028000000000008A800001E5FB400007A80001094C40030000000000113DE90048580003023D081F4910000000060021BC3D7E00000390490000018A1F0005BFFFFF000003E08D104D5800088023124042948100000000000000000000001009002006236F0100577FFD820004E7599000080040400791060B4BC000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .mem_init2 = "8000004009020000BCA465A14A091020003B02F80000800CFA003C000C117C002000000000000100000004800A0E00869180069400401000005199E80000020C5A005D584E024E842000000000001080001801F08AA200209544C3960F4000000466BDF00086D0078200AAFDA5165BC21400000000001080010012E1601A30005C401004302480000BA83C790201000100013BBDA0706C80020402040000880801001400920C6000E380000402204000078C6C680376000300008A458A43134009080E060000300C28101000300418008340100402004C0112E268E405024002017A159458070DF0157400180049800000000003B826101AEF30100020000423";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .mem_init1 = "EFFDB358790642020001592820006D1FF73400480608000800002400D68400111F680000718044055EC8E254222C000200000E1000021C7840941050101018080804240800C200010068000121004005B8F109F40A5C000301802F5AC232D38932C8A000402440082540841305124001A4180000A0001C0FAF60F04C3508000200000F690903328E02FC2C0B08003000600080015030D80C0914000170000A9CF6B270681F14219100000E280C3DFB02FF0C201EF0000000000300072162850CE0D800005060083CEBE13454120E060202008BF14874F661488900000000000400000024C902602C1A8C0004006206175C102428067A000200035DC40801FDF4";
defparam \VGA|VideoMemory|auto_generated|ram_block1a124 .mem_init0 = "97D10000004006049000002091188000275C0080A3F5801856DF33440339187D6010DA24004103E58D91000040000380000000010008B000205D04050220000CD1B7C15802B817D8400964F1B08307BFECC10000400002008000000808800A003EF8046000000802E8FB783005E60BF9E509269F58867DB2D7D0202000002900C00000038882200133D48000402007194E4F9410CB882C320E1B2BF7D8805C9BEF900000000000C00000002A41C1A000A4EC1000E000412D821F663038067D870C7A84E84005FFDC5D8F90300E050D00C44000004D204000653A1004A040011A33F932300002E5CB42AA83EA0410D8A87E330270BA400400E100006000048400";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a100~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a124~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a148~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a172~portbdataout )))) 
// ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a100~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a124~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a148~portbdataout  & (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a172~portbdataout )))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a100~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a124~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # (\VGA|VideoMemory|auto_generated|ram_block1a148~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (((\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a172~portbdataout )))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a100~portbdataout  & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a124~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a148~portbdataout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a172~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a148~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a172~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a100~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a124~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .lut_mask = 64'h0207A2A75257F2F7;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) # 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .lut_mask = 64'h444400C0777700C0;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w4_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a53 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .mem_init3 = "00000000000000020800100000001A0000008FBE0F7F808020506021001010085E0EA0F010000000000000000000000010600004E000100000000E4488B58A005808016140100000A8AC81C37000000000000000000000218800180E000004000000006500800A401090C46186040580312F0E9D70000000000000000000000030000908000002400000002410C03C2000826020888002F054745851F00000000000000000000050C2000810000001000000000DE26020104801C821D00000ACCA8CA1FA3000001800000000000000200800104000000000000000C4624000511C801861116100023B64A64440000F800000000000000050A000C05000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .mem_init2 = "0000000876C0000000800060D91811C0CC42A014C000700000000000000000001000100000000100000003983B80000400000060D1C80400479516144014000000000000000000064420B00000000000000003581F00000120000060208042447D732A03C280000000000000000000020120000000000000000005E0000000004000006200000A08EE890A1490000000000000000000000021E000000000008000000FC00000000000000062001360080BC50F0340000000000000000000000076000000000000000000CC00000000000000002211140024EB290F19000000000000000000000000000000000000000000000E000000000000000022529C1C10";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .mem_init1 = "E6480EE600000000000000000000000000000000000000000000000000000000000000220080015038D9002E0000000000000000000000000000000000000000000000000000000000000022410010200C4500200000000000000000000000000000000000000000000000000000000000000020414040081B290800000000000000000000000000000000000000000000000000000000000000002040400010ECC17800000000000000000000000000000000000000000000000000000000000000002180604202F63E30000000000000000000000000000000000000000000000000000000000000000021C0A0080206ED8000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a53 .mem_init0 = "0000000000000000000000000000000000000021CA19001211F480000000000000000000000000000000000000000000000000000000000000000020C810040AFFBC80000000000000000000000000000000000000000000000000000000000000000020C4200001D050000000000000000000000000000000000000000000000000000000000000000000604400000064F800000000000000000000000000000000000000000000000000000000000000000020A074028173B000000000000000000000000000000000000000000000000000000000000000000020A04000414A80000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a77 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .mem_init3 = "0904A0072104810170220004440100018B5062A3218016A8C148034C004010400005020030B64211A6BDA06938EE0361580F840640040202FAEC3222A10038671A941EB1A0020200000040000120002A7541708B02281E1322068034080000006534B022410092196A886BC40068E0000010000002400052D83E20797700014480230824200001004EA5C042010125959147778800074000040CA000102C047DAE38000D060020002801002600450000332341400105DB67318E58100FE180000C028000010F0EE689460C650848604000001422104004003A1191037882A4AFAE393E80003300000416800005D30B34767D1689518000000000006250400000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .mem_init2 = "63608C001F6B541241CE038380010000201D00000201B817D0A50DAD0A428000000000222040500038407109004C8A000E500008050800000002620002006817504506452900800000420024E0000000C6A03A047C9015003680080E00A000000042E00008800360D03D0A605080C00008020002820020004240537A0A202A00750823012328008000888400044007C0A0410A0830D4000040000022018020008140B3FBFC40280788000F9BEBD0004001B8C00000200041803E00CDD512200000030010800000000280F40406805015C00003002D2D01E0021E4040002003418000063D28A0000062000090100110000501FE000082A0EC80000000148245B0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .mem_init1 = "015C400000600100E0002034D02680010A80005010210800168161000105430C00000000060088822704000000800080D001D7F5AFC23801808A00101E2004402F410E0000021FA8000000000407910810808000000001801006182EBC0020008500001C008000A048F2700200007240000800000000402991A500000800000010720C62E80020403900001000A040009BCAC9050001EA000200000000000164910000000800000031860C3970002800B00100200011802C8E54C6822006100000000000000006F140900020140001003E120F80A00028000A01000004A0000251EE1520501B200000000000000000814008002000000100284A7B08B0000E00";
defparam \VGA|VideoMemory|auto_generated|ram_block1a77 .mem_init0 = "5200000040000000FA9BBA50206C0000000000000000001480CC000020000000100D1EBC800000009080006000008004931E5C2001EC00000000000000000000000000020000000030DBBE62400307100800004000042008CC7BB6000F900000000000000000004004000000000000003FE5D8E3C00000200021000000040001F362D1003A4080000000000000000040CA80000000000000001E3308400200A000602100000400027E4FA600F2280000000000000000004827180C004000018000035806000E20400800000040000003B71992076840000000000000000000014A100400000002000002F0DC300CD040000018001010081007815C3814000000";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a29 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init3 = "0000002351000002088000000000000000000000000000000000000000000000000000000000000000000022302020020C000000000000000000000000000000000000000000000000000000000000000000006228A12042000000000000000000000000000000000000000000000000000000000000000000000061B85010820000000000000000000000000000000000000000000000000000000000000000000000602C0000820000000000000000000000000000000000000000000000000000000000000000000000602E890091000000000000000000000000000000000000000000000000000000000000000000000060EC0880880000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000063000180800000000000000000000000000000000000000000000000000000000000000000000000690200480000000000000000000000000000000000000000000000000000000000000000000000006902A20000000000000000000000000000000000000000000000000000000000000000000000000063403200080000000000000000000000000000000000000000000000000000000000000000000000610024040000000000000000000000000000000000000000000000000000000000000000000000002000204020000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init1 = "000000000000000000000020200040100000000000000000000000000000000000000000000000000000000000000000000000200800642000000000000000000000000000000000000000000000000000000000000000000000002000211010000000000000000000000000000000000000000000000000000000000000000000000060202000C0000000000000000000000000000000000000000000000000000000000000000000000040202014800000000000000000000000000000000000000000000000000000000000000000000000422000000000000000000000000000000000000000000000000000000000000000000000000000004020220000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a29 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000400001A00000000000000000000000000000000000000000000000000000000000000000000000004040010160000000000000000000000000000000000000000000000000000000000000000000000042005000180000000000000000000000000000000000000000000000000000000000000000000000400044101000000000000000000000000000000000000000000000000000000000000000000000004A400000000000000000000000000000000000000000000000000000000000000000000000000000424008000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "000000000000000000000000000000000000004000100000000000000000000000000000000000000000000000000000000000000000000000000040002008020000000000000000000000000000000000000000000000000000000000000000000000C0000008000000000000000000000000000000000000000000000000000000000000000000000000C8400000000000000000000000000000000000000000000000000000000000000000000000000000C8000108000000000000000000000000000000000000000000000000000000000000000000000000C0001000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "000000C0000090200000000000000000000000000000000000000000000000000000000000000000000000C0001040000000000000000000000000000000000000000000000000000000000000000000000000C870130401000000000000000000000000000000000000000000000000000000000000000000000048400000000000000000000000000000000000000000000000000000000000000000000000000000400000201000000000000000000000000000000000000000000000000000000000000000000000004100000000000000000000000000000000000000000000000000000000000000000000000000000040000000080000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000040100008000000000000000000000000000000000000000000000000000000000000000000000000403000108000000000000000000000000000000000000000000000000000000000000000000000004AA060210000000000000000000000000000000000000000000000000000000000000000000000004B48608002000000000000000000000000000000000000000000000000000000000000000000000043E0300000000000000000000000000000000000000000000000000000000000000000000000000047C4021900000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "0000000000000000000000C5C3120230000000000000000000000000000000000000000000000000000000000000000000000043D1090800000000000000000000000000000000000000000000000000000000000000000000000041C700050A0000000000000000000000000000000000000000000000000000000000000000000000C0E02601020000000000000000000000000000000000000000000000000000000000000000000000C0E08908030000000000000000000000000000000000000000000000000000000000000000000000C0D00401000000000000000000000000000000000000000000000000000000000000000000000000C010900480";
// synopsys translate_on

// Location: MLABCELL_X39_Y42_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a53~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a77~portbdataout )))) ) 
// ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// ((\VGA|VideoMemory|auto_generated|ram_block1a53~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a77~portbdataout )))) ) ) ) # 
// ( \VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a53~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # ((\VGA|VideoMemory|auto_generated|ram_block1a77~portbdataout )))) ) ) ) 
// # ( !\VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a53~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a77~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a53~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a77~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a29~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a197 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a197_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .mem_init2 = "0000000000000000000000000000000882000000000000000D524000000000000004000002000000000000000000000000000000000000022000000000000000001868000000000000700200000000000000000000000000000000000000000200400000000000000000034000000000018C0FD8088000000000000000000000000000000000000000100000000000000000000000000000002400200C0000000000000000000000000000000000000038800000000000000000000000000000038C139803000000000000000000000000000000000000000C4200000000000000000000000000001AE006050600000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .mem_init1 = "002000000000000000000000700000000000C39C020000000000000000000000000000000000000000010000000000000000220C00000000000006E208000000000000000000000000000000000000000007000000000000000048000000000000002803008000000000000000000000000000000000000000000002000000000000000000000000001001418500000000000000000000000000000000000000000002000000000000000000000000000000040085000000000000000000000000000000000000000000000000000000000020000000000000001004802000000000000000000003000000000000000000000000000000000000060000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a197 .mem_init0 = "00000004406000000000000000001000036000000000000000000000000000000000000000000001E200000340A0000000000000000090080003000000000000000000000000000000000038000000701888000A04000000000000000008100000010000000000000000000000000000000020000000000000700000010000000000000001C01010000150000000000000000000000000000016000000000000004000004C0000000000000000002000000000A000000000000000300000000B78DB000029070000400000000C000000000000002C03002000000C14000000000000268C0030010302724806A6000000000000010B0000000000000300040000";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a221  ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a197~portbdataout  ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a197~portbdataout ),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a221 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .lut_mask = 64'h555555550F0F0F0F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a149 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .mem_init3 = "99E000F804089000000008000000000000000000203D0007D629B813B119FF00705CFDF3FFC3E80000000000A84010000040000000000000000000000080003E80025E3C7FFFFFF57034838000004008001D9D70C9A8030000000000000000000000000001000000000F07F00004BFDFEFFFFF04800203048377F60877800000004050000000000000000000016FFE6C84020980404074FFC99A0000700001082EC300080C1200000000200000000000000000000079C91FEFFFDFE0D7CA04E82000000000000DE00620001841428000002008000000000011F8000009FFFFFFFFFFFFFFEDFFFFF37F80001C000010F657FF01F8404300000002000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .mem_init2 = "10000F0007FE0F07EC7000101200000FD443FFC01DFC77FE8CEF8FF0244840000010000000000000005C78401F0DFBF993AFFF2FFE000000EFFF803FFFFF8901FD1FF00040000000001020000000000008A78040300009FC0042F0CB81FF3F800000000000000381A000000060200000002400000000013289020010400004FF2FFEF63F45A4FE73FEF8007FA4000019A000FFF0006050000000480000008082AA2F0C0037FFFFFFE1FFFF1FE1EA91CD2937FF8E5BF07FFE5FFF01F84000080000384058000033FC325748001FFFFAFF00376C7F83FE2EC5FF8100000130081B1F0043F800000800005820024000F070133FEF4141FFBCDE98008E2A00600600";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .mem_init1 = "0000FFFC078000000000000080000000007100000000002031C40F801FFFFEA884000047F1FF5A00000000FFFFF80C2008FD33E8A000800000488000008000002000000100B719F800C3DC1EE60020BFF81FC0003000000180057FF08008A0000000C0000080800771FFE007B07602F6A09FF5FDF5501CB0F80000000000000000000000608C8000000360800000800046004201FFFFFD23DFE00BFE3EF6601F060000000000000003FFFFF6E06280000000000400808000460000063FF0001C0000023F2D81D811C00000000000000CC001FFD6E8408080000000001C0000004000080D470FFC0000000DC00011EDE4000000000000000041FF6000A0000080";
defparam \VGA|VideoMemory|auto_generated|ram_block1a149 .mem_init0 = "0000000000600010000028205001D800000C000000007D0800000000000007BFFF40003090400080000000000003800802B00000DC80000000000000000021E000000000000000231B7FFF30304000000000000000000E2080058010000000001C0F080160011C0000000000000000001F20005820488080000000000000000C0800000000000000C24040030801FF000000200000020FA80C02BDD4A0A400400200000000000001C01000180000000002007E18A804000000009C980051123032310084288900000400000000000000060003000100800027AFC1140400808000000280009520007FF80008490010000800000000000000001B800100408000";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a125 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .mem_init3 = "06310124800380A000001D6403E1405020000D101E001000600000000000000000000001020400001208360A6816604000004114003436F885200100411C2040FA00000000000000000007E1000500006035C01000083E800002216503E14FF00000090048A8000075700000000000000000B81100230000407B112E440700000006020A182000C000000000008000008EA40030000000000713E69100D480803313502D68010000000000001D00F80000000104A0000008A474104BFFFFF000003104D100C600000016101000804800000000000000000000000100000000003AD00006CF80282000560D09000000009E005970400CB4000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .mem_init2 = "0000004000820084F3A788422C8A1020002275A9000000030400140421A55C0800000000000000000000008008060006BC84048DF000100000522AA900C0C00848007D5865B54E8000000000000014800C000370288200001F4409A20B20002004769AD100005000FE01EA3576D9574050000000000000E000400708805A00009F401004312080200BA09C690740000000019ABC70B8668000FC04000000282000001608D2020000B18000040300040006AC5C09019300020001AA8C1605D0C008041F08000000000C181414020000008240000403200401128478A530084003017A352C14241F30107400042004300000000413C820000ACEB0000021204422";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .mem_init1 = "EC99A2D90806420300005BA5E002F3EFEED00000020220000000241004E000043248100051E000240EDA5A5505140003000202780001975B12505F9FF20408000000241C04B40004816B180521000027E4B9020D0A16000301803CBA86333CFD4ED0000040249018045E04100E120004A4181004A100042E3B493B250018000200002FD96903149273F4BC21480030002000C40A0032D8888D341005510086B5443A2B692804076700003C28642E736457E8201EF00040008003040010468500C0181004516F863430E7F87505363E03060019E1214E61A17868000000000004800004060000E0007ADC1004011C06138F2D20580D3E00030103194BF80375F4";
defparam \VGA|VideoMemory|auto_generated|ram_block1a125 .mem_init0 = "F5090000004006401000040C1A02800027C010FF1DD802125268AD5401401CFD4001DAAC082DCDC836D1000040000B00000004081012B000664008BF02000209FACFB70803A506F9400C67D0B801839FC5C1000040000200000004051A0283206EFA8C6000200023FD42303081FC037BE429261E48057C12F7B4FFCFFFFFEE004000040E48428000294480004120031DBF5D80908E8FCC01690728D398035C139DA0000000000C004000040AC8803000FFCC1000A000012E851FBC3020061AF6087204E0000977DC4D865C903D057C007440042069004000D3BA1004A040011A14D5B0D02102E9BB6F2A83A9DA4C58A85C039A70B2C001006100040040064000";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a101 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .mem_init3 = "B3EC10004041050C2D1D6B3022C19FC32680059C65A1407057AE8CA872000800F0010420300C8000C3E41001B120052C3A680B10313087714F488290AFDD40542F7378F0528009001002040400046000D4280000405043E18E4619B001287CFC7510706D8DB7404A021CCF70371402005300040000040000F80810001000006D0D5FD26001B0303F6722000BD364803400047974DB00C5807200042000000802D33C10803840013A8DDB68D039202A10E1D00804ACD44200040412D8FC008A80D000040280000800283215C02040003737B7D8A021A0252ABD290C0120344D801A081781690242809000042302320009D59C0BC00F400734C6916582248051D7";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .mem_init2 = "482CA200F28C95742D043AE70009C880000000020018480962E000F037C00835AB13EBC500409E3BC7402200DF45FC4A3607D8900007A100F240042260202401A9430DE10840003A7A3E168200807C6A3DFE2701EB43ACC4C80A49E00000118018600420210010006289842036400E3645EBD40027A0415C3AB71D009087F88B48055995FFFE00003A600400211880007AB41802414001359844580031202FE364E021000007BD3ED010A6F0000F5FE000000020630216002A5410029A4000A66822280089202227FDC88180000CA0752028BA960000000682310A0888021060889A00087E4000E4305E14015D28292F92485048000E833A0011515604800000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .mem_init1 = "48E0C82908050088590A009435C00168514A080779A819F17FB600040016D1640000A1FF0B7A00000201830A00011104227405481D40026872DD148896C0078BB7E86ECB005B4EEEF7C5FE8E4AC0000029C64802008100085B8A02A01840000CA4B6256B100BFF0260B4FFFF7FB240322791FE8E280190004090A0000008002434B889002D40001B472D58DA0E0CB1F81001000400000002A92B800E23002200501A2C0000000105D39002001140001A9916B0349B0ADE3F0000009C8C0390A9CC77BC6E2900173E0AF64340000002852E900800014200342B694C596281045C308C016888D4820E0888028654A002A0037D5840001200043D8A000238000052";
defparam \VGA|VideoMemory|auto_generated|ram_block1a101 .mem_init0 = "1AB5D22090C020318A944110121044611ABC7C6E084004180124B6220008000CB0FA800407400025116AAC0010C31004A6D84150818115B6A396000E0020610001048043100310005B0A3E0001000042A1291001D0C50124028082510024A9E753B0200E0004110000420C40400512000E0A00AB994001B151102802BA8314180360924800539669032C506978408480192009024081100129120210280003C8E200101E3300088013042D38002298B26FA1A08D404CC4802004000A04010000666A04D0D60001A90D000037CC08220000300010001AEDBB1005A0653C100280080600021207000231B20150280005D08A8000D60012022010020900002CB380";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a173 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [5]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a173_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .mem_init3 = "0000000200000000000002800000102EDF8600F73200000000000000840000100000001800380000000000018000000000000000199844C14000000000000000000000044800000000000020004000400000000008000000000100006C31C119600000000000000000000000000800400000010000000000000000000240000000000000002000942000000000000000000000040200000000000000040000800000000001A0000000000000000000200000000000000000000000008020000000000000000006000000000000301200000000000000000000000000000000000000FB00A0000000000039000000200000000000000006100000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .mem_init2 = "0000480000000000002000028040000000004001000100000000000000000202000000000000000000000000000000000B0000020300000000020008001000000000000000000082000000020131721C8000000000C000007000007401200000000680200180000000000000000000001A800000000000000007FF0C30583F3983C80880180000000010410008000000000000000000000008101004000000004000C0000001088104B6F764180000000000300080000000000000000000000000382005000000000015EE000000000005E16D84184000000002EC180000000000000000000000000000400000000000000804000000000025DED80400000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .mem_init1 = "00004100000000000000000000000000000400000000000000000000600000005316008400000000000004000000000000000000000000000002000000000000000000009000000FECBD0004000000000000040000000000000000000000000000000000000880000000000060000010356E00040000000000000A380000000000000000000000000000000000000000000000000000001E5B72000410000000000020000F000000000000000000000000000000000000000000000000000010EC0000041040000000001000000380000000000000000000000000000000000000000000000050F9400000080000000000004000000003800000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a173 .mem_init0 = "0000000000000000000000000006A929200003C8260000000000100000000003000000000000000000000000000000000F0000000009BEF2400044F03004080000006000000000000600000000000000020C014000000000308000000007107000002F00200680000000680000000000000C0000000000003533E2BB067C00005F000000000AFB8000000900063690000000080000000000000030000000018ECFE99F14F983FFFEAA0000000025BEB800005FF00880000000001800000000000000004000000275114C0027BB74F0017BF60001FFDA420070004808540000000000080000000000000000060000029B150E48024AB65A002169FFFED50003C1";
// synopsys translate_on

// Location: LABCELL_X42_Y44_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a173~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a125~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a173~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a125~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a173~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a101~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a149~portbdataout )) ) ) ) # 
// ( !\VGA|VideoMemory|auto_generated|ram_block1a173~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a101~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a149~portbdataout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a149~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a125~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a101~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a173~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .lut_mask = 64'h05F505F530303F3F;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y39_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3])))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( !\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [3])) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .lut_mask = 64'h0C000C883F003F88;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFCF8080001DDEFF31F0C173FFFFFFFFFFDF8000003BBFFFFFF0197FFFFFFFFFFFEF80000073DFFFF7000446FFFFFFFFFFCF000000F5B9FFD80002617FFFFFFFFFEF100001E573FF000701227FFFFFFFFFE7200003E7B3FD039506013FFFFFFFFFFE000007E767F03DFC0000BFFFFFFFFFF400000FCA67E0FFC80007EFFFFFFFFFF400001FD667C1F03800C3B7FFFFFFFFF040003FC667D477C06E0147FFFFFFFFF840007FCCCF983005FE0845FFFFFFFFFC4000F7B7CB80003FFF003BFFFFFFFFFC2003EFADCB00007F680802FFFFFFFFFC201FCFEFD10017FF790068FFFFFFFFFC403FDFDBD7177FF63FA800FFFFFFFFFC407FBFDBDC13F734C04825FFFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFF440FFFFC9D1E5F35C0160007FFFFFFFFE41FEFFFDD03595C02F80105FFFFFFFF441FDFFF9F80FF800BC00001FFFFFFFF403FBFFD9E043C00DF000041FFFFFFFF407FFFFD9F200C07FC000002FFFFFFFF007F7FFF9EF87FFFF0B9C1007FFFFFFF00FFFFFF9F00FFFFE20480417FFFFFFF01FFFFFF9F14FFFF900231A0FFFFFFFE01FFFFFFFFA4FFFE800709707FFFFFFC03FFFFFF9FB27FFA0C0F88F87FFFFFFE02FFFFFFCFF8BFFCFFFFC0787FFFFFFEC1FFFFFFCF7C1FE7FFFF80F83FFFFFFCCDFFFFFFFFBF8FF7FFFF81F83FFFFFF8C0FFFFFFFBEF17E7FFFFCFF8FFFFFFFC0CFFFFFFF9FB97FBFFFFFFF0FFFFFFF87CFFFFFFFDFFC4FE3FFFFFE07FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFF3FDFFFFFFFEFFE03EFFFFFFE3FFFFFFF3FF7FFFFFFFFFF863FFFF39EEFFFFFFE7FF7FFFFFFFFFFF8FFFFF7F247FFFFFEFFFFFFFFFFFFFF9EFFFFFA4FE7FFFFFEFFFFFFFFFFFFFFFBFFFFC7F88FFFFFFBFFCFFFFFFFDFFFEEFFFFD58017FFFFFFFF0FFFFFFFEFFF7037FFF00047FFFFF3FF7FFFFFFFFBFFC3FF7FE002C1FFFFFF9EBFFFFFFFFFFFA1E7BFA438C3FFFFF7FA3FFFFFFFFFFFF7FBEF810181FFFFFEDF3FFFFFFFFFFFF807EFA02400FFFFFE9F9FFFFFFFFCCBA0047FA000187FFFFDBFEFFFFFFFFFF1C00407D800107FFFFD9FCFFFFFFFFFF600341BC500207FFFFB8F57FFFFFFF0E00B000FE14040FFFFFB811FFE3FFE937C001803F01980FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFF1C0DBFE5FFFF77C925803F00101FFFFF5803FFC2FFFF78400C001F80803FFFFEA81AFFE0FFFF600000001FA0003FFFFF4EF5FF80FFFEBC0000001F02009FFFFE0FFDFFC03FFFFC3000000F7C018FFFFEA7FBFF007FFDD80070000FF0061FFFFF73FC7E003FFFE00000601F78063FFFFEE7EFFC001FFFFC000005B3580C1FFFFFE9FED0003FFFFE000000037B580FFFFFC1F7D0001FFFFFC00000029F8017FFFF61A360001FFFFFFD800007B8604FFFFFF00FC0000FFFFFFFFC8007FF804FFFFFFC3D000007FFFFFFFFEFFFC0000BFFFFCEF8000007FFFFFFFFFFF9C04007FFFFF5F0000003FFFFFFFFFFA5ED800FFFFFF800000001FFFFFFFFFDBD9EA107F";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N51
cyclonev_lcell_comb \control|colour_out[6]~22 (
// Equation(s):
// \control|colour_out[6]~22_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [6] & ( \control|gameover|altsyncram_component|auto_generated|q_a [6] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [6] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [6] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [6] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [6] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\signals|currentstate.gameover~q ),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [6]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[6]~22 .extended_lut = "off";
defparam \control|colour_out[6]~22 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \control|colour_out[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N27
cyclonev_lcell_comb \control|colour_out[6] (
// Equation(s):
// \control|colour_out [6] = ( \control|colour_out[6]~22_combout  & ( (\control|colour_out [6]) # (\signals|WideOr22~combout ) ) ) # ( !\control|colour_out[6]~22_combout  & ( (!\signals|WideOr22~combout  & \control|colour_out [6]) ) )

	.dataa(!\signals|WideOr22~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\control|colour_out [6]),
	.datae(gnd),
	.dataf(!\control|colour_out[6]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[6] .extended_lut = "off";
defparam \control|colour_out[6] .lut_mask = 64'h00AA00AA55FF55FF;
defparam \control|colour_out[6] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a102 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .mem_init3 = "ABF3EFFFBF9EC2D3D137F6EFC53E5DF5676F7A639A5FBF8FA851FA379E7FF0000FFEF81C4FE03000E3FBEFFE4EDFC0D3F7D7F6EFCECF643F4CA77D6F5023BFABD29C86EFBE7FF0006FFDF8187FF89000D777FFFFBF8F801EF7FFF66FFE57BFDB56E38F937F7BBFB5FDE3B1AFF6EBF9002CFFF81C7FF8F000F7F6EFFFEF800012F7BC2F9FFECFDE68F6C00FF4EC997FCBFFFB8FE332FF3A000DFFF81C7FFCF000F7C3EF7FD78000157634972FC69FDBF6F22217FB532FBDFFFBFBFFE003FF70002FFFF83D7FFCF00037CDEABFDF800018FC5CA75FC05FDD7D7ED213FEDFCBB27FE5F7F93096FDB8002FFFF81CFDCCF8107A63F4BFF08000DBB9FE9A7DC07FA9FB";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .mem_init2 = "AFD305FF0D736A8BD2FBC758FFF434007FFFF83CFDE48010BF1FFF00080007DA75FE14BAC03F63DFAEBF81FF32BA03B5C9F9BF6FFFF81C800DBFF81D1D9CC000D2BC001EF78007D5A5C5ED7DC07F8679DA41807E94BCFF3B37F5771FFFFFA400679FF81F1C9CE6007D7673DFC98001D9BA342BFFC05FBA77C550423F6F79ECFCB7FAA66800000000459FF81E1C0476007F4BE7FDBE8000DA67BBA7FFC25FD19C9F1FD21FFFFBFD012FEF590FFFF0A0000FFFFC1E1C04E000D5ABEFFD7D80005997DDD7FF765FDDD81237600FFFF43C6ADFD745690000000705CEF4367704E010FB3DFFF7B180001BCFA5EBFEA257D6DF6DB60087FFF77CF5FFEEAEA904804000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .mem_init1 = "700F3616F702E0702EFDFF6BDA000017AEB5F7F896D7E61140490003FFED7EA3FFFF5E090B7B00000C0E7C15FF00E0EADD9BFAB7E2800017AD26EB776937F84BB4179000FFACB10D083A01794A8020000001371DFF40F9E666F5FD5FE78000135B4DDA94EFF4000221B6FFFF004DBFD3FFEFFE892868800000E05F9FFFE0F9C2CF4676FFD2800024B8DAA725F1F3F9FF40010007000004200014800922000200107413DFFFE8F8C2AC6EFDFFEE80002566E94FCB6AF50003608A009F000000000288BC6929701538094780BFFFF0F002D16EF7FFFE80002BD496B3A6937E98290003016B06230DF1F777028954000231F241E01FFFC0F042C2747FFDC000006D";
defparam \VGA|VideoMemory|auto_generated|ram_block1a102 .mem_init0 = "E54A2DDF60BF900C0C030097C467BB9EE7767C6908500777F11A9819FFC2F042CF047FF0000000DAEE9553FFE0BC803C0347805F467EEE799A4E0009002421FFE0A18398EFD8E003E4F440007EC0003D5ED6EFFE20BB11C006D7A25C07DB5A696A6C20090020017FF00C1D32AFF8E141F1F400146680014EAEEFD7FDCB7C030000775C400FAD65A679BC506A790000FFFC070610AF70E240D6EC01EFDBC003371DFFEFE2CCFF05001223A0600FDD6FFB7FA1A08A0200007F9C0700106B02F4011994032D29C00656F2FFFFCE33F73E000223D00007E51E3B1005A06A3C00187F100A00186800FC01CE4C36ADD7C00EAF757FFF31FFE4FE000023E20003DAD380";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a174 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a174_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .mem_init3 = "FFFFFFFC00000000000000000000000000100008C0000000000000050200000000000007FFC0003FFFFFFFFE000000000000000026600000000000000000000000000001060000000000001FFF80003FFFFFFFFFE00000000000000011C400268000000000000000000000035E000000000000FFFE00007FFFFFFFFFF800000000000000000000688000000000000000000000035C000000000001FFF800007FFFFFFFFFFE40800000000000000000000000000000000000000000075C000000000003FFF00001FFFFFFFFFFFFC1CC0000000000000000000000000000000000000000FF5C200000000006FF80001FFFFFFFFFFFFFF7F8600000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .mem_init2 = "0000000000000000001FFFFD7D20000000003FFE0000FFFFFFFFFFFFFFFFFCFC0000000000000000000000000000000000FFFFFDF860000000007FF0000FFFFFFFFFFFFFFFFFFF7C00003FFDFEC605E300000000000000000FFFFF8BFA80000000017FC0007FFFFFFFFFFFFFFFFFFFFE01003FFFFFFFFFFF800000000FA000007C37F77FE3800000000FBE0007FFFFFFFFFFFFFFFFFFFFFF37E00FFBFFFFFFFF8FFF3FFFFFFEF77EFBC908ABE3800000003FC8007FFFFFFFFFFFFFFFFFFFFFFF7FC01FFAFFFFFFFFFFEA11FFFFFFFFFFFB1EDD8BE7800000007D1007FFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFF7FBFFFFFFFFFFDAE7F80BFFC00000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .mem_init1 = "00003EFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFF9FFFFFFFACFFE08BFFC0000000003BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF6FFFFFF013FF000BFFC00000000073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFF9FFFFFEFCFFA000BFFC0000000007407FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE7FF2000BEFC000000000100000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECFC00000BEF8000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAF0680000007EF800000000020000000007FFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a174 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF956FFE00003D7C98008000000200000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFF6410DC0007B0FC5C80000000000000000000001FFFFFFFFFFFFFFFDF3FEBFFFFFFFFFCF7FFFFFFFF8F070000030FFC5F8000000000000000000000003FFFFFFFFFFFFCACC1D44F983FFFFA0FFFFFFFFF50F8000000EFFE1C80000000010000000000000000FFFFFFFFE713039A3FB067C000155FFFFFFFFDAFFB80000A00FF718100000000000000000000000003FFFFFFD8EEFFC00D8FABBFFFE8409FFFE0025420070007FF7AB381000000010000000000000000001FFFFFDDBFD0E38024B4ABA0021760001D50003C1";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a126 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .mem_init3 = "710800D8000080400001E298041EBFEFDFFFF0EFC06060C01FFFFFFFFFFFFFFFFFFFFFFE00C0800001F7C00100009F800001BEE807CBCFFFFADFF8FF8C60408005FFFFFFFFFFFFFFFFFFF81E0000000001CA3E080000C1000001DE98041EB00FFFFFF0FF854000007A8FFFFFFFFFFFFFFFFF47EE00100000017FEE110826FFC00001FCF507DFFF00000001FFA10000089B7BFFCFFFFFFFFFF8E43EEE000000000133EF1A0426FFE00000000000000000000000FB000000002F8BEFB400000FFFFFCFFCAE0000800000162E080000B7E00000000000000000000000FF00000000792FEFFBFFFFF7DFFFBFFDF600000000000066082DB14BF00000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .mem_init2 = "000001BF01000062FF5800000077CFDFFFD977560000000000002B780010A3F000000000000000000000017F21800060BF78000008800FFFFFB3BF5600008000B6006AA40C06BD7810000000000003000000048F012000009FB80449F0800FDFFB9FE72E00002FF9FE01D5EC08260CBDA800000000002700000009F609A00000DFBFEFFBCEDB0FDFF468BB9600BE7FFF0001A5640C061B7FFC000000000007C0000009F609F00000FB7FEFFBFCDF8BFFF96C78F600007FFD0001B5F80000E7BFF4FC000000002FE00000080A89E0000083BFEFFBFCDF83FEED6A785A00023FFD017A2AB86C02FACFEC88000000080FE00000180C03C00000EFCFEFFFDEDF8BDD";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .mem_init1 = "137DD82604083DFD000147B80C269FF01FE8000000000FE00000180C010000123FF7EFFFAE1F83DBF132B26A00027FFD00020FF000002FE7FED800000D8007E000001802010800128974E7FADEFF87DA7F590A3A07267FFD018037F4184CEF77FEDC5FFFBFDA4FE00800780A00EC0000A427EFFB5EFF83D3FFE9FA6A00027FFD000023F6967CAF3CF3F843DEF7FECFF81FFE38100E4C0000C5EBEFFAAEFF0149BF9A7A76000A4009000033D79B530B76ACFCDFE10FFFBFF87FFCF8100E081A80FCE7EFFBAE9001CCFF77F87A000041FD0600B61E9F7F9EDFB7FCFFFFFFFFFFF87FFFF81016001FC06ED3EFFBFE8001EFD7FF6C7703067FFD010366B000008F0B";
defparam \VGA|VideoMemory|auto_generated|ram_block1a126 .mem_init0 = "7BFCFFFFFFBFF9B86FFFF81004047FE027DFEF00000001EFFFF7B83B000063036019E4D27002DE7FFD5CFFFFBFFFF0007FFFF81406044FE0265C0000FDDFC5F5FF7E707700580071600D1B6E407EFE602D58FFFFBFFFFD007FFFF810040444C07E04739FFFDFC7DFFDBBFC6F020104FBE7AB1BE1B07B81ED3C680000000010803FFFF810140440005BFB7FFFBEDFC0E5FBBF5C6F137613B56FFCD72DC07FA3EC727E0000000000003FFFF81410064000FFFBEFFF5FDF80D37FFEFF8FC1F9DFF50C4D7B3000029823B379FEBFFEFA82000BBFF81C10863000F7E5EFFB5F9FC0E7EF2DFFEFC0FD6EFF6FD57C540023A757A3FCFEEF7A3FF8001EFFF81C3FA03000";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a150 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .mem_init3 = "D9E000F7AB3000000000100000000000000000001FC2FFFFC9D9B813BE99FF00705FFDF3FFFC00000000000F07300100000038000000000000000000030000017FFD9FC38000000000037C00000000000002628F06440000000048000000000000000000020000000000800000000000000000FB7FFFF018027FF607884C0000000008000000000000000000020001937BFDF67FBFBFFFFFC99A000070000A4806C30007F0CC000000000800000000000000000007FFC91FFFFFFFE0FFFFBFFFE800000000000DC806200017BC9C000000000000000000000000000006000000000000001200000F7F80001C00001FE20FFF01F7BD9C80000020080000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .mem_init2 = "01FFF0000801F0F8138FFFEFEDFFFFF06FFD003FFFFF8800431FF00FD9878000000018000000000011A387B80FFE0607EC7000D001FFFFFF10007FC0000076FE02E00FFF9D8FC000000000000000000011587FC0100009FC1FFE1F3FFE00C07FFFFFFFFFFFFFFC7E5FFFFFFF9F8FC00000100000000000FD10020000200004FFD00FF9FFFBBF1F8C0107FF805BFFFFE65FFF000FFF9F8000001800000000797E11FEFC6077FFF8001E0003E01FF611F3F6F8007FA40F80010000FFF7AFFF9000000018000000DBFF11F7C800E00007FF00376C7F83FFFF3FFF810003FFFFFFFF9F0043F79FFFB00000001000000003F0213FFF00FFFFBFFE9800FFD5FF9FF9FF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .mem_init1 = "FFFF0003F80000000000000F1FFF70000000300200000000023BFF01FFFFFE07FFFFFFBFFFFF5C00000000000007F7FFFFFFFFF71FFF30000030000020008000020000020048F9F800FFDFF9160020001FE0000000000FFFFFFA800F3FF71000003200020100000002001E01FFFFFD17DFE00A021F501CBF07000000000000000000000F9F63100000389F020000000000003C06000002DC201FF401C10FE020F800000000000000000000091F090000003FFFFA0000000000007C09C00FFFE3FFFFFDFFFDFE382E00000000000000000000000917230000003FFFFFE18000000400001547F003FFFFFFF200000FED1800000000000000000000000F17C70000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a150 .mem_init0 = "003FFFFFFF8000000400001FD001FFFFFFF00000000082F0000000000000000000BFFFCF27860000003FFFFFFFFC0000054070300000000001C000000001DE0000000000000000000080000F87860080007FFFFFFFFFF01007F200600000000003F0F0000000E0000000000000000000000000A79786000000FFFFFFFFFFFFF007F340400000000001BF8000800000000000000000000057F3FD402B1E5B800001FFFFFFFFFFFFFE000040C40000000061FF80010001A1E0000062600000C000000A007B9660800003FFFFFFFFFFFFFFF80000FE0000000000003E28000080600001EC78074AD000000000F796E0E00007FFFFFFFFFFFFFFFFE07FFE00000000";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a150~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a174~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a150~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a102~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a126~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ( !\VGA|VideoMemory|auto_generated|ram_block1a150~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a174~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a150~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a102~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a126~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a102~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a174~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a126~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a150~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .lut_mask = 64'h550F0033550FFF33;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \control|gameover|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\control|count_endy [5],\control|count_endy [4],\control|count_endy[3]~DUPLICATE_q ,\control|count_endy [2],\control|count_endy[1]~DUPLICATE_q ,\control|count_endy [0],\control|count_endx [6],\control|count_endx [5],\control|count_endx [4],\control|count_endx [3],\control|count_endx [2],
\control|count_endx [1],\control|count_endx [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\control|gameover|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .init_file = "endscreen.mif";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "datapath:control|endpage:gameover|altsyncram:altsyncram_component|altsyncram_djg1:auto_generated|ALTSYNCRAM";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFDFFF7FFFFEDEFFCFFF3EEFFFFFFFFFFFCFFFFFFFFDDDFFFF0FE775FFFFFFFFFFCFFFFFFFFDBDFFF8FFFBBAFFFFFFFFFFEFFFFFFFFBBBFFE7FFFD9F7FFFFFFFFFEFEFFFFFFBBBFFFFF8FEDDBFFFFFFFFFEFDFFFFFFB77FEFCFF03EEDFFFFFFFFFE7FFFFFFFB77FFC7FE01F75FFFFFFFFFF7FFFFFFF767FF3FF000F92FFFFFFFFFF7FFFFFFF66FFFFFF0007C97FFFFFFFFF7BFFFFFF6EFFB88001C7EDBFFFFFFFFF7BFFFFFF6EFE7C003FE072BFFFFFFFFF3BFFFFFECEFE0001FFE0795FFFFFFFFF3BFFFFFEDEFC0037FFF07DDFFFFFFFFF3BFFFFFEDEF8027F7670FCEFFFFFFFFF3BFFFFFEDE90FFFF7C017EF7FFFFFFFF3BFFFFFEDE97FFF683FEFE77FFF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFBBFFF7FFFEC1B3683FF9FF7BFFFFFFFF3BFFFFFDBEECA683FC07FF7BFFFFFFFF3BFFFFFDBEF7007FF7FFFF7DFFFFFFFF3FFFFFFFBEFBC3FF3FFFFF7EFFFFFFFF3FFFFFFFBEDFFFFFFFFFFEFEFFFFFFFF7FFFFFFFBF4FFFFFFF063EFF7FFFFFFF7FFFFFFFBF6FFFFFFCF81FBF7FFFFFFE7FFFFFFFBFE7FFFFE07FEF7F3FFFFFFE7FFFFFFF9FF3FFFF00FFF6FFBFFFFFFE7DFFFFFFDFF9FFFC03FFF7FFBFFFFFFC7DFFFFFFDFFCFFF3FFFFFFFFBFFFFFFC7CFFFFFFEFFE7FFFFFFFFFFFFFFFFFFC78FFFFFFE7FF3FEFFFFFFFFFFFFFFFFC71FFFFFFF7FFCFFFFFFFBFFF7FFFFFF801FFFFFFFFFFE3F7FFFFBFFF7FFFFFF8FFFFFFFFFFFFF9F9FFFF7FFF7FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFF9FFFFFFFFFFFFFE7F7FFF7FFE7FFFFFF7FFFFFFFFFFFFFF9FFFFEFFF57FFFFFF7FFFFFFFFFFFFFFFFFFFEE7DB7FFFFFEFFFFFFFFFFFFFFFFFFFFED8017FFFFFDFFFFFFFFFFFFFFE7FFFFF80737FFFFFDFFDFFFFFFFFFFFF1FFFFE27FCBFFFFFBFF9FFFFFFFFFFFFFFBFFCFFFB9FFFFFFFF5FFFFFFFFFFFFFFCFFDFFF3DFFFFF7FEDFFFFFFFFFFFFE1F7FDBC03DFFFFF73DDFFFFFFFFFFFF807FFFE007CFFFFF667DFFFFFFFFFFFE7F9FFDFC3F8FFFFF4FFDFFFFFFFFF07DFFFF7DFFFF0FFFFF5FFCFFFFFFFFFFE3FFBF7E7FFE0FFFFF5FFE7FFFFFFFFF9FFC3F7F8FFC0FFFFF5FFF3FFFFFFFFFFF40FF3FE3F80FFFFF5FEFBFFFFFF0F80001FFFFFE701FF";
defparam \control|gameover|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFF5BF3FFE3FFFF8F3E1E7FFFFFE03FFFFF5FFDFFE1FFFFFCFFF3FFFFFFC03FFFFF5FE5FFC0FFFF93FFFFFFFFDF007FFFFEAFF8FFC07FFF67FFFFFFFFFC00FFFFFEEFFEFF807FFEE00FFFFFFFE800FFFFFED7FFBF803FFFE0000FFFFF6803CFFFFED7FFBF003FFFF000001FE7680FDFFFFF5BF07E003FFFF8000003E7781FDFFFFF5FFCF8001FFFFF000000075C3FDFFFFF67F9A0001FFFFFF00000077FFFCFFFFFA07380000FFFFFFE000006FFFF8FFFFFB00700000FFFFFFFFF000FFFFF8FFFFFD81E00000FFFFFFFFFF01FFFFF87FFFFEFFC000007FFFFFFFFFFFE3FFF87FFFFF3E0000003FFFFFFFFFFC3F3FF87FFFFF800000000FFFFFFFFFE7E7F7F03F";
// synopsys translate_on

// Location: LABCELL_X48_Y28_N30
cyclonev_lcell_comb \control|colour_out[7]~23 (
// Equation(s):
// \control|colour_out[7]~23_combout  = ( \control|bloodout|altsyncram_component|auto_generated|q_a [7] & ( \control|gameover|altsyncram_component|auto_generated|q_a [7] ) ) # ( !\control|bloodout|altsyncram_component|auto_generated|q_a [7] & ( 
// \control|gameover|altsyncram_component|auto_generated|q_a [7] & ( \signals|currentstate.gameover~q  ) ) ) # ( \control|bloodout|altsyncram_component|auto_generated|q_a [7] & ( !\control|gameover|altsyncram_component|auto_generated|q_a [7] & ( 
// !\signals|currentstate.gameover~q  ) ) )

	.dataa(gnd),
	.datab(!\signals|currentstate.gameover~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\control|bloodout|altsyncram_component|auto_generated|q_a [7]),
	.dataf(!\control|gameover|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[7]~23 .extended_lut = "off";
defparam \control|colour_out[7]~23 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \control|colour_out[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y32_N24
cyclonev_lcell_comb \control|colour_out[7] (
// Equation(s):
// \control|colour_out [7] = (!\signals|WideOr22~combout  & (\control|colour_out [7])) # (\signals|WideOr22~combout  & ((\control|colour_out[7]~23_combout )))

	.dataa(!\signals|WideOr22~combout ),
	.datab(gnd),
	.datac(!\control|colour_out [7]),
	.datad(!\control|colour_out[7]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\control|colour_out [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \control|colour_out[7] .extended_lut = "off";
defparam \control|colour_out[7] .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \control|colour_out[7] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a222 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2134w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2307w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [7],\control|colour_out [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,
\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,\VGA|controller|xCounter[3]~DUPLICATE_q ,
\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a222_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a198 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a198_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .mem_init2 = "000000000000000000000000000000103C0000000000000002A5A000000000000003FFF801800000000000000000000000000000000000041F000000000000000046000000000000000FFDF803800000000000000000000000000000000000000F8000000000000000001000000000000003F000030000000000000000000000000000000000000043E00000000000000000000000000000001B001C0300000000000000000000000000000000000000007800000000000000000000000000000073E0050400000000000000000000000000000000000000003C0000000000000000000000000000001FF8380000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .mem_init1 = "001F000000000000000000000000000000000C600000000000000000000000000000000000000000000EC0000000000000000000000000000000190400000000000000000000000000000000000000000000C00000000000000000000000000000001004000000000000000000000000000000000000000000018000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000004000000000000000000004800000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a198 .mem_init0 = "00000000008000000000000000002007DC00000000000000000000000000000000000000000000021C000000000000000000000000006007FFFC0000000000000000000000000000000000000000000FE760000040000000000000000007E00FFFFE00000000000000000000000000000000000000000000008000004400000000000000003FE00FFFFE2000000000000000001800000000000800000000000000000000810000000000000001FFC01FFFFFF000000000000000000000000004040424000000000000000004800000000000000003FC001FFFFFF3E80000000000001000000000FCFD80000150000000000000048000000000000000FFF8003F";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a222~portbdataout  ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] 
// & ( \VGA|VideoMemory|auto_generated|ram_block1a198~portbdataout  ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a222~portbdataout ),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a198~portbdataout ),
	.datad(gnd),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .lut_mask = 64'h0F0F55550F0F5555;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a78 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .mem_init3 = "0904A0082004C1FE1047041A3804FC02F6AF015CDE4019577EB7FCD3FF80E8000000C40001564211A6BDA06E389E029FB00500183801FC01451301DD5EC03798E56BE2CE0002E0000001A00000C0002A65415088020811DC820780287001FF01DACA01DDBEC02DE695779A38000000000005800000200052D83E207A740002C1220000185001FE80B15B81BDFEC15A6A6EB8F8600000C0000C07A000002C047DAE38000A04001240000080187000E600CCDD603FFEC32498CE7667E8000080000603200005170A8009460C6A0A0800002000001C6004E000C5EE901C80035B5251CC0170000D000004018000030D0B00767D128A510000000000001C2000E000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .mem_init2 = "9D9F4801003CABEDBE2FFC007FFF0000000F000005FE7817D0A50DAA0A2000000000101C8400A000C7BF9182FF9375FFF1CFFFF0000180001006624005FFB02D5045064A39008000000400180000A000395FC60F83EFEAFFCEBFF7F00048000000016000007FFC9ED03D0A6F608180000000001C60008000BDBFACFA5FDFD5FF94F7DCFC4CD0004000028000007FF83EA0410A00C0D000000000001C620000007EBF4C0403BFD7F847FFF3B414A0002000008000001FF83E803E00C0350000000002006E67802000FD7F4BFBF97FAFEBBFFFFCFFB30001A002210000001FFF3E80000632C8800004000100EEE3802000FAFE8DFFFF7D5F147FFFFFFFE47A0480";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .mem_init1 = "10910000003FFCFFE000301B303018089088006EE3003008EB7EDEFFFEFABCFBFFFFFFFFFFFE8F0078E80080007FFFFF1001C7DB5FC21001BD08006EE1003A08D3BEF1FFFFFDE3A7FFFFFFFFF9FA8CE1E258000003FFFFFFF0060F895000C00141000062FF003F48B68D8FFDFFFF8A3FFFF7FFFFFFFFBD02601C000007FFFF7FF07213DD17FFC0038800002FFF002FE87EB5B6FAFFFE29FFFDFFFFFFFFFFFF0040A801000FFFFF7FD19412829FFFE0008000001FFF607FC08EAB397DDFF98FFFFFFFFFFFFFFFF958800802202BFFFF7FFE09010B4FFFC0009800003FFB40FFC551D1EADFAFE75FFFFFFFFFFFFFFFFA75000000001BFFFF7FE85174D74FFFF800";
defparam \VGA|VideoMemory|auto_generated|ram_block1a78 .mem_init0 = "4800003F9FC07FC1EA9D4DAFDF9DFFFFFFFFFFFFFFFFFFE0004000001FFFFE7FD01691137FFFFC004900001F9FE25FC1FF19A3DFFE2BFFFFFFFFFFFFFFFFFFC0804000007FFFFE7FD0D67325BFFCFC007800003F9FE0DFD7FC7C49FFF08FFFFFFFFFFFFFFFFFFF8004C000007FFFFE7FDFEA36321FFD78007800003FBFE2FFFEF3652EFFC63F7FFFFFFFFFFFFFFFFF80013000007FFFFE7FFFE1CCFC3FFDF000300021BFBFE3FFFCFE4459FF12D7FFFFFFFFFFFFFFFFFF0004C000003FFFFFFFFFF8A7FC3FF7D0207800183FBFE7FFFCF79C6DF8EBBFFFFFFFFFFFFFFFFFFFB40F801C007FFFFD7FFFFD0F0E09D38000B800603FEFE7F3EF1F8CA3C613FFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDFFCFCE08FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDFC508FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FBFFF85C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37BFFF9FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFC97E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFEC13E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "FFFFFF3FFFEE01C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BFFEF83C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF338FECC3E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF339FFCC7E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BDFFCCFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3EDFFFCFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3EDFFFCFF0FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3ECFFFC7F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3ECFFFCF7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF355F9FDEFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF34179F1FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C17CF1FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3833E4027EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFB838E0810EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C28F0810EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E28B88804FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0F888E04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF0F028604FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF2F818604FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEF048300";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a30 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init3 = "FFFFFF9C88FFC021F67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DC8CEC021F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDD04ED001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE400FE061FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF407FE061FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF0176C060FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF03F64071FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCFFFE3279FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FDFFB7F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4FC51C7F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCBFC9C7F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFC9C3E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFCF87C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFDFDFCE87E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFD7CE03D0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFCEE3C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9DDFCFE302FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDDFC7EB02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDDFE3FF82FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFC1FFC3";
defparam \VGA|VideoMemory|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFC04140FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFD0C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDBF89C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBF898008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5BFCF8808FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5BFC7CC08FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a54 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [6]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init3 = "FFFFFFFFFFFFFFC0038011003FFFE17FFFFF1044308000005810005EEFE7E1E77F9B5F083FFFFFFFFFFFFFFFFFFFFFC0238000011FFFE77FFFFFF7B6170A00003878009E23E7E1C79CE97E238FFFFFFFFFFFFFFFFFFFFFE12700020FFFFFFFFFFFFFFFC20F6FE4C01060079E71FBF00FF7F2F19E8FFFFFFFFFFFFFFFFFFFFFC02280860FFFFFFD7FFFFFFFC30E1FC7E0007263DE777FFC0FFB8BA45A0FFFFFFFFFFFFFFFFFFFFF808000060FFFFFFF7FFFFFFFE71D1FDFE0587F4BDE2F9FFE43B5735101CFFFFFE7FFFFFFFFFFFFFFC080001F8FFFFFFE7FFFFFFF8F9DBFFFB000FFE79E2E88F641E49B643BBFFFF07FFFFFFFFFFFFFFF8080007FAFFFFFFE7F";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init2 = "FFFFFF838A7FFF9C0E7FFF9F26E0E601F7B5A00A3FFF8FFFFFFFFFFFFFFFFFF040014FFFFFFFFF7FFFFFFD47C47FFFFC9EFFFF9F2630F380A46B3E0B9FEBFFFFFFFFFFFFFFFFFFFC04074FFFFFFFFE7FFFFFFEAFE07FFFF92FFFFF9F573E2982FA8D14043D7FFFFFFFFFFFFFFFFFFFFC0011FFFFFFFFFE7FFFFFFA0FF9FFFFFFBFFFFF9C7FBF81F79376058B6FFFFFFFFFFFFFFFFFFFFFFE2027FFFFFFFFFE7FFFFFF87FFFFFFFFFFFFFFF9C7FE481F7D43A00FC3FFFFFFFFFFFFFFFFFFFFFFFF5F7FFFFFFFFFFFFFFFF12FFFFFFFFFFFFFFFF9C6EE2E0DBF4D60A06FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF79FFFFFFFFFFFFFFFF9CAC62E00E";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init1 = "99B60019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9CBE7EFE0EC7260FD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9CBE7EEF4CF3BA0FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EBE3E8FE4A4DA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9EBF3A8FE4D33E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E7F1B8DF049C59FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E3F5BC5E1FB727FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a54 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E31E2CFE1EE3B7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E31E203F1E4817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E39C203F8EF2BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE3BE203F9D207FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F1F8301786D6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F1D9F8030333FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a78~portbdataout )) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout ))) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a78~portbdataout )) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a78~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a30~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a54~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .lut_mask = 64'h30303F3F05F505F5;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y35_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout )) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .lut_mask = 64'h03CF444400CC4444;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w6_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a31 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2044w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2226w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init3 = "FFFFFFC000000000F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a79 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2064w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2246w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .mem_init3 = "F6FB5FF0DE0200FFE0000000000000000000000000000000000000200001FC400001C0000009BDEE59425F90C70001FEF0010000000000000000000000000000000001000001E00000058000001FFFD59ABEAF70FDC0039FE0050000000000000001000000004000000004000001C00000078000001FFFAD27C1DF8088001300800300000000000000000000000080000000000000008000000300000013FB8251C7FFF0F8002240200180000000000000008000000000000001800000008000040300000218F57FF6B9F390F4000000000004000000000000006000000C0000000000000000000000010000027EF4FF8982ED70AE0000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .mem_init2 = "000030000000000000100000000380000000000003FF07E82F5AF250F5800000000010000000000000000E0000200000003FFFFC000200000003000003FFC002AFBAF9B0C6FF00000000000000000000000001F000000000017FFFFC000000000003000001FFFFFF2FC2F5908F7F8000000000000000000000000005A00000000BFFFFFE0000000000028000003FFC7F5FBEF5F00F210000000000000000000000000000000000003FFFFC6F0000004000900000001FFC3F7FC1FF300AE00000000200400000000000000000000000007FFFFFFFC4F000C001988000003FFCFF7FFFF9C01740000000030040000000000000000000000003FFFFFFFFFBFC0100";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .mem_init1 = "07A88000001FFE7F1FFFCFC00FC000000F000040000000000000000000000007FFFFFFFFF9FC41001CFC800000FFFE7FEFFE2800003820001F08004000000000000000000000005FFFFFFFFFFFFD9E0072DC00C003FFFE7FEFF9E7D00FFF60018D0000000000000001000000000005FFFFFFFFFFFFFFFE00E018000007FFFEFFEF8DE7800FFFE001910000000000000000000000000017FFFFFFFFFFFFFFFE00F31800000FFFFEFFEE69E1C00FFFC000F8000000000000007100000000007FFFFFFFFFFFFFFFFE01802001001FFFFEFFC1E4F0C01FFFF0000000000000000000AE0000000000FFFFFFFFFFFFFFFFFBFA002000003FFFFEFFD7A489E01FFFF400";
defparam \VGA|VideoMemory|auto_generated|ram_block1a79 .mem_init0 = "1100000000000000056000000003FFFFFFFFFFFFFFFFFFF0006000007FFFFFFFEFE06E601FFFFC00780000400000000000E000000017FFFFFFFFFFFFFFFFFFE000C01000FFFFFFFFEF2000183FFFFB00780000000000000003800000007FFFFFFFFFFFFFFFFFFF8000C00000FFFFFFFFE01000183FFEF80070000000000000000C98000001FFFFFFFFFFFFFFFFFFFF0000C000007FFFFFFFFFF800701FFEF000706000000000000001B000000DFFFFFFFFFFFFFFFFFFFF8001D000007FFFFE7FFFFC00700FF8E00030000000000000000862000017FFFFFFFFFFFFFFFFFFFFC009C01C003FFFFEFFFFFE003007E100003000000000000000E0720001EFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a55 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2054w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2236w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .mem_init3 = "FFFFFFFFFFFFFFE00BC000003FFFFEFFFFFFE00A00030000380640C00000000080600007CFFFFFFFFFFFFFFFFFFFFFE00B8001007FFFF8FFFFFFF8020047000010740040000000004312001C1FFFFFFFFFFFFFFFFFFFFFC08F800A05FFFFF87FFFFFFFC0001F0000207003C000000000080000601FFFFFFFFFFFFFFFFFFFFFC017000F07FFFFFE3FFFFFFF8000BFE3C0107003C000000000000003A41FFFFFFFFFFFFFFFFFFFFFE026000F0FFFFFFEFFFFFFFF8200BFFFD0107E67C00000000000000E041FFFFFFFFFFFFFFFFFFFFFF088001F1FFFFFFFFFFFFFFF03813FFFD0187FFFC000000000000018001FFFFFFFFFFFFFFFFFFFFFD810007FDFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .mem_init2 = "FFFFFF07C13FFFFC0CFFFFC000000000000050031FFFFFFFFFFFFFFFFFFFFFF830007FFFFFFFFEFFFFFFFE07E07FFFF80FFFFFC0000000001800E0003FFFFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFC07F0FFFFFC9FFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFC000000000000000003FFFFFFFFFFFFFFFFFFFFFFE0023FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFC000000000200008007FFFFFFFFFFFFFFFFFFFFFFF20FFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFC000000000000004007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFC000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .mem_init1 = "00000F00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000781FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000400007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000187FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000009E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2027w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2209w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "FFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a55~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a79~portbdataout )))) ) 
// ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a55~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) 
// # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a79~portbdataout ))))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a55~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a79~portbdataout ))))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a55~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a79~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a31~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a79~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a55~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a127 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2084w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2266w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .mem_init3 = "0000000000007F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000080000000000000000000000000000000000000000000006000000000000000000001000000000000CC000000000000000000000000000000000000000000005000000000000000000003000000000001E9C00000000000000000000000000000000000000000008400000000000000000002000000000001FF8000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000488000000000001FFC00000000000000000000000000000000000000000004000000000000000000C40000000000001FF800000000000000000000000000000000000000000006000000000000000000000000000000001FE00180000A0000000000000000000000000000000000020000000000000000017400000000000FFFE4018000080000000000000000000000000000000000004000000000000000013800000000000FFFE400000000800000000000000000000000000000000007C000000000000000011800000000000FE85C04000000000000000000000000000000000000000001000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .mem_init1 = "0002000000000000FFFEA0400000000000000000000000000000000000000000C0000000000000000005000000000000FFFDF000000040000120000000000000000000000000000076800000000000000006F04000000000FE7FC00000000000012000000000000000000000000000005BC00000000000000016001000000000FFFFD000000040410C00000000000000000000000000000032000000000000020045800000000000FFFFC000000084890000000000000000000000000000000003000000000000030008000000000000F9FF4000000000000000000000000000000000000000000081200000000000002000900000000000FEFC800000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000D82000000000000000004000000000009FE60100000020000020000000000000000000000000000099A000000000000200000800000000069FF280000000000012200000000000000000000000000000810000000000000002040000000000041854C00000000200000000000000000000000000000000008400000000000002000020000000004A90000000300000000000000000000000000000000000000000000000000000000000004000002008F3800000000000000000014000000000000000000000000008000000000000000002000000001000900000000000000000000100040000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a103 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2074w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2256w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .mem_init3 = "440000000000000002C00000000020089800000000000000000001400000000000000000000000001C000000000000000000000000001880B000000000000000000001000000000000000000000000002880000000000000000000000080000088000000000000000000000008000000000000000000000000000000000000000000000000000180080000000002000000000000040000000000000000000000080000000000000000000000004004090C0000000000000000000000000000000000000000000000C000000000000000000000000000028000000000000000000000004000000000000000000000000000000000000000000000000000000600";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .mem_init2 = "1000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000004000000000000000000000000000184000000000000000000008000000000000000000000000000800000000000000000000000000004800000000000000300000000000000000000000000000000008000000000000000000000000080000000000000000002C00000000000000000000000000000000000000000000000000000000000800000000000000003438000000000FFFFFFF8000000000000000004400000000000000000000000800000000000000000000000000000FB7FBFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .mem_init1 = "80000000000000008000000000000000000000000000000E800000000000001800000000F4843FFFE00000000000000000000000000000000000000000000034480000000000001000000000B57C9FFFC800000000000000800000000000000000000000000000FD9E4900000000000C00000170D7900FFF9800000000000000000000000000000000000000000006008004FFFB0000000000007FF0DCC005FF28A0000000000000000000000000000000000000040000000004FF630000000000004390D68002C0F0300000000000000000000000000000000000000C00000630067E97800000000000FD70AB000103F1320000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a103 .mem_init0 = "000000000F00001C01273E6F8000000000018390F7A002CFF0614000000000000000000000000000000000000F00007D02271E2FC00000004421FFF0FFC211BFF05C5C00000000000000000000000080000000000F0000E000274C28400004108403DFF0FFC000FFE086028000000000000000000000000000000000040003800007A038000008108443AF908600007FE80600000000000000000000040000000000000100000F800077D00000000004805E5F70FC00007FD90200000000000080000000000000000000000000001D000067C00000000044EFFA5F90C00100FFF80200000000000000000000000000000000000800007C000001C00000010C7F";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a175 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2104w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2286w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a175_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000270000000000000000000000000000000000000000000000000000000000000000000000000000007F000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000001F700000000000000000000000000000000000000000000000000000000000000000000000000000FFF00000000000000000000000000000000000000000000000000000000000000000000000000001FFF0000000000000000000000000000000000000000000000000000000000000000000000001800DFFF000000000000000000000000000000000000000000000000000000000000000000000000303FFFFF00000000000000000000000000000000000000000000000000000000000000000000000003FFFFFF00000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a175 .mem_init0 = "000000000000000000000000000000001FFFFC200000000000000000000000000000000000000000000000000000000000000000000000003FFF8000000000000000000000000000000000000000000000000000000000000000000000000F8FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFF000000000000000000000000000000000000000000000064000000000000000000000000047FFFF000000000000000000000000000000000000000000000003FF0004000000000000000000BDFF8FFF8000000000000000000000000000000000000000002402F187FDB40105FFDE8000002AFFFC3E";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a151 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2094w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2276w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter[3]~DUPLICATE_q ,\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .mem_init3 = "261FFF000000000000000000000000000000000000000000200647EC406600FF8FA0020C000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040009F0000000000000000000000000000000000000000000000000000000003665FFFF8FFFF410013CFFF000000000000000000000000000000000000036E00000001F0000400017FFFFFFFFFFF21009DFFFE000000000000000000000000000000000000000000000000000000000807FFFE3FFFFE0000000FE00000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300FFFF603E001E0000000000000000000000000000000000000000000000000000000000000FDFFE01FFFFB0000000000004000000000000000000000000000000000000000000000000000010000038008000000000000000001EE00000000000000000000000000000000000000000000000000000837C000000000FFC893807C000000007EFFFC0000000060FFBC0000000000000000000000000F10C000800000400167FF000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000001F8000000000000A0000000000000000000000000000000000000000000000000000000000000000607FF00200009FFDFFFE0000000000000000000000000000000000000000000000000000000000000080000000000AFE34000000000000000000000000000000000000000000000000000000000000000000000000000001FC0000000000000000000000000000000000000000000000000000000000000000000000000020007C000000000000000000000000000000000000000000000000000000002B8000000000000000000120000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a151 .mem_init0 = "0000000000000000000000002FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005E0000000000000000000000000000000000000000000000000000000000000000000000000000007F000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a151~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a127~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a175~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ( \VGA|VideoMemory|auto_generated|ram_block1a151~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a103~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a151~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a127~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a175~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a151~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1] & \VGA|VideoMemory|auto_generated|ram_block1a103~portbdataout ) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a127~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a103~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a175~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a151~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .lut_mask = 64'h0C0C44773F3F4477;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a199 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode2123w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode2296w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\control|colour_out [7]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,\control|x [5],\control|x [4],\control|x [3],\control|x [2],\control|x [1],\control|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter [5],\VGA|controller|xCounter[4]~DUPLICATE_q ,
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a199_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .init_file = "background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_lrm1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_a_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_b_logical_ram_width = 24;
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a199 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a199~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a223 ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a199~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a223 ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a223 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a199~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y35_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout  = ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & (\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout )) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ((\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .lut_mask = 64'h4747474700CC0000;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y28_N15
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
