

================================================================
== Vitis HLS Report for 'forwardPropagation_8_10_s'
================================================================
* Date:           Fri Mar 21 12:03:38 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.954 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2103|     2103|  21.030 us|  21.030 us|  2103|  2103|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_177_3  |     2010|     2010|       201|          -|          -|    10|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 27 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 16 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../layer.h:177]   --->   Operation 32 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%softmax_input = alloca i64 1"   --->   Operation 33 'alloca' 'softmax_input' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%C_0 = alloca i64 1" [../layer.h:77->../layer.h:157]   --->   Operation 34 'alloca' 'C_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%net_0 = alloca i64 1" [../layer.h:159]   --->   Operation 35 'alloca' 'net_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%temp_0 = alloca i64 1" [../layer.h:175]   --->   Operation 36 'alloca' 'temp_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%transposed_0 = alloca i64 1"   --->   Operation 37 'alloca' 'transposed_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%softmax_result_0 = alloca i64 1" [../layer.h:185]   --->   Operation 38 'alloca' 'softmax_result_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%C_0_addr = getelementptr i64 %C_0, i64 0, i64 0"   --->   Operation 39 'getelementptr' 'C_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%C_0_addr_8 = getelementptr i64 %C_0, i64 0, i64 1"   --->   Operation 40 'getelementptr' 'C_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %C_0_addr"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %C_0_addr_8"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%store_ln177 = store i4 0, i4 %j" [../layer.h:177]   --->   Operation 43 'store' 'store_ln177' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%C_0_addr_9 = getelementptr i64 %C_0, i64 0, i64 2"   --->   Operation 44 'getelementptr' 'C_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%C_0_addr_10 = getelementptr i64 %C_0, i64 0, i64 3"   --->   Operation 45 'getelementptr' 'C_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %C_0_addr_9"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_2 : Operation 47 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %C_0_addr_10"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%C_0_addr_11 = getelementptr i64 %C_0, i64 0, i64 4"   --->   Operation 48 'getelementptr' 'C_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%C_0_addr_12 = getelementptr i64 %C_0, i64 0, i64 5"   --->   Operation 49 'getelementptr' 'C_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %C_0_addr_11"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_3 : Operation 51 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %C_0_addr_12"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%net_0_addr = getelementptr i64 %net_0, i64 0, i64 0"   --->   Operation 52 'getelementptr' 'net_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%net_0_addr_8 = getelementptr i64 %net_0, i64 0, i64 1"   --->   Operation 53 'getelementptr' 'net_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %net_0_addr"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_3 : Operation 55 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %net_0_addr_8"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%C_0_addr_13 = getelementptr i64 %C_0, i64 0, i64 6"   --->   Operation 56 'getelementptr' 'C_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%C_0_addr_14 = getelementptr i64 %C_0, i64 0, i64 7"   --->   Operation 57 'getelementptr' 'C_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %C_0_addr_13"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_4 : Operation 59 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %C_0_addr_14"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%net_0_addr_9 = getelementptr i64 %net_0, i64 0, i64 2"   --->   Operation 60 'getelementptr' 'net_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%net_0_addr_10 = getelementptr i64 %net_0, i64 0, i64 3"   --->   Operation 61 'getelementptr' 'net_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %net_0_addr_9"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_4 : Operation 63 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %net_0_addr_10"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%C_0_addr_15 = getelementptr i64 %C_0, i64 0, i64 8"   --->   Operation 64 'getelementptr' 'C_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%C_0_addr_16 = getelementptr i64 %C_0, i64 0, i64 9"   --->   Operation 65 'getelementptr' 'C_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %C_0_addr_15"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_5 : Operation 67 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %C_0_addr_16"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%net_0_addr_11 = getelementptr i64 %net_0, i64 0, i64 4"   --->   Operation 68 'getelementptr' 'net_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%net_0_addr_12 = getelementptr i64 %net_0, i64 0, i64 5"   --->   Operation 69 'getelementptr' 'net_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %net_0_addr_11"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_5 : Operation 71 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %net_0_addr_12"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 0.79>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%p_read_17 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read7"   --->   Operation 72 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%p_read_18 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read6"   --->   Operation 73 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%p_read_19 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read5"   --->   Operation 74 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%p_read_20 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read4"   --->   Operation 75 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%p_read_21 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read3"   --->   Operation 76 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%p_read_22 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read2"   --->   Operation 77 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%p_read_23 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read1"   --->   Operation 78 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%p_read407 = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_read"   --->   Operation 79 'read' 'p_read407' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1, i64 %C_0, i512 %weights_l3, i64 %p_read407, i64 %p_read_23, i64 %p_read_22, i64 %p_read_21, i64 %p_read_20, i64 %p_read_19, i64 %p_read_18, i64 %p_read_17"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%net_0_addr_13 = getelementptr i64 %net_0, i64 0, i64 6"   --->   Operation 81 'getelementptr' 'net_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%net_0_addr_14 = getelementptr i64 %net_0, i64 0, i64 7"   --->   Operation 82 'getelementptr' 'net_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %net_0_addr_13"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_6 : Operation 84 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %net_0_addr_14"   --->   Operation 84 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 0.79>
ST_7 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_81_1, i64 %C_0, i512 %weights_l3, i64 %p_read407, i64 %p_read_23, i64 %p_read_22, i64 %p_read_21, i64 %p_read_20, i64 %p_read_19, i64 %p_read_18, i64 %p_read_17"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%net_0_addr_15 = getelementptr i64 %net_0, i64 0, i64 8"   --->   Operation 86 'getelementptr' 'net_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%net_0_addr_16 = getelementptr i64 %net_0, i64 0, i64 9"   --->   Operation 87 'getelementptr' 'net_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %net_0_addr_15"   --->   Operation 88 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_7 : Operation 89 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %net_0_addr_16"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 2.13>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%biases_val_read = read i640 @_ssdm_op_Read.ap_auto.i640, i640 %biases_val"   --->   Operation 90 'read' 'biases_val_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [2/2] (2.13ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1, i64 %C_0, i640 %biases_val_read, i64 %net_0"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1, i64 %C_0, i640 %biases_val_read, i64 %net_0"   --->   Operation 92 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.79>
ST_10 : Operation 93 [2/2] (0.79ns)   --->   "%net_0_load = load i4 %net_0_addr"   --->   Operation 93 'load' 'net_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_10 : Operation 94 [2/2] (0.79ns)   --->   "%net_0_load_1 = load i4 %net_0_addr_8"   --->   Operation 94 'load' 'net_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 11 <SV = 10> <Delay = 0.79>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%temp_0_addr = getelementptr i64 %temp_0, i64 0, i64 0"   --->   Operation 95 'getelementptr' 'temp_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%temp_0_addr_1 = getelementptr i64 %temp_0, i64 0, i64 1"   --->   Operation 96 'getelementptr' 'temp_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %temp_0_addr"   --->   Operation 97 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_11 : Operation 98 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %temp_0_addr_1"   --->   Operation 98 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_11 : Operation 99 [1/2] (0.79ns)   --->   "%net_0_load = load i4 %net_0_addr"   --->   Operation 99 'load' 'net_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_11 : Operation 100 [1/2] (0.79ns)   --->   "%net_0_load_1 = load i4 %net_0_addr_8"   --->   Operation 100 'load' 'net_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_11 : Operation 101 [2/2] (0.79ns)   --->   "%net_0_load_2 = load i4 %net_0_addr_9"   --->   Operation 101 'load' 'net_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_11 : Operation 102 [2/2] (0.79ns)   --->   "%net_0_load_3 = load i4 %net_0_addr_10"   --->   Operation 102 'load' 'net_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 0.79>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%temp_0_addr_2 = getelementptr i64 %temp_0, i64 0, i64 2"   --->   Operation 103 'getelementptr' 'temp_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%temp_0_addr_3 = getelementptr i64 %temp_0, i64 0, i64 3"   --->   Operation 104 'getelementptr' 'temp_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %temp_0_addr_2"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 106 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %temp_0_addr_3"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 107 [1/2] (0.79ns)   --->   "%net_0_load_2 = load i4 %net_0_addr_9"   --->   Operation 107 'load' 'net_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 108 [1/2] (0.79ns)   --->   "%net_0_load_3 = load i4 %net_0_addr_10"   --->   Operation 108 'load' 'net_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 109 [2/2] (0.79ns)   --->   "%net_0_load_4 = load i4 %net_0_addr_11"   --->   Operation 109 'load' 'net_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 110 [2/2] (0.79ns)   --->   "%net_0_load_5 = load i4 %net_0_addr_12"   --->   Operation 110 'load' 'net_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 0.79>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%temp_0_addr_4 = getelementptr i64 %temp_0, i64 0, i64 4"   --->   Operation 111 'getelementptr' 'temp_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%temp_0_addr_5 = getelementptr i64 %temp_0, i64 0, i64 5"   --->   Operation 112 'getelementptr' 'temp_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %temp_0_addr_4"   --->   Operation 113 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_13 : Operation 114 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %temp_0_addr_5"   --->   Operation 114 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_13 : Operation 115 [1/2] (0.79ns)   --->   "%net_0_load_4 = load i4 %net_0_addr_11"   --->   Operation 115 'load' 'net_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_13 : Operation 116 [1/2] (0.79ns)   --->   "%net_0_load_5 = load i4 %net_0_addr_12"   --->   Operation 116 'load' 'net_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_13 : Operation 117 [2/2] (0.79ns)   --->   "%net_0_load_6 = load i4 %net_0_addr_13"   --->   Operation 117 'load' 'net_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_13 : Operation 118 [2/2] (0.79ns)   --->   "%net_0_load_7 = load i4 %net_0_addr_14"   --->   Operation 118 'load' 'net_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 14 <SV = 13> <Delay = 0.79>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%temp_0_addr_6 = getelementptr i64 %temp_0, i64 0, i64 6"   --->   Operation 119 'getelementptr' 'temp_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%temp_0_addr_7 = getelementptr i64 %temp_0, i64 0, i64 7"   --->   Operation 120 'getelementptr' 'temp_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %temp_0_addr_6"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_14 : Operation 122 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %temp_0_addr_7"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_14 : Operation 123 [1/2] (0.79ns)   --->   "%net_0_load_6 = load i4 %net_0_addr_13"   --->   Operation 123 'load' 'net_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_14 : Operation 124 [1/2] (0.79ns)   --->   "%net_0_load_7 = load i4 %net_0_addr_14"   --->   Operation 124 'load' 'net_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_14 : Operation 125 [2/2] (0.79ns)   --->   "%net_0_load_8 = load i4 %net_0_addr_15"   --->   Operation 125 'load' 'net_0_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_14 : Operation 126 [2/2] (0.79ns)   --->   "%net_0_load_9 = load i4 %net_0_addr_16"   --->   Operation 126 'load' 'net_0_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 15 <SV = 14> <Delay = 0.79>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %weights_l3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i64 %agg_result_0, i64 0, i64 0"   --->   Operation 128 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%agg_result_0_addr_199 = getelementptr i64 %agg_result_0, i64 0, i64 1"   --->   Operation 129 'getelementptr' 'agg_result_0_addr_199' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%agg_result_0_addr_200 = getelementptr i64 %agg_result_0, i64 0, i64 2"   --->   Operation 130 'getelementptr' 'agg_result_0_addr_200' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%agg_result_0_addr_201 = getelementptr i64 %agg_result_0, i64 0, i64 3"   --->   Operation 131 'getelementptr' 'agg_result_0_addr_201' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%agg_result_0_addr_202 = getelementptr i64 %agg_result_0, i64 0, i64 4"   --->   Operation 132 'getelementptr' 'agg_result_0_addr_202' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%agg_result_0_addr_203 = getelementptr i64 %agg_result_0, i64 0, i64 5"   --->   Operation 133 'getelementptr' 'agg_result_0_addr_203' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%agg_result_0_addr_204 = getelementptr i64 %agg_result_0, i64 0, i64 6"   --->   Operation 134 'getelementptr' 'agg_result_0_addr_204' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%agg_result_0_addr_205 = getelementptr i64 %agg_result_0, i64 0, i64 7"   --->   Operation 135 'getelementptr' 'agg_result_0_addr_205' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%agg_result_0_addr_206 = getelementptr i64 %agg_result_0, i64 0, i64 8"   --->   Operation 136 'getelementptr' 'agg_result_0_addr_206' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%agg_result_0_addr_207 = getelementptr i64 %agg_result_0, i64 0, i64 9"   --->   Operation 137 'getelementptr' 'agg_result_0_addr_207' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%temp_0_addr_8 = getelementptr i64 %temp_0, i64 0, i64 8"   --->   Operation 138 'getelementptr' 'temp_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%temp_0_addr_9 = getelementptr i64 %temp_0, i64 0, i64 9"   --->   Operation 139 'getelementptr' 'temp_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %temp_0_addr_8"   --->   Operation 140 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_15 : Operation 141 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %temp_0_addr_9"   --->   Operation 141 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%softmax_input_addr = getelementptr i64 %softmax_input, i64 0, i64 0"   --->   Operation 142 'getelementptr' 'softmax_input_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%softmax_input_addr_2 = getelementptr i64 %softmax_input, i64 0, i64 1"   --->   Operation 143 'getelementptr' 'softmax_input_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%softmax_input_addr_3 = getelementptr i64 %softmax_input, i64 0, i64 2"   --->   Operation 144 'getelementptr' 'softmax_input_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%softmax_input_addr_4 = getelementptr i64 %softmax_input, i64 0, i64 3"   --->   Operation 145 'getelementptr' 'softmax_input_addr_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%softmax_input_addr_5 = getelementptr i64 %softmax_input, i64 0, i64 4"   --->   Operation 146 'getelementptr' 'softmax_input_addr_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%softmax_input_addr_6 = getelementptr i64 %softmax_input, i64 0, i64 5"   --->   Operation 147 'getelementptr' 'softmax_input_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%softmax_input_addr_7 = getelementptr i64 %softmax_input, i64 0, i64 6"   --->   Operation 148 'getelementptr' 'softmax_input_addr_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%softmax_input_addr_8 = getelementptr i64 %softmax_input, i64 0, i64 7"   --->   Operation 149 'getelementptr' 'softmax_input_addr_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%softmax_input_addr_9 = getelementptr i64 %softmax_input, i64 0, i64 8"   --->   Operation 150 'getelementptr' 'softmax_input_addr_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%softmax_input_addr_10 = getelementptr i64 %softmax_input, i64 0, i64 9"   --->   Operation 151 'getelementptr' 'softmax_input_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/2] (0.79ns)   --->   "%net_0_load_8 = load i4 %net_0_addr_15"   --->   Operation 152 'load' 'net_0_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_15 : Operation 153 [1/2] (0.79ns)   --->   "%net_0_load_9 = load i4 %net_0_addr_16"   --->   Operation 153 'load' 'net_0_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.body22" [../layer.h:177]   --->   Operation 154 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.65>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%j_1 = load i4 %j" [../layer.h:177]   --->   Operation 155 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.86ns)   --->   "%icmp_ln177 = icmp_eq  i4 %j_1, i4 10" [../layer.h:177]   --->   Operation 156 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.86ns)   --->   "%add_ln177 = add i4 %j_1, i4 1" [../layer.h:177]   --->   Operation 157 'add' 'add_ln177' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void %for.body22.split, void %for.end44" [../layer.h:177]   --->   Operation 158 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %softmax_input_addr"   --->   Operation 159 'store' 'store_ln0' <Predicate = (!icmp_ln177)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_16 : Operation 160 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %softmax_input_addr_2"   --->   Operation 160 'store' 'store_ln0' <Predicate = (!icmp_ln177)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_16 : Operation 161 [1/1] (0.48ns)   --->   "%store_ln177 = store i4 %add_ln177, i4 %j" [../layer.h:177]   --->   Operation 161 'store' 'store_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.48>
ST_16 : Operation 162 [2/2] (0.79ns)   --->   "%temp_0_load = load i4 %temp_0_addr" [../layer.h:192]   --->   Operation 162 'load' 'temp_0_load' <Predicate = (icmp_ln177)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_16 : Operation 163 [2/2] (0.79ns)   --->   "%temp_0_load_1 = load i4 %temp_0_addr_1" [../layer.h:192]   --->   Operation 163 'load' 'temp_0_load_1' <Predicate = (icmp_ln177)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 17 <SV = 16> <Delay = 0.79>
ST_17 : Operation 164 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %softmax_input_addr_3"   --->   Operation 164 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_17 : Operation 165 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %softmax_input_addr_4"   --->   Operation 165 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 18 <SV = 17> <Delay = 0.79>
ST_18 : Operation 166 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %softmax_input_addr_5"   --->   Operation 166 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_18 : Operation 167 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %softmax_input_addr_6"   --->   Operation 167 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 19 <SV = 18> <Delay = 0.79>
ST_19 : Operation 168 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %softmax_input_addr_7"   --->   Operation 168 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_19 : Operation 169 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %softmax_input_addr_8"   --->   Operation 169 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 20 <SV = 19> <Delay = 0.79>
ST_20 : Operation 170 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %softmax_input_addr_9"   --->   Operation 170 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_20 : Operation 171 [1/1] (0.79ns)   --->   "%store_ln0 = store i64 0, i4 %softmax_input_addr_10"   --->   Operation 171 'store' 'store_ln0' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 21 <SV = 20> <Delay = 0.79>
ST_21 : Operation 172 [2/2] (0.79ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4, i64 %transposed_0, i64 %net_0_load, i64 %net_0_load_1, i64 %net_0_load_2, i64 %net_0_load_3, i64 %net_0_load_4, i64 %net_0_load_5, i64 %net_0_load_6, i64 %net_0_load_7, i64 %net_0_load_8, i64 %net_0_load_9, i64 %softmax_input"   --->   Operation 172 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 1.84>
ST_22 : Operation 173 [1/2] (1.84ns)   --->   "%call_ln0 = call void @forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4, i64 %transposed_0, i64 %net_0_load, i64 %net_0_load_1, i64 %net_0_load_2, i64 %net_0_load_3, i64 %net_0_load_4, i64 %net_0_load_5, i64 %net_0_load_6, i64 %net_0_load_7, i64 %net_0_load_8, i64 %net_0_load_9, i64 %softmax_input"   --->   Operation 173 'call' 'call_ln0' <Predicate = true> <Delay = 1.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 174 [2/2] (0.00ns)   --->   "%call_ln185 = call void @softmax<10>, i64 %softmax_result_0, i64 %softmax_input" [../layer.h:185]   --->   Operation 174 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 175 [1/2] (0.00ns)   --->   "%call_ln185 = call void @softmax<10>, i64 %softmax_result_0, i64 %softmax_input" [../layer.h:185]   --->   Operation 175 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.79>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i4 %j_1" [../layer.h:177]   --->   Operation 176 'zext' 'zext_ln177' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%softmax_result_0_addr = getelementptr i64 %softmax_result_0, i64 0, i64 %zext_ln177" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:188]   --->   Operation 177 'getelementptr' 'softmax_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [2/2] (0.79ns)   --->   "%softmax_result_0_load = load i4 %softmax_result_0_addr" [../layer.h:188]   --->   Operation 178 'load' 'softmax_result_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 26 <SV = 25> <Delay = 1.58>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%speclooptripcount_ln179 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../layer.h:179]   --->   Operation 179 'speclooptripcount' 'speclooptripcount_ln179' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../layer.h:177]   --->   Operation 180 'specloopname' 'specloopname_ln177' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 181 [1/2] (0.79ns)   --->   "%softmax_result_0_load = load i4 %softmax_result_0_addr" [../layer.h:188]   --->   Operation 181 'load' 'softmax_result_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%temp_0_addr_10 = getelementptr i64 %temp_0, i64 0, i64 %zext_ln177" [C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:188]   --->   Operation 182 'getelementptr' 'temp_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 183 [1/1] (0.79ns)   --->   "%store_ln188 = store i64 %softmax_result_0_load, i4 %temp_0_addr_10" [../layer.h:188]   --->   Operation 183 'store' 'store_ln188' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.body22" [../layer.h:177]   --->   Operation 184 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>

State 27 <SV = 16> <Delay = 1.58>
ST_27 : Operation 185 [1/2] (0.79ns)   --->   "%temp_0_load = load i4 %temp_0_addr" [../layer.h:192]   --->   Operation 185 'load' 'temp_0_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_27 : Operation 186 [1/2] (0.79ns)   --->   "%temp_0_load_1 = load i4 %temp_0_addr_1" [../layer.h:192]   --->   Operation 186 'load' 'temp_0_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_27 : Operation 187 [2/2] (0.79ns)   --->   "%temp_0_load_2 = load i4 %temp_0_addr_2" [../layer.h:192]   --->   Operation 187 'load' 'temp_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_27 : Operation 188 [2/2] (0.79ns)   --->   "%temp_0_load_3 = load i4 %temp_0_addr_3" [../layer.h:192]   --->   Operation 188 'load' 'temp_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_27 : Operation 189 [1/1] (0.79ns)   --->   "%store_ln192 = store i64 %temp_0_load, i4 %agg_result_0_addr" [../layer.h:192]   --->   Operation 189 'store' 'store_ln192' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_27 : Operation 190 [1/1] (0.79ns)   --->   "%store_ln192 = store i64 %temp_0_load_1, i4 %agg_result_0_addr_199" [../layer.h:192]   --->   Operation 190 'store' 'store_ln192' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 28 <SV = 17> <Delay = 1.58>
ST_28 : Operation 191 [1/2] (0.79ns)   --->   "%temp_0_load_2 = load i4 %temp_0_addr_2" [../layer.h:192]   --->   Operation 191 'load' 'temp_0_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_28 : Operation 192 [1/2] (0.79ns)   --->   "%temp_0_load_3 = load i4 %temp_0_addr_3" [../layer.h:192]   --->   Operation 192 'load' 'temp_0_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_28 : Operation 193 [2/2] (0.79ns)   --->   "%temp_0_load_4 = load i4 %temp_0_addr_4" [../layer.h:192]   --->   Operation 193 'load' 'temp_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_28 : Operation 194 [2/2] (0.79ns)   --->   "%temp_0_load_5 = load i4 %temp_0_addr_5" [../layer.h:192]   --->   Operation 194 'load' 'temp_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_28 : Operation 195 [1/1] (0.79ns)   --->   "%store_ln192 = store i64 %temp_0_load_2, i4 %agg_result_0_addr_200" [../layer.h:192]   --->   Operation 195 'store' 'store_ln192' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_28 : Operation 196 [1/1] (0.79ns)   --->   "%store_ln192 = store i64 %temp_0_load_3, i4 %agg_result_0_addr_201" [../layer.h:192]   --->   Operation 196 'store' 'store_ln192' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 29 <SV = 18> <Delay = 1.58>
ST_29 : Operation 197 [1/2] (0.79ns)   --->   "%temp_0_load_4 = load i4 %temp_0_addr_4" [../layer.h:192]   --->   Operation 197 'load' 'temp_0_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_29 : Operation 198 [1/2] (0.79ns)   --->   "%temp_0_load_5 = load i4 %temp_0_addr_5" [../layer.h:192]   --->   Operation 198 'load' 'temp_0_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_29 : Operation 199 [2/2] (0.79ns)   --->   "%temp_0_load_6 = load i4 %temp_0_addr_6" [../layer.h:192]   --->   Operation 199 'load' 'temp_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_29 : Operation 200 [2/2] (0.79ns)   --->   "%temp_0_load_7 = load i4 %temp_0_addr_7" [../layer.h:192]   --->   Operation 200 'load' 'temp_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_29 : Operation 201 [1/1] (0.79ns)   --->   "%store_ln192 = store i64 %temp_0_load_4, i4 %agg_result_0_addr_202" [../layer.h:192]   --->   Operation 201 'store' 'store_ln192' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_29 : Operation 202 [1/1] (0.79ns)   --->   "%store_ln192 = store i64 %temp_0_load_5, i4 %agg_result_0_addr_203" [../layer.h:192]   --->   Operation 202 'store' 'store_ln192' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 30 <SV = 19> <Delay = 1.58>
ST_30 : Operation 203 [1/2] (0.79ns)   --->   "%temp_0_load_6 = load i4 %temp_0_addr_6" [../layer.h:192]   --->   Operation 203 'load' 'temp_0_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_30 : Operation 204 [1/2] (0.79ns)   --->   "%temp_0_load_7 = load i4 %temp_0_addr_7" [../layer.h:192]   --->   Operation 204 'load' 'temp_0_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_30 : Operation 205 [2/2] (0.79ns)   --->   "%temp_0_load_8 = load i4 %temp_0_addr_8" [../layer.h:192]   --->   Operation 205 'load' 'temp_0_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_30 : Operation 206 [2/2] (0.79ns)   --->   "%temp_0_load_9 = load i4 %temp_0_addr_9" [../layer.h:192]   --->   Operation 206 'load' 'temp_0_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_30 : Operation 207 [1/1] (0.79ns)   --->   "%store_ln192 = store i64 %temp_0_load_6, i4 %agg_result_0_addr_204" [../layer.h:192]   --->   Operation 207 'store' 'store_ln192' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_30 : Operation 208 [1/1] (0.79ns)   --->   "%store_ln192 = store i64 %temp_0_load_7, i4 %agg_result_0_addr_205" [../layer.h:192]   --->   Operation 208 'store' 'store_ln192' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 31 <SV = 20> <Delay = 1.58>
ST_31 : Operation 209 [1/2] (0.79ns)   --->   "%temp_0_load_8 = load i4 %temp_0_addr_8" [../layer.h:192]   --->   Operation 209 'load' 'temp_0_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_31 : Operation 210 [1/2] (0.79ns)   --->   "%temp_0_load_9 = load i4 %temp_0_addr_9" [../layer.h:192]   --->   Operation 210 'load' 'temp_0_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_31 : Operation 211 [1/1] (0.79ns)   --->   "%store_ln192 = store i64 %temp_0_load_8, i4 %agg_result_0_addr_206" [../layer.h:192]   --->   Operation 211 'store' 'store_ln192' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_31 : Operation 212 [1/1] (0.79ns)   --->   "%store_ln192 = store i64 %temp_0_load_9, i4 %agg_result_0_addr_207" [../layer.h:192]   --->   Operation 212 'store' 'store_ln192' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_31 : Operation 213 [1/1] (0.00ns)   --->   "%ret_ln221 = ret" [../layer.h:221]   --->   Operation 213 'ret' 'ret_ln221' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 0.790ns
The critical path consists of the following:
	'alloca' operation 64 bit ('C[0]', ../layer.h:77->../layer.h:157) [24]  (0.000 ns)
	'getelementptr' operation 4 bit ('C_0_addr') [29]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:157 [39]  (0.790 ns)

 <State 2>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('C_0_addr_9') [31]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:157 [41]  (0.790 ns)

 <State 3>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('C_0_addr_11') [33]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:157 [43]  (0.790 ns)

 <State 4>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('C_0_addr_13') [35]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:157 [45]  (0.790 ns)

 <State 5>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('C_0_addr_15') [37]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'C[0]', ../layer.h:77->../layer.h:157 [47]  (0.790 ns)

 <State 6>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('net_0_addr_13') [56]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'net[0]', ../layer.h:159 [66]  (0.790 ns)

 <State 7>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('net_0_addr_15') [58]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'net[0]', ../layer.h:159 [68]  (0.790 ns)

 <State 8>: 2.133ns
The critical path consists of the following:
	wire read operation ('biases_val_read') on port 'biases_val' [14]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_161_1' [70]  (2.133 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.790ns
The critical path consists of the following:
	'load' operation 64 bit ('net_0_load') on array 'net[0]', ../layer.h:159 [111]  (0.790 ns)

 <State 11>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('temp_0_addr') [81]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'temp[0]', ../layer.h:175 [91]  (0.790 ns)

 <State 12>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('temp_0_addr_2') [83]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'temp[0]', ../layer.h:175 [93]  (0.790 ns)

 <State 13>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('temp_0_addr_4') [85]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'temp[0]', ../layer.h:175 [95]  (0.790 ns)

 <State 14>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('temp_0_addr_6') [87]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'temp[0]', ../layer.h:175 [97]  (0.790 ns)

 <State 15>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('temp_0_addr_8') [89]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'temp[0]', ../layer.h:175 [99]  (0.790 ns)

 <State 16>: 1.658ns
The critical path consists of the following:
	'load' operation 4 bit ('j', ../layer.h:177) on local variable 'j', ../layer.h:177 [124]  (0.000 ns)
	'add' operation 4 bit ('add_ln177', ../layer.h:177) [126]  (0.868 ns)
	'store' operation 0 bit ('store_ln177', ../layer.h:177) of variable 'add_ln177', ../layer.h:177 on local variable 'j', ../layer.h:177 [148]  (0.489 ns)
	blocking operation 0.301 ns on control path)

 <State 17>: 0.790ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'softmax_input' [134]  (0.790 ns)

 <State 18>: 0.790ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'softmax_input' [136]  (0.790 ns)

 <State 19>: 0.790ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'softmax_input' [138]  (0.790 ns)

 <State 20>: 0.790ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on array 'softmax_input' [140]  (0.790 ns)

 <State 21>: 0.790ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4' [142]  (0.790 ns)

 <State 22>: 1.846ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'forwardPropagation<8, 10>_Pipeline_VITIS_LOOP_180_4' [142]  (1.846 ns)

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('softmax_result_0_addr', C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:56->C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186->../layer.h:188) [144]  (0.000 ns)
	'load' operation 64 bit ('softmax_result_0_load', ../layer.h:188) on array 'softmax_result[0]', ../layer.h:185 [145]  (0.790 ns)

 <State 26>: 1.580ns
The critical path consists of the following:
	'load' operation 64 bit ('softmax_result_0_load', ../layer.h:188) on array 'softmax_result[0]', ../layer.h:185 [145]  (0.790 ns)
	'store' operation 0 bit ('store_ln188', ../layer.h:188) of variable 'softmax_result_0_load', ../layer.h:188 on array 'temp[0]', ../layer.h:175 [147]  (0.790 ns)

 <State 27>: 1.580ns
The critical path consists of the following:
	'load' operation 64 bit ('temp_0_load', ../layer.h:192) on array 'temp[0]', ../layer.h:175 [151]  (0.790 ns)
	'store' operation 0 bit ('store_ln192', ../layer.h:192) of variable 'temp_0_load', ../layer.h:192 on array 'agg_result_0' [161]  (0.790 ns)

 <State 28>: 1.580ns
The critical path consists of the following:
	'load' operation 64 bit ('temp_0_load_2', ../layer.h:192) on array 'temp[0]', ../layer.h:175 [153]  (0.790 ns)
	'store' operation 0 bit ('store_ln192', ../layer.h:192) of variable 'temp_0_load_2', ../layer.h:192 on array 'agg_result_0' [163]  (0.790 ns)

 <State 29>: 1.580ns
The critical path consists of the following:
	'load' operation 64 bit ('temp_0_load_4', ../layer.h:192) on array 'temp[0]', ../layer.h:175 [155]  (0.790 ns)
	'store' operation 0 bit ('store_ln192', ../layer.h:192) of variable 'temp_0_load_4', ../layer.h:192 on array 'agg_result_0' [165]  (0.790 ns)

 <State 30>: 1.580ns
The critical path consists of the following:
	'load' operation 64 bit ('temp_0_load_6', ../layer.h:192) on array 'temp[0]', ../layer.h:175 [157]  (0.790 ns)
	'store' operation 0 bit ('store_ln192', ../layer.h:192) of variable 'temp_0_load_6', ../layer.h:192 on array 'agg_result_0' [167]  (0.790 ns)

 <State 31>: 1.580ns
The critical path consists of the following:
	'load' operation 64 bit ('temp_0_load_8', ../layer.h:192) on array 'temp[0]', ../layer.h:175 [159]  (0.790 ns)
	'store' operation 0 bit ('store_ln192', ../layer.h:192) of variable 'temp_0_load_8', ../layer.h:192 on array 'agg_result_0' [169]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
