// Seed: 3744032556
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  supply0 id_6;
  wire id_7;
  id_8(
      .id_0(id_1)
  );
  supply1 id_9;
  assign id_6 = 1'b0;
  module_0(
      id_1, id_9
  );
  wire id_10;
  assign id_5 = id_9 << id_3 - 1;
endmodule
