
Lab08.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009728  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000700  08009928  08009928  00019928  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a028  0800a028  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a028  0800a028  0001a028  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a030  0800a030  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a030  0800a030  0001a030  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a034  0800a034  0001a034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800a038  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  200001d8  0800a210  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000490  0800a210  00020490  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020206  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014cab  00000000  00000000  00020249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003255  00000000  00000000  00034ef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012c0  00000000  00000000  00038150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e74  00000000  00000000  00039410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002ada9  00000000  00000000  0003a284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000199e8  00000000  00000000  0006502d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00100c6e  00000000  00000000  0007ea15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000060a0  00000000  00000000  0017f684  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  00185724  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d8 	.word	0x200001d8
 800021c:	00000000 	.word	0x00000000
 8000220:	08009910 	.word	0x08009910

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001dc 	.word	0x200001dc
 800023c:	08009910 	.word	0x08009910

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9a8 	b.w	80009d0 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9e08      	ldr	r6, [sp, #32]
 800070e:	460d      	mov	r5, r1
 8000710:	4604      	mov	r4, r0
 8000712:	460f      	mov	r7, r1
 8000714:	2b00      	cmp	r3, #0
 8000716:	d14a      	bne.n	80007ae <__udivmoddi4+0xa6>
 8000718:	428a      	cmp	r2, r1
 800071a:	4694      	mov	ip, r2
 800071c:	d965      	bls.n	80007ea <__udivmoddi4+0xe2>
 800071e:	fab2 f382 	clz	r3, r2
 8000722:	b143      	cbz	r3, 8000736 <__udivmoddi4+0x2e>
 8000724:	fa02 fc03 	lsl.w	ip, r2, r3
 8000728:	f1c3 0220 	rsb	r2, r3, #32
 800072c:	409f      	lsls	r7, r3
 800072e:	fa20 f202 	lsr.w	r2, r0, r2
 8000732:	4317      	orrs	r7, r2
 8000734:	409c      	lsls	r4, r3
 8000736:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800073a:	fa1f f58c 	uxth.w	r5, ip
 800073e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000742:	0c22      	lsrs	r2, r4, #16
 8000744:	fb0e 7711 	mls	r7, lr, r1, r7
 8000748:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800074c:	fb01 f005 	mul.w	r0, r1, r5
 8000750:	4290      	cmp	r0, r2
 8000752:	d90a      	bls.n	800076a <__udivmoddi4+0x62>
 8000754:	eb1c 0202 	adds.w	r2, ip, r2
 8000758:	f101 37ff 	add.w	r7, r1, #4294967295
 800075c:	f080 811c 	bcs.w	8000998 <__udivmoddi4+0x290>
 8000760:	4290      	cmp	r0, r2
 8000762:	f240 8119 	bls.w	8000998 <__udivmoddi4+0x290>
 8000766:	3902      	subs	r1, #2
 8000768:	4462      	add	r2, ip
 800076a:	1a12      	subs	r2, r2, r0
 800076c:	b2a4      	uxth	r4, r4
 800076e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000772:	fb0e 2210 	mls	r2, lr, r0, r2
 8000776:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800077a:	fb00 f505 	mul.w	r5, r0, r5
 800077e:	42a5      	cmp	r5, r4
 8000780:	d90a      	bls.n	8000798 <__udivmoddi4+0x90>
 8000782:	eb1c 0404 	adds.w	r4, ip, r4
 8000786:	f100 32ff 	add.w	r2, r0, #4294967295
 800078a:	f080 8107 	bcs.w	800099c <__udivmoddi4+0x294>
 800078e:	42a5      	cmp	r5, r4
 8000790:	f240 8104 	bls.w	800099c <__udivmoddi4+0x294>
 8000794:	4464      	add	r4, ip
 8000796:	3802      	subs	r0, #2
 8000798:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800079c:	1b64      	subs	r4, r4, r5
 800079e:	2100      	movs	r1, #0
 80007a0:	b11e      	cbz	r6, 80007aa <__udivmoddi4+0xa2>
 80007a2:	40dc      	lsrs	r4, r3
 80007a4:	2300      	movs	r3, #0
 80007a6:	e9c6 4300 	strd	r4, r3, [r6]
 80007aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ae:	428b      	cmp	r3, r1
 80007b0:	d908      	bls.n	80007c4 <__udivmoddi4+0xbc>
 80007b2:	2e00      	cmp	r6, #0
 80007b4:	f000 80ed 	beq.w	8000992 <__udivmoddi4+0x28a>
 80007b8:	2100      	movs	r1, #0
 80007ba:	e9c6 0500 	strd	r0, r5, [r6]
 80007be:	4608      	mov	r0, r1
 80007c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007c4:	fab3 f183 	clz	r1, r3
 80007c8:	2900      	cmp	r1, #0
 80007ca:	d149      	bne.n	8000860 <__udivmoddi4+0x158>
 80007cc:	42ab      	cmp	r3, r5
 80007ce:	d302      	bcc.n	80007d6 <__udivmoddi4+0xce>
 80007d0:	4282      	cmp	r2, r0
 80007d2:	f200 80f8 	bhi.w	80009c6 <__udivmoddi4+0x2be>
 80007d6:	1a84      	subs	r4, r0, r2
 80007d8:	eb65 0203 	sbc.w	r2, r5, r3
 80007dc:	2001      	movs	r0, #1
 80007de:	4617      	mov	r7, r2
 80007e0:	2e00      	cmp	r6, #0
 80007e2:	d0e2      	beq.n	80007aa <__udivmoddi4+0xa2>
 80007e4:	e9c6 4700 	strd	r4, r7, [r6]
 80007e8:	e7df      	b.n	80007aa <__udivmoddi4+0xa2>
 80007ea:	b902      	cbnz	r2, 80007ee <__udivmoddi4+0xe6>
 80007ec:	deff      	udf	#255	; 0xff
 80007ee:	fab2 f382 	clz	r3, r2
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	f040 8090 	bne.w	8000918 <__udivmoddi4+0x210>
 80007f8:	1a8a      	subs	r2, r1, r2
 80007fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80007fe:	fa1f fe8c 	uxth.w	lr, ip
 8000802:	2101      	movs	r1, #1
 8000804:	fbb2 f5f7 	udiv	r5, r2, r7
 8000808:	fb07 2015 	mls	r0, r7, r5, r2
 800080c:	0c22      	lsrs	r2, r4, #16
 800080e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000812:	fb0e f005 	mul.w	r0, lr, r5
 8000816:	4290      	cmp	r0, r2
 8000818:	d908      	bls.n	800082c <__udivmoddi4+0x124>
 800081a:	eb1c 0202 	adds.w	r2, ip, r2
 800081e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000822:	d202      	bcs.n	800082a <__udivmoddi4+0x122>
 8000824:	4290      	cmp	r0, r2
 8000826:	f200 80cb 	bhi.w	80009c0 <__udivmoddi4+0x2b8>
 800082a:	4645      	mov	r5, r8
 800082c:	1a12      	subs	r2, r2, r0
 800082e:	b2a4      	uxth	r4, r4
 8000830:	fbb2 f0f7 	udiv	r0, r2, r7
 8000834:	fb07 2210 	mls	r2, r7, r0, r2
 8000838:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800083c:	fb0e fe00 	mul.w	lr, lr, r0
 8000840:	45a6      	cmp	lr, r4
 8000842:	d908      	bls.n	8000856 <__udivmoddi4+0x14e>
 8000844:	eb1c 0404 	adds.w	r4, ip, r4
 8000848:	f100 32ff 	add.w	r2, r0, #4294967295
 800084c:	d202      	bcs.n	8000854 <__udivmoddi4+0x14c>
 800084e:	45a6      	cmp	lr, r4
 8000850:	f200 80bb 	bhi.w	80009ca <__udivmoddi4+0x2c2>
 8000854:	4610      	mov	r0, r2
 8000856:	eba4 040e 	sub.w	r4, r4, lr
 800085a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800085e:	e79f      	b.n	80007a0 <__udivmoddi4+0x98>
 8000860:	f1c1 0720 	rsb	r7, r1, #32
 8000864:	408b      	lsls	r3, r1
 8000866:	fa22 fc07 	lsr.w	ip, r2, r7
 800086a:	ea4c 0c03 	orr.w	ip, ip, r3
 800086e:	fa05 f401 	lsl.w	r4, r5, r1
 8000872:	fa20 f307 	lsr.w	r3, r0, r7
 8000876:	40fd      	lsrs	r5, r7
 8000878:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800087c:	4323      	orrs	r3, r4
 800087e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000882:	fa1f fe8c 	uxth.w	lr, ip
 8000886:	fb09 5518 	mls	r5, r9, r8, r5
 800088a:	0c1c      	lsrs	r4, r3, #16
 800088c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000890:	fb08 f50e 	mul.w	r5, r8, lr
 8000894:	42a5      	cmp	r5, r4
 8000896:	fa02 f201 	lsl.w	r2, r2, r1
 800089a:	fa00 f001 	lsl.w	r0, r0, r1
 800089e:	d90b      	bls.n	80008b8 <__udivmoddi4+0x1b0>
 80008a0:	eb1c 0404 	adds.w	r4, ip, r4
 80008a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80008a8:	f080 8088 	bcs.w	80009bc <__udivmoddi4+0x2b4>
 80008ac:	42a5      	cmp	r5, r4
 80008ae:	f240 8085 	bls.w	80009bc <__udivmoddi4+0x2b4>
 80008b2:	f1a8 0802 	sub.w	r8, r8, #2
 80008b6:	4464      	add	r4, ip
 80008b8:	1b64      	subs	r4, r4, r5
 80008ba:	b29d      	uxth	r5, r3
 80008bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80008c0:	fb09 4413 	mls	r4, r9, r3, r4
 80008c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80008c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80008cc:	45a6      	cmp	lr, r4
 80008ce:	d908      	bls.n	80008e2 <__udivmoddi4+0x1da>
 80008d0:	eb1c 0404 	adds.w	r4, ip, r4
 80008d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80008d8:	d26c      	bcs.n	80009b4 <__udivmoddi4+0x2ac>
 80008da:	45a6      	cmp	lr, r4
 80008dc:	d96a      	bls.n	80009b4 <__udivmoddi4+0x2ac>
 80008de:	3b02      	subs	r3, #2
 80008e0:	4464      	add	r4, ip
 80008e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80008e6:	fba3 9502 	umull	r9, r5, r3, r2
 80008ea:	eba4 040e 	sub.w	r4, r4, lr
 80008ee:	42ac      	cmp	r4, r5
 80008f0:	46c8      	mov	r8, r9
 80008f2:	46ae      	mov	lr, r5
 80008f4:	d356      	bcc.n	80009a4 <__udivmoddi4+0x29c>
 80008f6:	d053      	beq.n	80009a0 <__udivmoddi4+0x298>
 80008f8:	b156      	cbz	r6, 8000910 <__udivmoddi4+0x208>
 80008fa:	ebb0 0208 	subs.w	r2, r0, r8
 80008fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000902:	fa04 f707 	lsl.w	r7, r4, r7
 8000906:	40ca      	lsrs	r2, r1
 8000908:	40cc      	lsrs	r4, r1
 800090a:	4317      	orrs	r7, r2
 800090c:	e9c6 7400 	strd	r7, r4, [r6]
 8000910:	4618      	mov	r0, r3
 8000912:	2100      	movs	r1, #0
 8000914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000918:	f1c3 0120 	rsb	r1, r3, #32
 800091c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000920:	fa20 f201 	lsr.w	r2, r0, r1
 8000924:	fa25 f101 	lsr.w	r1, r5, r1
 8000928:	409d      	lsls	r5, r3
 800092a:	432a      	orrs	r2, r5
 800092c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000930:	fa1f fe8c 	uxth.w	lr, ip
 8000934:	fbb1 f0f7 	udiv	r0, r1, r7
 8000938:	fb07 1510 	mls	r5, r7, r0, r1
 800093c:	0c11      	lsrs	r1, r2, #16
 800093e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000942:	fb00 f50e 	mul.w	r5, r0, lr
 8000946:	428d      	cmp	r5, r1
 8000948:	fa04 f403 	lsl.w	r4, r4, r3
 800094c:	d908      	bls.n	8000960 <__udivmoddi4+0x258>
 800094e:	eb1c 0101 	adds.w	r1, ip, r1
 8000952:	f100 38ff 	add.w	r8, r0, #4294967295
 8000956:	d22f      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 8000958:	428d      	cmp	r5, r1
 800095a:	d92d      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800095c:	3802      	subs	r0, #2
 800095e:	4461      	add	r1, ip
 8000960:	1b49      	subs	r1, r1, r5
 8000962:	b292      	uxth	r2, r2
 8000964:	fbb1 f5f7 	udiv	r5, r1, r7
 8000968:	fb07 1115 	mls	r1, r7, r5, r1
 800096c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000970:	fb05 f10e 	mul.w	r1, r5, lr
 8000974:	4291      	cmp	r1, r2
 8000976:	d908      	bls.n	800098a <__udivmoddi4+0x282>
 8000978:	eb1c 0202 	adds.w	r2, ip, r2
 800097c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000980:	d216      	bcs.n	80009b0 <__udivmoddi4+0x2a8>
 8000982:	4291      	cmp	r1, r2
 8000984:	d914      	bls.n	80009b0 <__udivmoddi4+0x2a8>
 8000986:	3d02      	subs	r5, #2
 8000988:	4462      	add	r2, ip
 800098a:	1a52      	subs	r2, r2, r1
 800098c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000990:	e738      	b.n	8000804 <__udivmoddi4+0xfc>
 8000992:	4631      	mov	r1, r6
 8000994:	4630      	mov	r0, r6
 8000996:	e708      	b.n	80007aa <__udivmoddi4+0xa2>
 8000998:	4639      	mov	r1, r7
 800099a:	e6e6      	b.n	800076a <__udivmoddi4+0x62>
 800099c:	4610      	mov	r0, r2
 800099e:	e6fb      	b.n	8000798 <__udivmoddi4+0x90>
 80009a0:	4548      	cmp	r0, r9
 80009a2:	d2a9      	bcs.n	80008f8 <__udivmoddi4+0x1f0>
 80009a4:	ebb9 0802 	subs.w	r8, r9, r2
 80009a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80009ac:	3b01      	subs	r3, #1
 80009ae:	e7a3      	b.n	80008f8 <__udivmoddi4+0x1f0>
 80009b0:	4645      	mov	r5, r8
 80009b2:	e7ea      	b.n	800098a <__udivmoddi4+0x282>
 80009b4:	462b      	mov	r3, r5
 80009b6:	e794      	b.n	80008e2 <__udivmoddi4+0x1da>
 80009b8:	4640      	mov	r0, r8
 80009ba:	e7d1      	b.n	8000960 <__udivmoddi4+0x258>
 80009bc:	46d0      	mov	r8, sl
 80009be:	e77b      	b.n	80008b8 <__udivmoddi4+0x1b0>
 80009c0:	3d02      	subs	r5, #2
 80009c2:	4462      	add	r2, ip
 80009c4:	e732      	b.n	800082c <__udivmoddi4+0x124>
 80009c6:	4608      	mov	r0, r1
 80009c8:	e70a      	b.n	80007e0 <__udivmoddi4+0xd8>
 80009ca:	4464      	add	r4, ip
 80009cc:	3802      	subs	r0, #2
 80009ce:	e742      	b.n	8000856 <__udivmoddi4+0x14e>

080009d0 <__aeabi_idiv0>:
 80009d0:	4770      	bx	lr
 80009d2:	bf00      	nop

080009d4 <fillScreenColor>:
#include "ILI9341_Touchscreen.h"
#include "ILI9341_STM32_Driver.h"
#include "ILI9341_GFX.h"

void fillScreenColor(uint16_t color)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	4603      	mov	r3, r0
 80009dc:	80fb      	strh	r3, [r7, #6]
	ILI9341_Fill_Screen(color);
 80009de:	88fb      	ldrh	r3, [r7, #6]
 80009e0:	4618      	mov	r0, r3
 80009e2:	f001 fbb3 	bl	800214c <ILI9341_Fill_Screen>
}
 80009e6:	bf00      	nop
 80009e8:	3708      	adds	r7, #8
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}

080009ee <setRotation>:

void setRotation(uint8_t rotation)
{
 80009ee:	b580      	push	{r7, lr}
 80009f0:	b082      	sub	sp, #8
 80009f2:	af00      	add	r7, sp, #0
 80009f4:	4603      	mov	r3, r0
 80009f6:	71fb      	strb	r3, [r7, #7]
	ILI9341_Set_Rotation(rotation);
 80009f8:	79fb      	ldrb	r3, [r7, #7]
 80009fa:	4618      	mov	r0, r3
 80009fc:	f001 f99c 	bl	8001d38 <ILI9341_Set_Rotation>
}
 8000a00:	bf00      	nop
 8000a02:	3708      	adds	r7, #8
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}

08000a08 <drawText>:

void drawText(const char *text, uint8_t x, uint8_t y, uint16_t size)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af02      	add	r7, sp, #8
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	4608      	mov	r0, r1
 8000a12:	4611      	mov	r1, r2
 8000a14:	461a      	mov	r2, r3
 8000a16:	4603      	mov	r3, r0
 8000a18:	70fb      	strb	r3, [r7, #3]
 8000a1a:	460b      	mov	r3, r1
 8000a1c:	70bb      	strb	r3, [r7, #2]
 8000a1e:	4613      	mov	r3, r2
 8000a20:	803b      	strh	r3, [r7, #0]
	ILI9341_Draw_Text(text, x, y, BLACK, size, WHITE);
 8000a22:	78ba      	ldrb	r2, [r7, #2]
 8000a24:	78f9      	ldrb	r1, [r7, #3]
 8000a26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a2a:	9301      	str	r3, [sp, #4]
 8000a2c:	883b      	ldrh	r3, [r7, #0]
 8000a2e:	9300      	str	r3, [sp, #0]
 8000a30:	2300      	movs	r3, #0
 8000a32:	6878      	ldr	r0, [r7, #4]
 8000a34:	f001 f880 	bl	8001b38 <ILI9341_Draw_Text>
}
 8000a38:	bf00      	nop
 8000a3a:	3708      	adds	r7, #8
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <drawTextByPoint>:

void drawTextByPoint(const char *text, Point position, uint16_t size)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b084      	sub	sp, #16
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60f8      	str	r0, [r7, #12]
 8000a48:	8139      	strh	r1, [r7, #8]
 8000a4a:	4613      	mov	r3, r2
 8000a4c:	80fb      	strh	r3, [r7, #6]
	drawText(text, position.x, position.y, size);
 8000a4e:	7a39      	ldrb	r1, [r7, #8]
 8000a50:	7a7a      	ldrb	r2, [r7, #9]
 8000a52:	88fb      	ldrh	r3, [r7, #6]
 8000a54:	68f8      	ldr	r0, [r7, #12]
 8000a56:	f7ff ffd7 	bl	8000a08 <drawText>
}
 8000a5a:	bf00      	nop
 8000a5c:	3710      	adds	r7, #16
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}

08000a62 <drawFilledRectangleByCoord>:
{
	ILI9341_Draw_Filled_Rectangle_Coord(x0, y0, x1, y1, color);
}

void drawFilledRectangleByCoord(Rectangle rectangle, uint16_t color)
{
 8000a62:	b590      	push	{r4, r7, lr}
 8000a64:	b087      	sub	sp, #28
 8000a66:	af02      	add	r7, sp, #8
 8000a68:	f107 0308 	add.w	r3, r7, #8
 8000a6c:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a70:	4613      	mov	r3, r2
 8000a72:	80fb      	strh	r3, [r7, #6]
	ILI9341_Draw_Filled_Rectangle_Coord(rectangle.x0, rectangle.y0, rectangle.x1, rectangle.y1, color);
 8000a74:	8938      	ldrh	r0, [r7, #8]
 8000a76:	8979      	ldrh	r1, [r7, #10]
 8000a78:	89ba      	ldrh	r2, [r7, #12]
 8000a7a:	89fc      	ldrh	r4, [r7, #14]
 8000a7c:	88fb      	ldrh	r3, [r7, #6]
 8000a7e:	9300      	str	r3, [sp, #0]
 8000a80:	4623      	mov	r3, r4
 8000a82:	f000 ff60 	bl	8001946 <ILI9341_Draw_Filled_Rectangle_Coord>
}
 8000a86:	bf00      	nop
 8000a88:	3714      	adds	r7, #20
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd90      	pop	{r4, r7, pc}

08000a8e <drawFilledCircleByCoord>:
{
	ILI9341_Draw_Filled_Circle(x, y, radius, color);
}

void drawFilledCircleByCoord(Circle circle, uint16_t color)
{
 8000a8e:	b580      	push	{r7, lr}
 8000a90:	b084      	sub	sp, #16
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	f107 0308 	add.w	r3, r7, #8
 8000a98:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a9c:	4613      	mov	r3, r2
 8000a9e:	80fb      	strh	r3, [r7, #6]
	ILI9341_Draw_Filled_Circle(circle.x, circle.y, circle.radius, color);
 8000aa0:	8938      	ldrh	r0, [r7, #8]
 8000aa2:	8979      	ldrh	r1, [r7, #10]
 8000aa4:	89ba      	ldrh	r2, [r7, #12]
 8000aa6:	88fb      	ldrh	r3, [r7, #6]
 8000aa8:	f000 fec5 	bl	8001836 <ILI9341_Draw_Filled_Circle>
}
 8000aac:	bf00      	nop
 8000aae:	3710      	adds	r7, #16
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}

08000ab4 <getCircleEdgeX>:
	ILI9341_Draw_Image(imageArray, orientation);
}


uint16_t getCircleEdgeX(Circle circle)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	463b      	mov	r3, r7
 8000abc:	e883 0003 	stmia.w	r3, {r0, r1}
	return circle.x + circle.radius;
 8000ac0:	883a      	ldrh	r2, [r7, #0]
 8000ac2:	88bb      	ldrh	r3, [r7, #4]
 8000ac4:	4413      	add	r3, r2
 8000ac6:	b29b      	uxth	r3, r3
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	370c      	adds	r7, #12
 8000acc:	46bd      	mov	sp, r7
 8000ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad2:	4770      	bx	lr

08000ad4 <getCircleEdgeY>:

uint16_t getCircleEdgeY(Circle circle)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b083      	sub	sp, #12
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	463b      	mov	r3, r7
 8000adc:	e883 0003 	stmia.w	r3, {r0, r1}
	return circle.y + circle.radius;
 8000ae0:	887a      	ldrh	r2, [r7, #2]
 8000ae2:	88bb      	ldrh	r3, [r7, #4]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	b29b      	uxth	r3, r3
}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	370c      	adds	r7, #12
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr

08000af4 <MX_GPIO_Init>:
 PC5   ------> ETH_RXD1
 PB13   ------> ETH_TXD1
 PG11   ------> ETH_TX_EN
 PG13   ------> ETH_TXD0
 */
void MX_GPIO_Init(void) {
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b08e      	sub	sp, #56	; 0x38
 8000af8:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000afa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000afe:	2200      	movs	r2, #0
 8000b00:	601a      	str	r2, [r3, #0]
 8000b02:	605a      	str	r2, [r3, #4]
 8000b04:	609a      	str	r2, [r3, #8]
 8000b06:	60da      	str	r2, [r3, #12]
 8000b08:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000b0a:	4b8d      	ldr	r3, [pc, #564]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b0e:	4a8c      	ldr	r2, [pc, #560]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b10:	f043 0310 	orr.w	r3, r3, #16
 8000b14:	6313      	str	r3, [r2, #48]	; 0x30
 8000b16:	4b8a      	ldr	r3, [pc, #552]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1a:	f003 0310 	and.w	r3, r3, #16
 8000b1e:	623b      	str	r3, [r7, #32]
 8000b20:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000b22:	4b87      	ldr	r3, [pc, #540]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b26:	4a86      	ldr	r2, [pc, #536]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b28:	f043 0304 	orr.w	r3, r3, #4
 8000b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b2e:	4b84      	ldr	r3, [pc, #528]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b32:	f003 0304 	and.w	r3, r3, #4
 8000b36:	61fb      	str	r3, [r7, #28]
 8000b38:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000b3a:	4b81      	ldr	r3, [pc, #516]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3e:	4a80      	ldr	r2, [pc, #512]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b40:	f043 0320 	orr.w	r3, r3, #32
 8000b44:	6313      	str	r3, [r2, #48]	; 0x30
 8000b46:	4b7e      	ldr	r3, [pc, #504]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4a:	f003 0320 	and.w	r3, r3, #32
 8000b4e:	61bb      	str	r3, [r7, #24]
 8000b50:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000b52:	4b7b      	ldr	r3, [pc, #492]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b56:	4a7a      	ldr	r2, [pc, #488]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b5e:	4b78      	ldr	r3, [pc, #480]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b66:	617b      	str	r3, [r7, #20]
 8000b68:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000b6a:	4b75      	ldr	r3, [pc, #468]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6e:	4a74      	ldr	r2, [pc, #464]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b70:	f043 0301 	orr.w	r3, r3, #1
 8000b74:	6313      	str	r3, [r2, #48]	; 0x30
 8000b76:	4b72      	ldr	r3, [pc, #456]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7a:	f003 0301 	and.w	r3, r3, #1
 8000b7e:	613b      	str	r3, [r7, #16]
 8000b80:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000b82:	4b6f      	ldr	r3, [pc, #444]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b86:	4a6e      	ldr	r2, [pc, #440]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b88:	f043 0302 	orr.w	r3, r3, #2
 8000b8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b8e:	4b6c      	ldr	r3, [pc, #432]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b92:	f003 0302 	and.w	r3, r3, #2
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000b9a:	4b69      	ldr	r3, [pc, #420]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9e:	4a68      	ldr	r2, [pc, #416]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000ba0:	f043 0308 	orr.w	r3, r3, #8
 8000ba4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ba6:	4b66      	ldr	r3, [pc, #408]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000baa:	f003 0308 	and.w	r3, r3, #8
 8000bae:	60bb      	str	r3, [r7, #8]
 8000bb0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8000bb2:	4b63      	ldr	r3, [pc, #396]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb6:	4a62      	ldr	r2, [pc, #392]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000bb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000bbc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bbe:	4b60      	ldr	r3, [pc, #384]	; (8000d40 <MX_GPIO_Init+0x24c>)
 8000bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bc6:	607b      	str	r3, [r7, #4]
 8000bc8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, T_CLK_Pin | T_MOSI_Pin | T_CS_Pin, GPIO_PIN_RESET);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2168      	movs	r1, #104	; 0x68
 8000bce:	485d      	ldr	r0, [pc, #372]	; (8000d44 <MX_GPIO_Init+0x250>)
 8000bd0:	f001 ff34 	bl	8002a3c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8000bda:	485b      	ldr	r0, [pc, #364]	; (8000d48 <MX_GPIO_Init+0x254>)
 8000bdc:	f001 ff2e 	bl	8002a3c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin,
 8000be0:	2200      	movs	r2, #0
 8000be2:	2140      	movs	r1, #64	; 0x40
 8000be4:	4859      	ldr	r0, [pc, #356]	; (8000d4c <MX_GPIO_Init+0x258>)
 8000be6:	f001 ff29 	bl	8002a3c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, CS_Pin | DC_Pin | RST_Pin, GPIO_PIN_RESET);
 8000bea:	2200      	movs	r2, #0
 8000bec:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000bf0:	4857      	ldr	r0, [pc, #348]	; (8000d50 <MX_GPIO_Init+0x25c>)
 8000bf2:	f001 ff23 	bl	8002a3c <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PEPin PEPin */
	GPIO_InitStruct.Pin = T_IRQ_Pin | T_MISO_Pin;
 8000bf6:	2314      	movs	r3, #20
 8000bf8:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c06:	4619      	mov	r1, r3
 8000c08:	484e      	ldr	r0, [pc, #312]	; (8000d44 <MX_GPIO_Init+0x250>)
 8000c0a:	f001 fd6b 	bl	80026e4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PEPin PEPin PEPin */
	GPIO_InitStruct.Pin = T_CLK_Pin | T_MOSI_Pin | T_CS_Pin;
 8000c0e:	2368      	movs	r3, #104	; 0x68
 8000c10:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c12:	2301      	movs	r3, #1
 8000c14:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c22:	4619      	mov	r1, r3
 8000c24:	4847      	ldr	r0, [pc, #284]	; (8000d44 <MX_GPIO_Init+0x250>)
 8000c26:	f001 fd5d 	bl	80026e4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = User_Blue_Button_Pin;
 8000c2a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c2e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c30:	2300      	movs	r3, #0
 8000c32:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c34:	2300      	movs	r3, #0
 8000c36:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(User_Blue_Button_GPIO_Port, &GPIO_InitStruct);
 8000c38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4844      	ldr	r0, [pc, #272]	; (8000d50 <MX_GPIO_Init+0x25c>)
 8000c40:	f001 fd50 	bl	80026e4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PCPin PCPin PCPin */
	GPIO_InitStruct.Pin = RMII_MDC_Pin | RMII_RXD0_Pin | RMII_RXD1_Pin;
 8000c44:	2332      	movs	r3, #50	; 0x32
 8000c46:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c48:	2302      	movs	r3, #2
 8000c4a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c50:	2303      	movs	r3, #3
 8000c52:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c54:	230b      	movs	r3, #11
 8000c56:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	483c      	ldr	r0, [pc, #240]	; (8000d50 <MX_GPIO_Init+0x25c>)
 8000c60:	f001 fd40 	bl	80026e4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PAPin PAPin PAPin */
	GPIO_InitStruct.Pin = RMII_REF_CLK_Pin | RMII_MDIO_Pin | RMII_CRS_DV_Pin;
 8000c64:	2386      	movs	r3, #134	; 0x86
 8000c66:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c70:	2303      	movs	r3, #3
 8000c72:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c74:	230b      	movs	r3, #11
 8000c76:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4835      	ldr	r0, [pc, #212]	; (8000d54 <MX_GPIO_Init+0x260>)
 8000c80:	f001 fd30 	bl	80026e4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000c84:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c88:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c8a:	2302      	movs	r3, #2
 8000c8c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c92:	2303      	movs	r3, #3
 8000c94:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c96:	230b      	movs	r3, #11
 8000c98:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000c9a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4829      	ldr	r0, [pc, #164]	; (8000d48 <MX_GPIO_Init+0x254>)
 8000ca2:	f001 fd1f 	bl	80026e4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PBPin PBPin */
	GPIO_InitStruct.Pin = LD3_Pin | LD2_Pin;
 8000ca6:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8000caa:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cac:	2301      	movs	r3, #1
 8000cae:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	4822      	ldr	r0, [pc, #136]	; (8000d48 <MX_GPIO_Init+0x254>)
 8000cc0:	f001 fd10 	bl	80026e4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000cc4:	2340      	movs	r3, #64	; 0x40
 8000cc6:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000cd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cd8:	4619      	mov	r1, r3
 8000cda:	481c      	ldr	r0, [pc, #112]	; (8000d4c <MX_GPIO_Init+0x258>)
 8000cdc:	f001 fd02 	bl	80026e4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PtPin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000ce0:	2380      	movs	r3, #128	; 0x80
 8000ce2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000cec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4816      	ldr	r0, [pc, #88]	; (8000d4c <MX_GPIO_Init+0x258>)
 8000cf4:	f001 fcf6 	bl	80026e4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PCPin PCPin PCPin */
	GPIO_InitStruct.Pin = CS_Pin | DC_Pin | RST_Pin;
 8000cf8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000cfc:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cfe:	2301      	movs	r3, #1
 8000d00:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d02:	2300      	movs	r3, #0
 8000d04:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d06:	2303      	movs	r3, #3
 8000d08:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d0e:	4619      	mov	r1, r3
 8000d10:	480f      	ldr	r0, [pc, #60]	; (8000d50 <MX_GPIO_Init+0x25c>)
 8000d12:	f001 fce7 	bl	80026e4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PGPin PGPin */
	GPIO_InitStruct.Pin = RMII_TX_EN_Pin | RMII_TXD0_Pin;
 8000d16:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000d1a:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d20:	2300      	movs	r3, #0
 8000d22:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d24:	2303      	movs	r3, #3
 8000d26:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d28:	230b      	movs	r3, #11
 8000d2a:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d30:	4619      	mov	r1, r3
 8000d32:	4806      	ldr	r0, [pc, #24]	; (8000d4c <MX_GPIO_Init+0x258>)
 8000d34:	f001 fcd6 	bl	80026e4 <HAL_GPIO_Init>

}
 8000d38:	bf00      	nop
 8000d3a:	3738      	adds	r7, #56	; 0x38
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	40023800 	.word	0x40023800
 8000d44:	40021000 	.word	0x40021000
 8000d48:	40020400 	.word	0x40020400
 8000d4c:	40021800 	.word	0x40021800
 8000d50:	40020800 	.word	0x40020800
 8000d54:	40020000 	.word	0x40020000

08000d58 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000d5c:	f3bf 8f4f 	dsb	sy
}
 8000d60:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000d62:	f3bf 8f6f 	isb	sy
}
 8000d66:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000d68:	4b0d      	ldr	r3, [pc, #52]	; (8000da0 <SCB_EnableICache+0x48>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000d70:	f3bf 8f4f 	dsb	sy
}
 8000d74:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000d76:	f3bf 8f6f 	isb	sy
}
 8000d7a:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000d7c:	4b08      	ldr	r3, [pc, #32]	; (8000da0 <SCB_EnableICache+0x48>)
 8000d7e:	695b      	ldr	r3, [r3, #20]
 8000d80:	4a07      	ldr	r2, [pc, #28]	; (8000da0 <SCB_EnableICache+0x48>)
 8000d82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d86:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000d88:	f3bf 8f4f 	dsb	sy
}
 8000d8c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000d8e:	f3bf 8f6f 	isb	sy
}
 8000d92:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000d94:	bf00      	nop
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b085      	sub	sp, #20
 8000da8:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000daa:	4b1f      	ldr	r3, [pc, #124]	; (8000e28 <SCB_EnableDCache+0x84>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000db2:	f3bf 8f4f 	dsb	sy
}
 8000db6:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000db8:	4b1b      	ldr	r3, [pc, #108]	; (8000e28 <SCB_EnableDCache+0x84>)
 8000dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000dbe:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	0b5b      	lsrs	r3, r3, #13
 8000dc4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000dc8:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	08db      	lsrs	r3, r3, #3
 8000dce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000dd2:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	015a      	lsls	r2, r3, #5
 8000dd8:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000ddc:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000dde:	68ba      	ldr	r2, [r7, #8]
 8000de0:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000de2:	4911      	ldr	r1, [pc, #68]	; (8000e28 <SCB_EnableDCache+0x84>)
 8000de4:	4313      	orrs	r3, r2
 8000de6:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000dea:	68bb      	ldr	r3, [r7, #8]
 8000dec:	1e5a      	subs	r2, r3, #1
 8000dee:	60ba      	str	r2, [r7, #8]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d1ef      	bne.n	8000dd4 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	1e5a      	subs	r2, r3, #1
 8000df8:	60fa      	str	r2, [r7, #12]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d1e5      	bne.n	8000dca <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000dfe:	f3bf 8f4f 	dsb	sy
}
 8000e02:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000e04:	4b08      	ldr	r3, [pc, #32]	; (8000e28 <SCB_EnableDCache+0x84>)
 8000e06:	695b      	ldr	r3, [r3, #20]
 8000e08:	4a07      	ldr	r2, [pc, #28]	; (8000e28 <SCB_EnableDCache+0x84>)
 8000e0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e0e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000e10:	f3bf 8f4f 	dsb	sy
}
 8000e14:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e16:	f3bf 8f6f 	isb	sy
}
 8000e1a:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000e1c:	bf00      	nop
 8000e1e:	3714      	adds	r7, #20
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr
 8000e28:	e000ed00 	.word	0xe000ed00

08000e2c <getTemperature>:
	ILI9341_Draw_Text(counter_buff, 10, 90, BLACK, 2, WHITE);
	HAL_Delay(10000);
}

void getTemperature(double *temperature)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
	// In celcius
}
 8000e34:	bf00      	nop
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr

08000e40 <getTemperatureString>:

void getTemperatureString(double temperature, char *temperatureString)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b084      	sub	sp, #16
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	ed87 0b02 	vstr	d0, [r7, #8]
 8000e4a:	6078      	str	r0, [r7, #4]
	sprintf(temperatureString, "%.1f C", temperature);
 8000e4c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000e50:	4903      	ldr	r1, [pc, #12]	; (8000e60 <getTemperatureString+0x20>)
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f005 f988 	bl	8006168 <siprintf>
}
 8000e58:	bf00      	nop
 8000e5a:	3710      	adds	r7, #16
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	08009980 	.word	0x08009980

08000e64 <getHumidity>:

void getHumidity(double *humidity)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
	// In Relative Humidity, %RH
}
 8000e6c:	bf00      	nop
 8000e6e:	370c      	adds	r7, #12
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr

08000e78 <getHumidityString>:

void getHumidityString(double humidity, char *humidityString)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b084      	sub	sp, #16
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	ed87 0b02 	vstr	d0, [r7, #8]
 8000e82:	6078      	str	r0, [r7, #4]
	sprintf(humidityString, "%.1f %%RH", humidity);
 8000e84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000e88:	4903      	ldr	r1, [pc, #12]	; (8000e98 <getHumidityString+0x20>)
 8000e8a:	6878      	ldr	r0, [r7, #4]
 8000e8c:	f005 f96c 	bl	8006168 <siprintf>
}
 8000e90:	bf00      	nop
 8000e92:	3710      	adds	r7, #16
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	08009988 	.word	0x08009988

08000e9c <drawHueCircle>:

void drawHueCircle(uint16_t color)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	80fb      	strh	r3, [r7, #6]
	Circle circle = {SCREEN_WIDTH / 2 - 25, 45, 25};
 8000ea6:	4a0a      	ldr	r2, [pc, #40]	; (8000ed0 <drawHueCircle+0x34>)
 8000ea8:	f107 0308 	add.w	r3, r7, #8
 8000eac:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000eb0:	6018      	str	r0, [r3, #0]
 8000eb2:	3304      	adds	r3, #4
 8000eb4:	8019      	strh	r1, [r3, #0]
	drawFilledCircleByCoord(circle, color);
 8000eb6:	88fb      	ldrh	r3, [r7, #6]
 8000eb8:	461a      	mov	r2, r3
 8000eba:	f107 0308 	add.w	r3, r7, #8
 8000ebe:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000ec2:	f7ff fde4 	bl	8000a8e <drawFilledCircleByCoord>
}
 8000ec6:	bf00      	nop
 8000ec8:	3710      	adds	r7, #16
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	08009994 	.word	0x08009994

08000ed4 <drawRgbInfo>:

void drawRgbInfo()
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b08c      	sub	sp, #48	; 0x30
 8000ed8:	af00      	add	r7, sp, #0
	uint16_t radius = 20;
 8000eda:	2314      	movs	r3, #20
 8000edc:	85fb      	strh	r3, [r7, #46]	; 0x2e

	Circle redCircle = {30, SCREEN_HEIGHT / 4 + 35, radius};
 8000ede:	231e      	movs	r3, #30
 8000ee0:	853b      	strh	r3, [r7, #40]	; 0x28
 8000ee2:	235f      	movs	r3, #95	; 0x5f
 8000ee4:	857b      	strh	r3, [r7, #42]	; 0x2a
 8000ee6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000ee8:	85bb      	strh	r3, [r7, #44]	; 0x2c
	Circle greenCircle = {30, getCircleEdgeY(redCircle) + radius + 15, radius};
 8000eea:	231e      	movs	r3, #30
 8000eec:	843b      	strh	r3, [r7, #32]
 8000eee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ef2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000ef6:	f7ff fded 	bl	8000ad4 <getCircleEdgeY>
 8000efa:	4603      	mov	r3, r0
 8000efc:	461a      	mov	r2, r3
 8000efe:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000f00:	4413      	add	r3, r2
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	330f      	adds	r3, #15
 8000f06:	b29b      	uxth	r3, r3
 8000f08:	847b      	strh	r3, [r7, #34]	; 0x22
 8000f0a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000f0c:	84bb      	strh	r3, [r7, #36]	; 0x24
	Circle blueCircle = {30, getCircleEdgeY(greenCircle) + radius + 15, radius};
 8000f0e:	231e      	movs	r3, #30
 8000f10:	833b      	strh	r3, [r7, #24]
 8000f12:	f107 0320 	add.w	r3, r7, #32
 8000f16:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f1a:	f7ff fddb 	bl	8000ad4 <getCircleEdgeY>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	461a      	mov	r2, r3
 8000f22:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000f24:	4413      	add	r3, r2
 8000f26:	b29b      	uxth	r3, r3
 8000f28:	330f      	adds	r3, #15
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	837b      	strh	r3, [r7, #26]
 8000f2e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000f30:	83bb      	strh	r3, [r7, #28]

	drawFilledCircleByCoord(redCircle, RED);
 8000f32:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8000f36:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f3a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f3e:	f7ff fda6 	bl	8000a8e <drawFilledCircleByCoord>
	drawFilledCircleByCoord(greenCircle, GREEN);
 8000f42:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8000f46:	f107 0320 	add.w	r3, r7, #32
 8000f4a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f4e:	f7ff fd9e 	bl	8000a8e <drawFilledCircleByCoord>
	drawFilledCircleByCoord(blueCircle, BLUE);
 8000f52:	221f      	movs	r2, #31
 8000f54:	f107 0318 	add.w	r3, r7, #24
 8000f58:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f5c:	f7ff fd97 	bl	8000a8e <drawFilledCircleByCoord>

	Rectangle redRectangle = {getCircleEdgeX(redCircle) + 15, redCircle.y - (redCircle.radius/3 * 2), getCircleEdgeX(redCircle) + 20 + 100, redCircle.y + 20};
 8000f60:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f64:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f68:	f7ff fda4 	bl	8000ab4 <getCircleEdgeX>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	330f      	adds	r3, #15
 8000f70:	b29b      	uxth	r3, r3
 8000f72:	823b      	strh	r3, [r7, #16]
 8000f74:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8000f76:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8000f78:	493c      	ldr	r1, [pc, #240]	; (800106c <drawRgbInfo+0x198>)
 8000f7a:	fba1 1303 	umull	r1, r3, r1, r3
 8000f7e:	085b      	lsrs	r3, r3, #1
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	005b      	lsls	r3, r3, #1
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	b29b      	uxth	r3, r3
 8000f8a:	827b      	strh	r3, [r7, #18]
 8000f8c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f90:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000f94:	f7ff fd8e 	bl	8000ab4 <getCircleEdgeX>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	3378      	adds	r3, #120	; 0x78
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	82bb      	strh	r3, [r7, #20]
 8000fa0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000fa2:	3314      	adds	r3, #20
 8000fa4:	b29b      	uxth	r3, r3
 8000fa6:	82fb      	strh	r3, [r7, #22]
	Rectangle greenRectangle = {getCircleEdgeX(greenCircle) + 15, greenCircle.y - (greenCircle.radius/3 * 2), getCircleEdgeX(redCircle) + 100, greenCircle.y + 20};
 8000fa8:	f107 0320 	add.w	r3, r7, #32
 8000fac:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000fb0:	f7ff fd80 	bl	8000ab4 <getCircleEdgeX>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	330f      	adds	r3, #15
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	813b      	strh	r3, [r7, #8]
 8000fbc:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8000fbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000fc0:	492a      	ldr	r1, [pc, #168]	; (800106c <drawRgbInfo+0x198>)
 8000fc2:	fba1 1303 	umull	r1, r3, r1, r3
 8000fc6:	085b      	lsrs	r3, r3, #1
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	005b      	lsls	r3, r3, #1
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	1ad3      	subs	r3, r2, r3
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	817b      	strh	r3, [r7, #10]
 8000fd4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fd8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000fdc:	f7ff fd6a 	bl	8000ab4 <getCircleEdgeX>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	3364      	adds	r3, #100	; 0x64
 8000fe4:	b29b      	uxth	r3, r3
 8000fe6:	81bb      	strh	r3, [r7, #12]
 8000fe8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8000fea:	3314      	adds	r3, #20
 8000fec:	b29b      	uxth	r3, r3
 8000fee:	81fb      	strh	r3, [r7, #14]
	Rectangle blueRectangle = {getCircleEdgeX(blueCircle) + 15, blueCircle.y - (blueCircle.radius/3 * 2), getCircleEdgeX(redCircle) + 100, blueCircle.y + 20};
 8000ff0:	f107 0318 	add.w	r3, r7, #24
 8000ff4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000ff8:	f7ff fd5c 	bl	8000ab4 <getCircleEdgeX>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	330f      	adds	r3, #15
 8001000:	b29b      	uxth	r3, r3
 8001002:	803b      	strh	r3, [r7, #0]
 8001004:	8b7a      	ldrh	r2, [r7, #26]
 8001006:	8bbb      	ldrh	r3, [r7, #28]
 8001008:	4918      	ldr	r1, [pc, #96]	; (800106c <drawRgbInfo+0x198>)
 800100a:	fba1 1303 	umull	r1, r3, r1, r3
 800100e:	085b      	lsrs	r3, r3, #1
 8001010:	b29b      	uxth	r3, r3
 8001012:	005b      	lsls	r3, r3, #1
 8001014:	b29b      	uxth	r3, r3
 8001016:	1ad3      	subs	r3, r2, r3
 8001018:	b29b      	uxth	r3, r3
 800101a:	807b      	strh	r3, [r7, #2]
 800101c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001020:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001024:	f7ff fd46 	bl	8000ab4 <getCircleEdgeX>
 8001028:	4603      	mov	r3, r0
 800102a:	3364      	adds	r3, #100	; 0x64
 800102c:	b29b      	uxth	r3, r3
 800102e:	80bb      	strh	r3, [r7, #4]
 8001030:	8b7b      	ldrh	r3, [r7, #26]
 8001032:	3314      	adds	r3, #20
 8001034:	b29b      	uxth	r3, r3
 8001036:	80fb      	strh	r3, [r7, #6]

	drawFilledRectangleByCoord(redRectangle, RED);
 8001038:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 800103c:	f107 0310 	add.w	r3, r7, #16
 8001040:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001044:	f7ff fd0d 	bl	8000a62 <drawFilledRectangleByCoord>
	drawFilledRectangleByCoord(greenRectangle, GREEN);
 8001048:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800104c:	f107 0308 	add.w	r3, r7, #8
 8001050:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001054:	f7ff fd05 	bl	8000a62 <drawFilledRectangleByCoord>
	drawFilledRectangleByCoord(blueRectangle, BLUE);
 8001058:	221f      	movs	r2, #31
 800105a:	463b      	mov	r3, r7
 800105c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001060:	f7ff fcff 	bl	8000a62 <drawFilledRectangleByCoord>
}
 8001064:	bf00      	nop
 8001066:	3730      	adds	r7, #48	; 0x30
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	aaaaaaab 	.word	0xaaaaaaab

08001070 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b08e      	sub	sp, #56	; 0x38
 8001074:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */

	/* USER CODE END 1 */

	/* Enable I-Cache---------------------------------------------------------*/
	SCB_EnableICache();
 8001076:	f7ff fe6f 	bl	8000d58 <SCB_EnableICache>

	/* Enable D-Cache---------------------------------------------------------*/
	SCB_EnableDCache();
 800107a:	f7ff fe93 	bl	8000da4 <SCB_EnableDCache>

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800107e:	f001 f9c1 	bl	8002404 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001082:	f000 f869 	bl	8001158 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001086:	f7ff fd35 	bl	8000af4 <MX_GPIO_Init>
	MX_USART3_UART_Init();
 800108a:	f000 fb1b 	bl	80016c4 <MX_USART3_UART_Init>
	MX_SPI5_Init();
 800108e:	f000 f921 	bl	80012d4 <MX_SPI5_Init>
	MX_TIM1_Init();
 8001092:	f000 faa3 	bl	80015dc <MX_TIM1_Init>
	MX_RNG_Init();
 8001096:	f000 f8d5 	bl	8001244 <MX_RNG_Init>
	/* USER CODE BEGIN 2 */
	ILI9341_Init(); // initial driver setup to drive ili9341
 800109a:	f000 feab 	bl	8001df4 <ILI9341_Init>

	double temperature = 25.8;
 800109e:	a32a      	add	r3, pc, #168	; (adr r3, 8001148 <main+0xd8>)
 80010a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double humidity = 55.6;
 80010a8:	a329      	add	r3, pc, #164	; (adr r3, 8001150 <main+0xe0>)
 80010aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ae:	e9c7 2308 	strd	r2, r3, [r7, #32]

	char temperatureString[10];
	char humidityString[10];

	getTemperature(&temperature);
 80010b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff feb8 	bl	8000e2c <getTemperature>
	getTemperatureString(temperature, temperatureString);
 80010bc:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 80010c0:	f107 0314 	add.w	r3, r7, #20
 80010c4:	4618      	mov	r0, r3
 80010c6:	eeb0 0b47 	vmov.f64	d0, d7
 80010ca:	f7ff feb9 	bl	8000e40 <getTemperatureString>

	getHumidity(&humidity);
 80010ce:	f107 0320 	add.w	r3, r7, #32
 80010d2:	4618      	mov	r0, r3
 80010d4:	f7ff fec6 	bl	8000e64 <getHumidity>
	getHumidityString(humidity, humidityString);
 80010d8:	ed97 7b08 	vldr	d7, [r7, #32]
 80010dc:	f107 0308 	add.w	r3, r7, #8
 80010e0:	4618      	mov	r0, r3
 80010e2:	eeb0 0b47 	vmov.f64	d0, d7
 80010e6:	f7ff fec7 	bl	8000e78 <getHumidityString>

	Point temperaturePosition = {25, 30};
 80010ea:	4b15      	ldr	r3, [pc, #84]	; (8001140 <main+0xd0>)
 80010ec:	881b      	ldrh	r3, [r3, #0]
 80010ee:	80bb      	strh	r3, [r7, #4]
	Point humidityPosition = {SCREEN_WIDTH/2 + 10, 30};
 80010f0:	4b14      	ldr	r3, [pc, #80]	; (8001144 <main+0xd4>)
 80010f2:	881b      	ldrh	r3, [r3, #0]
 80010f4:	803b      	strh	r3, [r7, #0]

	int fontSize = 2;
 80010f6:	2302      	movs	r3, #2
 80010f8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		fillScreenColor(WHITE);
 80010fa:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80010fe:	f7ff fc69 	bl	80009d4 <fillScreenColor>
		setRotation(SCREEN_HORIZONTAL_1);
 8001102:	2001      	movs	r0, #1
 8001104:	f7ff fc73 	bl	80009ee <setRotation>

		drawTextByPoint(temperatureString, temperaturePosition, fontSize);
 8001108:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800110a:	b29a      	uxth	r2, r3
 800110c:	f107 0314 	add.w	r3, r7, #20
 8001110:	6879      	ldr	r1, [r7, #4]
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff fc94 	bl	8000a40 <drawTextByPoint>
		drawHueCircle(MAGENTA);
 8001118:	f64f 001f 	movw	r0, #63519	; 0xf81f
 800111c:	f7ff febe 	bl	8000e9c <drawHueCircle>
		drawTextByPoint(humidityString, humidityPosition, fontSize);
 8001120:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001122:	b29a      	uxth	r2, r3
 8001124:	f107 0308 	add.w	r3, r7, #8
 8001128:	6839      	ldr	r1, [r7, #0]
 800112a:	4618      	mov	r0, r3
 800112c:	f7ff fc88 	bl	8000a40 <drawTextByPoint>

		drawRgbInfo();
 8001130:	f7ff fed0 	bl	8000ed4 <drawRgbInfo>
		HAL_Delay(10000);
 8001134:	f242 7010 	movw	r0, #10000	; 0x2710
 8001138:	f001 f9ca 	bl	80024d0 <HAL_Delay>
		fillScreenColor(WHITE);
 800113c:	e7dd      	b.n	80010fa <main+0x8a>
 800113e:	bf00      	nop
 8001140:	0800999c 	.word	0x0800999c
 8001144:	080099a0 	.word	0x080099a0
 8001148:	cccccccd 	.word	0xcccccccd
 800114c:	4039cccc 	.word	0x4039cccc
 8001150:	cccccccd 	.word	0xcccccccd
 8001154:	404bcccc 	.word	0x404bcccc

08001158 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b094      	sub	sp, #80	; 0x50
 800115c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 800115e:	f107 031c 	add.w	r3, r7, #28
 8001162:	2234      	movs	r2, #52	; 0x34
 8001164:	2100      	movs	r1, #0
 8001166:	4618      	mov	r0, r3
 8001168:	f005 f861 	bl	800622e <memset>
		{0};
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 800116c:	f107 0308 	add.w	r3, r7, #8
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
		{0};

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 800117c:	f001 fc78 	bl	8002a70 <HAL_PWR_EnableBkUpAccess>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001180:	4b2b      	ldr	r3, [pc, #172]	; (8001230 <SystemClock_Config+0xd8>)
 8001182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001184:	4a2a      	ldr	r2, [pc, #168]	; (8001230 <SystemClock_Config+0xd8>)
 8001186:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800118a:	6413      	str	r3, [r2, #64]	; 0x40
 800118c:	4b28      	ldr	r3, [pc, #160]	; (8001230 <SystemClock_Config+0xd8>)
 800118e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001190:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001194:	607b      	str	r3, [r7, #4]
 8001196:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001198:	4b26      	ldr	r3, [pc, #152]	; (8001234 <SystemClock_Config+0xdc>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a25      	ldr	r2, [pc, #148]	; (8001234 <SystemClock_Config+0xdc>)
 800119e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011a2:	6013      	str	r3, [r2, #0]
 80011a4:	4b23      	ldr	r3, [pc, #140]	; (8001234 <SystemClock_Config+0xdc>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011ac:	603b      	str	r3, [r7, #0]
 80011ae:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011b0:	2301      	movs	r3, #1
 80011b2:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80011b4:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80011b8:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011ba:	2302      	movs	r3, #2
 80011bc:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011be:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80011c2:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 4;
 80011c4:	2304      	movs	r3, #4
 80011c6:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 200;
 80011c8:	23c8      	movs	r3, #200	; 0xc8
 80011ca:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011cc:	2302      	movs	r3, #2
 80011ce:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 9;
 80011d0:	2309      	movs	r3, #9
 80011d2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 80011d4:	2302      	movs	r3, #2
 80011d6:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011d8:	f107 031c 	add.w	r3, r7, #28
 80011dc:	4618      	mov	r0, r3
 80011de:	f001 fca7 	bl	8002b30 <HAL_RCC_OscConfig>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <SystemClock_Config+0x94>
	{
		Error_Handler();
 80011e8:	f000 f826 	bl	8001238 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80011ec:	f001 fc50 	bl	8002a90 <HAL_PWREx_EnableOverDrive>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <SystemClock_Config+0xa2>
	{
		Error_Handler();
 80011f6:	f000 f81f 	bl	8001238 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80011fa:	230f      	movs	r3, #15
 80011fc:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011fe:	2302      	movs	r3, #2
 8001200:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001202:	2300      	movs	r3, #0
 8001204:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001206:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800120a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800120c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001210:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001212:	f107 0308 	add.w	r3, r7, #8
 8001216:	2106      	movs	r1, #6
 8001218:	4618      	mov	r0, r3
 800121a:	f001 ff37 	bl	800308c <HAL_RCC_ClockConfig>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <SystemClock_Config+0xd0>
	{
		Error_Handler();
 8001224:	f000 f808 	bl	8001238 <Error_Handler>
	}
}
 8001228:	bf00      	nop
 800122a:	3750      	adds	r7, #80	; 0x50
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	40023800 	.word	0x40023800
 8001234:	40007000 	.word	0x40007000

08001238 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800123c:	b672      	cpsid	i
}
 800123e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001240:	e7fe      	b.n	8001240 <Error_Handler+0x8>
	...

08001244 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001248:	4b06      	ldr	r3, [pc, #24]	; (8001264 <MX_RNG_Init+0x20>)
 800124a:	4a07      	ldr	r2, [pc, #28]	; (8001268 <MX_RNG_Init+0x24>)
 800124c:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800124e:	4805      	ldr	r0, [pc, #20]	; (8001264 <MX_RNG_Init+0x20>)
 8001250:	f002 fd6a 	bl	8003d28 <HAL_RNG_Init>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800125a:	f7ff ffed 	bl	8001238 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	200001f4 	.word	0x200001f4
 8001268:	50060800 	.word	0x50060800

0800126c <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b0a8      	sub	sp, #160	; 0xa0
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001274:	f107 0310 	add.w	r3, r7, #16
 8001278:	2290      	movs	r2, #144	; 0x90
 800127a:	2100      	movs	r1, #0
 800127c:	4618      	mov	r0, r3
 800127e:	f004 ffd6 	bl	800622e <memset>
  if(rngHandle->Instance==RNG)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a11      	ldr	r2, [pc, #68]	; (80012cc <HAL_RNG_MspInit+0x60>)
 8001288:	4293      	cmp	r3, r2
 800128a:	d11b      	bne.n	80012c4 <HAL_RNG_MspInit+0x58>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800128c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001290:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001292:	2300      	movs	r3, #0
 8001294:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001298:	f107 0310 	add.w	r3, r7, #16
 800129c:	4618      	mov	r0, r3
 800129e:	f002 f91b 	bl	80034d8 <HAL_RCCEx_PeriphCLKConfig>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 80012a8:	f7ff ffc6 	bl	8001238 <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80012ac:	4b08      	ldr	r3, [pc, #32]	; (80012d0 <HAL_RNG_MspInit+0x64>)
 80012ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012b0:	4a07      	ldr	r2, [pc, #28]	; (80012d0 <HAL_RNG_MspInit+0x64>)
 80012b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012b6:	6353      	str	r3, [r2, #52]	; 0x34
 80012b8:	4b05      	ldr	r3, [pc, #20]	; (80012d0 <HAL_RNG_MspInit+0x64>)
 80012ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012c0:	60fb      	str	r3, [r7, #12]
 80012c2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 80012c4:	bf00      	nop
 80012c6:	37a0      	adds	r7, #160	; 0xa0
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	50060800 	.word	0x50060800
 80012d0:	40023800 	.word	0x40023800

080012d4 <MX_SPI5_Init>:
/* USER CODE END 0 */

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void) {
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
	/* USER CODE END SPI5_Init 0 */

	/* USER CODE BEGIN SPI5_Init 1 */

	/* USER CODE END SPI5_Init 1 */
	hspi5.Instance = SPI5;
 80012d8:	4b1b      	ldr	r3, [pc, #108]	; (8001348 <MX_SPI5_Init+0x74>)
 80012da:	4a1c      	ldr	r2, [pc, #112]	; (800134c <MX_SPI5_Init+0x78>)
 80012dc:	601a      	str	r2, [r3, #0]
	hspi5.Init.Mode = SPI_MODE_MASTER;
 80012de:	4b1a      	ldr	r3, [pc, #104]	; (8001348 <MX_SPI5_Init+0x74>)
 80012e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80012e4:	605a      	str	r2, [r3, #4]
	hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80012e6:	4b18      	ldr	r3, [pc, #96]	; (8001348 <MX_SPI5_Init+0x74>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	609a      	str	r2, [r3, #8]
	hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80012ec:	4b16      	ldr	r3, [pc, #88]	; (8001348 <MX_SPI5_Init+0x74>)
 80012ee:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80012f2:	60da      	str	r2, [r3, #12]
	hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012f4:	4b14      	ldr	r3, [pc, #80]	; (8001348 <MX_SPI5_Init+0x74>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	611a      	str	r2, [r3, #16]
	hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012fa:	4b13      	ldr	r3, [pc, #76]	; (8001348 <MX_SPI5_Init+0x74>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	615a      	str	r2, [r3, #20]
	hspi5.Init.NSS = SPI_NSS_SOFT;
 8001300:	4b11      	ldr	r3, [pc, #68]	; (8001348 <MX_SPI5_Init+0x74>)
 8001302:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001306:	619a      	str	r2, [r3, #24]
	hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001308:	4b0f      	ldr	r3, [pc, #60]	; (8001348 <MX_SPI5_Init+0x74>)
 800130a:	2200      	movs	r2, #0
 800130c:	61da      	str	r2, [r3, #28]
	hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800130e:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <MX_SPI5_Init+0x74>)
 8001310:	2200      	movs	r2, #0
 8001312:	621a      	str	r2, [r3, #32]
	hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001314:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <MX_SPI5_Init+0x74>)
 8001316:	2200      	movs	r2, #0
 8001318:	625a      	str	r2, [r3, #36]	; 0x24
	hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800131a:	4b0b      	ldr	r3, [pc, #44]	; (8001348 <MX_SPI5_Init+0x74>)
 800131c:	2200      	movs	r2, #0
 800131e:	629a      	str	r2, [r3, #40]	; 0x28
	hspi5.Init.CRCPolynomial = 7;
 8001320:	4b09      	ldr	r3, [pc, #36]	; (8001348 <MX_SPI5_Init+0x74>)
 8001322:	2207      	movs	r2, #7
 8001324:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001326:	4b08      	ldr	r3, [pc, #32]	; (8001348 <MX_SPI5_Init+0x74>)
 8001328:	2200      	movs	r2, #0
 800132a:	631a      	str	r2, [r3, #48]	; 0x30
	hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800132c:	4b06      	ldr	r3, [pc, #24]	; (8001348 <MX_SPI5_Init+0x74>)
 800132e:	2200      	movs	r2, #0
 8001330:	635a      	str	r2, [r3, #52]	; 0x34
	if (HAL_SPI_Init(&hspi5) != HAL_OK) {
 8001332:	4805      	ldr	r0, [pc, #20]	; (8001348 <MX_SPI5_Init+0x74>)
 8001334:	f002 fd22 	bl	8003d7c <HAL_SPI_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_SPI5_Init+0x6e>
		Error_Handler();
 800133e:	f7ff ff7b 	bl	8001238 <Error_Handler>
	}
	/* USER CODE BEGIN SPI5_Init 2 */

	/* USER CODE END SPI5_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	20000204 	.word	0x20000204
 800134c:	40015000 	.word	0x40015000

08001350 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef *spiHandle) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b08a      	sub	sp, #40	; 0x28
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001358:	f107 0314 	add.w	r3, r7, #20
 800135c:	2200      	movs	r2, #0
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	605a      	str	r2, [r3, #4]
 8001362:	609a      	str	r2, [r3, #8]
 8001364:	60da      	str	r2, [r3, #12]
 8001366:	611a      	str	r2, [r3, #16]
	if (spiHandle->Instance == SPI5) {
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a17      	ldr	r2, [pc, #92]	; (80013cc <HAL_SPI_MspInit+0x7c>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d128      	bne.n	80013c4 <HAL_SPI_MspInit+0x74>
		/* USER CODE BEGIN SPI5_MspInit 0 */

		/* USER CODE END SPI5_MspInit 0 */
		/* SPI5 clock enable */
		__HAL_RCC_SPI5_CLK_ENABLE();
 8001372:	4b17      	ldr	r3, [pc, #92]	; (80013d0 <HAL_SPI_MspInit+0x80>)
 8001374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001376:	4a16      	ldr	r2, [pc, #88]	; (80013d0 <HAL_SPI_MspInit+0x80>)
 8001378:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800137c:	6453      	str	r3, [r2, #68]	; 0x44
 800137e:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <HAL_SPI_MspInit+0x80>)
 8001380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001382:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001386:	613b      	str	r3, [r7, #16]
 8001388:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOF_CLK_ENABLE();
 800138a:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <HAL_SPI_MspInit+0x80>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	4a10      	ldr	r2, [pc, #64]	; (80013d0 <HAL_SPI_MspInit+0x80>)
 8001390:	f043 0320 	orr.w	r3, r3, #32
 8001394:	6313      	str	r3, [r2, #48]	; 0x30
 8001396:	4b0e      	ldr	r3, [pc, #56]	; (80013d0 <HAL_SPI_MspInit+0x80>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	f003 0320 	and.w	r3, r3, #32
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	68fb      	ldr	r3, [r7, #12]
		/**SPI5 GPIO Configuration
		 PF7     ------> SPI5_SCK
		 PF8     ------> SPI5_MISO
		 PF9     ------> SPI5_MOSI
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
 80013a2:	f44f 7360 	mov.w	r3, #896	; 0x380
 80013a6:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a8:	2302      	movs	r3, #2
 80013aa:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ac:	2300      	movs	r3, #0
 80013ae:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b0:	2303      	movs	r3, #3
 80013b2:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80013b4:	2305      	movs	r3, #5
 80013b6:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013b8:	f107 0314 	add.w	r3, r7, #20
 80013bc:	4619      	mov	r1, r3
 80013be:	4805      	ldr	r0, [pc, #20]	; (80013d4 <HAL_SPI_MspInit+0x84>)
 80013c0:	f001 f990 	bl	80026e4 <HAL_GPIO_Init>

		/* USER CODE BEGIN SPI5_MspInit 1 */

		/* USER CODE END SPI5_MspInit 1 */
	}
}
 80013c4:	bf00      	nop
 80013c6:	3728      	adds	r7, #40	; 0x28
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	40015000 	.word	0x40015000
 80013d0:	40023800 	.word	0x40023800
 80013d4:	40021400 	.word	0x40021400

080013d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80013de:	4b0f      	ldr	r3, [pc, #60]	; (800141c <HAL_MspInit+0x44>)
 80013e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e2:	4a0e      	ldr	r2, [pc, #56]	; (800141c <HAL_MspInit+0x44>)
 80013e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013e8:	6413      	str	r3, [r2, #64]	; 0x40
 80013ea:	4b0c      	ldr	r3, [pc, #48]	; (800141c <HAL_MspInit+0x44>)
 80013ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f2:	607b      	str	r3, [r7, #4]
 80013f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013f6:	4b09      	ldr	r3, [pc, #36]	; (800141c <HAL_MspInit+0x44>)
 80013f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013fa:	4a08      	ldr	r2, [pc, #32]	; (800141c <HAL_MspInit+0x44>)
 80013fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001400:	6453      	str	r3, [r2, #68]	; 0x44
 8001402:	4b06      	ldr	r3, [pc, #24]	; (800141c <HAL_MspInit+0x44>)
 8001404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001406:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800140a:	603b      	str	r3, [r7, #0]
 800140c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	40023800 	.word	0x40023800

08001420 <SysTick_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001424:	f001 f834 	bl	8002490 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001428:	bf00      	nop
 800142a:	bd80      	pop	{r7, pc}

0800142c <_getpid>:

/* Functions */
void initialise_monitor_handles() {
}

int _getpid(void) {
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
	return 1;
 8001430:	2301      	movs	r3, #1
}
 8001432:	4618      	mov	r0, r3
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr

0800143c <_kill>:

int _kill(int pid, int sig) {
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
	(void) pid;
	(void) sig;
	errno = EINVAL;
 8001446:	f004 ff45 	bl	80062d4 <__errno>
 800144a:	4603      	mov	r3, r0
 800144c:	2216      	movs	r2, #22
 800144e:	601a      	str	r2, [r3, #0]
	return -1;
 8001450:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001454:	4618      	mov	r0, r3
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}

0800145c <_exit>:

void _exit(int status) {
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001464:	f04f 31ff 	mov.w	r1, #4294967295
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f7ff ffe7 	bl	800143c <_kill>
	while (1) {
 800146e:	e7fe      	b.n	800146e <_exit+0x12>

08001470 <_read>:
	} /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len) {
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	60f8      	str	r0, [r7, #12]
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]
 8001480:	e00a      	b.n	8001498 <_read+0x28>
		*ptr++ = __io_getchar();
 8001482:	f3af 8000 	nop.w
 8001486:	4601      	mov	r1, r0
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	1c5a      	adds	r2, r3, #1
 800148c:	60ba      	str	r2, [r7, #8]
 800148e:	b2ca      	uxtb	r2, r1
 8001490:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	3301      	adds	r3, #1
 8001496:	617b      	str	r3, [r7, #20]
 8001498:	697a      	ldr	r2, [r7, #20]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	429a      	cmp	r2, r3
 800149e:	dbf0      	blt.n	8001482 <_read+0x12>
	}

	return len;
 80014a0:	687b      	ldr	r3, [r7, #4]
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3718      	adds	r7, #24
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len) {
 80014aa:	b580      	push	{r7, lr}
 80014ac:	b086      	sub	sp, #24
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	60f8      	str	r0, [r7, #12]
 80014b2:	60b9      	str	r1, [r7, #8]
 80014b4:	607a      	str	r2, [r7, #4]
	(void) file;
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80014b6:	2300      	movs	r3, #0
 80014b8:	617b      	str	r3, [r7, #20]
 80014ba:	e009      	b.n	80014d0 <_write+0x26>
		__io_putchar(*ptr++);
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	1c5a      	adds	r2, r3, #1
 80014c0:	60ba      	str	r2, [r7, #8]
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	3301      	adds	r3, #1
 80014ce:	617b      	str	r3, [r7, #20]
 80014d0:	697a      	ldr	r2, [r7, #20]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	dbf1      	blt.n	80014bc <_write+0x12>
	}
	return len;
 80014d8:	687b      	ldr	r3, [r7, #4]
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3718      	adds	r7, #24
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}

080014e2 <_close>:

int _close(int file) {
 80014e2:	b480      	push	{r7}
 80014e4:	b083      	sub	sp, #12
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
	(void) file;
	return -1;
 80014ea:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ee:	4618      	mov	r0, r3
 80014f0:	370c      	adds	r7, #12
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr

080014fa <_fstat>:

int _fstat(int file, struct stat *st) {
 80014fa:	b480      	push	{r7}
 80014fc:	b083      	sub	sp, #12
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
 8001502:	6039      	str	r1, [r7, #0]
	(void) file;
	st->st_mode = S_IFCHR;
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800150a:	605a      	str	r2, [r3, #4]
	return 0;
 800150c:	2300      	movs	r3, #0
}
 800150e:	4618      	mov	r0, r3
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr

0800151a <_isatty>:

int _isatty(int file) {
 800151a:	b480      	push	{r7}
 800151c:	b083      	sub	sp, #12
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
	(void) file;
	return 1;
 8001522:	2301      	movs	r3, #1
}
 8001524:	4618      	mov	r0, r3
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
	(void) file;
	(void) ptr;
	(void) dir;
	return 0;
 800153c:	2300      	movs	r3, #0
}
 800153e:	4618      	mov	r0, r3
 8001540:	3714      	adds	r7, #20
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
	...

0800154c <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void* _sbrk(ptrdiff_t incr) {
 800154c:	b580      	push	{r7, lr}
 800154e:	b086      	sub	sp, #24
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
	extern uint8_t _end; /* Symbol defined in the linker script */
	extern uint8_t _estack; /* Symbol defined in the linker script */
	extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
	const uint32_t stack_limit = (uint32_t) &_estack
 8001554:	4a14      	ldr	r2, [pc, #80]	; (80015a8 <_sbrk+0x5c>)
			- (uint32_t) &_Min_Stack_Size;
 8001556:	4b15      	ldr	r3, [pc, #84]	; (80015ac <_sbrk+0x60>)
	const uint32_t stack_limit = (uint32_t) &_estack
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	617b      	str	r3, [r7, #20]
	const uint8_t *max_heap = (uint8_t*) stack_limit;
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	613b      	str	r3, [r7, #16]
	uint8_t *prev_heap_end;

	/* Initialize heap end at first call */
	if (NULL == __sbrk_heap_end) {
 8001560:	4b13      	ldr	r3, [pc, #76]	; (80015b0 <_sbrk+0x64>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d102      	bne.n	800156e <_sbrk+0x22>
		__sbrk_heap_end = &_end;
 8001568:	4b11      	ldr	r3, [pc, #68]	; (80015b0 <_sbrk+0x64>)
 800156a:	4a12      	ldr	r2, [pc, #72]	; (80015b4 <_sbrk+0x68>)
 800156c:	601a      	str	r2, [r3, #0]
	}

	/* Protect heap from growing into the reserved MSP stack */
	if (__sbrk_heap_end + incr > max_heap) {
 800156e:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <_sbrk+0x64>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4413      	add	r3, r2
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	429a      	cmp	r2, r3
 800157a:	d207      	bcs.n	800158c <_sbrk+0x40>
		errno = ENOMEM;
 800157c:	f004 feaa 	bl	80062d4 <__errno>
 8001580:	4603      	mov	r3, r0
 8001582:	220c      	movs	r2, #12
 8001584:	601a      	str	r2, [r3, #0]
		return (void*) -1;
 8001586:	f04f 33ff 	mov.w	r3, #4294967295
 800158a:	e009      	b.n	80015a0 <_sbrk+0x54>
	}

	prev_heap_end = __sbrk_heap_end;
 800158c:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <_sbrk+0x64>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	60fb      	str	r3, [r7, #12]
	__sbrk_heap_end += incr;
 8001592:	4b07      	ldr	r3, [pc, #28]	; (80015b0 <_sbrk+0x64>)
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4413      	add	r3, r2
 800159a:	4a05      	ldr	r2, [pc, #20]	; (80015b0 <_sbrk+0x64>)
 800159c:	6013      	str	r3, [r2, #0]

	return (void*) prev_heap_end;
 800159e:	68fb      	ldr	r3, [r7, #12]
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3718      	adds	r7, #24
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	20080000 	.word	0x20080000
 80015ac:	00000400 	.word	0x00000400
 80015b0:	20000268 	.word	0x20000268
 80015b4:	20000490 	.word	0x20000490

080015b8 <SystemInit>:
 *         Initialize the Embedded Flash Interface, the PLL and update the 
 *         SystemFrequency variable.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 80015bc:	4b06      	ldr	r3, [pc, #24]	; (80015d8 <SystemInit+0x20>)
 80015be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015c2:	4a05      	ldr	r2, [pc, #20]	; (80015d8 <SystemInit+0x20>)
 80015c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015cc:	bf00      	nop
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	e000ed00 	.word	0xe000ed00

080015dc <MX_TIM1_Init>:
/* USER CODE END 0 */

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void) {
 80015dc:	b580      	push	{r7, lr}
 80015de:	b088      	sub	sp, #32
 80015e0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80015e2:	f107 0310 	add.w	r3, r7, #16
 80015e6:	2200      	movs	r2, #0
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	605a      	str	r2, [r3, #4]
 80015ec:	609a      	str	r2, [r3, #8]
 80015ee:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80015f0:	1d3b      	adds	r3, r7, #4
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 80015fa:	4b20      	ldr	r3, [pc, #128]	; (800167c <MX_TIM1_Init+0xa0>)
 80015fc:	4a20      	ldr	r2, [pc, #128]	; (8001680 <MX_TIM1_Init+0xa4>)
 80015fe:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 10000 - 1;
 8001600:	4b1e      	ldr	r3, [pc, #120]	; (800167c <MX_TIM1_Init+0xa0>)
 8001602:	f242 720f 	movw	r2, #9999	; 0x270f
 8001606:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001608:	4b1c      	ldr	r3, [pc, #112]	; (800167c <MX_TIM1_Init+0xa0>)
 800160a:	2200      	movs	r2, #0
 800160c:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 0;
 800160e:	4b1b      	ldr	r3, [pc, #108]	; (800167c <MX_TIM1_Init+0xa0>)
 8001610:	2200      	movs	r2, #0
 8001612:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8001614:	4b19      	ldr	r3, [pc, #100]	; (800167c <MX_TIM1_Init+0xa0>)
 8001616:	f44f 7280 	mov.w	r2, #256	; 0x100
 800161a:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 800161c:	4b17      	ldr	r3, [pc, #92]	; (800167c <MX_TIM1_Init+0xa0>)
 800161e:	2200      	movs	r2, #0
 8001620:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001622:	4b16      	ldr	r3, [pc, #88]	; (800167c <MX_TIM1_Init+0xa0>)
 8001624:	2200      	movs	r2, #0
 8001626:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001628:	4814      	ldr	r0, [pc, #80]	; (800167c <MX_TIM1_Init+0xa0>)
 800162a:	f002 ff49 	bl	80044c0 <HAL_TIM_Base_Init>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <MX_TIM1_Init+0x5c>
		Error_Handler();
 8001634:	f7ff fe00 	bl	8001238 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001638:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800163c:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 800163e:	f107 0310 	add.w	r3, r7, #16
 8001642:	4619      	mov	r1, r3
 8001644:	480d      	ldr	r0, [pc, #52]	; (800167c <MX_TIM1_Init+0xa0>)
 8001646:	f002 ff93 	bl	8004570 <HAL_TIM_ConfigClockSource>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <MX_TIM1_Init+0x78>
		Error_Handler();
 8001650:	f7ff fdf2 	bl	8001238 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001654:	2300      	movs	r3, #0
 8001656:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001658:	2300      	movs	r3, #0
 800165a:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800165c:	2300      	movs	r3, #0
 800165e:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001660:	1d3b      	adds	r3, r7, #4
 8001662:	4619      	mov	r1, r3
 8001664:	4805      	ldr	r0, [pc, #20]	; (800167c <MX_TIM1_Init+0xa0>)
 8001666:	f003 f987 	bl	8004978 <HAL_TIMEx_MasterConfigSynchronization>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_TIM1_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 8001670:	f7ff fde2 	bl	8001238 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8001674:	bf00      	nop
 8001676:	3720      	adds	r7, #32
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	2000026c 	.word	0x2000026c
 8001680:	40010000 	.word	0x40010000

08001684 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *tim_baseHandle) {
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]

	if (tim_baseHandle->Instance == TIM1) {
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a0a      	ldr	r2, [pc, #40]	; (80016bc <HAL_TIM_Base_MspInit+0x38>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d10b      	bne.n	80016ae <HAL_TIM_Base_MspInit+0x2a>
		/* USER CODE BEGIN TIM1_MspInit 0 */

		/* USER CODE END TIM1_MspInit 0 */
		/* TIM1 clock enable */
		__HAL_RCC_TIM1_CLK_ENABLE();
 8001696:	4b0a      	ldr	r3, [pc, #40]	; (80016c0 <HAL_TIM_Base_MspInit+0x3c>)
 8001698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800169a:	4a09      	ldr	r2, [pc, #36]	; (80016c0 <HAL_TIM_Base_MspInit+0x3c>)
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	6453      	str	r3, [r2, #68]	; 0x44
 80016a2:	4b07      	ldr	r3, [pc, #28]	; (80016c0 <HAL_TIM_Base_MspInit+0x3c>)
 80016a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN TIM1_MspInit 1 */

		/* USER CODE END TIM1_MspInit 1 */
	}
}
 80016ae:	bf00      	nop
 80016b0:	3714      	adds	r7, #20
 80016b2:	46bd      	mov	sp, r7
 80016b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop
 80016bc:	40010000 	.word	0x40010000
 80016c0:	40023800 	.word	0x40023800

080016c4 <MX_USART3_UART_Init>:

UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void) {
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80016c8:	4b14      	ldr	r3, [pc, #80]	; (800171c <MX_USART3_UART_Init+0x58>)
 80016ca:	4a15      	ldr	r2, [pc, #84]	; (8001720 <MX_USART3_UART_Init+0x5c>)
 80016cc:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80016ce:	4b13      	ldr	r3, [pc, #76]	; (800171c <MX_USART3_UART_Init+0x58>)
 80016d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016d4:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80016d6:	4b11      	ldr	r3, [pc, #68]	; (800171c <MX_USART3_UART_Init+0x58>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80016dc:	4b0f      	ldr	r3, [pc, #60]	; (800171c <MX_USART3_UART_Init+0x58>)
 80016de:	2200      	movs	r2, #0
 80016e0:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80016e2:	4b0e      	ldr	r3, [pc, #56]	; (800171c <MX_USART3_UART_Init+0x58>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80016e8:	4b0c      	ldr	r3, [pc, #48]	; (800171c <MX_USART3_UART_Init+0x58>)
 80016ea:	220c      	movs	r2, #12
 80016ec:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ee:	4b0b      	ldr	r3, [pc, #44]	; (800171c <MX_USART3_UART_Init+0x58>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80016f4:	4b09      	ldr	r3, [pc, #36]	; (800171c <MX_USART3_UART_Init+0x58>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	61da      	str	r2, [r3, #28]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016fa:	4b08      	ldr	r3, [pc, #32]	; (800171c <MX_USART3_UART_Init+0x58>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	621a      	str	r2, [r3, #32]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001700:	4b06      	ldr	r3, [pc, #24]	; (800171c <MX_USART3_UART_Init+0x58>)
 8001702:	2200      	movs	r2, #0
 8001704:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK) {
 8001706:	4805      	ldr	r0, [pc, #20]	; (800171c <MX_USART3_UART_Init+0x58>)
 8001708:	f003 f9c4 	bl	8004a94 <HAL_UART_Init>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_USART3_UART_Init+0x52>
		Error_Handler();
 8001712:	f7ff fd91 	bl	8001238 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	200002b8 	.word	0x200002b8
 8001720:	40004800 	.word	0x40004800

08001724 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *uartHandle) {
 8001724:	b580      	push	{r7, lr}
 8001726:	b0ae      	sub	sp, #184	; 0xb8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800172c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 };
 800173c:	f107 0314 	add.w	r3, r7, #20
 8001740:	2290      	movs	r2, #144	; 0x90
 8001742:	2100      	movs	r1, #0
 8001744:	4618      	mov	r0, r3
 8001746:	f004 fd72 	bl	800622e <memset>
	if (uartHandle->Instance == USART3) {
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a22      	ldr	r2, [pc, #136]	; (80017d8 <HAL_UART_MspInit+0xb4>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d13c      	bne.n	80017ce <HAL_UART_MspInit+0xaa>

		/* USER CODE END USART3_MspInit 0 */

		/** Initializes the peripherals clock
		 */
		PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001754:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001758:	617b      	str	r3, [r7, #20]
		PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800175a:	2300      	movs	r3, #0
 800175c:	663b      	str	r3, [r7, #96]	; 0x60
		if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4618      	mov	r0, r3
 8001764:	f001 feb8 	bl	80034d8 <HAL_RCCEx_PeriphCLKConfig>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <HAL_UART_MspInit+0x4e>
			Error_Handler();
 800176e:	f7ff fd63 	bl	8001238 <Error_Handler>
		}

		/* USART3 clock enable */
		__HAL_RCC_USART3_CLK_ENABLE();
 8001772:	4b1a      	ldr	r3, [pc, #104]	; (80017dc <HAL_UART_MspInit+0xb8>)
 8001774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001776:	4a19      	ldr	r2, [pc, #100]	; (80017dc <HAL_UART_MspInit+0xb8>)
 8001778:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800177c:	6413      	str	r3, [r2, #64]	; 0x40
 800177e:	4b17      	ldr	r3, [pc, #92]	; (80017dc <HAL_UART_MspInit+0xb8>)
 8001780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001782:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001786:	613b      	str	r3, [r7, #16]
 8001788:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOD_CLK_ENABLE();
 800178a:	4b14      	ldr	r3, [pc, #80]	; (80017dc <HAL_UART_MspInit+0xb8>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	4a13      	ldr	r2, [pc, #76]	; (80017dc <HAL_UART_MspInit+0xb8>)
 8001790:	f043 0308 	orr.w	r3, r3, #8
 8001794:	6313      	str	r3, [r2, #48]	; 0x30
 8001796:	4b11      	ldr	r3, [pc, #68]	; (80017dc <HAL_UART_MspInit+0xb8>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179a:	f003 0308 	and.w	r3, r3, #8
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]
		/**USART3 GPIO Configuration
		 PD8     ------> USART3_TX
		 PD9     ------> USART3_RX
		 */
		GPIO_InitStruct.Pin = STLK_RX_Pin | STLK_TX_Pin;
 80017a2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80017a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017aa:	2302      	movs	r3, #2
 80017ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b0:	2300      	movs	r3, #0
 80017b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017b6:	2303      	movs	r3, #3
 80017b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80017bc:	2307      	movs	r3, #7
 80017be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
		HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017c2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80017c6:	4619      	mov	r1, r3
 80017c8:	4805      	ldr	r0, [pc, #20]	; (80017e0 <HAL_UART_MspInit+0xbc>)
 80017ca:	f000 ff8b 	bl	80026e4 <HAL_GPIO_Init>

		/* USER CODE BEGIN USART3_MspInit 1 */

		/* USER CODE END USART3_MspInit 1 */
	}
}
 80017ce:	bf00      	nop
 80017d0:	37b8      	adds	r7, #184	; 0xb8
 80017d2:	46bd      	mov	sp, r7
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40004800 	.word	0x40004800
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40020c00 	.word	0x40020c00

080017e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80017e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800181c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017e8:	480d      	ldr	r0, [pc, #52]	; (8001820 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80017ea:	490e      	ldr	r1, [pc, #56]	; (8001824 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80017ec:	4a0e      	ldr	r2, [pc, #56]	; (8001828 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017f0:	e002      	b.n	80017f8 <LoopCopyDataInit>

080017f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017f6:	3304      	adds	r3, #4

080017f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017fc:	d3f9      	bcc.n	80017f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017fe:	4a0b      	ldr	r2, [pc, #44]	; (800182c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001800:	4c0b      	ldr	r4, [pc, #44]	; (8001830 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001802:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001804:	e001      	b.n	800180a <LoopFillZerobss>

08001806 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001806:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001808:	3204      	adds	r2, #4

0800180a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800180a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800180c:	d3fb      	bcc.n	8001806 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800180e:	f7ff fed3 	bl	80015b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001812:	f004 fd65 	bl	80062e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001816:	f7ff fc2b 	bl	8001070 <main>
  bx  lr    
 800181a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800181c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001820:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001824:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001828:	0800a038 	.word	0x0800a038
  ldr r2, =_sbss
 800182c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001830:	20000490 	.word	0x20000490

08001834 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001834:	e7fe      	b.n	8001834 <ADC_IRQHandler>

08001836 <ILI9341_Draw_Filled_Circle>:
    }
}

/*Draw filled circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Filled_Circle(uint16_t X, uint16_t Y, uint16_t Radius, uint16_t Colour)
{
 8001836:	b590      	push	{r4, r7, lr}
 8001838:	b08b      	sub	sp, #44	; 0x2c
 800183a:	af00      	add	r7, sp, #0
 800183c:	4604      	mov	r4, r0
 800183e:	4608      	mov	r0, r1
 8001840:	4611      	mov	r1, r2
 8001842:	461a      	mov	r2, r3
 8001844:	4623      	mov	r3, r4
 8001846:	80fb      	strh	r3, [r7, #6]
 8001848:	4603      	mov	r3, r0
 800184a:	80bb      	strh	r3, [r7, #4]
 800184c:	460b      	mov	r3, r1
 800184e:	807b      	strh	r3, [r7, #2]
 8001850:	4613      	mov	r3, r2
 8001852:	803b      	strh	r3, [r7, #0]
	
		int x = Radius;
 8001854:	887b      	ldrh	r3, [r7, #2]
 8001856:	627b      	str	r3, [r7, #36]	; 0x24
    int y = 0;
 8001858:	2300      	movs	r3, #0
 800185a:	623b      	str	r3, [r7, #32]
    int xChange = 1 - (Radius << 1);
 800185c:	887b      	ldrh	r3, [r7, #2]
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	f1c3 0301 	rsb	r3, r3, #1
 8001864:	61fb      	str	r3, [r7, #28]
    int yChange = 0;
 8001866:	2300      	movs	r3, #0
 8001868:	61bb      	str	r3, [r7, #24]
    int radiusError = 0;
 800186a:	2300      	movs	r3, #0
 800186c:	617b      	str	r3, [r7, #20]

    while (x >= y)
 800186e:	e061      	b.n	8001934 <ILI9341_Draw_Filled_Circle+0xfe>
    {
        for (int i = X - x; i <= X + x; i++)
 8001870:	88fa      	ldrh	r2, [r7, #6]
 8001872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	613b      	str	r3, [r7, #16]
 8001878:	e018      	b.n	80018ac <ILI9341_Draw_Filled_Circle+0x76>
        {
            ILI9341_Draw_Pixel(i, Y + y,Colour);
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	b298      	uxth	r0, r3
 800187e:	6a3b      	ldr	r3, [r7, #32]
 8001880:	b29a      	uxth	r2, r3
 8001882:	88bb      	ldrh	r3, [r7, #4]
 8001884:	4413      	add	r3, r2
 8001886:	b29b      	uxth	r3, r3
 8001888:	883a      	ldrh	r2, [r7, #0]
 800188a:	4619      	mov	r1, r3
 800188c:	f000 fc84 	bl	8002198 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - y,Colour);
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	b298      	uxth	r0, r3
 8001894:	6a3b      	ldr	r3, [r7, #32]
 8001896:	b29b      	uxth	r3, r3
 8001898:	88ba      	ldrh	r2, [r7, #4]
 800189a:	1ad3      	subs	r3, r2, r3
 800189c:	b29b      	uxth	r3, r3
 800189e:	883a      	ldrh	r2, [r7, #0]
 80018a0:	4619      	mov	r1, r3
 80018a2:	f000 fc79 	bl	8002198 <ILI9341_Draw_Pixel>
        for (int i = X - x; i <= X + x; i++)
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	3301      	adds	r3, #1
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	88fa      	ldrh	r2, [r7, #6]
 80018ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b0:	4413      	add	r3, r2
 80018b2:	693a      	ldr	r2, [r7, #16]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	dde0      	ble.n	800187a <ILI9341_Draw_Filled_Circle+0x44>
        }
        for (int i = X - y; i <= X + y; i++)
 80018b8:	88fa      	ldrh	r2, [r7, #6]
 80018ba:	6a3b      	ldr	r3, [r7, #32]
 80018bc:	1ad3      	subs	r3, r2, r3
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	e018      	b.n	80018f4 <ILI9341_Draw_Filled_Circle+0xbe>
        {
            ILI9341_Draw_Pixel(i, Y + x,Colour);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	b298      	uxth	r0, r3
 80018c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c8:	b29a      	uxth	r2, r3
 80018ca:	88bb      	ldrh	r3, [r7, #4]
 80018cc:	4413      	add	r3, r2
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	883a      	ldrh	r2, [r7, #0]
 80018d2:	4619      	mov	r1, r3
 80018d4:	f000 fc60 	bl	8002198 <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - x,Colour);
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	b298      	uxth	r0, r3
 80018dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018de:	b29b      	uxth	r3, r3
 80018e0:	88ba      	ldrh	r2, [r7, #4]
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	b29b      	uxth	r3, r3
 80018e6:	883a      	ldrh	r2, [r7, #0]
 80018e8:	4619      	mov	r1, r3
 80018ea:	f000 fc55 	bl	8002198 <ILI9341_Draw_Pixel>
        for (int i = X - y; i <= X + y; i++)
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	3301      	adds	r3, #1
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	88fa      	ldrh	r2, [r7, #6]
 80018f6:	6a3b      	ldr	r3, [r7, #32]
 80018f8:	4413      	add	r3, r2
 80018fa:	68fa      	ldr	r2, [r7, #12]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	dde0      	ble.n	80018c2 <ILI9341_Draw_Filled_Circle+0x8c>
        }

        y++;
 8001900:	6a3b      	ldr	r3, [r7, #32]
 8001902:	3301      	adds	r3, #1
 8001904:	623b      	str	r3, [r7, #32]
        radiusError += yChange;
 8001906:	697a      	ldr	r2, [r7, #20]
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	4413      	add	r3, r2
 800190c:	617b      	str	r3, [r7, #20]
        yChange += 2;
 800190e:	69bb      	ldr	r3, [r7, #24]
 8001910:	3302      	adds	r3, #2
 8001912:	61bb      	str	r3, [r7, #24]
        if (((radiusError << 1) + xChange) > 0)
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	005a      	lsls	r2, r3, #1
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	4413      	add	r3, r2
 800191c:	2b00      	cmp	r3, #0
 800191e:	dd09      	ble.n	8001934 <ILI9341_Draw_Filled_Circle+0xfe>
        {
            x--;
 8001920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001922:	3b01      	subs	r3, #1
 8001924:	627b      	str	r3, [r7, #36]	; 0x24
            radiusError += xChange;
 8001926:	697a      	ldr	r2, [r7, #20]
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	4413      	add	r3, r2
 800192c:	617b      	str	r3, [r7, #20]
            xChange += 2;
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	3302      	adds	r3, #2
 8001932:	61fb      	str	r3, [r7, #28]
    while (x >= y)
 8001934:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001936:	6a3b      	ldr	r3, [r7, #32]
 8001938:	429a      	cmp	r2, r3
 800193a:	da99      	bge.n	8001870 <ILI9341_Draw_Filled_Circle+0x3a>
        }
    }
		//Really slow implementation, will require future overhaul
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}
 800193c:	bf00      	nop
 800193e:	bf00      	nop
 8001940:	372c      	adds	r7, #44	; 0x2c
 8001942:	46bd      	mov	sp, r7
 8001944:	bd90      	pop	{r4, r7, pc}

08001946 <ILI9341_Draw_Filled_Rectangle_Coord>:
	
}

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 8001946:	b590      	push	{r4, r7, lr}
 8001948:	b089      	sub	sp, #36	; 0x24
 800194a:	af02      	add	r7, sp, #8
 800194c:	4604      	mov	r4, r0
 800194e:	4608      	mov	r0, r1
 8001950:	4611      	mov	r1, r2
 8001952:	461a      	mov	r2, r3
 8001954:	4623      	mov	r3, r4
 8001956:	80fb      	strh	r3, [r7, #6]
 8001958:	4603      	mov	r3, r0
 800195a:	80bb      	strh	r3, [r7, #4]
 800195c:	460b      	mov	r3, r1
 800195e:	807b      	strh	r3, [r7, #2]
 8001960:	4613      	mov	r3, r2
 8001962:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8001964:	2300      	movs	r3, #0
 8001966:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 800196c:	2300      	movs	r3, #0
 800196e:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 8001970:	2300      	movs	r3, #0
 8001972:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 8001974:	2300      	movs	r3, #0
 8001976:	60bb      	str	r3, [r7, #8]
	
	uint16_t X0_true = 0;
 8001978:	2300      	movs	r3, #0
 800197a:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 800197c:	2300      	movs	r3, #0
 800197e:	81fb      	strh	r3, [r7, #14]
	
	Calc_Negative = X1 - X0;
 8001980:	887a      	ldrh	r2, [r7, #2]
 8001982:	88fb      	ldrh	r3, [r7, #6]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	2b00      	cmp	r3, #0
 800198c:	da01      	bge.n	8001992 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 800198e:	2301      	movs	r3, #1
 8001990:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 8001992:	2300      	movs	r3, #0
 8001994:	60bb      	str	r3, [r7, #8]
	
	Calc_Negative = Y1 - Y0;
 8001996:	883a      	ldrh	r2, [r7, #0]
 8001998:	88bb      	ldrh	r3, [r7, #4]
 800199a:	1ad3      	subs	r3, r2, r3
 800199c:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 800199e:	68bb      	ldr	r3, [r7, #8]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	da01      	bge.n	80019a8 <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 80019a4:	2301      	movs	r3, #1
 80019a6:	74bb      	strb	r3, [r7, #18]
	
	
	//DRAW HORIZONTAL!
	if(!Negative_X)
 80019a8:	7cfb      	ldrb	r3, [r7, #19]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d106      	bne.n	80019bc <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 80019ae:	887a      	ldrh	r2, [r7, #2]
 80019b0:	88fb      	ldrh	r3, [r7, #6]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 80019b6:	88fb      	ldrh	r3, [r7, #6]
 80019b8:	823b      	strh	r3, [r7, #16]
 80019ba:	e005      	b.n	80019c8 <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 80019bc:	88fa      	ldrh	r2, [r7, #6]
 80019be:	887b      	ldrh	r3, [r7, #2]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 80019c4:	887b      	ldrh	r3, [r7, #2]
 80019c6:	823b      	strh	r3, [r7, #16]
	}
	
	//DRAW VERTICAL!
	if(!Negative_Y)
 80019c8:	7cbb      	ldrb	r3, [r7, #18]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d106      	bne.n	80019dc <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 80019ce:	883a      	ldrh	r2, [r7, #0]
 80019d0:	88bb      	ldrh	r3, [r7, #4]
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;		
 80019d6:	88bb      	ldrh	r3, [r7, #4]
 80019d8:	81fb      	strh	r3, [r7, #14]
 80019da:	e005      	b.n	80019e8 <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 80019dc:	88ba      	ldrh	r2, [r7, #4]
 80019de:	883b      	ldrh	r3, [r7, #0]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;	
 80019e4:	883b      	ldrh	r3, [r7, #0]
 80019e6:	81fb      	strh	r3, [r7, #14]
	}
	
	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);	
 80019e8:	8abc      	ldrh	r4, [r7, #20]
 80019ea:	8afa      	ldrh	r2, [r7, #22]
 80019ec:	89f9      	ldrh	r1, [r7, #14]
 80019ee:	8a38      	ldrh	r0, [r7, #16]
 80019f0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	4623      	mov	r3, r4
 80019f6:	f000 fca9 	bl	800234c <ILI9341_Draw_Rectangle>
}
 80019fa:	bf00      	nop
 80019fc:	371c      	adds	r7, #28
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd90      	pop	{r4, r7, pc}
	...

08001a04 <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour) 
{
 8001a04:	b590      	push	{r4, r7, lr}
 8001a06:	b089      	sub	sp, #36	; 0x24
 8001a08:	af02      	add	r7, sp, #8
 8001a0a:	4604      	mov	r4, r0
 8001a0c:	4608      	mov	r0, r1
 8001a0e:	4611      	mov	r1, r2
 8001a10:	461a      	mov	r2, r3
 8001a12:	4623      	mov	r3, r4
 8001a14:	71fb      	strb	r3, [r7, #7]
 8001a16:	4603      	mov	r3, r0
 8001a18:	71bb      	strb	r3, [r7, #6]
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	717b      	strb	r3, [r7, #5]
 8001a1e:	4613      	mov	r3, r2
 8001a20:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 8001a26:	7dfb      	ldrb	r3, [r7, #23]
 8001a28:	2b1f      	cmp	r3, #31
 8001a2a:	d802      	bhi.n	8001a32 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	71fb      	strb	r3, [r7, #7]
 8001a30:	e002      	b.n	8001a38 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 8001a32:	7dfb      	ldrb	r3, [r7, #23]
 8001a34:	3b20      	subs	r3, #32
 8001a36:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8001a38:	2300      	movs	r3, #0
 8001a3a:	753b      	strb	r3, [r7, #20]
 8001a3c:	e012      	b.n	8001a64 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 8001a3e:	7dfa      	ldrb	r2, [r7, #23]
 8001a40:	7d38      	ldrb	r0, [r7, #20]
 8001a42:	7d39      	ldrb	r1, [r7, #20]
 8001a44:	4c3b      	ldr	r4, [pc, #236]	; (8001b34 <ILI9341_Draw_Char+0x130>)
 8001a46:	4613      	mov	r3, r2
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	4413      	add	r3, r2
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	4423      	add	r3, r4
 8001a50:	4403      	add	r3, r0
 8001a52:	781a      	ldrb	r2, [r3, #0]
 8001a54:	f101 0318 	add.w	r3, r1, #24
 8001a58:	443b      	add	r3, r7
 8001a5a:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8001a5e:	7d3b      	ldrb	r3, [r7, #20]
 8001a60:	3301      	adds	r3, #1
 8001a62:	753b      	strb	r3, [r7, #20]
 8001a64:	7d3b      	ldrb	r3, [r7, #20]
 8001a66:	2b05      	cmp	r3, #5
 8001a68:	d9e9      	bls.n	8001a3e <ILI9341_Draw_Char+0x3a>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 8001a6a:	79bb      	ldrb	r3, [r7, #6]
 8001a6c:	b298      	uxth	r0, r3
 8001a6e:	797b      	ldrb	r3, [r7, #5]
 8001a70:	b299      	uxth	r1, r3
 8001a72:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a74:	461a      	mov	r2, r3
 8001a76:	0052      	lsls	r2, r2, #1
 8001a78:	4413      	add	r3, r2
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	b29a      	uxth	r2, r3
 8001a7e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001a80:	00db      	lsls	r3, r3, #3
 8001a82:	b29c      	uxth	r4, r3
 8001a84:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001a86:	9300      	str	r3, [sp, #0]
 8001a88:	4623      	mov	r3, r4
 8001a8a:	f000 fc5f 	bl	800234c <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 8001a8e:	2300      	movs	r3, #0
 8001a90:	757b      	strb	r3, [r7, #21]
 8001a92:	e047      	b.n	8001b24 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8001a94:	2300      	movs	r3, #0
 8001a96:	75bb      	strb	r3, [r7, #22]
 8001a98:	e03e      	b.n	8001b18 <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {			
 8001a9a:	7d7b      	ldrb	r3, [r7, #21]
 8001a9c:	3318      	adds	r3, #24
 8001a9e:	443b      	add	r3, r7
 8001aa0:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	7dbb      	ldrb	r3, [r7, #22]
 8001aa8:	fa42 f303 	asr.w	r3, r2, r3
 8001aac:	f003 0301 	and.w	r3, r3, #1
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d02e      	beq.n	8001b12 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 8001ab4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	d110      	bne.n	8001adc <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 8001aba:	79bb      	ldrb	r3, [r7, #6]
 8001abc:	b29a      	uxth	r2, r3
 8001abe:	7d7b      	ldrb	r3, [r7, #21]
 8001ac0:	b29b      	uxth	r3, r3
 8001ac2:	4413      	add	r3, r2
 8001ac4:	b298      	uxth	r0, r3
 8001ac6:	797b      	ldrb	r3, [r7, #5]
 8001ac8:	b29a      	uxth	r2, r3
 8001aca:	7dbb      	ldrb	r3, [r7, #22]
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	4413      	add	r3, r2
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	887a      	ldrh	r2, [r7, #2]
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	f000 fb5f 	bl	8002198 <ILI9341_Draw_Pixel>
 8001ada:	e01a      	b.n	8001b12 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 8001adc:	79bb      	ldrb	r3, [r7, #6]
 8001ade:	b29a      	uxth	r2, r3
 8001ae0:	7d7b      	ldrb	r3, [r7, #21]
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8001ae6:	fb11 f303 	smulbb	r3, r1, r3
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	4413      	add	r3, r2
 8001aee:	b298      	uxth	r0, r3
 8001af0:	797b      	ldrb	r3, [r7, #5]
 8001af2:	b29a      	uxth	r2, r3
 8001af4:	7dbb      	ldrb	r3, [r7, #22]
 8001af6:	b29b      	uxth	r3, r3
 8001af8:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8001afa:	fb11 f303 	smulbb	r3, r1, r3
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	4413      	add	r3, r2
 8001b02:	b299      	uxth	r1, r3
 8001b04:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 8001b06:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001b08:	887b      	ldrh	r3, [r7, #2]
 8001b0a:	9300      	str	r3, [sp, #0]
 8001b0c:	4623      	mov	r3, r4
 8001b0e:	f000 fc1d 	bl	800234c <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8001b12:	7dbb      	ldrb	r3, [r7, #22]
 8001b14:	3301      	adds	r3, #1
 8001b16:	75bb      	strb	r3, [r7, #22]
 8001b18:	7dbb      	ldrb	r3, [r7, #22]
 8001b1a:	2b07      	cmp	r3, #7
 8001b1c:	d9bd      	bls.n	8001a9a <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 8001b1e:	7d7b      	ldrb	r3, [r7, #21]
 8001b20:	3301      	adds	r3, #1
 8001b22:	757b      	strb	r3, [r7, #21]
 8001b24:	7d7b      	ldrb	r3, [r7, #21]
 8001b26:	2b05      	cmp	r3, #5
 8001b28:	d9b4      	bls.n	8001a94 <ILI9341_Draw_Char+0x90>
							}
            }						
        }
    }
}
 8001b2a:	bf00      	nop
 8001b2c:	bf00      	nop
 8001b2e:	371c      	adds	r7, #28
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd90      	pop	{r4, r7, pc}
 8001b34:	080099bc 	.word	0x080099bc

08001b38 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8001b38:	b590      	push	{r4, r7, lr}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af02      	add	r7, sp, #8
 8001b3e:	6078      	str	r0, [r7, #4]
 8001b40:	4608      	mov	r0, r1
 8001b42:	4611      	mov	r1, r2
 8001b44:	461a      	mov	r2, r3
 8001b46:	4603      	mov	r3, r0
 8001b48:	70fb      	strb	r3, [r7, #3]
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	70bb      	strb	r3, [r7, #2]
 8001b4e:	4613      	mov	r3, r2
 8001b50:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 8001b52:	e017      	b.n	8001b84 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	1c5a      	adds	r2, r3, #1
 8001b58:	607a      	str	r2, [r7, #4]
 8001b5a:	7818      	ldrb	r0, [r3, #0]
 8001b5c:	883c      	ldrh	r4, [r7, #0]
 8001b5e:	78ba      	ldrb	r2, [r7, #2]
 8001b60:	78f9      	ldrb	r1, [r7, #3]
 8001b62:	8bbb      	ldrh	r3, [r7, #28]
 8001b64:	9301      	str	r3, [sp, #4]
 8001b66:	8b3b      	ldrh	r3, [r7, #24]
 8001b68:	9300      	str	r3, [sp, #0]
 8001b6a:	4623      	mov	r3, r4
 8001b6c:	f7ff ff4a 	bl	8001a04 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8001b70:	8b3b      	ldrh	r3, [r7, #24]
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	461a      	mov	r2, r3
 8001b76:	0052      	lsls	r2, r2, #1
 8001b78:	4413      	add	r3, r2
 8001b7a:	005b      	lsls	r3, r3, #1
 8001b7c:	b2da      	uxtb	r2, r3
 8001b7e:	78fb      	ldrb	r3, [r7, #3]
 8001b80:	4413      	add	r3, r2
 8001b82:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d1e3      	bne.n	8001b54 <ILI9341_Draw_Text+0x1c>
    }
}
 8001b8c:	bf00      	nop
 8001b8e:	bf00      	nop
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd90      	pop	{r4, r7, pc}
	...

08001b98 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
MX_SPI5_Init();																							//SPI INIT
 8001b9c:	f7ff fb9a 	bl	80012d4 <MX_SPI5_Init>
MX_GPIO_Init();																							//GPIO INIT
 8001ba0:	f7fe ffa8 	bl	8000af4 <MX_GPIO_Init>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001baa:	4802      	ldr	r0, [pc, #8]	; (8001bb4 <ILI9341_SPI_Init+0x1c>)
 8001bac:	f000 ff46 	bl	8002a3c <HAL_GPIO_WritePin>
}
 8001bb0:	bf00      	nop
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	40020800 	.word	0x40020800

08001bb8 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 8001bc2:	1df9      	adds	r1, r7, #7
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	4803      	ldr	r0, [pc, #12]	; (8001bd8 <ILI9341_SPI_Send+0x20>)
 8001bca:	f002 f982 	bl	8003ed2 <HAL_SPI_Transmit>
}
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20000204 	.word	0x20000204

08001bdc <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	4603      	mov	r3, r0
 8001be4:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001be6:	2200      	movs	r2, #0
 8001be8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001bec:	480b      	ldr	r0, [pc, #44]	; (8001c1c <ILI9341_Write_Command+0x40>)
 8001bee:	f000 ff25 	bl	8002a3c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bf8:	4808      	ldr	r0, [pc, #32]	; (8001c1c <ILI9341_Write_Command+0x40>)
 8001bfa:	f000 ff1f 	bl	8002a3c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff ffd9 	bl	8001bb8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8001c06:	2201      	movs	r2, #1
 8001c08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c0c:	4803      	ldr	r0, [pc, #12]	; (8001c1c <ILI9341_Write_Command+0x40>)
 8001c0e:	f000 ff15 	bl	8002a3c <HAL_GPIO_WritePin>
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40020800 	.word	0x40020800

08001c20 <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	4603      	mov	r3, r0
 8001c28:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c30:	480b      	ldr	r0, [pc, #44]	; (8001c60 <ILI9341_Write_Data+0x40>)
 8001c32:	f000 ff03 	bl	8002a3c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001c36:	2200      	movs	r2, #0
 8001c38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c3c:	4808      	ldr	r0, [pc, #32]	; (8001c60 <ILI9341_Write_Data+0x40>)
 8001c3e:	f000 fefd 	bl	8002a3c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8001c42:	79fb      	ldrb	r3, [r7, #7]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff ffb7 	bl	8001bb8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c50:	4803      	ldr	r0, [pc, #12]	; (8001c60 <ILI9341_Write_Data+0x40>)
 8001c52:	f000 fef3 	bl	8002a3c <HAL_GPIO_WritePin>
}
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40020800 	.word	0x40020800

08001c64 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8001c64:	b590      	push	{r4, r7, lr}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4604      	mov	r4, r0
 8001c6c:	4608      	mov	r0, r1
 8001c6e:	4611      	mov	r1, r2
 8001c70:	461a      	mov	r2, r3
 8001c72:	4623      	mov	r3, r4
 8001c74:	80fb      	strh	r3, [r7, #6]
 8001c76:	4603      	mov	r3, r0
 8001c78:	80bb      	strh	r3, [r7, #4]
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	807b      	strh	r3, [r7, #2]
 8001c7e:	4613      	mov	r3, r2
 8001c80:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8001c82:	202a      	movs	r0, #42	; 0x2a
 8001c84:	f7ff ffaa 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8001c88:	88fb      	ldrh	r3, [r7, #6]
 8001c8a:	0a1b      	lsrs	r3, r3, #8
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff ffc5 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8001c96:	88fb      	ldrh	r3, [r7, #6]
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff ffc0 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8001ca0:	887b      	ldrh	r3, [r7, #2]
 8001ca2:	0a1b      	lsrs	r3, r3, #8
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff ffb9 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8001cae:	887b      	ldrh	r3, [r7, #2]
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff ffb4 	bl	8001c20 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8001cb8:	202b      	movs	r0, #43	; 0x2b
 8001cba:	f7ff ff8f 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8001cbe:	88bb      	ldrh	r3, [r7, #4]
 8001cc0:	0a1b      	lsrs	r3, r3, #8
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff ffaa 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8001ccc:	88bb      	ldrh	r3, [r7, #4]
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7ff ffa5 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 8001cd6:	883b      	ldrh	r3, [r7, #0]
 8001cd8:	0a1b      	lsrs	r3, r3, #8
 8001cda:	b29b      	uxth	r3, r3
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff ff9e 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8001ce4:	883b      	ldrh	r3, [r7, #0]
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff ff99 	bl	8001c20 <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8001cee:	202c      	movs	r0, #44	; 0x2c
 8001cf0:	f7ff ff74 	bl	8001bdc <ILI9341_Write_Command>
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd90      	pop	{r4, r7, pc}

08001cfc <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8001d00:	2201      	movs	r2, #1
 8001d02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d06:	480b      	ldr	r0, [pc, #44]	; (8001d34 <ILI9341_Reset+0x38>)
 8001d08:	f000 fe98 	bl	8002a3c <HAL_GPIO_WritePin>
HAL_Delay(200);
 8001d0c:	20c8      	movs	r0, #200	; 0xc8
 8001d0e:	f000 fbdf 	bl	80024d0 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001d12:	2200      	movs	r2, #0
 8001d14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d18:	4806      	ldr	r0, [pc, #24]	; (8001d34 <ILI9341_Reset+0x38>)
 8001d1a:	f000 fe8f 	bl	8002a3c <HAL_GPIO_WritePin>
HAL_Delay(200);
 8001d1e:	20c8      	movs	r0, #200	; 0xc8
 8001d20:	f000 fbd6 	bl	80024d0 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8001d24:	2201      	movs	r2, #1
 8001d26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d2a:	4802      	ldr	r0, [pc, #8]	; (8001d34 <ILI9341_Reset+0x38>)
 8001d2c:	f000 fe86 	bl	8002a3c <HAL_GPIO_WritePin>
}
 8001d30:	bf00      	nop
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	40020800 	.word	0x40020800

08001d38 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8001d42:	79fb      	ldrb	r3, [r7, #7]
 8001d44:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8001d46:	2036      	movs	r0, #54	; 0x36
 8001d48:	f7ff ff48 	bl	8001bdc <ILI9341_Write_Command>
HAL_Delay(1);
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	f000 fbbf 	bl	80024d0 <HAL_Delay>
	
switch(screen_rotation) 
 8001d52:	7bfb      	ldrb	r3, [r7, #15]
 8001d54:	2b03      	cmp	r3, #3
 8001d56:	d837      	bhi.n	8001dc8 <ILI9341_Set_Rotation+0x90>
 8001d58:	a201      	add	r2, pc, #4	; (adr r2, 8001d60 <ILI9341_Set_Rotation+0x28>)
 8001d5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d5e:	bf00      	nop
 8001d60:	08001d71 	.word	0x08001d71
 8001d64:	08001d87 	.word	0x08001d87
 8001d68:	08001d9d 	.word	0x08001d9d
 8001d6c:	08001db3 	.word	0x08001db3
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8001d70:	2048      	movs	r0, #72	; 0x48
 8001d72:	f7ff ff55 	bl	8001c20 <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8001d76:	4b17      	ldr	r3, [pc, #92]	; (8001dd4 <ILI9341_Set_Rotation+0x9c>)
 8001d78:	22f0      	movs	r2, #240	; 0xf0
 8001d7a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8001d7c:	4b16      	ldr	r3, [pc, #88]	; (8001dd8 <ILI9341_Set_Rotation+0xa0>)
 8001d7e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001d82:	801a      	strh	r2, [r3, #0]
			break;
 8001d84:	e021      	b.n	8001dca <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8001d86:	2028      	movs	r0, #40	; 0x28
 8001d88:	f7ff ff4a 	bl	8001c20 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8001d8c:	4b11      	ldr	r3, [pc, #68]	; (8001dd4 <ILI9341_Set_Rotation+0x9c>)
 8001d8e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001d92:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001d94:	4b10      	ldr	r3, [pc, #64]	; (8001dd8 <ILI9341_Set_Rotation+0xa0>)
 8001d96:	22f0      	movs	r2, #240	; 0xf0
 8001d98:	801a      	strh	r2, [r3, #0]
			break;
 8001d9a:	e016      	b.n	8001dca <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8001d9c:	2088      	movs	r0, #136	; 0x88
 8001d9e:	f7ff ff3f 	bl	8001c20 <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8001da2:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <ILI9341_Set_Rotation+0x9c>)
 8001da4:	22f0      	movs	r2, #240	; 0xf0
 8001da6:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8001da8:	4b0b      	ldr	r3, [pc, #44]	; (8001dd8 <ILI9341_Set_Rotation+0xa0>)
 8001daa:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001dae:	801a      	strh	r2, [r3, #0]
			break;
 8001db0:	e00b      	b.n	8001dca <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8001db2:	20e8      	movs	r0, #232	; 0xe8
 8001db4:	f7ff ff34 	bl	8001c20 <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8001db8:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <ILI9341_Set_Rotation+0x9c>)
 8001dba:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001dbe:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8001dc0:	4b05      	ldr	r3, [pc, #20]	; (8001dd8 <ILI9341_Set_Rotation+0xa0>)
 8001dc2:	22f0      	movs	r2, #240	; 0xf0
 8001dc4:	801a      	strh	r2, [r3, #0]
			break;
 8001dc6:	e000      	b.n	8001dca <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8001dc8:	bf00      	nop
	}
}
 8001dca:	bf00      	nop
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000006 	.word	0x20000006
 8001dd8:	20000004 	.word	0x20000004

08001ddc <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8001de0:	2201      	movs	r2, #1
 8001de2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001de6:	4802      	ldr	r0, [pc, #8]	; (8001df0 <ILI9341_Enable+0x14>)
 8001de8:	f000 fe28 	bl	8002a3c <HAL_GPIO_WritePin>
}
 8001dec:	bf00      	nop
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40020800 	.word	0x40020800

08001df4 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8001df8:	f7ff fff0 	bl	8001ddc <ILI9341_Enable>
ILI9341_SPI_Init();
 8001dfc:	f7ff fecc 	bl	8001b98 <ILI9341_SPI_Init>
ILI9341_Reset();
 8001e00:	f7ff ff7c 	bl	8001cfc <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8001e04:	2001      	movs	r0, #1
 8001e06:	f7ff fee9 	bl	8001bdc <ILI9341_Write_Command>
HAL_Delay(1000);
 8001e0a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e0e:	f000 fb5f 	bl	80024d0 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8001e12:	20cb      	movs	r0, #203	; 0xcb
 8001e14:	f7ff fee2 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8001e18:	2039      	movs	r0, #57	; 0x39
 8001e1a:	f7ff ff01 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8001e1e:	202c      	movs	r0, #44	; 0x2c
 8001e20:	f7ff fefe 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001e24:	2000      	movs	r0, #0
 8001e26:	f7ff fefb 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8001e2a:	2034      	movs	r0, #52	; 0x34
 8001e2c:	f7ff fef8 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8001e30:	2002      	movs	r0, #2
 8001e32:	f7ff fef5 	bl	8001c20 <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8001e36:	20cf      	movs	r0, #207	; 0xcf
 8001e38:	f7ff fed0 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001e3c:	2000      	movs	r0, #0
 8001e3e:	f7ff feef 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001e42:	20c1      	movs	r0, #193	; 0xc1
 8001e44:	f7ff feec 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8001e48:	2030      	movs	r0, #48	; 0x30
 8001e4a:	f7ff fee9 	bl	8001c20 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8001e4e:	20e8      	movs	r0, #232	; 0xe8
 8001e50:	f7ff fec4 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8001e54:	2085      	movs	r0, #133	; 0x85
 8001e56:	f7ff fee3 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001e5a:	2000      	movs	r0, #0
 8001e5c:	f7ff fee0 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8001e60:	2078      	movs	r0, #120	; 0x78
 8001e62:	f7ff fedd 	bl	8001c20 <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8001e66:	20ea      	movs	r0, #234	; 0xea
 8001e68:	f7ff feb8 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001e6c:	2000      	movs	r0, #0
 8001e6e:	f7ff fed7 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001e72:	2000      	movs	r0, #0
 8001e74:	f7ff fed4 	bl	8001c20 <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8001e78:	20ed      	movs	r0, #237	; 0xed
 8001e7a:	f7ff feaf 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8001e7e:	2064      	movs	r0, #100	; 0x64
 8001e80:	f7ff fece 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001e84:	2003      	movs	r0, #3
 8001e86:	f7ff fecb 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8001e8a:	2012      	movs	r0, #18
 8001e8c:	f7ff fec8 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8001e90:	2081      	movs	r0, #129	; 0x81
 8001e92:	f7ff fec5 	bl	8001c20 <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8001e96:	20f7      	movs	r0, #247	; 0xf7
 8001e98:	f7ff fea0 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8001e9c:	2020      	movs	r0, #32
 8001e9e:	f7ff febf 	bl	8001c20 <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8001ea2:	20c0      	movs	r0, #192	; 0xc0
 8001ea4:	f7ff fe9a 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8001ea8:	2023      	movs	r0, #35	; 0x23
 8001eaa:	f7ff feb9 	bl	8001c20 <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8001eae:	20c1      	movs	r0, #193	; 0xc1
 8001eb0:	f7ff fe94 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8001eb4:	2010      	movs	r0, #16
 8001eb6:	f7ff feb3 	bl	8001c20 <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8001eba:	20c5      	movs	r0, #197	; 0xc5
 8001ebc:	f7ff fe8e 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8001ec0:	203e      	movs	r0, #62	; 0x3e
 8001ec2:	f7ff fead 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8001ec6:	2028      	movs	r0, #40	; 0x28
 8001ec8:	f7ff feaa 	bl	8001c20 <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8001ecc:	20c7      	movs	r0, #199	; 0xc7
 8001ece:	f7ff fe85 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8001ed2:	2086      	movs	r0, #134	; 0x86
 8001ed4:	f7ff fea4 	bl	8001c20 <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8001ed8:	2036      	movs	r0, #54	; 0x36
 8001eda:	f7ff fe7f 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8001ede:	2048      	movs	r0, #72	; 0x48
 8001ee0:	f7ff fe9e 	bl	8001c20 <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8001ee4:	203a      	movs	r0, #58	; 0x3a
 8001ee6:	f7ff fe79 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8001eea:	2055      	movs	r0, #85	; 0x55
 8001eec:	f7ff fe98 	bl	8001c20 <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8001ef0:	20b1      	movs	r0, #177	; 0xb1
 8001ef2:	f7ff fe73 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001ef6:	2000      	movs	r0, #0
 8001ef8:	f7ff fe92 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8001efc:	2018      	movs	r0, #24
 8001efe:	f7ff fe8f 	bl	8001c20 <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8001f02:	20b6      	movs	r0, #182	; 0xb6
 8001f04:	f7ff fe6a 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8001f08:	2008      	movs	r0, #8
 8001f0a:	f7ff fe89 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8001f0e:	2082      	movs	r0, #130	; 0x82
 8001f10:	f7ff fe86 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8001f14:	2027      	movs	r0, #39	; 0x27
 8001f16:	f7ff fe83 	bl	8001c20 <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8001f1a:	20f2      	movs	r0, #242	; 0xf2
 8001f1c:	f7ff fe5e 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001f20:	2000      	movs	r0, #0
 8001f22:	f7ff fe7d 	bl	8001c20 <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8001f26:	2026      	movs	r0, #38	; 0x26
 8001f28:	f7ff fe58 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8001f2c:	2001      	movs	r0, #1
 8001f2e:	f7ff fe77 	bl	8001c20 <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8001f32:	20e0      	movs	r0, #224	; 0xe0
 8001f34:	f7ff fe52 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8001f38:	200f      	movs	r0, #15
 8001f3a:	f7ff fe71 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001f3e:	2031      	movs	r0, #49	; 0x31
 8001f40:	f7ff fe6e 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8001f44:	202b      	movs	r0, #43	; 0x2b
 8001f46:	f7ff fe6b 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001f4a:	200c      	movs	r0, #12
 8001f4c:	f7ff fe68 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001f50:	200e      	movs	r0, #14
 8001f52:	f7ff fe65 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001f56:	2008      	movs	r0, #8
 8001f58:	f7ff fe62 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8001f5c:	204e      	movs	r0, #78	; 0x4e
 8001f5e:	f7ff fe5f 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8001f62:	20f1      	movs	r0, #241	; 0xf1
 8001f64:	f7ff fe5c 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8001f68:	2037      	movs	r0, #55	; 0x37
 8001f6a:	f7ff fe59 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001f6e:	2007      	movs	r0, #7
 8001f70:	f7ff fe56 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8001f74:	2010      	movs	r0, #16
 8001f76:	f7ff fe53 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001f7a:	2003      	movs	r0, #3
 8001f7c:	f7ff fe50 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001f80:	200e      	movs	r0, #14
 8001f82:	f7ff fe4d 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8001f86:	2009      	movs	r0, #9
 8001f88:	f7ff fe4a 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8001f8c:	2000      	movs	r0, #0
 8001f8e:	f7ff fe47 	bl	8001c20 <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8001f92:	20e1      	movs	r0, #225	; 0xe1
 8001f94:	f7ff fe22 	bl	8001bdc <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8001f98:	2000      	movs	r0, #0
 8001f9a:	f7ff fe41 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8001f9e:	200e      	movs	r0, #14
 8001fa0:	f7ff fe3e 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8001fa4:	2014      	movs	r0, #20
 8001fa6:	f7ff fe3b 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8001faa:	2003      	movs	r0, #3
 8001fac:	f7ff fe38 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8001fb0:	2011      	movs	r0, #17
 8001fb2:	f7ff fe35 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8001fb6:	2007      	movs	r0, #7
 8001fb8:	f7ff fe32 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001fbc:	2031      	movs	r0, #49	; 0x31
 8001fbe:	f7ff fe2f 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8001fc2:	20c1      	movs	r0, #193	; 0xc1
 8001fc4:	f7ff fe2c 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8001fc8:	2048      	movs	r0, #72	; 0x48
 8001fca:	f7ff fe29 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8001fce:	2008      	movs	r0, #8
 8001fd0:	f7ff fe26 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001fd4:	200f      	movs	r0, #15
 8001fd6:	f7ff fe23 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8001fda:	200c      	movs	r0, #12
 8001fdc:	f7ff fe20 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8001fe0:	2031      	movs	r0, #49	; 0x31
 8001fe2:	f7ff fe1d 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8001fe6:	2036      	movs	r0, #54	; 0x36
 8001fe8:	f7ff fe1a 	bl	8001c20 <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8001fec:	200f      	movs	r0, #15
 8001fee:	f7ff fe17 	bl	8001c20 <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8001ff2:	2011      	movs	r0, #17
 8001ff4:	f7ff fdf2 	bl	8001bdc <ILI9341_Write_Command>
HAL_Delay(120);
 8001ff8:	2078      	movs	r0, #120	; 0x78
 8001ffa:	f000 fa69 	bl	80024d0 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8001ffe:	2029      	movs	r0, #41	; 0x29
 8002000:	f7ff fdec 	bl	8001bdc <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 8002004:	2000      	movs	r0, #0
 8002006:	f7ff fe97 	bl	8001d38 <ILI9341_Set_Rotation>
}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
	...

08002010 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8002010:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002014:	b08d      	sub	sp, #52	; 0x34
 8002016:	af00      	add	r7, sp, #0
 8002018:	4603      	mov	r3, r0
 800201a:	6039      	str	r1, [r7, #0]
 800201c:	80fb      	strh	r3, [r7, #6]
 800201e:	466b      	mov	r3, sp
 8002020:	461e      	mov	r6, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8002022:	2300      	movs	r3, #0
 8002024:	62fb      	str	r3, [r7, #44]	; 0x2c
if((Size*2) < BURST_MAX_SIZE)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800202e:	d202      	bcs.n	8002036 <ILI9341_Draw_Colour_Burst+0x26>
{
	Buffer_Size = Size;
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002034:	e002      	b.n	800203c <ILI9341_Draw_Colour_Burst+0x2c>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8002036:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800203a:	62fb      	str	r3, [r7, #44]	; 0x2c
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 800203c:	2201      	movs	r2, #1
 800203e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002042:	4840      	ldr	r0, [pc, #256]	; (8002144 <ILI9341_Draw_Colour_Burst+0x134>)
 8002044:	f000 fcfa 	bl	8002a3c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002048:	2200      	movs	r2, #0
 800204a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800204e:	483d      	ldr	r0, [pc, #244]	; (8002144 <ILI9341_Draw_Colour_Burst+0x134>)
 8002050:	f000 fcf4 	bl	8002a3c <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8002054:	88fb      	ldrh	r3, [r7, #6]
 8002056:	0a1b      	lsrs	r3, r3, #8
 8002058:	b29b      	uxth	r3, r3
 800205a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 800205e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002060:	460b      	mov	r3, r1
 8002062:	3b01      	subs	r3, #1
 8002064:	61fb      	str	r3, [r7, #28]
 8002066:	2300      	movs	r3, #0
 8002068:	4688      	mov	r8, r1
 800206a:	4699      	mov	r9, r3
 800206c:	f04f 0200 	mov.w	r2, #0
 8002070:	f04f 0300 	mov.w	r3, #0
 8002074:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002078:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800207c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002080:	2300      	movs	r3, #0
 8002082:	460c      	mov	r4, r1
 8002084:	461d      	mov	r5, r3
 8002086:	f04f 0200 	mov.w	r2, #0
 800208a:	f04f 0300 	mov.w	r3, #0
 800208e:	00eb      	lsls	r3, r5, #3
 8002090:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002094:	00e2      	lsls	r2, r4, #3
 8002096:	1dcb      	adds	r3, r1, #7
 8002098:	08db      	lsrs	r3, r3, #3
 800209a:	00db      	lsls	r3, r3, #3
 800209c:	ebad 0d03 	sub.w	sp, sp, r3
 80020a0:	466b      	mov	r3, sp
 80020a2:	3300      	adds	r3, #0
 80020a4:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 80020a6:	2300      	movs	r3, #0
 80020a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80020aa:	e00e      	b.n	80020ca <ILI9341_Draw_Colour_Burst+0xba>
	{
		burst_buffer[j] = 	chifted;
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020b0:	4413      	add	r3, r2
 80020b2:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80020b6:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 80020b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ba:	3301      	adds	r3, #1
 80020bc:	88fa      	ldrh	r2, [r7, #6]
 80020be:	b2d1      	uxtb	r1, r2
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 80020c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020c6:	3302      	adds	r3, #2
 80020c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80020ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80020cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d3ec      	bcc.n	80020ac <ILI9341_Draw_Colour_Burst+0x9c>
	}

uint32_t Sending_Size = Size*2;
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	005b      	lsls	r3, r3, #1
 80020d6:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 80020d8:	697a      	ldr	r2, [r7, #20]
 80020da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80020e0:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80020e6:	fbb3 f2f2 	udiv	r2, r3, r2
 80020ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80020ec:	fb01 f202 	mul.w	r2, r1, r2
 80020f0:	1a9b      	subs	r3, r3, r2
 80020f2:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 80020f4:	693b      	ldr	r3, [r7, #16]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d010      	beq.n	800211c <ILI9341_Draw_Colour_Burst+0x10c>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 80020fa:	2300      	movs	r3, #0
 80020fc:	627b      	str	r3, [r7, #36]	; 0x24
 80020fe:	e009      	b.n	8002114 <ILI9341_Draw_Colour_Burst+0x104>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8002100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002102:	b29a      	uxth	r2, r3
 8002104:	230a      	movs	r3, #10
 8002106:	69b9      	ldr	r1, [r7, #24]
 8002108:	480f      	ldr	r0, [pc, #60]	; (8002148 <ILI9341_Draw_Colour_Burst+0x138>)
 800210a:	f001 fee2 	bl	8003ed2 <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800210e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002110:	3301      	adds	r3, #1
 8002112:	627b      	str	r3, [r7, #36]	; 0x24
 8002114:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	429a      	cmp	r2, r3
 800211a:	d3f1      	bcc.n	8002100 <ILI9341_Draw_Colour_Burst+0xf0>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	b29a      	uxth	r2, r3
 8002120:	230a      	movs	r3, #10
 8002122:	69b9      	ldr	r1, [r7, #24]
 8002124:	4808      	ldr	r0, [pc, #32]	; (8002148 <ILI9341_Draw_Colour_Burst+0x138>)
 8002126:	f001 fed4 	bl	8003ed2 <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800212a:	2201      	movs	r2, #1
 800212c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002130:	4804      	ldr	r0, [pc, #16]	; (8002144 <ILI9341_Draw_Colour_Burst+0x134>)
 8002132:	f000 fc83 	bl	8002a3c <HAL_GPIO_WritePin>
 8002136:	46b5      	mov	sp, r6
}
 8002138:	bf00      	nop
 800213a:	3734      	adds	r7, #52	; 0x34
 800213c:	46bd      	mov	sp, r7
 800213e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002142:	bf00      	nop
 8002144:	40020800 	.word	0x40020800
 8002148:	20000204 	.word	0x20000204

0800214c <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	4603      	mov	r3, r0
 8002154:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8002156:	4b0e      	ldr	r3, [pc, #56]	; (8002190 <ILI9341_Fill_Screen+0x44>)
 8002158:	881b      	ldrh	r3, [r3, #0]
 800215a:	b29a      	uxth	r2, r3
 800215c:	4b0d      	ldr	r3, [pc, #52]	; (8002194 <ILI9341_Fill_Screen+0x48>)
 800215e:	881b      	ldrh	r3, [r3, #0]
 8002160:	b29b      	uxth	r3, r3
 8002162:	2100      	movs	r1, #0
 8002164:	2000      	movs	r0, #0
 8002166:	f7ff fd7d 	bl	8001c64 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 800216a:	4b09      	ldr	r3, [pc, #36]	; (8002190 <ILI9341_Fill_Screen+0x44>)
 800216c:	881b      	ldrh	r3, [r3, #0]
 800216e:	b29b      	uxth	r3, r3
 8002170:	461a      	mov	r2, r3
 8002172:	4b08      	ldr	r3, [pc, #32]	; (8002194 <ILI9341_Fill_Screen+0x48>)
 8002174:	881b      	ldrh	r3, [r3, #0]
 8002176:	b29b      	uxth	r3, r3
 8002178:	fb02 f303 	mul.w	r3, r2, r3
 800217c:	461a      	mov	r2, r3
 800217e:	88fb      	ldrh	r3, [r7, #6]
 8002180:	4611      	mov	r1, r2
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff ff44 	bl	8002010 <ILI9341_Draw_Colour_Burst>
}
 8002188:	bf00      	nop
 800218a:	3708      	adds	r7, #8
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	20000006 	.word	0x20000006
 8002194:	20000004 	.word	0x20000004

08002198 <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b086      	sub	sp, #24
 800219c:	af00      	add	r7, sp, #0
 800219e:	4603      	mov	r3, r0
 80021a0:	80fb      	strh	r3, [r7, #6]
 80021a2:	460b      	mov	r3, r1
 80021a4:	80bb      	strh	r3, [r7, #4]
 80021a6:	4613      	mov	r3, r2
 80021a8:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80021aa:	4b64      	ldr	r3, [pc, #400]	; (800233c <ILI9341_Draw_Pixel+0x1a4>)
 80021ac:	881b      	ldrh	r3, [r3, #0]
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	88fa      	ldrh	r2, [r7, #6]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	f080 80be 	bcs.w	8002334 <ILI9341_Draw_Pixel+0x19c>
 80021b8:	4b61      	ldr	r3, [pc, #388]	; (8002340 <ILI9341_Draw_Pixel+0x1a8>)
 80021ba:	881b      	ldrh	r3, [r3, #0]
 80021bc:	b29b      	uxth	r3, r3
 80021be:	88ba      	ldrh	r2, [r7, #4]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	f080 80b7 	bcs.w	8002334 <ILI9341_Draw_Pixel+0x19c>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80021c6:	2200      	movs	r2, #0
 80021c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021cc:	485d      	ldr	r0, [pc, #372]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 80021ce:	f000 fc35 	bl	8002a3c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80021d2:	2200      	movs	r2, #0
 80021d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021d8:	485a      	ldr	r0, [pc, #360]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 80021da:	f000 fc2f 	bl	8002a3c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 80021de:	202a      	movs	r0, #42	; 0x2a
 80021e0:	f7ff fcea 	bl	8001bb8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 80021e4:	2201      	movs	r2, #1
 80021e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021ea:	4856      	ldr	r0, [pc, #344]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 80021ec:	f000 fc26 	bl	8002a3c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 80021f0:	2201      	movs	r2, #1
 80021f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021f6:	4853      	ldr	r0, [pc, #332]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 80021f8:	f000 fc20 	bl	8002a3c <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80021fc:	2200      	movs	r2, #0
 80021fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002202:	4850      	ldr	r0, [pc, #320]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 8002204:	f000 fc1a 	bl	8002a3c <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 8002208:	88fb      	ldrh	r3, [r7, #6]
 800220a:	0a1b      	lsrs	r3, r3, #8
 800220c:	b29b      	uxth	r3, r3
 800220e:	b2db      	uxtb	r3, r3
 8002210:	753b      	strb	r3, [r7, #20]
 8002212:	88fb      	ldrh	r3, [r7, #6]
 8002214:	b2db      	uxtb	r3, r3
 8002216:	757b      	strb	r3, [r7, #21]
 8002218:	88fb      	ldrh	r3, [r7, #6]
 800221a:	3301      	adds	r3, #1
 800221c:	121b      	asrs	r3, r3, #8
 800221e:	b2db      	uxtb	r3, r3
 8002220:	75bb      	strb	r3, [r7, #22]
 8002222:	88fb      	ldrh	r3, [r7, #6]
 8002224:	b2db      	uxtb	r3, r3
 8002226:	3301      	adds	r3, #1
 8002228:	b2db      	uxtb	r3, r3
 800222a:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 800222c:	f107 0114 	add.w	r1, r7, #20
 8002230:	2301      	movs	r3, #1
 8002232:	2204      	movs	r2, #4
 8002234:	4844      	ldr	r0, [pc, #272]	; (8002348 <ILI9341_Draw_Pixel+0x1b0>)
 8002236:	f001 fe4c 	bl	8003ed2 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800223a:	2201      	movs	r2, #1
 800223c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002240:	4840      	ldr	r0, [pc, #256]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 8002242:	f000 fbfb 	bl	8002a3c <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002246:	2200      	movs	r2, #0
 8002248:	f44f 7100 	mov.w	r1, #512	; 0x200
 800224c:	483d      	ldr	r0, [pc, #244]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 800224e:	f000 fbf5 	bl	8002a3c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8002252:	2200      	movs	r2, #0
 8002254:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002258:	483a      	ldr	r0, [pc, #232]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 800225a:	f000 fbef 	bl	8002a3c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 800225e:	202b      	movs	r0, #43	; 0x2b
 8002260:	f7ff fcaa 	bl	8001bb8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 8002264:	2201      	movs	r2, #1
 8002266:	f44f 7100 	mov.w	r1, #512	; 0x200
 800226a:	4836      	ldr	r0, [pc, #216]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 800226c:	f000 fbe6 	bl	8002a3c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8002270:	2201      	movs	r2, #1
 8002272:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002276:	4833      	ldr	r0, [pc, #204]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 8002278:	f000 fbe0 	bl	8002a3c <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800227c:	2200      	movs	r2, #0
 800227e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002282:	4830      	ldr	r0, [pc, #192]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 8002284:	f000 fbda 	bl	8002a3c <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8002288:	88bb      	ldrh	r3, [r7, #4]
 800228a:	0a1b      	lsrs	r3, r3, #8
 800228c:	b29b      	uxth	r3, r3
 800228e:	b2db      	uxtb	r3, r3
 8002290:	743b      	strb	r3, [r7, #16]
 8002292:	88bb      	ldrh	r3, [r7, #4]
 8002294:	b2db      	uxtb	r3, r3
 8002296:	747b      	strb	r3, [r7, #17]
 8002298:	88bb      	ldrh	r3, [r7, #4]
 800229a:	3301      	adds	r3, #1
 800229c:	121b      	asrs	r3, r3, #8
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	74bb      	strb	r3, [r7, #18]
 80022a2:	88bb      	ldrh	r3, [r7, #4]
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	3301      	adds	r3, #1
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 80022ac:	f107 0110 	add.w	r1, r7, #16
 80022b0:	2301      	movs	r3, #1
 80022b2:	2204      	movs	r2, #4
 80022b4:	4824      	ldr	r0, [pc, #144]	; (8002348 <ILI9341_Draw_Pixel+0x1b0>)
 80022b6:	f001 fe0c 	bl	8003ed2 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80022ba:	2201      	movs	r2, #1
 80022bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022c0:	4820      	ldr	r0, [pc, #128]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 80022c2:	f000 fbbb 	bl	8002a3c <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80022c6:	2200      	movs	r2, #0
 80022c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022cc:	481d      	ldr	r0, [pc, #116]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 80022ce:	f000 fbb5 	bl	8002a3c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80022d2:	2200      	movs	r2, #0
 80022d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022d8:	481a      	ldr	r0, [pc, #104]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 80022da:	f000 fbaf 	bl	8002a3c <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 80022de:	202c      	movs	r0, #44	; 0x2c
 80022e0:	f7ff fc6a 	bl	8001bb8 <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 80022e4:	2201      	movs	r2, #1
 80022e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80022ea:	4816      	ldr	r0, [pc, #88]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 80022ec:	f000 fba6 	bl	8002a3c <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 80022f0:	2201      	movs	r2, #1
 80022f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022f6:	4813      	ldr	r0, [pc, #76]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 80022f8:	f000 fba0 	bl	8002a3c <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80022fc:	2200      	movs	r2, #0
 80022fe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002302:	4810      	ldr	r0, [pc, #64]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 8002304:	f000 fb9a 	bl	8002a3c <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 8002308:	887b      	ldrh	r3, [r7, #2]
 800230a:	0a1b      	lsrs	r3, r3, #8
 800230c:	b29b      	uxth	r3, r3
 800230e:	b2db      	uxtb	r3, r3
 8002310:	733b      	strb	r3, [r7, #12]
 8002312:	887b      	ldrh	r3, [r7, #2]
 8002314:	b2db      	uxtb	r3, r3
 8002316:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 8002318:	f107 010c 	add.w	r1, r7, #12
 800231c:	2301      	movs	r3, #1
 800231e:	2202      	movs	r2, #2
 8002320:	4809      	ldr	r0, [pc, #36]	; (8002348 <ILI9341_Draw_Pixel+0x1b0>)
 8002322:	f001 fdd6 	bl	8003ed2 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002326:	2201      	movs	r2, #1
 8002328:	f44f 7180 	mov.w	r1, #256	; 0x100
 800232c:	4805      	ldr	r0, [pc, #20]	; (8002344 <ILI9341_Draw_Pixel+0x1ac>)
 800232e:	f000 fb85 	bl	8002a3c <HAL_GPIO_WritePin>
 8002332:	e000      	b.n	8002336 <ILI9341_Draw_Pixel+0x19e>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 8002334:	bf00      	nop
	
}
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	20000006 	.word	0x20000006
 8002340:	20000004 	.word	0x20000004
 8002344:	40020800 	.word	0x40020800
 8002348:	20000204 	.word	0x20000204

0800234c <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 800234c:	b590      	push	{r4, r7, lr}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	4604      	mov	r4, r0
 8002354:	4608      	mov	r0, r1
 8002356:	4611      	mov	r1, r2
 8002358:	461a      	mov	r2, r3
 800235a:	4623      	mov	r3, r4
 800235c:	80fb      	strh	r3, [r7, #6]
 800235e:	4603      	mov	r3, r0
 8002360:	80bb      	strh	r3, [r7, #4]
 8002362:	460b      	mov	r3, r1
 8002364:	807b      	strh	r3, [r7, #2]
 8002366:	4613      	mov	r3, r2
 8002368:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 800236a:	4b24      	ldr	r3, [pc, #144]	; (80023fc <ILI9341_Draw_Rectangle+0xb0>)
 800236c:	881b      	ldrh	r3, [r3, #0]
 800236e:	b29b      	uxth	r3, r3
 8002370:	88fa      	ldrh	r2, [r7, #6]
 8002372:	429a      	cmp	r2, r3
 8002374:	d23d      	bcs.n	80023f2 <ILI9341_Draw_Rectangle+0xa6>
 8002376:	4b22      	ldr	r3, [pc, #136]	; (8002400 <ILI9341_Draw_Rectangle+0xb4>)
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	b29b      	uxth	r3, r3
 800237c:	88ba      	ldrh	r2, [r7, #4]
 800237e:	429a      	cmp	r2, r3
 8002380:	d237      	bcs.n	80023f2 <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8002382:	88fa      	ldrh	r2, [r7, #6]
 8002384:	887b      	ldrh	r3, [r7, #2]
 8002386:	4413      	add	r3, r2
 8002388:	4a1c      	ldr	r2, [pc, #112]	; (80023fc <ILI9341_Draw_Rectangle+0xb0>)
 800238a:	8812      	ldrh	r2, [r2, #0]
 800238c:	b292      	uxth	r2, r2
 800238e:	4293      	cmp	r3, r2
 8002390:	dd05      	ble.n	800239e <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8002392:	4b1a      	ldr	r3, [pc, #104]	; (80023fc <ILI9341_Draw_Rectangle+0xb0>)
 8002394:	881b      	ldrh	r3, [r3, #0]
 8002396:	b29a      	uxth	r2, r3
 8002398:	88fb      	ldrh	r3, [r7, #6]
 800239a:	1ad3      	subs	r3, r2, r3
 800239c:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 800239e:	88ba      	ldrh	r2, [r7, #4]
 80023a0:	883b      	ldrh	r3, [r7, #0]
 80023a2:	4413      	add	r3, r2
 80023a4:	4a16      	ldr	r2, [pc, #88]	; (8002400 <ILI9341_Draw_Rectangle+0xb4>)
 80023a6:	8812      	ldrh	r2, [r2, #0]
 80023a8:	b292      	uxth	r2, r2
 80023aa:	4293      	cmp	r3, r2
 80023ac:	dd05      	ble.n	80023ba <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 80023ae:	4b14      	ldr	r3, [pc, #80]	; (8002400 <ILI9341_Draw_Rectangle+0xb4>)
 80023b0:	881b      	ldrh	r3, [r3, #0]
 80023b2:	b29a      	uxth	r2, r3
 80023b4:	88bb      	ldrh	r3, [r7, #4]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 80023ba:	88fa      	ldrh	r2, [r7, #6]
 80023bc:	887b      	ldrh	r3, [r7, #2]
 80023be:	4413      	add	r3, r2
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	3b01      	subs	r3, #1
 80023c4:	b29c      	uxth	r4, r3
 80023c6:	88ba      	ldrh	r2, [r7, #4]
 80023c8:	883b      	ldrh	r3, [r7, #0]
 80023ca:	4413      	add	r3, r2
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	3b01      	subs	r3, #1
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	88b9      	ldrh	r1, [r7, #4]
 80023d4:	88f8      	ldrh	r0, [r7, #6]
 80023d6:	4622      	mov	r2, r4
 80023d8:	f7ff fc44 	bl	8001c64 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 80023dc:	883b      	ldrh	r3, [r7, #0]
 80023de:	887a      	ldrh	r2, [r7, #2]
 80023e0:	fb02 f303 	mul.w	r3, r2, r3
 80023e4:	461a      	mov	r2, r3
 80023e6:	8b3b      	ldrh	r3, [r7, #24]
 80023e8:	4611      	mov	r1, r2
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff fe10 	bl	8002010 <ILI9341_Draw_Colour_Burst>
 80023f0:	e000      	b.n	80023f4 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80023f2:	bf00      	nop
}
 80023f4:	370c      	adds	r7, #12
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd90      	pop	{r4, r7, pc}
 80023fa:	bf00      	nop
 80023fc:	20000006 	.word	0x20000006
 8002400:	20000004 	.word	0x20000004

08002404 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002408:	4b08      	ldr	r3, [pc, #32]	; (800242c <HAL_Init+0x28>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a07      	ldr	r2, [pc, #28]	; (800242c <HAL_Init+0x28>)
 800240e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002412:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002414:	2003      	movs	r0, #3
 8002416:	f000 f931 	bl	800267c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800241a:	2000      	movs	r0, #0
 800241c:	f000 f808 	bl	8002430 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002420:	f7fe ffda 	bl	80013d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40023c00 	.word	0x40023c00

08002430 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b082      	sub	sp, #8
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002438:	4b12      	ldr	r3, [pc, #72]	; (8002484 <HAL_InitTick+0x54>)
 800243a:	681a      	ldr	r2, [r3, #0]
 800243c:	4b12      	ldr	r3, [pc, #72]	; (8002488 <HAL_InitTick+0x58>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	4619      	mov	r1, r3
 8002442:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002446:	fbb3 f3f1 	udiv	r3, r3, r1
 800244a:	fbb2 f3f3 	udiv	r3, r2, r3
 800244e:	4618      	mov	r0, r3
 8002450:	f000 f93b 	bl	80026ca <HAL_SYSTICK_Config>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e00e      	b.n	800247c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2b0f      	cmp	r3, #15
 8002462:	d80a      	bhi.n	800247a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002464:	2200      	movs	r2, #0
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	f04f 30ff 	mov.w	r0, #4294967295
 800246c:	f000 f911 	bl	8002692 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002470:	4a06      	ldr	r2, [pc, #24]	; (800248c <HAL_InitTick+0x5c>)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002476:	2300      	movs	r3, #0
 8002478:	e000      	b.n	800247c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
}
 800247c:	4618      	mov	r0, r3
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	20000000 	.word	0x20000000
 8002488:	2000000c 	.word	0x2000000c
 800248c:	20000008 	.word	0x20000008

08002490 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002494:	4b06      	ldr	r3, [pc, #24]	; (80024b0 <HAL_IncTick+0x20>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	461a      	mov	r2, r3
 800249a:	4b06      	ldr	r3, [pc, #24]	; (80024b4 <HAL_IncTick+0x24>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4413      	add	r3, r2
 80024a0:	4a04      	ldr	r2, [pc, #16]	; (80024b4 <HAL_IncTick+0x24>)
 80024a2:	6013      	str	r3, [r2, #0]
}
 80024a4:	bf00      	nop
 80024a6:	46bd      	mov	sp, r7
 80024a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	2000000c 	.word	0x2000000c
 80024b4:	20000340 	.word	0x20000340

080024b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  return uwTick;
 80024bc:	4b03      	ldr	r3, [pc, #12]	; (80024cc <HAL_GetTick+0x14>)
 80024be:	681b      	ldr	r3, [r3, #0]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	20000340 	.word	0x20000340

080024d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024d8:	f7ff ffee 	bl	80024b8 <HAL_GetTick>
 80024dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e8:	d005      	beq.n	80024f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ea:	4b0a      	ldr	r3, [pc, #40]	; (8002514 <HAL_Delay+0x44>)
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	461a      	mov	r2, r3
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	4413      	add	r3, r2
 80024f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024f6:	bf00      	nop
 80024f8:	f7ff ffde 	bl	80024b8 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	68bb      	ldr	r3, [r7, #8]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	429a      	cmp	r2, r3
 8002506:	d8f7      	bhi.n	80024f8 <HAL_Delay+0x28>
  {
  }
}
 8002508:	bf00      	nop
 800250a:	bf00      	nop
 800250c:	3710      	adds	r7, #16
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	2000000c 	.word	0x2000000c

08002518 <__NVIC_SetPriorityGrouping>:
{
 8002518:	b480      	push	{r7}
 800251a:	b085      	sub	sp, #20
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	f003 0307 	and.w	r3, r3, #7
 8002526:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002528:	4b0b      	ldr	r3, [pc, #44]	; (8002558 <__NVIC_SetPriorityGrouping+0x40>)
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800252e:	68ba      	ldr	r2, [r7, #8]
 8002530:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002534:	4013      	ands	r3, r2
 8002536:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002540:	4b06      	ldr	r3, [pc, #24]	; (800255c <__NVIC_SetPriorityGrouping+0x44>)
 8002542:	4313      	orrs	r3, r2
 8002544:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002546:	4a04      	ldr	r2, [pc, #16]	; (8002558 <__NVIC_SetPriorityGrouping+0x40>)
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	60d3      	str	r3, [r2, #12]
}
 800254c:	bf00      	nop
 800254e:	3714      	adds	r7, #20
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr
 8002558:	e000ed00 	.word	0xe000ed00
 800255c:	05fa0000 	.word	0x05fa0000

08002560 <__NVIC_GetPriorityGrouping>:
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002564:	4b04      	ldr	r3, [pc, #16]	; (8002578 <__NVIC_GetPriorityGrouping+0x18>)
 8002566:	68db      	ldr	r3, [r3, #12]
 8002568:	0a1b      	lsrs	r3, r3, #8
 800256a:	f003 0307 	and.w	r3, r3, #7
}
 800256e:	4618      	mov	r0, r3
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr
 8002578:	e000ed00 	.word	0xe000ed00

0800257c <__NVIC_SetPriority>:
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	6039      	str	r1, [r7, #0]
 8002586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258c:	2b00      	cmp	r3, #0
 800258e:	db0a      	blt.n	80025a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	b2da      	uxtb	r2, r3
 8002594:	490c      	ldr	r1, [pc, #48]	; (80025c8 <__NVIC_SetPriority+0x4c>)
 8002596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259a:	0112      	lsls	r2, r2, #4
 800259c:	b2d2      	uxtb	r2, r2
 800259e:	440b      	add	r3, r1
 80025a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80025a4:	e00a      	b.n	80025bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	b2da      	uxtb	r2, r3
 80025aa:	4908      	ldr	r1, [pc, #32]	; (80025cc <__NVIC_SetPriority+0x50>)
 80025ac:	79fb      	ldrb	r3, [r7, #7]
 80025ae:	f003 030f 	and.w	r3, r3, #15
 80025b2:	3b04      	subs	r3, #4
 80025b4:	0112      	lsls	r2, r2, #4
 80025b6:	b2d2      	uxtb	r2, r2
 80025b8:	440b      	add	r3, r1
 80025ba:	761a      	strb	r2, [r3, #24]
}
 80025bc:	bf00      	nop
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr
 80025c8:	e000e100 	.word	0xe000e100
 80025cc:	e000ed00 	.word	0xe000ed00

080025d0 <NVIC_EncodePriority>:
{
 80025d0:	b480      	push	{r7}
 80025d2:	b089      	sub	sp, #36	; 0x24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f003 0307 	and.w	r3, r3, #7
 80025e2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	f1c3 0307 	rsb	r3, r3, #7
 80025ea:	2b04      	cmp	r3, #4
 80025ec:	bf28      	it	cs
 80025ee:	2304      	movcs	r3, #4
 80025f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	3304      	adds	r3, #4
 80025f6:	2b06      	cmp	r3, #6
 80025f8:	d902      	bls.n	8002600 <NVIC_EncodePriority+0x30>
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	3b03      	subs	r3, #3
 80025fe:	e000      	b.n	8002602 <NVIC_EncodePriority+0x32>
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002604:	f04f 32ff 	mov.w	r2, #4294967295
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	43da      	mvns	r2, r3
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	401a      	ands	r2, r3
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002618:	f04f 31ff 	mov.w	r1, #4294967295
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	fa01 f303 	lsl.w	r3, r1, r3
 8002622:	43d9      	mvns	r1, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002628:	4313      	orrs	r3, r2
}
 800262a:	4618      	mov	r0, r3
 800262c:	3724      	adds	r7, #36	; 0x24
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
	...

08002638 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3b01      	subs	r3, #1
 8002644:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002648:	d301      	bcc.n	800264e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800264a:	2301      	movs	r3, #1
 800264c:	e00f      	b.n	800266e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800264e:	4a0a      	ldr	r2, [pc, #40]	; (8002678 <SysTick_Config+0x40>)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	3b01      	subs	r3, #1
 8002654:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002656:	210f      	movs	r1, #15
 8002658:	f04f 30ff 	mov.w	r0, #4294967295
 800265c:	f7ff ff8e 	bl	800257c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002660:	4b05      	ldr	r3, [pc, #20]	; (8002678 <SysTick_Config+0x40>)
 8002662:	2200      	movs	r2, #0
 8002664:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002666:	4b04      	ldr	r3, [pc, #16]	; (8002678 <SysTick_Config+0x40>)
 8002668:	2207      	movs	r2, #7
 800266a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	e000e010 	.word	0xe000e010

0800267c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f7ff ff47 	bl	8002518 <__NVIC_SetPriorityGrouping>
}
 800268a:	bf00      	nop
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002692:	b580      	push	{r7, lr}
 8002694:	b086      	sub	sp, #24
 8002696:	af00      	add	r7, sp, #0
 8002698:	4603      	mov	r3, r0
 800269a:	60b9      	str	r1, [r7, #8]
 800269c:	607a      	str	r2, [r7, #4]
 800269e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026a0:	2300      	movs	r3, #0
 80026a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026a4:	f7ff ff5c 	bl	8002560 <__NVIC_GetPriorityGrouping>
 80026a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	68b9      	ldr	r1, [r7, #8]
 80026ae:	6978      	ldr	r0, [r7, #20]
 80026b0:	f7ff ff8e 	bl	80025d0 <NVIC_EncodePriority>
 80026b4:	4602      	mov	r2, r0
 80026b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ba:	4611      	mov	r1, r2
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff ff5d 	bl	800257c <__NVIC_SetPriority>
}
 80026c2:	bf00      	nop
 80026c4:	3718      	adds	r7, #24
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b082      	sub	sp, #8
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026d2:	6878      	ldr	r0, [r7, #4]
 80026d4:	f7ff ffb0 	bl	8002638 <SysTick_Config>
 80026d8:	4603      	mov	r3, r0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3708      	adds	r7, #8
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd80      	pop	{r7, pc}
	...

080026e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b089      	sub	sp, #36	; 0x24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
 80026ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80026ee:	2300      	movs	r3, #0
 80026f0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80026f6:	2300      	movs	r3, #0
 80026f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80026fa:	2300      	movs	r3, #0
 80026fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80026fe:	2300      	movs	r3, #0
 8002700:	61fb      	str	r3, [r7, #28]
 8002702:	e175      	b.n	80029f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002704:	2201      	movs	r2, #1
 8002706:	69fb      	ldr	r3, [r7, #28]
 8002708:	fa02 f303 	lsl.w	r3, r2, r3
 800270c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	4013      	ands	r3, r2
 8002716:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	429a      	cmp	r2, r3
 800271e:	f040 8164 	bne.w	80029ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f003 0303 	and.w	r3, r3, #3
 800272a:	2b01      	cmp	r3, #1
 800272c:	d005      	beq.n	800273a <HAL_GPIO_Init+0x56>
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	f003 0303 	and.w	r3, r3, #3
 8002736:	2b02      	cmp	r3, #2
 8002738:	d130      	bne.n	800279c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	2203      	movs	r2, #3
 8002746:	fa02 f303 	lsl.w	r3, r2, r3
 800274a:	43db      	mvns	r3, r3
 800274c:	69ba      	ldr	r2, [r7, #24]
 800274e:	4013      	ands	r3, r2
 8002750:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	68da      	ldr	r2, [r3, #12]
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	fa02 f303 	lsl.w	r3, r2, r3
 800275e:	69ba      	ldr	r2, [r7, #24]
 8002760:	4313      	orrs	r3, r2
 8002762:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	69ba      	ldr	r2, [r7, #24]
 8002768:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002770:	2201      	movs	r2, #1
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	43db      	mvns	r3, r3
 800277a:	69ba      	ldr	r2, [r7, #24]
 800277c:	4013      	ands	r3, r2
 800277e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	091b      	lsrs	r3, r3, #4
 8002786:	f003 0201 	and.w	r2, r3, #1
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	4313      	orrs	r3, r2
 8002794:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f003 0303 	and.w	r3, r3, #3
 80027a4:	2b03      	cmp	r3, #3
 80027a6:	d017      	beq.n	80027d8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	2203      	movs	r2, #3
 80027b4:	fa02 f303 	lsl.w	r3, r2, r3
 80027b8:	43db      	mvns	r3, r3
 80027ba:	69ba      	ldr	r2, [r7, #24]
 80027bc:	4013      	ands	r3, r2
 80027be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	689a      	ldr	r2, [r3, #8]
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	fa02 f303 	lsl.w	r3, r2, r3
 80027cc:	69ba      	ldr	r2, [r7, #24]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f003 0303 	and.w	r3, r3, #3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d123      	bne.n	800282c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80027e4:	69fb      	ldr	r3, [r7, #28]
 80027e6:	08da      	lsrs	r2, r3, #3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	3208      	adds	r2, #8
 80027ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	f003 0307 	and.w	r3, r3, #7
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	220f      	movs	r2, #15
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	43db      	mvns	r3, r3
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	4013      	ands	r3, r2
 8002806:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	691a      	ldr	r2, [r3, #16]
 800280c:	69fb      	ldr	r3, [r7, #28]
 800280e:	f003 0307 	and.w	r3, r3, #7
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4313      	orrs	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	08da      	lsrs	r2, r3, #3
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	3208      	adds	r2, #8
 8002826:	69b9      	ldr	r1, [r7, #24]
 8002828:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	2203      	movs	r2, #3
 8002838:	fa02 f303 	lsl.w	r3, r2, r3
 800283c:	43db      	mvns	r3, r3
 800283e:	69ba      	ldr	r2, [r7, #24]
 8002840:	4013      	ands	r3, r2
 8002842:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f003 0203 	and.w	r2, r3, #3
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	4313      	orrs	r3, r2
 8002858:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002868:	2b00      	cmp	r3, #0
 800286a:	f000 80be 	beq.w	80029ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800286e:	4b66      	ldr	r3, [pc, #408]	; (8002a08 <HAL_GPIO_Init+0x324>)
 8002870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002872:	4a65      	ldr	r2, [pc, #404]	; (8002a08 <HAL_GPIO_Init+0x324>)
 8002874:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002878:	6453      	str	r3, [r2, #68]	; 0x44
 800287a:	4b63      	ldr	r3, [pc, #396]	; (8002a08 <HAL_GPIO_Init+0x324>)
 800287c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800287e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002886:	4a61      	ldr	r2, [pc, #388]	; (8002a0c <HAL_GPIO_Init+0x328>)
 8002888:	69fb      	ldr	r3, [r7, #28]
 800288a:	089b      	lsrs	r3, r3, #2
 800288c:	3302      	adds	r3, #2
 800288e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002892:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	f003 0303 	and.w	r3, r3, #3
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	220f      	movs	r2, #15
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	43db      	mvns	r3, r3
 80028a4:	69ba      	ldr	r2, [r7, #24]
 80028a6:	4013      	ands	r3, r2
 80028a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a58      	ldr	r2, [pc, #352]	; (8002a10 <HAL_GPIO_Init+0x32c>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d037      	beq.n	8002922 <HAL_GPIO_Init+0x23e>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a57      	ldr	r2, [pc, #348]	; (8002a14 <HAL_GPIO_Init+0x330>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d031      	beq.n	800291e <HAL_GPIO_Init+0x23a>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a56      	ldr	r2, [pc, #344]	; (8002a18 <HAL_GPIO_Init+0x334>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d02b      	beq.n	800291a <HAL_GPIO_Init+0x236>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a55      	ldr	r2, [pc, #340]	; (8002a1c <HAL_GPIO_Init+0x338>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d025      	beq.n	8002916 <HAL_GPIO_Init+0x232>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a54      	ldr	r2, [pc, #336]	; (8002a20 <HAL_GPIO_Init+0x33c>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d01f      	beq.n	8002912 <HAL_GPIO_Init+0x22e>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a53      	ldr	r2, [pc, #332]	; (8002a24 <HAL_GPIO_Init+0x340>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d019      	beq.n	800290e <HAL_GPIO_Init+0x22a>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a52      	ldr	r2, [pc, #328]	; (8002a28 <HAL_GPIO_Init+0x344>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d013      	beq.n	800290a <HAL_GPIO_Init+0x226>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a51      	ldr	r2, [pc, #324]	; (8002a2c <HAL_GPIO_Init+0x348>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d00d      	beq.n	8002906 <HAL_GPIO_Init+0x222>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a50      	ldr	r2, [pc, #320]	; (8002a30 <HAL_GPIO_Init+0x34c>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d007      	beq.n	8002902 <HAL_GPIO_Init+0x21e>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a4f      	ldr	r2, [pc, #316]	; (8002a34 <HAL_GPIO_Init+0x350>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d101      	bne.n	80028fe <HAL_GPIO_Init+0x21a>
 80028fa:	2309      	movs	r3, #9
 80028fc:	e012      	b.n	8002924 <HAL_GPIO_Init+0x240>
 80028fe:	230a      	movs	r3, #10
 8002900:	e010      	b.n	8002924 <HAL_GPIO_Init+0x240>
 8002902:	2308      	movs	r3, #8
 8002904:	e00e      	b.n	8002924 <HAL_GPIO_Init+0x240>
 8002906:	2307      	movs	r3, #7
 8002908:	e00c      	b.n	8002924 <HAL_GPIO_Init+0x240>
 800290a:	2306      	movs	r3, #6
 800290c:	e00a      	b.n	8002924 <HAL_GPIO_Init+0x240>
 800290e:	2305      	movs	r3, #5
 8002910:	e008      	b.n	8002924 <HAL_GPIO_Init+0x240>
 8002912:	2304      	movs	r3, #4
 8002914:	e006      	b.n	8002924 <HAL_GPIO_Init+0x240>
 8002916:	2303      	movs	r3, #3
 8002918:	e004      	b.n	8002924 <HAL_GPIO_Init+0x240>
 800291a:	2302      	movs	r3, #2
 800291c:	e002      	b.n	8002924 <HAL_GPIO_Init+0x240>
 800291e:	2301      	movs	r3, #1
 8002920:	e000      	b.n	8002924 <HAL_GPIO_Init+0x240>
 8002922:	2300      	movs	r3, #0
 8002924:	69fa      	ldr	r2, [r7, #28]
 8002926:	f002 0203 	and.w	r2, r2, #3
 800292a:	0092      	lsls	r2, r2, #2
 800292c:	4093      	lsls	r3, r2
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4313      	orrs	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002934:	4935      	ldr	r1, [pc, #212]	; (8002a0c <HAL_GPIO_Init+0x328>)
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	089b      	lsrs	r3, r3, #2
 800293a:	3302      	adds	r3, #2
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002942:	4b3d      	ldr	r3, [pc, #244]	; (8002a38 <HAL_GPIO_Init+0x354>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	43db      	mvns	r3, r3
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	4013      	ands	r3, r2
 8002950:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d003      	beq.n	8002966 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	4313      	orrs	r3, r2
 8002964:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002966:	4a34      	ldr	r2, [pc, #208]	; (8002a38 <HAL_GPIO_Init+0x354>)
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800296c:	4b32      	ldr	r3, [pc, #200]	; (8002a38 <HAL_GPIO_Init+0x354>)
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	43db      	mvns	r3, r3
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	4013      	ands	r3, r2
 800297a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d003      	beq.n	8002990 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	4313      	orrs	r3, r2
 800298e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002990:	4a29      	ldr	r2, [pc, #164]	; (8002a38 <HAL_GPIO_Init+0x354>)
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002996:	4b28      	ldr	r3, [pc, #160]	; (8002a38 <HAL_GPIO_Init+0x354>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	43db      	mvns	r3, r3
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	4013      	ands	r3, r2
 80029a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d003      	beq.n	80029ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029ba:	4a1f      	ldr	r2, [pc, #124]	; (8002a38 <HAL_GPIO_Init+0x354>)
 80029bc:	69bb      	ldr	r3, [r7, #24]
 80029be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029c0:	4b1d      	ldr	r3, [pc, #116]	; (8002a38 <HAL_GPIO_Init+0x354>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	43db      	mvns	r3, r3
 80029ca:	69ba      	ldr	r2, [r7, #24]
 80029cc:	4013      	ands	r3, r2
 80029ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d003      	beq.n	80029e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80029dc:	69ba      	ldr	r2, [r7, #24]
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029e4:	4a14      	ldr	r2, [pc, #80]	; (8002a38 <HAL_GPIO_Init+0x354>)
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	3301      	adds	r3, #1
 80029ee:	61fb      	str	r3, [r7, #28]
 80029f0:	69fb      	ldr	r3, [r7, #28]
 80029f2:	2b0f      	cmp	r3, #15
 80029f4:	f67f ae86 	bls.w	8002704 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80029f8:	bf00      	nop
 80029fa:	bf00      	nop
 80029fc:	3724      	adds	r7, #36	; 0x24
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
 8002a06:	bf00      	nop
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	40013800 	.word	0x40013800
 8002a10:	40020000 	.word	0x40020000
 8002a14:	40020400 	.word	0x40020400
 8002a18:	40020800 	.word	0x40020800
 8002a1c:	40020c00 	.word	0x40020c00
 8002a20:	40021000 	.word	0x40021000
 8002a24:	40021400 	.word	0x40021400
 8002a28:	40021800 	.word	0x40021800
 8002a2c:	40021c00 	.word	0x40021c00
 8002a30:	40022000 	.word	0x40022000
 8002a34:	40022400 	.word	0x40022400
 8002a38:	40013c00 	.word	0x40013c00

08002a3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	807b      	strh	r3, [r7, #2]
 8002a48:	4613      	mov	r3, r2
 8002a4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a4c:	787b      	ldrb	r3, [r7, #1]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d003      	beq.n	8002a5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a52:	887a      	ldrh	r2, [r7, #2]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002a58:	e003      	b.n	8002a62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002a5a:	887b      	ldrh	r3, [r7, #2]
 8002a5c:	041a      	lsls	r2, r3, #16
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	619a      	str	r2, [r3, #24]
}
 8002a62:	bf00      	nop
 8002a64:	370c      	adds	r7, #12
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
	...

08002a70 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a74:	4b05      	ldr	r3, [pc, #20]	; (8002a8c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a04      	ldr	r2, [pc, #16]	; (8002a8c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002a7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a7e:	6013      	str	r3, [r2, #0]
}
 8002a80:	bf00      	nop
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	40007000 	.word	0x40007000

08002a90 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002a96:	2300      	movs	r3, #0
 8002a98:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002a9a:	4b23      	ldr	r3, [pc, #140]	; (8002b28 <HAL_PWREx_EnableOverDrive+0x98>)
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9e:	4a22      	ldr	r2, [pc, #136]	; (8002b28 <HAL_PWREx_EnableOverDrive+0x98>)
 8002aa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002aa4:	6413      	str	r3, [r2, #64]	; 0x40
 8002aa6:	4b20      	ldr	r3, [pc, #128]	; (8002b28 <HAL_PWREx_EnableOverDrive+0x98>)
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aae:	603b      	str	r3, [r7, #0]
 8002ab0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002ab2:	4b1e      	ldr	r3, [pc, #120]	; (8002b2c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a1d      	ldr	r2, [pc, #116]	; (8002b2c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ab8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002abc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002abe:	f7ff fcfb 	bl	80024b8 <HAL_GetTick>
 8002ac2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ac4:	e009      	b.n	8002ada <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ac6:	f7ff fcf7 	bl	80024b8 <HAL_GetTick>
 8002aca:	4602      	mov	r2, r0
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ad4:	d901      	bls.n	8002ada <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e022      	b.n	8002b20 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ada:	4b14      	ldr	r3, [pc, #80]	; (8002b2c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ae2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ae6:	d1ee      	bne.n	8002ac6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002ae8:	4b10      	ldr	r3, [pc, #64]	; (8002b2c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a0f      	ldr	r2, [pc, #60]	; (8002b2c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002aee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002af2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002af4:	f7ff fce0 	bl	80024b8 <HAL_GetTick>
 8002af8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002afa:	e009      	b.n	8002b10 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002afc:	f7ff fcdc 	bl	80024b8 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b0a:	d901      	bls.n	8002b10 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002b0c:	2303      	movs	r3, #3
 8002b0e:	e007      	b.n	8002b20 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002b10:	4b06      	ldr	r3, [pc, #24]	; (8002b2c <HAL_PWREx_EnableOverDrive+0x9c>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b18:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002b1c:	d1ee      	bne.n	8002afc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	3708      	adds	r7, #8
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}
 8002b28:	40023800 	.word	0x40023800
 8002b2c:	40007000 	.word	0x40007000

08002b30 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b086      	sub	sp, #24
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d101      	bne.n	8002b46 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e29b      	b.n	800307e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	f000 8087 	beq.w	8002c62 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b54:	4b96      	ldr	r3, [pc, #600]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	f003 030c 	and.w	r3, r3, #12
 8002b5c:	2b04      	cmp	r3, #4
 8002b5e:	d00c      	beq.n	8002b7a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b60:	4b93      	ldr	r3, [pc, #588]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f003 030c 	and.w	r3, r3, #12
 8002b68:	2b08      	cmp	r3, #8
 8002b6a:	d112      	bne.n	8002b92 <HAL_RCC_OscConfig+0x62>
 8002b6c:	4b90      	ldr	r3, [pc, #576]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b74:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002b78:	d10b      	bne.n	8002b92 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b7a:	4b8d      	ldr	r3, [pc, #564]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d06c      	beq.n	8002c60 <HAL_RCC_OscConfig+0x130>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d168      	bne.n	8002c60 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e275      	b.n	800307e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b9a:	d106      	bne.n	8002baa <HAL_RCC_OscConfig+0x7a>
 8002b9c:	4b84      	ldr	r3, [pc, #528]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a83      	ldr	r2, [pc, #524]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002ba2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ba6:	6013      	str	r3, [r2, #0]
 8002ba8:	e02e      	b.n	8002c08 <HAL_RCC_OscConfig+0xd8>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d10c      	bne.n	8002bcc <HAL_RCC_OscConfig+0x9c>
 8002bb2:	4b7f      	ldr	r3, [pc, #508]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a7e      	ldr	r2, [pc, #504]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002bb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bbc:	6013      	str	r3, [r2, #0]
 8002bbe:	4b7c      	ldr	r3, [pc, #496]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4a7b      	ldr	r2, [pc, #492]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002bc4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bc8:	6013      	str	r3, [r2, #0]
 8002bca:	e01d      	b.n	8002c08 <HAL_RCC_OscConfig+0xd8>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002bd4:	d10c      	bne.n	8002bf0 <HAL_RCC_OscConfig+0xc0>
 8002bd6:	4b76      	ldr	r3, [pc, #472]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4a75      	ldr	r2, [pc, #468]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002bdc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002be0:	6013      	str	r3, [r2, #0]
 8002be2:	4b73      	ldr	r3, [pc, #460]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a72      	ldr	r2, [pc, #456]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002be8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bec:	6013      	str	r3, [r2, #0]
 8002bee:	e00b      	b.n	8002c08 <HAL_RCC_OscConfig+0xd8>
 8002bf0:	4b6f      	ldr	r3, [pc, #444]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a6e      	ldr	r2, [pc, #440]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002bf6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bfa:	6013      	str	r3, [r2, #0]
 8002bfc:	4b6c      	ldr	r3, [pc, #432]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a6b      	ldr	r2, [pc, #428]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002c02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d013      	beq.n	8002c38 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c10:	f7ff fc52 	bl	80024b8 <HAL_GetTick>
 8002c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c18:	f7ff fc4e 	bl	80024b8 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b64      	cmp	r3, #100	; 0x64
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e229      	b.n	800307e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c2a:	4b61      	ldr	r3, [pc, #388]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d0f0      	beq.n	8002c18 <HAL_RCC_OscConfig+0xe8>
 8002c36:	e014      	b.n	8002c62 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c38:	f7ff fc3e 	bl	80024b8 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c40:	f7ff fc3a 	bl	80024b8 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b64      	cmp	r3, #100	; 0x64
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e215      	b.n	800307e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c52:	4b57      	ldr	r3, [pc, #348]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1f0      	bne.n	8002c40 <HAL_RCC_OscConfig+0x110>
 8002c5e:	e000      	b.n	8002c62 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0302 	and.w	r3, r3, #2
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d069      	beq.n	8002d42 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002c6e:	4b50      	ldr	r3, [pc, #320]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f003 030c 	and.w	r3, r3, #12
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d00b      	beq.n	8002c92 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c7a:	4b4d      	ldr	r3, [pc, #308]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f003 030c 	and.w	r3, r3, #12
 8002c82:	2b08      	cmp	r3, #8
 8002c84:	d11c      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x190>
 8002c86:	4b4a      	ldr	r3, [pc, #296]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d116      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c92:	4b47      	ldr	r3, [pc, #284]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d005      	beq.n	8002caa <HAL_RCC_OscConfig+0x17a>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d001      	beq.n	8002caa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e1e9      	b.n	800307e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002caa:	4b41      	ldr	r3, [pc, #260]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	493d      	ldr	r1, [pc, #244]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002cbe:	e040      	b.n	8002d42 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d023      	beq.n	8002d10 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002cc8:	4b39      	ldr	r3, [pc, #228]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4a38      	ldr	r2, [pc, #224]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002cce:	f043 0301 	orr.w	r3, r3, #1
 8002cd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd4:	f7ff fbf0 	bl	80024b8 <HAL_GetTick>
 8002cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cda:	e008      	b.n	8002cee <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cdc:	f7ff fbec 	bl	80024b8 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d901      	bls.n	8002cee <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e1c7      	b.n	800307e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cee:	4b30      	ldr	r3, [pc, #192]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d0f0      	beq.n	8002cdc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cfa:	4b2d      	ldr	r3, [pc, #180]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	691b      	ldr	r3, [r3, #16]
 8002d06:	00db      	lsls	r3, r3, #3
 8002d08:	4929      	ldr	r1, [pc, #164]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	600b      	str	r3, [r1, #0]
 8002d0e:	e018      	b.n	8002d42 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d10:	4b27      	ldr	r3, [pc, #156]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a26      	ldr	r2, [pc, #152]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002d16:	f023 0301 	bic.w	r3, r3, #1
 8002d1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d1c:	f7ff fbcc 	bl	80024b8 <HAL_GetTick>
 8002d20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d22:	e008      	b.n	8002d36 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d24:	f7ff fbc8 	bl	80024b8 <HAL_GetTick>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	1ad3      	subs	r3, r2, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d901      	bls.n	8002d36 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002d32:	2303      	movs	r3, #3
 8002d34:	e1a3      	b.n	800307e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d36:	4b1e      	ldr	r3, [pc, #120]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0302 	and.w	r3, r3, #2
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d1f0      	bne.n	8002d24 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0308 	and.w	r3, r3, #8
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d038      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	695b      	ldr	r3, [r3, #20]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d019      	beq.n	8002d8a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d56:	4b16      	ldr	r3, [pc, #88]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002d58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d5a:	4a15      	ldr	r2, [pc, #84]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002d5c:	f043 0301 	orr.w	r3, r3, #1
 8002d60:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d62:	f7ff fba9 	bl	80024b8 <HAL_GetTick>
 8002d66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d68:	e008      	b.n	8002d7c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d6a:	f7ff fba5 	bl	80024b8 <HAL_GetTick>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d901      	bls.n	8002d7c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e180      	b.n	800307e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d7c:	4b0c      	ldr	r3, [pc, #48]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002d7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d80:	f003 0302 	and.w	r3, r3, #2
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d0f0      	beq.n	8002d6a <HAL_RCC_OscConfig+0x23a>
 8002d88:	e01a      	b.n	8002dc0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d8a:	4b09      	ldr	r3, [pc, #36]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002d8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002d8e:	4a08      	ldr	r2, [pc, #32]	; (8002db0 <HAL_RCC_OscConfig+0x280>)
 8002d90:	f023 0301 	bic.w	r3, r3, #1
 8002d94:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d96:	f7ff fb8f 	bl	80024b8 <HAL_GetTick>
 8002d9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d9c:	e00a      	b.n	8002db4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d9e:	f7ff fb8b 	bl	80024b8 <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d903      	bls.n	8002db4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e166      	b.n	800307e <HAL_RCC_OscConfig+0x54e>
 8002db0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002db4:	4b92      	ldr	r3, [pc, #584]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002db6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002db8:	f003 0302 	and.w	r3, r3, #2
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d1ee      	bne.n	8002d9e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0304 	and.w	r3, r3, #4
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	f000 80a4 	beq.w	8002f16 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dce:	4b8c      	ldr	r3, [pc, #560]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d10d      	bne.n	8002df6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dda:	4b89      	ldr	r3, [pc, #548]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dde:	4a88      	ldr	r2, [pc, #544]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002de0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002de4:	6413      	str	r3, [r2, #64]	; 0x40
 8002de6:	4b86      	ldr	r3, [pc, #536]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dee:	60bb      	str	r3, [r7, #8]
 8002df0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002df2:	2301      	movs	r3, #1
 8002df4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002df6:	4b83      	ldr	r3, [pc, #524]	; (8003004 <HAL_RCC_OscConfig+0x4d4>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d118      	bne.n	8002e34 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002e02:	4b80      	ldr	r3, [pc, #512]	; (8003004 <HAL_RCC_OscConfig+0x4d4>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a7f      	ldr	r2, [pc, #508]	; (8003004 <HAL_RCC_OscConfig+0x4d4>)
 8002e08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e0e:	f7ff fb53 	bl	80024b8 <HAL_GetTick>
 8002e12:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e14:	e008      	b.n	8002e28 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e16:	f7ff fb4f 	bl	80024b8 <HAL_GetTick>
 8002e1a:	4602      	mov	r2, r0
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	1ad3      	subs	r3, r2, r3
 8002e20:	2b64      	cmp	r3, #100	; 0x64
 8002e22:	d901      	bls.n	8002e28 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002e24:	2303      	movs	r3, #3
 8002e26:	e12a      	b.n	800307e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e28:	4b76      	ldr	r3, [pc, #472]	; (8003004 <HAL_RCC_OscConfig+0x4d4>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d0f0      	beq.n	8002e16 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d106      	bne.n	8002e4a <HAL_RCC_OscConfig+0x31a>
 8002e3c:	4b70      	ldr	r3, [pc, #448]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002e3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e40:	4a6f      	ldr	r2, [pc, #444]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002e42:	f043 0301 	orr.w	r3, r3, #1
 8002e46:	6713      	str	r3, [r2, #112]	; 0x70
 8002e48:	e02d      	b.n	8002ea6 <HAL_RCC_OscConfig+0x376>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d10c      	bne.n	8002e6c <HAL_RCC_OscConfig+0x33c>
 8002e52:	4b6b      	ldr	r3, [pc, #428]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002e54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e56:	4a6a      	ldr	r2, [pc, #424]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002e58:	f023 0301 	bic.w	r3, r3, #1
 8002e5c:	6713      	str	r3, [r2, #112]	; 0x70
 8002e5e:	4b68      	ldr	r3, [pc, #416]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002e60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e62:	4a67      	ldr	r2, [pc, #412]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002e64:	f023 0304 	bic.w	r3, r3, #4
 8002e68:	6713      	str	r3, [r2, #112]	; 0x70
 8002e6a:	e01c      	b.n	8002ea6 <HAL_RCC_OscConfig+0x376>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	2b05      	cmp	r3, #5
 8002e72:	d10c      	bne.n	8002e8e <HAL_RCC_OscConfig+0x35e>
 8002e74:	4b62      	ldr	r3, [pc, #392]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002e76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e78:	4a61      	ldr	r2, [pc, #388]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002e7a:	f043 0304 	orr.w	r3, r3, #4
 8002e7e:	6713      	str	r3, [r2, #112]	; 0x70
 8002e80:	4b5f      	ldr	r3, [pc, #380]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e84:	4a5e      	ldr	r2, [pc, #376]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002e86:	f043 0301 	orr.w	r3, r3, #1
 8002e8a:	6713      	str	r3, [r2, #112]	; 0x70
 8002e8c:	e00b      	b.n	8002ea6 <HAL_RCC_OscConfig+0x376>
 8002e8e:	4b5c      	ldr	r3, [pc, #368]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002e90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e92:	4a5b      	ldr	r2, [pc, #364]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002e94:	f023 0301 	bic.w	r3, r3, #1
 8002e98:	6713      	str	r3, [r2, #112]	; 0x70
 8002e9a:	4b59      	ldr	r3, [pc, #356]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002e9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e9e:	4a58      	ldr	r2, [pc, #352]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002ea0:	f023 0304 	bic.w	r3, r3, #4
 8002ea4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d015      	beq.n	8002eda <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eae:	f7ff fb03 	bl	80024b8 <HAL_GetTick>
 8002eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002eb4:	e00a      	b.n	8002ecc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002eb6:	f7ff faff 	bl	80024b8 <HAL_GetTick>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	1ad3      	subs	r3, r2, r3
 8002ec0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d901      	bls.n	8002ecc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e0d8      	b.n	800307e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ecc:	4b4c      	ldr	r3, [pc, #304]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002ece:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d0ee      	beq.n	8002eb6 <HAL_RCC_OscConfig+0x386>
 8002ed8:	e014      	b.n	8002f04 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eda:	f7ff faed 	bl	80024b8 <HAL_GetTick>
 8002ede:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ee0:	e00a      	b.n	8002ef8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ee2:	f7ff fae9 	bl	80024b8 <HAL_GetTick>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	1ad3      	subs	r3, r2, r3
 8002eec:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d901      	bls.n	8002ef8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e0c2      	b.n	800307e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ef8:	4b41      	ldr	r3, [pc, #260]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002efa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002efc:	f003 0302 	and.w	r3, r3, #2
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d1ee      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002f04:	7dfb      	ldrb	r3, [r7, #23]
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d105      	bne.n	8002f16 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f0a:	4b3d      	ldr	r3, [pc, #244]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0e:	4a3c      	ldr	r2, [pc, #240]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002f10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f14:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	699b      	ldr	r3, [r3, #24]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f000 80ae 	beq.w	800307c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f20:	4b37      	ldr	r3, [pc, #220]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f003 030c 	and.w	r3, r3, #12
 8002f28:	2b08      	cmp	r3, #8
 8002f2a:	d06d      	beq.n	8003008 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d14b      	bne.n	8002fcc <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f34:	4b32      	ldr	r3, [pc, #200]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a31      	ldr	r2, [pc, #196]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002f3a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f40:	f7ff faba 	bl	80024b8 <HAL_GetTick>
 8002f44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f46:	e008      	b.n	8002f5a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f48:	f7ff fab6 	bl	80024b8 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d901      	bls.n	8002f5a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e091      	b.n	800307e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f5a:	4b29      	ldr	r3, [pc, #164]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d1f0      	bne.n	8002f48 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	69da      	ldr	r2, [r3, #28]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a1b      	ldr	r3, [r3, #32]
 8002f6e:	431a      	orrs	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f74:	019b      	lsls	r3, r3, #6
 8002f76:	431a      	orrs	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f7c:	085b      	lsrs	r3, r3, #1
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	041b      	lsls	r3, r3, #16
 8002f82:	431a      	orrs	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f88:	061b      	lsls	r3, r3, #24
 8002f8a:	431a      	orrs	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f90:	071b      	lsls	r3, r3, #28
 8002f92:	491b      	ldr	r1, [pc, #108]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002f94:	4313      	orrs	r3, r2
 8002f96:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f98:	4b19      	ldr	r3, [pc, #100]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a18      	ldr	r2, [pc, #96]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002f9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fa4:	f7ff fa88 	bl	80024b8 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fac:	f7ff fa84 	bl	80024b8 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e05f      	b.n	800307e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002fbe:	4b10      	ldr	r3, [pc, #64]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d0f0      	beq.n	8002fac <HAL_RCC_OscConfig+0x47c>
 8002fca:	e057      	b.n	800307c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fcc:	4b0c      	ldr	r3, [pc, #48]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a0b      	ldr	r2, [pc, #44]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002fd2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fd8:	f7ff fa6e 	bl	80024b8 <HAL_GetTick>
 8002fdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002fde:	e008      	b.n	8002ff2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fe0:	f7ff fa6a 	bl	80024b8 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d901      	bls.n	8002ff2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e045      	b.n	800307e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ff2:	4b03      	ldr	r3, [pc, #12]	; (8003000 <HAL_RCC_OscConfig+0x4d0>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d1f0      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x4b0>
 8002ffe:	e03d      	b.n	800307c <HAL_RCC_OscConfig+0x54c>
 8003000:	40023800 	.word	0x40023800
 8003004:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003008:	4b1f      	ldr	r3, [pc, #124]	; (8003088 <HAL_RCC_OscConfig+0x558>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d030      	beq.n	8003078 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003020:	429a      	cmp	r2, r3
 8003022:	d129      	bne.n	8003078 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800302e:	429a      	cmp	r2, r3
 8003030:	d122      	bne.n	8003078 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003038:	4013      	ands	r3, r2
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800303e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003040:	4293      	cmp	r3, r2
 8003042:	d119      	bne.n	8003078 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800304e:	085b      	lsrs	r3, r3, #1
 8003050:	3b01      	subs	r3, #1
 8003052:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003054:	429a      	cmp	r2, r3
 8003056:	d10f      	bne.n	8003078 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003062:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003064:	429a      	cmp	r2, r3
 8003066:	d107      	bne.n	8003078 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003072:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003074:	429a      	cmp	r2, r3
 8003076:	d001      	beq.n	800307c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e000      	b.n	800307e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3718      	adds	r7, #24
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	40023800 	.word	0x40023800

0800308c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003096:	2300      	movs	r3, #0
 8003098:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d101      	bne.n	80030a4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e0d0      	b.n	8003246 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030a4:	4b6a      	ldr	r3, [pc, #424]	; (8003250 <HAL_RCC_ClockConfig+0x1c4>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 030f 	and.w	r3, r3, #15
 80030ac:	683a      	ldr	r2, [r7, #0]
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d910      	bls.n	80030d4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030b2:	4b67      	ldr	r3, [pc, #412]	; (8003250 <HAL_RCC_ClockConfig+0x1c4>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f023 020f 	bic.w	r2, r3, #15
 80030ba:	4965      	ldr	r1, [pc, #404]	; (8003250 <HAL_RCC_ClockConfig+0x1c4>)
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	4313      	orrs	r3, r2
 80030c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030c2:	4b63      	ldr	r3, [pc, #396]	; (8003250 <HAL_RCC_ClockConfig+0x1c4>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 030f 	and.w	r3, r3, #15
 80030ca:	683a      	ldr	r2, [r7, #0]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d001      	beq.n	80030d4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e0b8      	b.n	8003246 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d020      	beq.n	8003122 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0304 	and.w	r3, r3, #4
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d005      	beq.n	80030f8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030ec:	4b59      	ldr	r3, [pc, #356]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	4a58      	ldr	r2, [pc, #352]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 80030f2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80030f6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0308 	and.w	r3, r3, #8
 8003100:	2b00      	cmp	r3, #0
 8003102:	d005      	beq.n	8003110 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003104:	4b53      	ldr	r3, [pc, #332]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	4a52      	ldr	r2, [pc, #328]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 800310a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800310e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003110:	4b50      	ldr	r3, [pc, #320]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	494d      	ldr	r1, [pc, #308]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 800311e:	4313      	orrs	r3, r2
 8003120:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	2b00      	cmp	r3, #0
 800312c:	d040      	beq.n	80031b0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	2b01      	cmp	r3, #1
 8003134:	d107      	bne.n	8003146 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003136:	4b47      	ldr	r3, [pc, #284]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d115      	bne.n	800316e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e07f      	b.n	8003246 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	2b02      	cmp	r3, #2
 800314c:	d107      	bne.n	800315e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800314e:	4b41      	ldr	r3, [pc, #260]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d109      	bne.n	800316e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e073      	b.n	8003246 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800315e:	4b3d      	ldr	r3, [pc, #244]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 0302 	and.w	r3, r3, #2
 8003166:	2b00      	cmp	r3, #0
 8003168:	d101      	bne.n	800316e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e06b      	b.n	8003246 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800316e:	4b39      	ldr	r3, [pc, #228]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f023 0203 	bic.w	r2, r3, #3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	4936      	ldr	r1, [pc, #216]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 800317c:	4313      	orrs	r3, r2
 800317e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003180:	f7ff f99a 	bl	80024b8 <HAL_GetTick>
 8003184:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003186:	e00a      	b.n	800319e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003188:	f7ff f996 	bl	80024b8 <HAL_GetTick>
 800318c:	4602      	mov	r2, r0
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	f241 3288 	movw	r2, #5000	; 0x1388
 8003196:	4293      	cmp	r3, r2
 8003198:	d901      	bls.n	800319e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e053      	b.n	8003246 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800319e:	4b2d      	ldr	r3, [pc, #180]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f003 020c 	and.w	r2, r3, #12
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d1eb      	bne.n	8003188 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031b0:	4b27      	ldr	r3, [pc, #156]	; (8003250 <HAL_RCC_ClockConfig+0x1c4>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f003 030f 	and.w	r3, r3, #15
 80031b8:	683a      	ldr	r2, [r7, #0]
 80031ba:	429a      	cmp	r2, r3
 80031bc:	d210      	bcs.n	80031e0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031be:	4b24      	ldr	r3, [pc, #144]	; (8003250 <HAL_RCC_ClockConfig+0x1c4>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f023 020f 	bic.w	r2, r3, #15
 80031c6:	4922      	ldr	r1, [pc, #136]	; (8003250 <HAL_RCC_ClockConfig+0x1c4>)
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	4313      	orrs	r3, r2
 80031cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ce:	4b20      	ldr	r3, [pc, #128]	; (8003250 <HAL_RCC_ClockConfig+0x1c4>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 030f 	and.w	r3, r3, #15
 80031d6:	683a      	ldr	r2, [r7, #0]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d001      	beq.n	80031e0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e032      	b.n	8003246 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0304 	and.w	r3, r3, #4
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d008      	beq.n	80031fe <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031ec:	4b19      	ldr	r3, [pc, #100]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	4916      	ldr	r1, [pc, #88]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0308 	and.w	r3, r3, #8
 8003206:	2b00      	cmp	r3, #0
 8003208:	d009      	beq.n	800321e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800320a:	4b12      	ldr	r3, [pc, #72]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 800320c:	689b      	ldr	r3, [r3, #8]
 800320e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	00db      	lsls	r3, r3, #3
 8003218:	490e      	ldr	r1, [pc, #56]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 800321a:	4313      	orrs	r3, r2
 800321c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800321e:	f000 f821 	bl	8003264 <HAL_RCC_GetSysClockFreq>
 8003222:	4602      	mov	r2, r0
 8003224:	4b0b      	ldr	r3, [pc, #44]	; (8003254 <HAL_RCC_ClockConfig+0x1c8>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	091b      	lsrs	r3, r3, #4
 800322a:	f003 030f 	and.w	r3, r3, #15
 800322e:	490a      	ldr	r1, [pc, #40]	; (8003258 <HAL_RCC_ClockConfig+0x1cc>)
 8003230:	5ccb      	ldrb	r3, [r1, r3]
 8003232:	fa22 f303 	lsr.w	r3, r2, r3
 8003236:	4a09      	ldr	r2, [pc, #36]	; (800325c <HAL_RCC_ClockConfig+0x1d0>)
 8003238:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800323a:	4b09      	ldr	r3, [pc, #36]	; (8003260 <HAL_RCC_ClockConfig+0x1d4>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4618      	mov	r0, r3
 8003240:	f7ff f8f6 	bl	8002430 <HAL_InitTick>

  return HAL_OK;
 8003244:	2300      	movs	r3, #0
}
 8003246:	4618      	mov	r0, r3
 8003248:	3710      	adds	r7, #16
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	40023c00 	.word	0x40023c00
 8003254:	40023800 	.word	0x40023800
 8003258:	080099a4 	.word	0x080099a4
 800325c:	20000000 	.word	0x20000000
 8003260:	20000008 	.word	0x20000008

08003264 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003264:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003268:	b094      	sub	sp, #80	; 0x50
 800326a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800326c:	2300      	movs	r3, #0
 800326e:	647b      	str	r3, [r7, #68]	; 0x44
 8003270:	2300      	movs	r3, #0
 8003272:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003274:	2300      	movs	r3, #0
 8003276:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8003278:	2300      	movs	r3, #0
 800327a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800327c:	4b79      	ldr	r3, [pc, #484]	; (8003464 <HAL_RCC_GetSysClockFreq+0x200>)
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f003 030c 	and.w	r3, r3, #12
 8003284:	2b08      	cmp	r3, #8
 8003286:	d00d      	beq.n	80032a4 <HAL_RCC_GetSysClockFreq+0x40>
 8003288:	2b08      	cmp	r3, #8
 800328a:	f200 80e1 	bhi.w	8003450 <HAL_RCC_GetSysClockFreq+0x1ec>
 800328e:	2b00      	cmp	r3, #0
 8003290:	d002      	beq.n	8003298 <HAL_RCC_GetSysClockFreq+0x34>
 8003292:	2b04      	cmp	r3, #4
 8003294:	d003      	beq.n	800329e <HAL_RCC_GetSysClockFreq+0x3a>
 8003296:	e0db      	b.n	8003450 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003298:	4b73      	ldr	r3, [pc, #460]	; (8003468 <HAL_RCC_GetSysClockFreq+0x204>)
 800329a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800329c:	e0db      	b.n	8003456 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800329e:	4b73      	ldr	r3, [pc, #460]	; (800346c <HAL_RCC_GetSysClockFreq+0x208>)
 80032a0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80032a2:	e0d8      	b.n	8003456 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032a4:	4b6f      	ldr	r3, [pc, #444]	; (8003464 <HAL_RCC_GetSysClockFreq+0x200>)
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80032ac:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80032ae:	4b6d      	ldr	r3, [pc, #436]	; (8003464 <HAL_RCC_GetSysClockFreq+0x200>)
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d063      	beq.n	8003382 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032ba:	4b6a      	ldr	r3, [pc, #424]	; (8003464 <HAL_RCC_GetSysClockFreq+0x200>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	099b      	lsrs	r3, r3, #6
 80032c0:	2200      	movs	r2, #0
 80032c2:	63bb      	str	r3, [r7, #56]	; 0x38
 80032c4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80032c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032cc:	633b      	str	r3, [r7, #48]	; 0x30
 80032ce:	2300      	movs	r3, #0
 80032d0:	637b      	str	r3, [r7, #52]	; 0x34
 80032d2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80032d6:	4622      	mov	r2, r4
 80032d8:	462b      	mov	r3, r5
 80032da:	f04f 0000 	mov.w	r0, #0
 80032de:	f04f 0100 	mov.w	r1, #0
 80032e2:	0159      	lsls	r1, r3, #5
 80032e4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032e8:	0150      	lsls	r0, r2, #5
 80032ea:	4602      	mov	r2, r0
 80032ec:	460b      	mov	r3, r1
 80032ee:	4621      	mov	r1, r4
 80032f0:	1a51      	subs	r1, r2, r1
 80032f2:	6139      	str	r1, [r7, #16]
 80032f4:	4629      	mov	r1, r5
 80032f6:	eb63 0301 	sbc.w	r3, r3, r1
 80032fa:	617b      	str	r3, [r7, #20]
 80032fc:	f04f 0200 	mov.w	r2, #0
 8003300:	f04f 0300 	mov.w	r3, #0
 8003304:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003308:	4659      	mov	r1, fp
 800330a:	018b      	lsls	r3, r1, #6
 800330c:	4651      	mov	r1, sl
 800330e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003312:	4651      	mov	r1, sl
 8003314:	018a      	lsls	r2, r1, #6
 8003316:	4651      	mov	r1, sl
 8003318:	ebb2 0801 	subs.w	r8, r2, r1
 800331c:	4659      	mov	r1, fp
 800331e:	eb63 0901 	sbc.w	r9, r3, r1
 8003322:	f04f 0200 	mov.w	r2, #0
 8003326:	f04f 0300 	mov.w	r3, #0
 800332a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800332e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003332:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003336:	4690      	mov	r8, r2
 8003338:	4699      	mov	r9, r3
 800333a:	4623      	mov	r3, r4
 800333c:	eb18 0303 	adds.w	r3, r8, r3
 8003340:	60bb      	str	r3, [r7, #8]
 8003342:	462b      	mov	r3, r5
 8003344:	eb49 0303 	adc.w	r3, r9, r3
 8003348:	60fb      	str	r3, [r7, #12]
 800334a:	f04f 0200 	mov.w	r2, #0
 800334e:	f04f 0300 	mov.w	r3, #0
 8003352:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003356:	4629      	mov	r1, r5
 8003358:	024b      	lsls	r3, r1, #9
 800335a:	4621      	mov	r1, r4
 800335c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003360:	4621      	mov	r1, r4
 8003362:	024a      	lsls	r2, r1, #9
 8003364:	4610      	mov	r0, r2
 8003366:	4619      	mov	r1, r3
 8003368:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800336a:	2200      	movs	r2, #0
 800336c:	62bb      	str	r3, [r7, #40]	; 0x28
 800336e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003370:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003374:	f7fd f978 	bl	8000668 <__aeabi_uldivmod>
 8003378:	4602      	mov	r2, r0
 800337a:	460b      	mov	r3, r1
 800337c:	4613      	mov	r3, r2
 800337e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003380:	e058      	b.n	8003434 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003382:	4b38      	ldr	r3, [pc, #224]	; (8003464 <HAL_RCC_GetSysClockFreq+0x200>)
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	099b      	lsrs	r3, r3, #6
 8003388:	2200      	movs	r2, #0
 800338a:	4618      	mov	r0, r3
 800338c:	4611      	mov	r1, r2
 800338e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003392:	623b      	str	r3, [r7, #32]
 8003394:	2300      	movs	r3, #0
 8003396:	627b      	str	r3, [r7, #36]	; 0x24
 8003398:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800339c:	4642      	mov	r2, r8
 800339e:	464b      	mov	r3, r9
 80033a0:	f04f 0000 	mov.w	r0, #0
 80033a4:	f04f 0100 	mov.w	r1, #0
 80033a8:	0159      	lsls	r1, r3, #5
 80033aa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033ae:	0150      	lsls	r0, r2, #5
 80033b0:	4602      	mov	r2, r0
 80033b2:	460b      	mov	r3, r1
 80033b4:	4641      	mov	r1, r8
 80033b6:	ebb2 0a01 	subs.w	sl, r2, r1
 80033ba:	4649      	mov	r1, r9
 80033bc:	eb63 0b01 	sbc.w	fp, r3, r1
 80033c0:	f04f 0200 	mov.w	r2, #0
 80033c4:	f04f 0300 	mov.w	r3, #0
 80033c8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80033cc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80033d0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80033d4:	ebb2 040a 	subs.w	r4, r2, sl
 80033d8:	eb63 050b 	sbc.w	r5, r3, fp
 80033dc:	f04f 0200 	mov.w	r2, #0
 80033e0:	f04f 0300 	mov.w	r3, #0
 80033e4:	00eb      	lsls	r3, r5, #3
 80033e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80033ea:	00e2      	lsls	r2, r4, #3
 80033ec:	4614      	mov	r4, r2
 80033ee:	461d      	mov	r5, r3
 80033f0:	4643      	mov	r3, r8
 80033f2:	18e3      	adds	r3, r4, r3
 80033f4:	603b      	str	r3, [r7, #0]
 80033f6:	464b      	mov	r3, r9
 80033f8:	eb45 0303 	adc.w	r3, r5, r3
 80033fc:	607b      	str	r3, [r7, #4]
 80033fe:	f04f 0200 	mov.w	r2, #0
 8003402:	f04f 0300 	mov.w	r3, #0
 8003406:	e9d7 4500 	ldrd	r4, r5, [r7]
 800340a:	4629      	mov	r1, r5
 800340c:	028b      	lsls	r3, r1, #10
 800340e:	4621      	mov	r1, r4
 8003410:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003414:	4621      	mov	r1, r4
 8003416:	028a      	lsls	r2, r1, #10
 8003418:	4610      	mov	r0, r2
 800341a:	4619      	mov	r1, r3
 800341c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800341e:	2200      	movs	r2, #0
 8003420:	61bb      	str	r3, [r7, #24]
 8003422:	61fa      	str	r2, [r7, #28]
 8003424:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003428:	f7fd f91e 	bl	8000668 <__aeabi_uldivmod>
 800342c:	4602      	mov	r2, r0
 800342e:	460b      	mov	r3, r1
 8003430:	4613      	mov	r3, r2
 8003432:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003434:	4b0b      	ldr	r3, [pc, #44]	; (8003464 <HAL_RCC_GetSysClockFreq+0x200>)
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	0c1b      	lsrs	r3, r3, #16
 800343a:	f003 0303 	and.w	r3, r3, #3
 800343e:	3301      	adds	r3, #1
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8003444:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003446:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003448:	fbb2 f3f3 	udiv	r3, r2, r3
 800344c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800344e:	e002      	b.n	8003456 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003450:	4b05      	ldr	r3, [pc, #20]	; (8003468 <HAL_RCC_GetSysClockFreq+0x204>)
 8003452:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003454:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003456:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003458:	4618      	mov	r0, r3
 800345a:	3750      	adds	r7, #80	; 0x50
 800345c:	46bd      	mov	sp, r7
 800345e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003462:	bf00      	nop
 8003464:	40023800 	.word	0x40023800
 8003468:	00f42400 	.word	0x00f42400
 800346c:	007a1200 	.word	0x007a1200

08003470 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003474:	4b03      	ldr	r3, [pc, #12]	; (8003484 <HAL_RCC_GetHCLKFreq+0x14>)
 8003476:	681b      	ldr	r3, [r3, #0]
}
 8003478:	4618      	mov	r0, r3
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	20000000 	.word	0x20000000

08003488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800348c:	f7ff fff0 	bl	8003470 <HAL_RCC_GetHCLKFreq>
 8003490:	4602      	mov	r2, r0
 8003492:	4b05      	ldr	r3, [pc, #20]	; (80034a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	0a9b      	lsrs	r3, r3, #10
 8003498:	f003 0307 	and.w	r3, r3, #7
 800349c:	4903      	ldr	r1, [pc, #12]	; (80034ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800349e:	5ccb      	ldrb	r3, [r1, r3]
 80034a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	40023800 	.word	0x40023800
 80034ac:	080099b4 	.word	0x080099b4

080034b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034b4:	f7ff ffdc 	bl	8003470 <HAL_RCC_GetHCLKFreq>
 80034b8:	4602      	mov	r2, r0
 80034ba:	4b05      	ldr	r3, [pc, #20]	; (80034d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	0b5b      	lsrs	r3, r3, #13
 80034c0:	f003 0307 	and.w	r3, r3, #7
 80034c4:	4903      	ldr	r1, [pc, #12]	; (80034d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034c6:	5ccb      	ldrb	r3, [r1, r3]
 80034c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	40023800 	.word	0x40023800
 80034d4:	080099b4 	.word	0x080099b4

080034d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b088      	sub	sp, #32
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80034e0:	2300      	movs	r3, #0
 80034e2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80034e4:	2300      	movs	r3, #0
 80034e6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80034e8:	2300      	movs	r3, #0
 80034ea:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80034ec:	2300      	movs	r3, #0
 80034ee:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80034f0:	2300      	movs	r3, #0
 80034f2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0301 	and.w	r3, r3, #1
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d012      	beq.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003500:	4b69      	ldr	r3, [pc, #420]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	4a68      	ldr	r2, [pc, #416]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003506:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800350a:	6093      	str	r3, [r2, #8]
 800350c:	4b66      	ldr	r3, [pc, #408]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800350e:	689a      	ldr	r2, [r3, #8]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003514:	4964      	ldr	r1, [pc, #400]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003516:	4313      	orrs	r3, r2
 8003518:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800351e:	2b00      	cmp	r3, #0
 8003520:	d101      	bne.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003522:	2301      	movs	r3, #1
 8003524:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d017      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003532:	4b5d      	ldr	r3, [pc, #372]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003534:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003538:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003540:	4959      	ldr	r1, [pc, #356]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003542:	4313      	orrs	r3, r2
 8003544:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800354c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003550:	d101      	bne.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003552:	2301      	movs	r3, #1
 8003554:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800355a:	2b00      	cmp	r3, #0
 800355c:	d101      	bne.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800355e:	2301      	movs	r3, #1
 8003560:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d017      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800356e:	4b4e      	ldr	r3, [pc, #312]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003570:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003574:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800357c:	494a      	ldr	r1, [pc, #296]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800357e:	4313      	orrs	r3, r2
 8003580:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003588:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800358c:	d101      	bne.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800358e:	2301      	movs	r3, #1
 8003590:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003596:	2b00      	cmp	r3, #0
 8003598:	d101      	bne.n	800359e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800359a:	2301      	movs	r3, #1
 800359c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80035aa:	2301      	movs	r3, #1
 80035ac:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0320 	and.w	r3, r3, #32
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	f000 808b 	beq.w	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80035bc:	4b3a      	ldr	r3, [pc, #232]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c0:	4a39      	ldr	r2, [pc, #228]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035c6:	6413      	str	r3, [r2, #64]	; 0x40
 80035c8:	4b37      	ldr	r3, [pc, #220]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035d0:	60bb      	str	r3, [r7, #8]
 80035d2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80035d4:	4b35      	ldr	r3, [pc, #212]	; (80036ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a34      	ldr	r2, [pc, #208]	; (80036ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80035da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035e0:	f7fe ff6a 	bl	80024b8 <HAL_GetTick>
 80035e4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80035e6:	e008      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035e8:	f7fe ff66 	bl	80024b8 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b64      	cmp	r3, #100	; 0x64
 80035f4:	d901      	bls.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e38f      	b.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80035fa:	4b2c      	ldr	r3, [pc, #176]	; (80036ac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003602:	2b00      	cmp	r3, #0
 8003604:	d0f0      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003606:	4b28      	ldr	r3, [pc, #160]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003608:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800360a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800360e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003610:	693b      	ldr	r3, [r7, #16]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d035      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800361e:	693a      	ldr	r2, [r7, #16]
 8003620:	429a      	cmp	r2, r3
 8003622:	d02e      	beq.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003624:	4b20      	ldr	r3, [pc, #128]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003626:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003628:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800362c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800362e:	4b1e      	ldr	r3, [pc, #120]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003630:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003632:	4a1d      	ldr	r2, [pc, #116]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003634:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003638:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800363a:	4b1b      	ldr	r3, [pc, #108]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800363c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800363e:	4a1a      	ldr	r2, [pc, #104]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003640:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003644:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003646:	4a18      	ldr	r2, [pc, #96]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800364c:	4b16      	ldr	r3, [pc, #88]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800364e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003650:	f003 0301 	and.w	r3, r3, #1
 8003654:	2b01      	cmp	r3, #1
 8003656:	d114      	bne.n	8003682 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003658:	f7fe ff2e 	bl	80024b8 <HAL_GetTick>
 800365c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800365e:	e00a      	b.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003660:	f7fe ff2a 	bl	80024b8 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	f241 3288 	movw	r2, #5000	; 0x1388
 800366e:	4293      	cmp	r3, r2
 8003670:	d901      	bls.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e351      	b.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003676:	4b0c      	ldr	r3, [pc, #48]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003678:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	2b00      	cmp	r3, #0
 8003680:	d0ee      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003686:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800368a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800368e:	d111      	bne.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003690:	4b05      	ldr	r3, [pc, #20]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800369c:	4b04      	ldr	r3, [pc, #16]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800369e:	400b      	ands	r3, r1
 80036a0:	4901      	ldr	r1, [pc, #4]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	608b      	str	r3, [r1, #8]
 80036a6:	e00b      	b.n	80036c0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80036a8:	40023800 	.word	0x40023800
 80036ac:	40007000 	.word	0x40007000
 80036b0:	0ffffcff 	.word	0x0ffffcff
 80036b4:	4bac      	ldr	r3, [pc, #688]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	4aab      	ldr	r2, [pc, #684]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036ba:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80036be:	6093      	str	r3, [r2, #8]
 80036c0:	4ba9      	ldr	r3, [pc, #676]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036c2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036cc:	49a6      	ldr	r1, [pc, #664]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036ce:	4313      	orrs	r3, r2
 80036d0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0310 	and.w	r3, r3, #16
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d010      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80036de:	4ba2      	ldr	r3, [pc, #648]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80036e4:	4aa0      	ldr	r2, [pc, #640]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80036ea:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80036ee:	4b9e      	ldr	r3, [pc, #632]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036f0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f8:	499b      	ldr	r1, [pc, #620]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80036fa:	4313      	orrs	r3, r2
 80036fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003708:	2b00      	cmp	r3, #0
 800370a:	d00a      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800370c:	4b96      	ldr	r3, [pc, #600]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800370e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003712:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800371a:	4993      	ldr	r1, [pc, #588]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800371c:	4313      	orrs	r3, r2
 800371e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00a      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800372e:	4b8e      	ldr	r3, [pc, #568]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003730:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003734:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800373c:	498a      	ldr	r1, [pc, #552]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800373e:	4313      	orrs	r3, r2
 8003740:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800374c:	2b00      	cmp	r3, #0
 800374e:	d00a      	beq.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003750:	4b85      	ldr	r3, [pc, #532]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003752:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003756:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800375e:	4982      	ldr	r1, [pc, #520]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003760:	4313      	orrs	r3, r2
 8003762:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00a      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003772:	4b7d      	ldr	r3, [pc, #500]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003774:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003778:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003780:	4979      	ldr	r1, [pc, #484]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003782:	4313      	orrs	r3, r2
 8003784:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00a      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003794:	4b74      	ldr	r3, [pc, #464]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003796:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800379a:	f023 0203 	bic.w	r2, r3, #3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a2:	4971      	ldr	r1, [pc, #452]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00a      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037b6:	4b6c      	ldr	r3, [pc, #432]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037bc:	f023 020c 	bic.w	r2, r3, #12
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037c4:	4968      	ldr	r1, [pc, #416]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00a      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037d8:	4b63      	ldr	r3, [pc, #396]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037de:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037e6:	4960      	ldr	r1, [pc, #384]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037e8:	4313      	orrs	r3, r2
 80037ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00a      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037fa:	4b5b      	ldr	r3, [pc, #364]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80037fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003800:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003808:	4957      	ldr	r1, [pc, #348]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800380a:	4313      	orrs	r3, r2
 800380c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00a      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800381c:	4b52      	ldr	r3, [pc, #328]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800381e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003822:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800382a:	494f      	ldr	r1, [pc, #316]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800382c:	4313      	orrs	r3, r2
 800382e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800383a:	2b00      	cmp	r3, #0
 800383c:	d00a      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800383e:	4b4a      	ldr	r3, [pc, #296]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003840:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003844:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800384c:	4946      	ldr	r1, [pc, #280]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800384e:	4313      	orrs	r3, r2
 8003850:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d00a      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003860:	4b41      	ldr	r3, [pc, #260]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003862:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003866:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800386e:	493e      	ldr	r1, [pc, #248]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003870:	4313      	orrs	r3, r2
 8003872:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00a      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003882:	4b39      	ldr	r3, [pc, #228]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003884:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003888:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003890:	4935      	ldr	r1, [pc, #212]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003892:	4313      	orrs	r3, r2
 8003894:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d00a      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80038a4:	4b30      	ldr	r3, [pc, #192]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038aa:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038b2:	492d      	ldr	r1, [pc, #180]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d011      	beq.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80038c6:	4b28      	ldr	r3, [pc, #160]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038cc:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038d4:	4924      	ldr	r1, [pc, #144]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80038e4:	d101      	bne.n	80038ea <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80038e6:	2301      	movs	r3, #1
 80038e8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 0308 	and.w	r3, r3, #8
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d001      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80038f6:	2301      	movs	r3, #1
 80038f8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d00a      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003906:	4b18      	ldr	r3, [pc, #96]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003908:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800390c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003914:	4914      	ldr	r1, [pc, #80]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003916:	4313      	orrs	r3, r2
 8003918:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003924:	2b00      	cmp	r3, #0
 8003926:	d00b      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003928:	4b0f      	ldr	r3, [pc, #60]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800392a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800392e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003938:	490b      	ldr	r1, [pc, #44]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800393a:	4313      	orrs	r3, r2
 800393c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d00f      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800394c:	4b06      	ldr	r3, [pc, #24]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800394e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003952:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800395c:	4902      	ldr	r1, [pc, #8]	; (8003968 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800395e:	4313      	orrs	r3, r2
 8003960:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003964:	e002      	b.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003966:	bf00      	nop
 8003968:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00b      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003978:	4b8a      	ldr	r3, [pc, #552]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800397a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800397e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003988:	4986      	ldr	r1, [pc, #536]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800398a:	4313      	orrs	r3, r2
 800398c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003998:	2b00      	cmp	r3, #0
 800399a:	d00b      	beq.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800399c:	4b81      	ldr	r3, [pc, #516]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800399e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039a2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039ac:	497d      	ldr	r1, [pc, #500]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039ae:	4313      	orrs	r3, r2
 80039b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d006      	beq.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	f000 80d6 	beq.w	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80039c8:	4b76      	ldr	r3, [pc, #472]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a75      	ldr	r2, [pc, #468]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039ce:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80039d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039d4:	f7fe fd70 	bl	80024b8 <HAL_GetTick>
 80039d8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80039da:	e008      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80039dc:	f7fe fd6c 	bl	80024b8 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	2b64      	cmp	r3, #100	; 0x64
 80039e8:	d901      	bls.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e195      	b.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80039ee:	4b6d      	ldr	r3, [pc, #436]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d1f0      	bne.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0301 	and.w	r3, r3, #1
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d021      	beq.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d11d      	bne.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003a0e:	4b65      	ldr	r3, [pc, #404]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a14:	0c1b      	lsrs	r3, r3, #16
 8003a16:	f003 0303 	and.w	r3, r3, #3
 8003a1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003a1c:	4b61      	ldr	r3, [pc, #388]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a22:	0e1b      	lsrs	r3, r3, #24
 8003a24:	f003 030f 	and.w	r3, r3, #15
 8003a28:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	019a      	lsls	r2, r3, #6
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	041b      	lsls	r3, r3, #16
 8003a34:	431a      	orrs	r2, r3
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	061b      	lsls	r3, r3, #24
 8003a3a:	431a      	orrs	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	071b      	lsls	r3, r3, #28
 8003a42:	4958      	ldr	r1, [pc, #352]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a44:	4313      	orrs	r3, r2
 8003a46:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d004      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a5e:	d00a      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d02e      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a74:	d129      	bne.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003a76:	4b4b      	ldr	r3, [pc, #300]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a78:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a7c:	0c1b      	lsrs	r3, r3, #16
 8003a7e:	f003 0303 	and.w	r3, r3, #3
 8003a82:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003a84:	4b47      	ldr	r3, [pc, #284]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003a86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a8a:	0f1b      	lsrs	r3, r3, #28
 8003a8c:	f003 0307 	and.w	r3, r3, #7
 8003a90:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	019a      	lsls	r2, r3, #6
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	041b      	lsls	r3, r3, #16
 8003a9c:	431a      	orrs	r2, r3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	061b      	lsls	r3, r3, #24
 8003aa4:	431a      	orrs	r2, r3
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	071b      	lsls	r3, r3, #28
 8003aaa:	493e      	ldr	r1, [pc, #248]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003aac:	4313      	orrs	r3, r2
 8003aae:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003ab2:	4b3c      	ldr	r3, [pc, #240]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ab4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ab8:	f023 021f 	bic.w	r2, r3, #31
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	4938      	ldr	r1, [pc, #224]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d01d      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003ad6:	4b33      	ldr	r3, [pc, #204]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ad8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003adc:	0e1b      	lsrs	r3, r3, #24
 8003ade:	f003 030f 	and.w	r3, r3, #15
 8003ae2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003ae4:	4b2f      	ldr	r3, [pc, #188]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003ae6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003aea:	0f1b      	lsrs	r3, r3, #28
 8003aec:	f003 0307 	and.w	r3, r3, #7
 8003af0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	019a      	lsls	r2, r3, #6
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	041b      	lsls	r3, r3, #16
 8003afe:	431a      	orrs	r2, r3
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	061b      	lsls	r3, r3, #24
 8003b04:	431a      	orrs	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	071b      	lsls	r3, r3, #28
 8003b0a:	4926      	ldr	r1, [pc, #152]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d011      	beq.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	019a      	lsls	r2, r3, #6
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	691b      	ldr	r3, [r3, #16]
 8003b28:	041b      	lsls	r3, r3, #16
 8003b2a:	431a      	orrs	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	68db      	ldr	r3, [r3, #12]
 8003b30:	061b      	lsls	r3, r3, #24
 8003b32:	431a      	orrs	r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	071b      	lsls	r3, r3, #28
 8003b3a:	491a      	ldr	r1, [pc, #104]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003b42:	4b18      	ldr	r3, [pc, #96]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a17      	ldr	r2, [pc, #92]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b48:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003b4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b4e:	f7fe fcb3 	bl	80024b8 <HAL_GetTick>
 8003b52:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b54:	e008      	b.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003b56:	f7fe fcaf 	bl	80024b8 <HAL_GetTick>
 8003b5a:	4602      	mov	r2, r0
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	2b64      	cmp	r3, #100	; 0x64
 8003b62:	d901      	bls.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b64:	2303      	movs	r3, #3
 8003b66:	e0d8      	b.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b68:	4b0e      	ldr	r3, [pc, #56]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0f0      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	f040 80ce 	bne.w	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003b7c:	4b09      	ldr	r3, [pc, #36]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a08      	ldr	r2, [pc, #32]	; (8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003b82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b88:	f7fe fc96 	bl	80024b8 <HAL_GetTick>
 8003b8c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003b8e:	e00b      	b.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003b90:	f7fe fc92 	bl	80024b8 <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	2b64      	cmp	r3, #100	; 0x64
 8003b9c:	d904      	bls.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e0bb      	b.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003ba2:	bf00      	nop
 8003ba4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003ba8:	4b5e      	ldr	r3, [pc, #376]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003bb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bb4:	d0ec      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d003      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d009      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d02e      	beq.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d12a      	bne.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003bde:	4b51      	ldr	r3, [pc, #324]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003be4:	0c1b      	lsrs	r3, r3, #16
 8003be6:	f003 0303 	and.w	r3, r3, #3
 8003bea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003bec:	4b4d      	ldr	r3, [pc, #308]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003bee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bf2:	0f1b      	lsrs	r3, r3, #28
 8003bf4:	f003 0307 	and.w	r3, r3, #7
 8003bf8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	695b      	ldr	r3, [r3, #20]
 8003bfe:	019a      	lsls	r2, r3, #6
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	041b      	lsls	r3, r3, #16
 8003c04:	431a      	orrs	r2, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	699b      	ldr	r3, [r3, #24]
 8003c0a:	061b      	lsls	r3, r3, #24
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	071b      	lsls	r3, r3, #28
 8003c12:	4944      	ldr	r1, [pc, #272]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003c1a:	4b42      	ldr	r3, [pc, #264]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c20:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c28:	3b01      	subs	r3, #1
 8003c2a:	021b      	lsls	r3, r3, #8
 8003c2c:	493d      	ldr	r1, [pc, #244]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d022      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c44:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c48:	d11d      	bne.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003c4a:	4b36      	ldr	r3, [pc, #216]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c50:	0e1b      	lsrs	r3, r3, #24
 8003c52:	f003 030f 	and.w	r3, r3, #15
 8003c56:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003c58:	4b32      	ldr	r3, [pc, #200]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c5e:	0f1b      	lsrs	r3, r3, #28
 8003c60:	f003 0307 	and.w	r3, r3, #7
 8003c64:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	019a      	lsls	r2, r3, #6
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	041b      	lsls	r3, r3, #16
 8003c72:	431a      	orrs	r2, r3
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	061b      	lsls	r3, r3, #24
 8003c78:	431a      	orrs	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	071b      	lsls	r3, r3, #28
 8003c7e:	4929      	ldr	r1, [pc, #164]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0308 	and.w	r3, r3, #8
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d028      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003c92:	4b24      	ldr	r3, [pc, #144]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c98:	0e1b      	lsrs	r3, r3, #24
 8003c9a:	f003 030f 	and.w	r3, r3, #15
 8003c9e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003ca0:	4b20      	ldr	r3, [pc, #128]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ca6:	0c1b      	lsrs	r3, r3, #16
 8003ca8:	f003 0303 	and.w	r3, r3, #3
 8003cac:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	019a      	lsls	r2, r3, #6
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	041b      	lsls	r3, r3, #16
 8003cb8:	431a      	orrs	r2, r3
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	061b      	lsls	r3, r3, #24
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	69db      	ldr	r3, [r3, #28]
 8003cc4:	071b      	lsls	r3, r3, #28
 8003cc6:	4917      	ldr	r1, [pc, #92]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cc8:	4313      	orrs	r3, r2
 8003cca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003cce:	4b15      	ldr	r3, [pc, #84]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003cd4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cdc:	4911      	ldr	r1, [pc, #68]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003ce4:	4b0f      	ldr	r3, [pc, #60]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a0e      	ldr	r2, [pc, #56]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003cea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cf0:	f7fe fbe2 	bl	80024b8 <HAL_GetTick>
 8003cf4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003cf6:	e008      	b.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003cf8:	f7fe fbde 	bl	80024b8 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	2b64      	cmp	r3, #100	; 0x64
 8003d04:	d901      	bls.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e007      	b.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003d0a:	4b06      	ldr	r3, [pc, #24]	; (8003d24 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d12:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d16:	d1ef      	bne.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003d18:	2300      	movs	r3, #0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3720      	adds	r7, #32
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}
 8003d22:	bf00      	nop
 8003d24:	40023800 	.word	0x40023800

08003d28 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d101      	bne.n	8003d3a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e01c      	b.n	8003d74 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	795b      	ldrb	r3, [r3, #5]
 8003d3e:	b2db      	uxtb	r3, r3
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d105      	bne.n	8003d50 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f7fd fa8e 	bl	800126c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2202      	movs	r2, #2
 8003d54:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f042 0204 	orr.w	r2, r2, #4
 8003d64:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8003d72:	2300      	movs	r3, #0
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d101      	bne.n	8003d8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e09d      	b.n	8003eca <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d108      	bne.n	8003da8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d9e:	d009      	beq.n	8003db4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	61da      	str	r2, [r3, #28]
 8003da6:	e005      	b.n	8003db4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2200      	movs	r2, #0
 8003dac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2200      	movs	r2, #0
 8003db2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d106      	bne.n	8003dd4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7fd fabe 	bl	8001350 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dea:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003df4:	d902      	bls.n	8003dfc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003df6:	2300      	movs	r3, #0
 8003df8:	60fb      	str	r3, [r7, #12]
 8003dfa:	e002      	b.n	8003e02 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003dfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e00:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8003e0a:	d007      	beq.n	8003e1c <HAL_SPI_Init+0xa0>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003e14:	d002      	beq.n	8003e1c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003e2c:	431a      	orrs	r2, r3
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	691b      	ldr	r3, [r3, #16]
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	431a      	orrs	r2, r3
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	695b      	ldr	r3, [r3, #20]
 8003e3c:	f003 0301 	and.w	r3, r3, #1
 8003e40:	431a      	orrs	r2, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	699b      	ldr	r3, [r3, #24]
 8003e46:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e4a:	431a      	orrs	r2, r3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	69db      	ldr	r3, [r3, #28]
 8003e50:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003e54:	431a      	orrs	r2, r3
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6a1b      	ldr	r3, [r3, #32]
 8003e5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e5e:	ea42 0103 	orr.w	r1, r2, r3
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e66:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	699b      	ldr	r3, [r3, #24]
 8003e76:	0c1b      	lsrs	r3, r3, #16
 8003e78:	f003 0204 	and.w	r2, r3, #4
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e80:	f003 0310 	and.w	r3, r3, #16
 8003e84:	431a      	orrs	r2, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e8a:	f003 0308 	and.w	r3, r3, #8
 8003e8e:	431a      	orrs	r2, r3
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003e98:	ea42 0103 	orr.w	r1, r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	69da      	ldr	r2, [r3, #28]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003eb8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3710      	adds	r7, #16
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}

08003ed2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ed2:	b580      	push	{r7, lr}
 8003ed4:	b088      	sub	sp, #32
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	60f8      	str	r0, [r7, #12]
 8003eda:	60b9      	str	r1, [r7, #8]
 8003edc:	603b      	str	r3, [r7, #0]
 8003ede:	4613      	mov	r3, r2
 8003ee0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d101      	bne.n	8003ef4 <HAL_SPI_Transmit+0x22>
 8003ef0:	2302      	movs	r3, #2
 8003ef2:	e158      	b.n	80041a6 <HAL_SPI_Transmit+0x2d4>
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003efc:	f7fe fadc 	bl	80024b8 <HAL_GetTick>
 8003f00:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003f02:	88fb      	ldrh	r3, [r7, #6]
 8003f04:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d002      	beq.n	8003f18 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003f12:	2302      	movs	r3, #2
 8003f14:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f16:	e13d      	b.n	8004194 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d002      	beq.n	8003f24 <HAL_SPI_Transmit+0x52>
 8003f1e:	88fb      	ldrh	r3, [r7, #6]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d102      	bne.n	8003f2a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003f28:	e134      	b.n	8004194 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2203      	movs	r2, #3
 8003f2e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	68ba      	ldr	r2, [r7, #8]
 8003f3c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	88fa      	ldrh	r2, [r7, #6]
 8003f42:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	88fa      	ldrh	r2, [r7, #6]
 8003f48:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2200      	movs	r2, #0
 8003f64:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f74:	d10f      	bne.n	8003f96 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f84:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f94:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fa0:	2b40      	cmp	r3, #64	; 0x40
 8003fa2:	d007      	beq.n	8003fb4 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003fb2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003fbc:	d94b      	bls.n	8004056 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d002      	beq.n	8003fcc <HAL_SPI_Transmit+0xfa>
 8003fc6:	8afb      	ldrh	r3, [r7, #22]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d13e      	bne.n	800404a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fd0:	881a      	ldrh	r2, [r3, #0]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fdc:	1c9a      	adds	r2, r3, #2
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	3b01      	subs	r3, #1
 8003fea:	b29a      	uxth	r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003ff0:	e02b      	b.n	800404a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f003 0302 	and.w	r3, r3, #2
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d112      	bne.n	8004026 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004004:	881a      	ldrh	r2, [r3, #0]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004010:	1c9a      	adds	r2, r3, #2
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800401a:	b29b      	uxth	r3, r3
 800401c:	3b01      	subs	r3, #1
 800401e:	b29a      	uxth	r2, r3
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004024:	e011      	b.n	800404a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004026:	f7fe fa47 	bl	80024b8 <HAL_GetTick>
 800402a:	4602      	mov	r2, r0
 800402c:	69bb      	ldr	r3, [r7, #24]
 800402e:	1ad3      	subs	r3, r2, r3
 8004030:	683a      	ldr	r2, [r7, #0]
 8004032:	429a      	cmp	r2, r3
 8004034:	d803      	bhi.n	800403e <HAL_SPI_Transmit+0x16c>
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800403c:	d102      	bne.n	8004044 <HAL_SPI_Transmit+0x172>
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d102      	bne.n	800404a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8004044:	2303      	movs	r3, #3
 8004046:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004048:	e0a4      	b.n	8004194 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800404e:	b29b      	uxth	r3, r3
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1ce      	bne.n	8003ff2 <HAL_SPI_Transmit+0x120>
 8004054:	e07c      	b.n	8004150 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d002      	beq.n	8004064 <HAL_SPI_Transmit+0x192>
 800405e:	8afb      	ldrh	r3, [r7, #22]
 8004060:	2b01      	cmp	r3, #1
 8004062:	d170      	bne.n	8004146 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004068:	b29b      	uxth	r3, r3
 800406a:	2b01      	cmp	r3, #1
 800406c:	d912      	bls.n	8004094 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004072:	881a      	ldrh	r2, [r3, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800407e:	1c9a      	adds	r2, r3, #2
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004088:	b29b      	uxth	r3, r3
 800408a:	3b02      	subs	r3, #2
 800408c:	b29a      	uxth	r2, r3
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004092:	e058      	b.n	8004146 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	330c      	adds	r3, #12
 800409e:	7812      	ldrb	r2, [r2, #0]
 80040a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040a6:	1c5a      	adds	r2, r3, #1
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040b0:	b29b      	uxth	r3, r3
 80040b2:	3b01      	subs	r3, #1
 80040b4:	b29a      	uxth	r2, r3
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80040ba:	e044      	b.n	8004146 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f003 0302 	and.w	r3, r3, #2
 80040c6:	2b02      	cmp	r3, #2
 80040c8:	d12b      	bne.n	8004122 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d912      	bls.n	80040fa <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040d8:	881a      	ldrh	r2, [r3, #0]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e4:	1c9a      	adds	r2, r3, #2
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	3b02      	subs	r3, #2
 80040f2:	b29a      	uxth	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80040f8:	e025      	b.n	8004146 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	330c      	adds	r3, #12
 8004104:	7812      	ldrb	r2, [r2, #0]
 8004106:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800410c:	1c5a      	adds	r2, r3, #1
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004116:	b29b      	uxth	r3, r3
 8004118:	3b01      	subs	r3, #1
 800411a:	b29a      	uxth	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004120:	e011      	b.n	8004146 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004122:	f7fe f9c9 	bl	80024b8 <HAL_GetTick>
 8004126:	4602      	mov	r2, r0
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	683a      	ldr	r2, [r7, #0]
 800412e:	429a      	cmp	r2, r3
 8004130:	d803      	bhi.n	800413a <HAL_SPI_Transmit+0x268>
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004138:	d102      	bne.n	8004140 <HAL_SPI_Transmit+0x26e>
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d102      	bne.n	8004146 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004144:	e026      	b.n	8004194 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800414a:	b29b      	uxth	r3, r3
 800414c:	2b00      	cmp	r3, #0
 800414e:	d1b5      	bne.n	80040bc <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004150:	69ba      	ldr	r2, [r7, #24]
 8004152:	6839      	ldr	r1, [r7, #0]
 8004154:	68f8      	ldr	r0, [r7, #12]
 8004156:	f000 f949 	bl	80043ec <SPI_EndRxTxTransaction>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	d002      	beq.n	8004166 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2220      	movs	r2, #32
 8004164:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d10a      	bne.n	8004184 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800416e:	2300      	movs	r3, #0
 8004170:	613b      	str	r3, [r7, #16]
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	613b      	str	r3, [r7, #16]
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	613b      	str	r3, [r7, #16]
 8004182:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004188:	2b00      	cmp	r3, #0
 800418a:	d002      	beq.n	8004192 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	77fb      	strb	r3, [r7, #31]
 8004190:	e000      	b.n	8004194 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8004192:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80041a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3720      	adds	r7, #32
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
	...

080041b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b088      	sub	sp, #32
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	60f8      	str	r0, [r7, #12]
 80041b8:	60b9      	str	r1, [r7, #8]
 80041ba:	603b      	str	r3, [r7, #0]
 80041bc:	4613      	mov	r3, r2
 80041be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80041c0:	f7fe f97a 	bl	80024b8 <HAL_GetTick>
 80041c4:	4602      	mov	r2, r0
 80041c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041c8:	1a9b      	subs	r3, r3, r2
 80041ca:	683a      	ldr	r2, [r7, #0]
 80041cc:	4413      	add	r3, r2
 80041ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80041d0:	f7fe f972 	bl	80024b8 <HAL_GetTick>
 80041d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80041d6:	4b39      	ldr	r3, [pc, #228]	; (80042bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	015b      	lsls	r3, r3, #5
 80041dc:	0d1b      	lsrs	r3, r3, #20
 80041de:	69fa      	ldr	r2, [r7, #28]
 80041e0:	fb02 f303 	mul.w	r3, r2, r3
 80041e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80041e6:	e054      	b.n	8004292 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ee:	d050      	beq.n	8004292 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80041f0:	f7fe f962 	bl	80024b8 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	69bb      	ldr	r3, [r7, #24]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	69fa      	ldr	r2, [r7, #28]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d902      	bls.n	8004206 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d13d      	bne.n	8004282 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	685a      	ldr	r2, [r3, #4]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004214:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800421e:	d111      	bne.n	8004244 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004228:	d004      	beq.n	8004234 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004232:	d107      	bne.n	8004244 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004242:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004248:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800424c:	d10f      	bne.n	800426e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800425c:	601a      	str	r2, [r3, #0]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800426c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2201      	movs	r2, #1
 8004272:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2200      	movs	r2, #0
 800427a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e017      	b.n	80042b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d101      	bne.n	800428c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004288:	2300      	movs	r3, #0
 800428a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	3b01      	subs	r3, #1
 8004290:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	689a      	ldr	r2, [r3, #8]
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	4013      	ands	r3, r2
 800429c:	68ba      	ldr	r2, [r7, #8]
 800429e:	429a      	cmp	r2, r3
 80042a0:	bf0c      	ite	eq
 80042a2:	2301      	moveq	r3, #1
 80042a4:	2300      	movne	r3, #0
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	461a      	mov	r2, r3
 80042aa:	79fb      	ldrb	r3, [r7, #7]
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d19b      	bne.n	80041e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3720      	adds	r7, #32
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	20000000 	.word	0x20000000

080042c0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b08a      	sub	sp, #40	; 0x28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
 80042cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80042ce:	2300      	movs	r3, #0
 80042d0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80042d2:	f7fe f8f1 	bl	80024b8 <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042da:	1a9b      	subs	r3, r3, r2
 80042dc:	683a      	ldr	r2, [r7, #0]
 80042de:	4413      	add	r3, r2
 80042e0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80042e2:	f7fe f8e9 	bl	80024b8 <HAL_GetTick>
 80042e6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	330c      	adds	r3, #12
 80042ee:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80042f0:	4b3d      	ldr	r3, [pc, #244]	; (80043e8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	4613      	mov	r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	4413      	add	r3, r2
 80042fa:	00da      	lsls	r2, r3, #3
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	0d1b      	lsrs	r3, r3, #20
 8004300:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004302:	fb02 f303 	mul.w	r3, r2, r3
 8004306:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004308:	e060      	b.n	80043cc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004310:	d107      	bne.n	8004322 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d104      	bne.n	8004322 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	781b      	ldrb	r3, [r3, #0]
 800431c:	b2db      	uxtb	r3, r3
 800431e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004320:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004328:	d050      	beq.n	80043cc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800432a:	f7fe f8c5 	bl	80024b8 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	6a3b      	ldr	r3, [r7, #32]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004336:	429a      	cmp	r2, r3
 8004338:	d902      	bls.n	8004340 <SPI_WaitFifoStateUntilTimeout+0x80>
 800433a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433c:	2b00      	cmp	r3, #0
 800433e:	d13d      	bne.n	80043bc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	685a      	ldr	r2, [r3, #4]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800434e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004358:	d111      	bne.n	800437e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004362:	d004      	beq.n	800436e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800436c:	d107      	bne.n	800437e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800437c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004382:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004386:	d10f      	bne.n	80043a8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004396:	601a      	str	r2, [r3, #0]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80043b8:	2303      	movs	r3, #3
 80043ba:	e010      	b.n	80043de <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d101      	bne.n	80043c6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80043c2:	2300      	movs	r3, #0
 80043c4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80043c6:	69bb      	ldr	r3, [r7, #24]
 80043c8:	3b01      	subs	r3, #1
 80043ca:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	689a      	ldr	r2, [r3, #8]
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	4013      	ands	r3, r2
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	429a      	cmp	r2, r3
 80043da:	d196      	bne.n	800430a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80043dc:	2300      	movs	r3, #0
}
 80043de:	4618      	mov	r0, r3
 80043e0:	3728      	adds	r7, #40	; 0x28
 80043e2:	46bd      	mov	sp, r7
 80043e4:	bd80      	pop	{r7, pc}
 80043e6:	bf00      	nop
 80043e8:	20000000 	.word	0x20000000

080043ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b088      	sub	sp, #32
 80043f0:	af02      	add	r7, sp, #8
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	9300      	str	r3, [sp, #0]
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	2200      	movs	r2, #0
 8004400:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f7ff ff5b 	bl	80042c0 <SPI_WaitFifoStateUntilTimeout>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d007      	beq.n	8004420 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004414:	f043 0220 	orr.w	r2, r3, #32
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800441c:	2303      	movs	r3, #3
 800441e:	e046      	b.n	80044ae <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004420:	4b25      	ldr	r3, [pc, #148]	; (80044b8 <SPI_EndRxTxTransaction+0xcc>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a25      	ldr	r2, [pc, #148]	; (80044bc <SPI_EndRxTxTransaction+0xd0>)
 8004426:	fba2 2303 	umull	r2, r3, r2, r3
 800442a:	0d5b      	lsrs	r3, r3, #21
 800442c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004430:	fb02 f303 	mul.w	r3, r2, r3
 8004434:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800443e:	d112      	bne.n	8004466 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	9300      	str	r3, [sp, #0]
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	2200      	movs	r2, #0
 8004448:	2180      	movs	r1, #128	; 0x80
 800444a:	68f8      	ldr	r0, [r7, #12]
 800444c:	f7ff feb0 	bl	80041b0 <SPI_WaitFlagStateUntilTimeout>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d016      	beq.n	8004484 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800445a:	f043 0220 	orr.w	r2, r3, #32
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	e023      	b.n	80044ae <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d00a      	beq.n	8004482 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	3b01      	subs	r3, #1
 8004470:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800447c:	2b80      	cmp	r3, #128	; 0x80
 800447e:	d0f2      	beq.n	8004466 <SPI_EndRxTxTransaction+0x7a>
 8004480:	e000      	b.n	8004484 <SPI_EndRxTxTransaction+0x98>
        break;
 8004482:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	9300      	str	r3, [sp, #0]
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	2200      	movs	r2, #0
 800448c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f7ff ff15 	bl	80042c0 <SPI_WaitFifoStateUntilTimeout>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d007      	beq.n	80044ac <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044a0:	f043 0220 	orr.w	r2, r3, #32
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e000      	b.n	80044ae <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3718      	adds	r7, #24
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	20000000 	.word	0x20000000
 80044bc:	165e9f81 	.word	0x165e9f81

080044c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e049      	b.n	8004566 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d106      	bne.n	80044ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f7fd f8cc 	bl	8001684 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2202      	movs	r2, #2
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	3304      	adds	r3, #4
 80044fc:	4619      	mov	r1, r3
 80044fe:	4610      	mov	r0, r2
 8004500:	f000 f900 	bl	8004704 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3708      	adds	r7, #8
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
	...

08004570 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800457a:	2300      	movs	r3, #0
 800457c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004584:	2b01      	cmp	r3, #1
 8004586:	d101      	bne.n	800458c <HAL_TIM_ConfigClockSource+0x1c>
 8004588:	2302      	movs	r3, #2
 800458a:	e0b4      	b.n	80046f6 <HAL_TIM_ConfigClockSource+0x186>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2202      	movs	r2, #2
 8004598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	689b      	ldr	r3, [r3, #8]
 80045a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80045a4:	68ba      	ldr	r2, [r7, #8]
 80045a6:	4b56      	ldr	r3, [pc, #344]	; (8004700 <HAL_TIM_ConfigClockSource+0x190>)
 80045a8:	4013      	ands	r3, r2
 80045aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045c4:	d03e      	beq.n	8004644 <HAL_TIM_ConfigClockSource+0xd4>
 80045c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045ca:	f200 8087 	bhi.w	80046dc <HAL_TIM_ConfigClockSource+0x16c>
 80045ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045d2:	f000 8086 	beq.w	80046e2 <HAL_TIM_ConfigClockSource+0x172>
 80045d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045da:	d87f      	bhi.n	80046dc <HAL_TIM_ConfigClockSource+0x16c>
 80045dc:	2b70      	cmp	r3, #112	; 0x70
 80045de:	d01a      	beq.n	8004616 <HAL_TIM_ConfigClockSource+0xa6>
 80045e0:	2b70      	cmp	r3, #112	; 0x70
 80045e2:	d87b      	bhi.n	80046dc <HAL_TIM_ConfigClockSource+0x16c>
 80045e4:	2b60      	cmp	r3, #96	; 0x60
 80045e6:	d050      	beq.n	800468a <HAL_TIM_ConfigClockSource+0x11a>
 80045e8:	2b60      	cmp	r3, #96	; 0x60
 80045ea:	d877      	bhi.n	80046dc <HAL_TIM_ConfigClockSource+0x16c>
 80045ec:	2b50      	cmp	r3, #80	; 0x50
 80045ee:	d03c      	beq.n	800466a <HAL_TIM_ConfigClockSource+0xfa>
 80045f0:	2b50      	cmp	r3, #80	; 0x50
 80045f2:	d873      	bhi.n	80046dc <HAL_TIM_ConfigClockSource+0x16c>
 80045f4:	2b40      	cmp	r3, #64	; 0x40
 80045f6:	d058      	beq.n	80046aa <HAL_TIM_ConfigClockSource+0x13a>
 80045f8:	2b40      	cmp	r3, #64	; 0x40
 80045fa:	d86f      	bhi.n	80046dc <HAL_TIM_ConfigClockSource+0x16c>
 80045fc:	2b30      	cmp	r3, #48	; 0x30
 80045fe:	d064      	beq.n	80046ca <HAL_TIM_ConfigClockSource+0x15a>
 8004600:	2b30      	cmp	r3, #48	; 0x30
 8004602:	d86b      	bhi.n	80046dc <HAL_TIM_ConfigClockSource+0x16c>
 8004604:	2b20      	cmp	r3, #32
 8004606:	d060      	beq.n	80046ca <HAL_TIM_ConfigClockSource+0x15a>
 8004608:	2b20      	cmp	r3, #32
 800460a:	d867      	bhi.n	80046dc <HAL_TIM_ConfigClockSource+0x16c>
 800460c:	2b00      	cmp	r3, #0
 800460e:	d05c      	beq.n	80046ca <HAL_TIM_ConfigClockSource+0x15a>
 8004610:	2b10      	cmp	r3, #16
 8004612:	d05a      	beq.n	80046ca <HAL_TIM_ConfigClockSource+0x15a>
 8004614:	e062      	b.n	80046dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004626:	f000 f987 	bl	8004938 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004638:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	609a      	str	r2, [r3, #8]
      break;
 8004642:	e04f      	b.n	80046e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004654:	f000 f970 	bl	8004938 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	689a      	ldr	r2, [r3, #8]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004666:	609a      	str	r2, [r3, #8]
      break;
 8004668:	e03c      	b.n	80046e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004676:	461a      	mov	r2, r3
 8004678:	f000 f8e4 	bl	8004844 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2150      	movs	r1, #80	; 0x50
 8004682:	4618      	mov	r0, r3
 8004684:	f000 f93d 	bl	8004902 <TIM_ITRx_SetConfig>
      break;
 8004688:	e02c      	b.n	80046e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004696:	461a      	mov	r2, r3
 8004698:	f000 f903 	bl	80048a2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2160      	movs	r1, #96	; 0x60
 80046a2:	4618      	mov	r0, r3
 80046a4:	f000 f92d 	bl	8004902 <TIM_ITRx_SetConfig>
      break;
 80046a8:	e01c      	b.n	80046e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80046b6:	461a      	mov	r2, r3
 80046b8:	f000 f8c4 	bl	8004844 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2140      	movs	r1, #64	; 0x40
 80046c2:	4618      	mov	r0, r3
 80046c4:	f000 f91d 	bl	8004902 <TIM_ITRx_SetConfig>
      break;
 80046c8:	e00c      	b.n	80046e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681a      	ldr	r2, [r3, #0]
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4619      	mov	r1, r3
 80046d4:	4610      	mov	r0, r2
 80046d6:	f000 f914 	bl	8004902 <TIM_ITRx_SetConfig>
      break;
 80046da:	e003      	b.n	80046e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80046dc:	2301      	movs	r3, #1
 80046de:	73fb      	strb	r3, [r7, #15]
      break;
 80046e0:	e000      	b.n	80046e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80046e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80046f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	fffeff88 	.word	0xfffeff88

08004704 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004704:	b480      	push	{r7}
 8004706:	b085      	sub	sp, #20
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a40      	ldr	r2, [pc, #256]	; (8004818 <TIM_Base_SetConfig+0x114>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d013      	beq.n	8004744 <TIM_Base_SetConfig+0x40>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004722:	d00f      	beq.n	8004744 <TIM_Base_SetConfig+0x40>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a3d      	ldr	r2, [pc, #244]	; (800481c <TIM_Base_SetConfig+0x118>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d00b      	beq.n	8004744 <TIM_Base_SetConfig+0x40>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	4a3c      	ldr	r2, [pc, #240]	; (8004820 <TIM_Base_SetConfig+0x11c>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d007      	beq.n	8004744 <TIM_Base_SetConfig+0x40>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	4a3b      	ldr	r2, [pc, #236]	; (8004824 <TIM_Base_SetConfig+0x120>)
 8004738:	4293      	cmp	r3, r2
 800473a:	d003      	beq.n	8004744 <TIM_Base_SetConfig+0x40>
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a3a      	ldr	r2, [pc, #232]	; (8004828 <TIM_Base_SetConfig+0x124>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d108      	bne.n	8004756 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800474a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	4313      	orrs	r3, r2
 8004754:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a2f      	ldr	r2, [pc, #188]	; (8004818 <TIM_Base_SetConfig+0x114>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d02b      	beq.n	80047b6 <TIM_Base_SetConfig+0xb2>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004764:	d027      	beq.n	80047b6 <TIM_Base_SetConfig+0xb2>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a2c      	ldr	r2, [pc, #176]	; (800481c <TIM_Base_SetConfig+0x118>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d023      	beq.n	80047b6 <TIM_Base_SetConfig+0xb2>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a2b      	ldr	r2, [pc, #172]	; (8004820 <TIM_Base_SetConfig+0x11c>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d01f      	beq.n	80047b6 <TIM_Base_SetConfig+0xb2>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	4a2a      	ldr	r2, [pc, #168]	; (8004824 <TIM_Base_SetConfig+0x120>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d01b      	beq.n	80047b6 <TIM_Base_SetConfig+0xb2>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	4a29      	ldr	r2, [pc, #164]	; (8004828 <TIM_Base_SetConfig+0x124>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d017      	beq.n	80047b6 <TIM_Base_SetConfig+0xb2>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	4a28      	ldr	r2, [pc, #160]	; (800482c <TIM_Base_SetConfig+0x128>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d013      	beq.n	80047b6 <TIM_Base_SetConfig+0xb2>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	4a27      	ldr	r2, [pc, #156]	; (8004830 <TIM_Base_SetConfig+0x12c>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d00f      	beq.n	80047b6 <TIM_Base_SetConfig+0xb2>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4a26      	ldr	r2, [pc, #152]	; (8004834 <TIM_Base_SetConfig+0x130>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d00b      	beq.n	80047b6 <TIM_Base_SetConfig+0xb2>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	4a25      	ldr	r2, [pc, #148]	; (8004838 <TIM_Base_SetConfig+0x134>)
 80047a2:	4293      	cmp	r3, r2
 80047a4:	d007      	beq.n	80047b6 <TIM_Base_SetConfig+0xb2>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	4a24      	ldr	r2, [pc, #144]	; (800483c <TIM_Base_SetConfig+0x138>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d003      	beq.n	80047b6 <TIM_Base_SetConfig+0xb2>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	4a23      	ldr	r2, [pc, #140]	; (8004840 <TIM_Base_SetConfig+0x13c>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d108      	bne.n	80047c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	68fa      	ldr	r2, [r7, #12]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	4313      	orrs	r3, r2
 80047d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	689a      	ldr	r2, [r3, #8]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a0a      	ldr	r2, [pc, #40]	; (8004818 <TIM_Base_SetConfig+0x114>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d003      	beq.n	80047fc <TIM_Base_SetConfig+0xf8>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	4a0c      	ldr	r2, [pc, #48]	; (8004828 <TIM_Base_SetConfig+0x124>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d103      	bne.n	8004804 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	691a      	ldr	r2, [r3, #16]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	615a      	str	r2, [r3, #20]
}
 800480a:	bf00      	nop
 800480c:	3714      	adds	r7, #20
 800480e:	46bd      	mov	sp, r7
 8004810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004814:	4770      	bx	lr
 8004816:	bf00      	nop
 8004818:	40010000 	.word	0x40010000
 800481c:	40000400 	.word	0x40000400
 8004820:	40000800 	.word	0x40000800
 8004824:	40000c00 	.word	0x40000c00
 8004828:	40010400 	.word	0x40010400
 800482c:	40014000 	.word	0x40014000
 8004830:	40014400 	.word	0x40014400
 8004834:	40014800 	.word	0x40014800
 8004838:	40001800 	.word	0x40001800
 800483c:	40001c00 	.word	0x40001c00
 8004840:	40002000 	.word	0x40002000

08004844 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004844:	b480      	push	{r7}
 8004846:	b087      	sub	sp, #28
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6a1b      	ldr	r3, [r3, #32]
 8004854:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	f023 0201 	bic.w	r2, r3, #1
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	699b      	ldr	r3, [r3, #24]
 8004866:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800486e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	011b      	lsls	r3, r3, #4
 8004874:	693a      	ldr	r2, [r7, #16]
 8004876:	4313      	orrs	r3, r2
 8004878:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	f023 030a 	bic.w	r3, r3, #10
 8004880:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004882:	697a      	ldr	r2, [r7, #20]
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	4313      	orrs	r3, r2
 8004888:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	693a      	ldr	r2, [r7, #16]
 800488e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	697a      	ldr	r2, [r7, #20]
 8004894:	621a      	str	r2, [r3, #32]
}
 8004896:	bf00      	nop
 8004898:	371c      	adds	r7, #28
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr

080048a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048a2:	b480      	push	{r7}
 80048a4:	b087      	sub	sp, #28
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	60f8      	str	r0, [r7, #12]
 80048aa:	60b9      	str	r1, [r7, #8]
 80048ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6a1b      	ldr	r3, [r3, #32]
 80048b2:	f023 0210 	bic.w	r2, r3, #16
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	699b      	ldr	r3, [r3, #24]
 80048be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6a1b      	ldr	r3, [r3, #32]
 80048c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048c6:	697b      	ldr	r3, [r7, #20]
 80048c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80048cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	031b      	lsls	r3, r3, #12
 80048d2:	697a      	ldr	r2, [r7, #20]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80048de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	011b      	lsls	r3, r3, #4
 80048e4:	693a      	ldr	r2, [r7, #16]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	697a      	ldr	r2, [r7, #20]
 80048ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	693a      	ldr	r2, [r7, #16]
 80048f4:	621a      	str	r2, [r3, #32]
}
 80048f6:	bf00      	nop
 80048f8:	371c      	adds	r7, #28
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr

08004902 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004902:	b480      	push	{r7}
 8004904:	b085      	sub	sp, #20
 8004906:	af00      	add	r7, sp, #0
 8004908:	6078      	str	r0, [r7, #4]
 800490a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004918:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800491a:	683a      	ldr	r2, [r7, #0]
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	4313      	orrs	r3, r2
 8004920:	f043 0307 	orr.w	r3, r3, #7
 8004924:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	68fa      	ldr	r2, [r7, #12]
 800492a:	609a      	str	r2, [r3, #8]
}
 800492c:	bf00      	nop
 800492e:	3714      	adds	r7, #20
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr

08004938 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004938:	b480      	push	{r7}
 800493a:	b087      	sub	sp, #28
 800493c:	af00      	add	r7, sp, #0
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]
 8004944:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004952:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	021a      	lsls	r2, r3, #8
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	431a      	orrs	r2, r3
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	4313      	orrs	r3, r2
 8004960:	697a      	ldr	r2, [r7, #20]
 8004962:	4313      	orrs	r3, r2
 8004964:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	697a      	ldr	r2, [r7, #20]
 800496a:	609a      	str	r2, [r3, #8]
}
 800496c:	bf00      	nop
 800496e:	371c      	adds	r7, #28
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr

08004978 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004978:	b480      	push	{r7}
 800497a:	b085      	sub	sp, #20
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004988:	2b01      	cmp	r3, #1
 800498a:	d101      	bne.n	8004990 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800498c:	2302      	movs	r3, #2
 800498e:	e06d      	b.n	8004a6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2202      	movs	r2, #2
 800499c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a30      	ldr	r2, [pc, #192]	; (8004a78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d004      	beq.n	80049c4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a2f      	ldr	r2, [pc, #188]	; (8004a7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d108      	bne.n	80049d6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80049ca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	68fa      	ldr	r2, [r7, #12]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049dc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68fa      	ldr	r2, [r7, #12]
 80049ee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a20      	ldr	r2, [pc, #128]	; (8004a78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d022      	beq.n	8004a40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a02:	d01d      	beq.n	8004a40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a1d      	ldr	r2, [pc, #116]	; (8004a80 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d018      	beq.n	8004a40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a1c      	ldr	r2, [pc, #112]	; (8004a84 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d013      	beq.n	8004a40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a1a      	ldr	r2, [pc, #104]	; (8004a88 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d00e      	beq.n	8004a40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a15      	ldr	r2, [pc, #84]	; (8004a7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d009      	beq.n	8004a40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a16      	ldr	r2, [pc, #88]	; (8004a8c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d004      	beq.n	8004a40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a15      	ldr	r2, [pc, #84]	; (8004a90 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d10c      	bne.n	8004a5a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a46:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	68ba      	ldr	r2, [r7, #8]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68ba      	ldr	r2, [r7, #8]
 8004a58:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a6a:	2300      	movs	r3, #0
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3714      	adds	r7, #20
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr
 8004a78:	40010000 	.word	0x40010000
 8004a7c:	40010400 	.word	0x40010400
 8004a80:	40000400 	.word	0x40000400
 8004a84:	40000800 	.word	0x40000800
 8004a88:	40000c00 	.word	0x40000c00
 8004a8c:	40014000 	.word	0x40014000
 8004a90:	40001800 	.word	0x40001800

08004a94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d101      	bne.n	8004aa6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e040      	b.n	8004b28 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d106      	bne.n	8004abc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f7fc fe34 	bl	8001724 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2224      	movs	r2, #36	; 0x24
 8004ac0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f022 0201 	bic.w	r2, r2, #1
 8004ad0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f000 f82c 	bl	8004b30 <UART_SetConfig>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d101      	bne.n	8004ae2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e022      	b.n	8004b28 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d002      	beq.n	8004af0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 fa84 	bl	8004ff8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	685a      	ldr	r2, [r3, #4]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004afe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	689a      	ldr	r2, [r3, #8]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b0e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f042 0201 	orr.w	r2, r2, #1
 8004b1e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f000 fb0b 	bl	800513c <UART_CheckIdleState>
 8004b26:	4603      	mov	r3, r0
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3708      	adds	r7, #8
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b088      	sub	sp, #32
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	689a      	ldr	r2, [r3, #8]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	431a      	orrs	r2, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	431a      	orrs	r2, r3
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	69db      	ldr	r3, [r3, #28]
 8004b50:	4313      	orrs	r3, r2
 8004b52:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	4ba6      	ldr	r3, [pc, #664]	; (8004df4 <UART_SetConfig+0x2c4>)
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	6812      	ldr	r2, [r2, #0]
 8004b62:	6979      	ldr	r1, [r7, #20]
 8004b64:	430b      	orrs	r3, r1
 8004b66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	68da      	ldr	r2, [r3, #12]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	430a      	orrs	r2, r1
 8004b7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6a1b      	ldr	r3, [r3, #32]
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	697a      	ldr	r2, [r7, #20]
 8004b9e:	430a      	orrs	r2, r1
 8004ba0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a94      	ldr	r2, [pc, #592]	; (8004df8 <UART_SetConfig+0x2c8>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d120      	bne.n	8004bee <UART_SetConfig+0xbe>
 8004bac:	4b93      	ldr	r3, [pc, #588]	; (8004dfc <UART_SetConfig+0x2cc>)
 8004bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bb2:	f003 0303 	and.w	r3, r3, #3
 8004bb6:	2b03      	cmp	r3, #3
 8004bb8:	d816      	bhi.n	8004be8 <UART_SetConfig+0xb8>
 8004bba:	a201      	add	r2, pc, #4	; (adr r2, 8004bc0 <UART_SetConfig+0x90>)
 8004bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bc0:	08004bd1 	.word	0x08004bd1
 8004bc4:	08004bdd 	.word	0x08004bdd
 8004bc8:	08004bd7 	.word	0x08004bd7
 8004bcc:	08004be3 	.word	0x08004be3
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	77fb      	strb	r3, [r7, #31]
 8004bd4:	e150      	b.n	8004e78 <UART_SetConfig+0x348>
 8004bd6:	2302      	movs	r3, #2
 8004bd8:	77fb      	strb	r3, [r7, #31]
 8004bda:	e14d      	b.n	8004e78 <UART_SetConfig+0x348>
 8004bdc:	2304      	movs	r3, #4
 8004bde:	77fb      	strb	r3, [r7, #31]
 8004be0:	e14a      	b.n	8004e78 <UART_SetConfig+0x348>
 8004be2:	2308      	movs	r3, #8
 8004be4:	77fb      	strb	r3, [r7, #31]
 8004be6:	e147      	b.n	8004e78 <UART_SetConfig+0x348>
 8004be8:	2310      	movs	r3, #16
 8004bea:	77fb      	strb	r3, [r7, #31]
 8004bec:	e144      	b.n	8004e78 <UART_SetConfig+0x348>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a83      	ldr	r2, [pc, #524]	; (8004e00 <UART_SetConfig+0x2d0>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d132      	bne.n	8004c5e <UART_SetConfig+0x12e>
 8004bf8:	4b80      	ldr	r3, [pc, #512]	; (8004dfc <UART_SetConfig+0x2cc>)
 8004bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bfe:	f003 030c 	and.w	r3, r3, #12
 8004c02:	2b0c      	cmp	r3, #12
 8004c04:	d828      	bhi.n	8004c58 <UART_SetConfig+0x128>
 8004c06:	a201      	add	r2, pc, #4	; (adr r2, 8004c0c <UART_SetConfig+0xdc>)
 8004c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c0c:	08004c41 	.word	0x08004c41
 8004c10:	08004c59 	.word	0x08004c59
 8004c14:	08004c59 	.word	0x08004c59
 8004c18:	08004c59 	.word	0x08004c59
 8004c1c:	08004c4d 	.word	0x08004c4d
 8004c20:	08004c59 	.word	0x08004c59
 8004c24:	08004c59 	.word	0x08004c59
 8004c28:	08004c59 	.word	0x08004c59
 8004c2c:	08004c47 	.word	0x08004c47
 8004c30:	08004c59 	.word	0x08004c59
 8004c34:	08004c59 	.word	0x08004c59
 8004c38:	08004c59 	.word	0x08004c59
 8004c3c:	08004c53 	.word	0x08004c53
 8004c40:	2300      	movs	r3, #0
 8004c42:	77fb      	strb	r3, [r7, #31]
 8004c44:	e118      	b.n	8004e78 <UART_SetConfig+0x348>
 8004c46:	2302      	movs	r3, #2
 8004c48:	77fb      	strb	r3, [r7, #31]
 8004c4a:	e115      	b.n	8004e78 <UART_SetConfig+0x348>
 8004c4c:	2304      	movs	r3, #4
 8004c4e:	77fb      	strb	r3, [r7, #31]
 8004c50:	e112      	b.n	8004e78 <UART_SetConfig+0x348>
 8004c52:	2308      	movs	r3, #8
 8004c54:	77fb      	strb	r3, [r7, #31]
 8004c56:	e10f      	b.n	8004e78 <UART_SetConfig+0x348>
 8004c58:	2310      	movs	r3, #16
 8004c5a:	77fb      	strb	r3, [r7, #31]
 8004c5c:	e10c      	b.n	8004e78 <UART_SetConfig+0x348>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a68      	ldr	r2, [pc, #416]	; (8004e04 <UART_SetConfig+0x2d4>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d120      	bne.n	8004caa <UART_SetConfig+0x17a>
 8004c68:	4b64      	ldr	r3, [pc, #400]	; (8004dfc <UART_SetConfig+0x2cc>)
 8004c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c6e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004c72:	2b30      	cmp	r3, #48	; 0x30
 8004c74:	d013      	beq.n	8004c9e <UART_SetConfig+0x16e>
 8004c76:	2b30      	cmp	r3, #48	; 0x30
 8004c78:	d814      	bhi.n	8004ca4 <UART_SetConfig+0x174>
 8004c7a:	2b20      	cmp	r3, #32
 8004c7c:	d009      	beq.n	8004c92 <UART_SetConfig+0x162>
 8004c7e:	2b20      	cmp	r3, #32
 8004c80:	d810      	bhi.n	8004ca4 <UART_SetConfig+0x174>
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d002      	beq.n	8004c8c <UART_SetConfig+0x15c>
 8004c86:	2b10      	cmp	r3, #16
 8004c88:	d006      	beq.n	8004c98 <UART_SetConfig+0x168>
 8004c8a:	e00b      	b.n	8004ca4 <UART_SetConfig+0x174>
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	77fb      	strb	r3, [r7, #31]
 8004c90:	e0f2      	b.n	8004e78 <UART_SetConfig+0x348>
 8004c92:	2302      	movs	r3, #2
 8004c94:	77fb      	strb	r3, [r7, #31]
 8004c96:	e0ef      	b.n	8004e78 <UART_SetConfig+0x348>
 8004c98:	2304      	movs	r3, #4
 8004c9a:	77fb      	strb	r3, [r7, #31]
 8004c9c:	e0ec      	b.n	8004e78 <UART_SetConfig+0x348>
 8004c9e:	2308      	movs	r3, #8
 8004ca0:	77fb      	strb	r3, [r7, #31]
 8004ca2:	e0e9      	b.n	8004e78 <UART_SetConfig+0x348>
 8004ca4:	2310      	movs	r3, #16
 8004ca6:	77fb      	strb	r3, [r7, #31]
 8004ca8:	e0e6      	b.n	8004e78 <UART_SetConfig+0x348>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a56      	ldr	r2, [pc, #344]	; (8004e08 <UART_SetConfig+0x2d8>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d120      	bne.n	8004cf6 <UART_SetConfig+0x1c6>
 8004cb4:	4b51      	ldr	r3, [pc, #324]	; (8004dfc <UART_SetConfig+0x2cc>)
 8004cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cba:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004cbe:	2bc0      	cmp	r3, #192	; 0xc0
 8004cc0:	d013      	beq.n	8004cea <UART_SetConfig+0x1ba>
 8004cc2:	2bc0      	cmp	r3, #192	; 0xc0
 8004cc4:	d814      	bhi.n	8004cf0 <UART_SetConfig+0x1c0>
 8004cc6:	2b80      	cmp	r3, #128	; 0x80
 8004cc8:	d009      	beq.n	8004cde <UART_SetConfig+0x1ae>
 8004cca:	2b80      	cmp	r3, #128	; 0x80
 8004ccc:	d810      	bhi.n	8004cf0 <UART_SetConfig+0x1c0>
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d002      	beq.n	8004cd8 <UART_SetConfig+0x1a8>
 8004cd2:	2b40      	cmp	r3, #64	; 0x40
 8004cd4:	d006      	beq.n	8004ce4 <UART_SetConfig+0x1b4>
 8004cd6:	e00b      	b.n	8004cf0 <UART_SetConfig+0x1c0>
 8004cd8:	2300      	movs	r3, #0
 8004cda:	77fb      	strb	r3, [r7, #31]
 8004cdc:	e0cc      	b.n	8004e78 <UART_SetConfig+0x348>
 8004cde:	2302      	movs	r3, #2
 8004ce0:	77fb      	strb	r3, [r7, #31]
 8004ce2:	e0c9      	b.n	8004e78 <UART_SetConfig+0x348>
 8004ce4:	2304      	movs	r3, #4
 8004ce6:	77fb      	strb	r3, [r7, #31]
 8004ce8:	e0c6      	b.n	8004e78 <UART_SetConfig+0x348>
 8004cea:	2308      	movs	r3, #8
 8004cec:	77fb      	strb	r3, [r7, #31]
 8004cee:	e0c3      	b.n	8004e78 <UART_SetConfig+0x348>
 8004cf0:	2310      	movs	r3, #16
 8004cf2:	77fb      	strb	r3, [r7, #31]
 8004cf4:	e0c0      	b.n	8004e78 <UART_SetConfig+0x348>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a44      	ldr	r2, [pc, #272]	; (8004e0c <UART_SetConfig+0x2dc>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d125      	bne.n	8004d4c <UART_SetConfig+0x21c>
 8004d00:	4b3e      	ldr	r3, [pc, #248]	; (8004dfc <UART_SetConfig+0x2cc>)
 8004d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d0e:	d017      	beq.n	8004d40 <UART_SetConfig+0x210>
 8004d10:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004d14:	d817      	bhi.n	8004d46 <UART_SetConfig+0x216>
 8004d16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d1a:	d00b      	beq.n	8004d34 <UART_SetConfig+0x204>
 8004d1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d20:	d811      	bhi.n	8004d46 <UART_SetConfig+0x216>
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d003      	beq.n	8004d2e <UART_SetConfig+0x1fe>
 8004d26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d2a:	d006      	beq.n	8004d3a <UART_SetConfig+0x20a>
 8004d2c:	e00b      	b.n	8004d46 <UART_SetConfig+0x216>
 8004d2e:	2300      	movs	r3, #0
 8004d30:	77fb      	strb	r3, [r7, #31]
 8004d32:	e0a1      	b.n	8004e78 <UART_SetConfig+0x348>
 8004d34:	2302      	movs	r3, #2
 8004d36:	77fb      	strb	r3, [r7, #31]
 8004d38:	e09e      	b.n	8004e78 <UART_SetConfig+0x348>
 8004d3a:	2304      	movs	r3, #4
 8004d3c:	77fb      	strb	r3, [r7, #31]
 8004d3e:	e09b      	b.n	8004e78 <UART_SetConfig+0x348>
 8004d40:	2308      	movs	r3, #8
 8004d42:	77fb      	strb	r3, [r7, #31]
 8004d44:	e098      	b.n	8004e78 <UART_SetConfig+0x348>
 8004d46:	2310      	movs	r3, #16
 8004d48:	77fb      	strb	r3, [r7, #31]
 8004d4a:	e095      	b.n	8004e78 <UART_SetConfig+0x348>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a2f      	ldr	r2, [pc, #188]	; (8004e10 <UART_SetConfig+0x2e0>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d125      	bne.n	8004da2 <UART_SetConfig+0x272>
 8004d56:	4b29      	ldr	r3, [pc, #164]	; (8004dfc <UART_SetConfig+0x2cc>)
 8004d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d5c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004d60:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004d64:	d017      	beq.n	8004d96 <UART_SetConfig+0x266>
 8004d66:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004d6a:	d817      	bhi.n	8004d9c <UART_SetConfig+0x26c>
 8004d6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d70:	d00b      	beq.n	8004d8a <UART_SetConfig+0x25a>
 8004d72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d76:	d811      	bhi.n	8004d9c <UART_SetConfig+0x26c>
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d003      	beq.n	8004d84 <UART_SetConfig+0x254>
 8004d7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d80:	d006      	beq.n	8004d90 <UART_SetConfig+0x260>
 8004d82:	e00b      	b.n	8004d9c <UART_SetConfig+0x26c>
 8004d84:	2301      	movs	r3, #1
 8004d86:	77fb      	strb	r3, [r7, #31]
 8004d88:	e076      	b.n	8004e78 <UART_SetConfig+0x348>
 8004d8a:	2302      	movs	r3, #2
 8004d8c:	77fb      	strb	r3, [r7, #31]
 8004d8e:	e073      	b.n	8004e78 <UART_SetConfig+0x348>
 8004d90:	2304      	movs	r3, #4
 8004d92:	77fb      	strb	r3, [r7, #31]
 8004d94:	e070      	b.n	8004e78 <UART_SetConfig+0x348>
 8004d96:	2308      	movs	r3, #8
 8004d98:	77fb      	strb	r3, [r7, #31]
 8004d9a:	e06d      	b.n	8004e78 <UART_SetConfig+0x348>
 8004d9c:	2310      	movs	r3, #16
 8004d9e:	77fb      	strb	r3, [r7, #31]
 8004da0:	e06a      	b.n	8004e78 <UART_SetConfig+0x348>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	4a1b      	ldr	r2, [pc, #108]	; (8004e14 <UART_SetConfig+0x2e4>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d138      	bne.n	8004e1e <UART_SetConfig+0x2ee>
 8004dac:	4b13      	ldr	r3, [pc, #76]	; (8004dfc <UART_SetConfig+0x2cc>)
 8004dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004db2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004db6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004dba:	d017      	beq.n	8004dec <UART_SetConfig+0x2bc>
 8004dbc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004dc0:	d82a      	bhi.n	8004e18 <UART_SetConfig+0x2e8>
 8004dc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004dc6:	d00b      	beq.n	8004de0 <UART_SetConfig+0x2b0>
 8004dc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004dcc:	d824      	bhi.n	8004e18 <UART_SetConfig+0x2e8>
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d003      	beq.n	8004dda <UART_SetConfig+0x2aa>
 8004dd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dd6:	d006      	beq.n	8004de6 <UART_SetConfig+0x2b6>
 8004dd8:	e01e      	b.n	8004e18 <UART_SetConfig+0x2e8>
 8004dda:	2300      	movs	r3, #0
 8004ddc:	77fb      	strb	r3, [r7, #31]
 8004dde:	e04b      	b.n	8004e78 <UART_SetConfig+0x348>
 8004de0:	2302      	movs	r3, #2
 8004de2:	77fb      	strb	r3, [r7, #31]
 8004de4:	e048      	b.n	8004e78 <UART_SetConfig+0x348>
 8004de6:	2304      	movs	r3, #4
 8004de8:	77fb      	strb	r3, [r7, #31]
 8004dea:	e045      	b.n	8004e78 <UART_SetConfig+0x348>
 8004dec:	2308      	movs	r3, #8
 8004dee:	77fb      	strb	r3, [r7, #31]
 8004df0:	e042      	b.n	8004e78 <UART_SetConfig+0x348>
 8004df2:	bf00      	nop
 8004df4:	efff69f3 	.word	0xefff69f3
 8004df8:	40011000 	.word	0x40011000
 8004dfc:	40023800 	.word	0x40023800
 8004e00:	40004400 	.word	0x40004400
 8004e04:	40004800 	.word	0x40004800
 8004e08:	40004c00 	.word	0x40004c00
 8004e0c:	40005000 	.word	0x40005000
 8004e10:	40011400 	.word	0x40011400
 8004e14:	40007800 	.word	0x40007800
 8004e18:	2310      	movs	r3, #16
 8004e1a:	77fb      	strb	r3, [r7, #31]
 8004e1c:	e02c      	b.n	8004e78 <UART_SetConfig+0x348>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a72      	ldr	r2, [pc, #456]	; (8004fec <UART_SetConfig+0x4bc>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d125      	bne.n	8004e74 <UART_SetConfig+0x344>
 8004e28:	4b71      	ldr	r3, [pc, #452]	; (8004ff0 <UART_SetConfig+0x4c0>)
 8004e2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e2e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004e32:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004e36:	d017      	beq.n	8004e68 <UART_SetConfig+0x338>
 8004e38:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004e3c:	d817      	bhi.n	8004e6e <UART_SetConfig+0x33e>
 8004e3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e42:	d00b      	beq.n	8004e5c <UART_SetConfig+0x32c>
 8004e44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e48:	d811      	bhi.n	8004e6e <UART_SetConfig+0x33e>
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d003      	beq.n	8004e56 <UART_SetConfig+0x326>
 8004e4e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e52:	d006      	beq.n	8004e62 <UART_SetConfig+0x332>
 8004e54:	e00b      	b.n	8004e6e <UART_SetConfig+0x33e>
 8004e56:	2300      	movs	r3, #0
 8004e58:	77fb      	strb	r3, [r7, #31]
 8004e5a:	e00d      	b.n	8004e78 <UART_SetConfig+0x348>
 8004e5c:	2302      	movs	r3, #2
 8004e5e:	77fb      	strb	r3, [r7, #31]
 8004e60:	e00a      	b.n	8004e78 <UART_SetConfig+0x348>
 8004e62:	2304      	movs	r3, #4
 8004e64:	77fb      	strb	r3, [r7, #31]
 8004e66:	e007      	b.n	8004e78 <UART_SetConfig+0x348>
 8004e68:	2308      	movs	r3, #8
 8004e6a:	77fb      	strb	r3, [r7, #31]
 8004e6c:	e004      	b.n	8004e78 <UART_SetConfig+0x348>
 8004e6e:	2310      	movs	r3, #16
 8004e70:	77fb      	strb	r3, [r7, #31]
 8004e72:	e001      	b.n	8004e78 <UART_SetConfig+0x348>
 8004e74:	2310      	movs	r3, #16
 8004e76:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	69db      	ldr	r3, [r3, #28]
 8004e7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e80:	d15b      	bne.n	8004f3a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004e82:	7ffb      	ldrb	r3, [r7, #31]
 8004e84:	2b08      	cmp	r3, #8
 8004e86:	d828      	bhi.n	8004eda <UART_SetConfig+0x3aa>
 8004e88:	a201      	add	r2, pc, #4	; (adr r2, 8004e90 <UART_SetConfig+0x360>)
 8004e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e8e:	bf00      	nop
 8004e90:	08004eb5 	.word	0x08004eb5
 8004e94:	08004ebd 	.word	0x08004ebd
 8004e98:	08004ec5 	.word	0x08004ec5
 8004e9c:	08004edb 	.word	0x08004edb
 8004ea0:	08004ecb 	.word	0x08004ecb
 8004ea4:	08004edb 	.word	0x08004edb
 8004ea8:	08004edb 	.word	0x08004edb
 8004eac:	08004edb 	.word	0x08004edb
 8004eb0:	08004ed3 	.word	0x08004ed3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004eb4:	f7fe fae8 	bl	8003488 <HAL_RCC_GetPCLK1Freq>
 8004eb8:	61b8      	str	r0, [r7, #24]
        break;
 8004eba:	e013      	b.n	8004ee4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ebc:	f7fe faf8 	bl	80034b0 <HAL_RCC_GetPCLK2Freq>
 8004ec0:	61b8      	str	r0, [r7, #24]
        break;
 8004ec2:	e00f      	b.n	8004ee4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ec4:	4b4b      	ldr	r3, [pc, #300]	; (8004ff4 <UART_SetConfig+0x4c4>)
 8004ec6:	61bb      	str	r3, [r7, #24]
        break;
 8004ec8:	e00c      	b.n	8004ee4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004eca:	f7fe f9cb 	bl	8003264 <HAL_RCC_GetSysClockFreq>
 8004ece:	61b8      	str	r0, [r7, #24]
        break;
 8004ed0:	e008      	b.n	8004ee4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ed2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ed6:	61bb      	str	r3, [r7, #24]
        break;
 8004ed8:	e004      	b.n	8004ee4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8004eda:	2300      	movs	r3, #0
 8004edc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	77bb      	strb	r3, [r7, #30]
        break;
 8004ee2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d074      	beq.n	8004fd4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004eea:	69bb      	ldr	r3, [r7, #24]
 8004eec:	005a      	lsls	r2, r3, #1
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	085b      	lsrs	r3, r3, #1
 8004ef4:	441a      	add	r2, r3
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004efe:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	2b0f      	cmp	r3, #15
 8004f04:	d916      	bls.n	8004f34 <UART_SetConfig+0x404>
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f0c:	d212      	bcs.n	8004f34 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	f023 030f 	bic.w	r3, r3, #15
 8004f16:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	085b      	lsrs	r3, r3, #1
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	f003 0307 	and.w	r3, r3, #7
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	89fb      	ldrh	r3, [r7, #14]
 8004f26:	4313      	orrs	r3, r2
 8004f28:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	89fa      	ldrh	r2, [r7, #14]
 8004f30:	60da      	str	r2, [r3, #12]
 8004f32:	e04f      	b.n	8004fd4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	77bb      	strb	r3, [r7, #30]
 8004f38:	e04c      	b.n	8004fd4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f3a:	7ffb      	ldrb	r3, [r7, #31]
 8004f3c:	2b08      	cmp	r3, #8
 8004f3e:	d828      	bhi.n	8004f92 <UART_SetConfig+0x462>
 8004f40:	a201      	add	r2, pc, #4	; (adr r2, 8004f48 <UART_SetConfig+0x418>)
 8004f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f46:	bf00      	nop
 8004f48:	08004f6d 	.word	0x08004f6d
 8004f4c:	08004f75 	.word	0x08004f75
 8004f50:	08004f7d 	.word	0x08004f7d
 8004f54:	08004f93 	.word	0x08004f93
 8004f58:	08004f83 	.word	0x08004f83
 8004f5c:	08004f93 	.word	0x08004f93
 8004f60:	08004f93 	.word	0x08004f93
 8004f64:	08004f93 	.word	0x08004f93
 8004f68:	08004f8b 	.word	0x08004f8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f6c:	f7fe fa8c 	bl	8003488 <HAL_RCC_GetPCLK1Freq>
 8004f70:	61b8      	str	r0, [r7, #24]
        break;
 8004f72:	e013      	b.n	8004f9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f74:	f7fe fa9c 	bl	80034b0 <HAL_RCC_GetPCLK2Freq>
 8004f78:	61b8      	str	r0, [r7, #24]
        break;
 8004f7a:	e00f      	b.n	8004f9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f7c:	4b1d      	ldr	r3, [pc, #116]	; (8004ff4 <UART_SetConfig+0x4c4>)
 8004f7e:	61bb      	str	r3, [r7, #24]
        break;
 8004f80:	e00c      	b.n	8004f9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f82:	f7fe f96f 	bl	8003264 <HAL_RCC_GetSysClockFreq>
 8004f86:	61b8      	str	r0, [r7, #24]
        break;
 8004f88:	e008      	b.n	8004f9c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f8e:	61bb      	str	r3, [r7, #24]
        break;
 8004f90:	e004      	b.n	8004f9c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004f92:	2300      	movs	r3, #0
 8004f94:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	77bb      	strb	r3, [r7, #30]
        break;
 8004f9a:	bf00      	nop
    }

    if (pclk != 0U)
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d018      	beq.n	8004fd4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	085a      	lsrs	r2, r3, #1
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	441a      	add	r2, r3
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fb4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	2b0f      	cmp	r3, #15
 8004fba:	d909      	bls.n	8004fd0 <UART_SetConfig+0x4a0>
 8004fbc:	693b      	ldr	r3, [r7, #16]
 8004fbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004fc2:	d205      	bcs.n	8004fd0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	60da      	str	r2, [r3, #12]
 8004fce:	e001      	b.n	8004fd4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004fe0:	7fbb      	ldrb	r3, [r7, #30]
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3720      	adds	r7, #32
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	40007c00 	.word	0x40007c00
 8004ff0:	40023800 	.word	0x40023800
 8004ff4:	00f42400 	.word	0x00f42400

08004ff8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005004:	f003 0301 	and.w	r3, r3, #1
 8005008:	2b00      	cmp	r3, #0
 800500a:	d00a      	beq.n	8005022 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	685b      	ldr	r3, [r3, #4]
 8005012:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	430a      	orrs	r2, r1
 8005020:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d00a      	beq.n	8005044 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	430a      	orrs	r2, r1
 8005042:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005048:	f003 0304 	and.w	r3, r3, #4
 800504c:	2b00      	cmp	r3, #0
 800504e:	d00a      	beq.n	8005066 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	430a      	orrs	r2, r1
 8005064:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800506a:	f003 0308 	and.w	r3, r3, #8
 800506e:	2b00      	cmp	r3, #0
 8005070:	d00a      	beq.n	8005088 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	430a      	orrs	r2, r1
 8005086:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508c:	f003 0310 	and.w	r3, r3, #16
 8005090:	2b00      	cmp	r3, #0
 8005092:	d00a      	beq.n	80050aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	430a      	orrs	r2, r1
 80050a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ae:	f003 0320 	and.w	r3, r3, #32
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d00a      	beq.n	80050cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	430a      	orrs	r2, r1
 80050ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d01a      	beq.n	800510e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	430a      	orrs	r2, r1
 80050ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050f6:	d10a      	bne.n	800510e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00a      	beq.n	8005130 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	430a      	orrs	r2, r1
 800512e:	605a      	str	r2, [r3, #4]
  }
}
 8005130:	bf00      	nop
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b086      	sub	sp, #24
 8005140:	af02      	add	r7, sp, #8
 8005142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2200      	movs	r2, #0
 8005148:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800514c:	f7fd f9b4 	bl	80024b8 <HAL_GetTick>
 8005150:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f003 0308 	and.w	r3, r3, #8
 800515c:	2b08      	cmp	r3, #8
 800515e:	d10e      	bne.n	800517e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005160:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005164:	9300      	str	r3, [sp, #0]
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2200      	movs	r2, #0
 800516a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 f831 	bl	80051d6 <UART_WaitOnFlagUntilTimeout>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d001      	beq.n	800517e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800517a:	2303      	movs	r3, #3
 800517c:	e027      	b.n	80051ce <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0304 	and.w	r3, r3, #4
 8005188:	2b04      	cmp	r3, #4
 800518a:	d10e      	bne.n	80051aa <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800518c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005190:	9300      	str	r3, [sp, #0]
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2200      	movs	r2, #0
 8005196:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 f81b 	bl	80051d6 <UART_WaitOnFlagUntilTimeout>
 80051a0:	4603      	mov	r3, r0
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d001      	beq.n	80051aa <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051a6:	2303      	movs	r3, #3
 80051a8:	e011      	b.n	80051ce <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2220      	movs	r2, #32
 80051ae:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2220      	movs	r2, #32
 80051b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80051cc:	2300      	movs	r3, #0
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3710      	adds	r7, #16
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}

080051d6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80051d6:	b580      	push	{r7, lr}
 80051d8:	b09c      	sub	sp, #112	; 0x70
 80051da:	af00      	add	r7, sp, #0
 80051dc:	60f8      	str	r0, [r7, #12]
 80051de:	60b9      	str	r1, [r7, #8]
 80051e0:	603b      	str	r3, [r7, #0]
 80051e2:	4613      	mov	r3, r2
 80051e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051e6:	e0a7      	b.n	8005338 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80051ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051ee:	f000 80a3 	beq.w	8005338 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051f2:	f7fd f961 	bl	80024b8 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80051fe:	429a      	cmp	r2, r3
 8005200:	d302      	bcc.n	8005208 <UART_WaitOnFlagUntilTimeout+0x32>
 8005202:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005204:	2b00      	cmp	r3, #0
 8005206:	d13f      	bne.n	8005288 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800520e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005210:	e853 3f00 	ldrex	r3, [r3]
 8005214:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005216:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005218:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800521c:	667b      	str	r3, [r7, #100]	; 0x64
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	461a      	mov	r2, r3
 8005224:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005226:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005228:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800522a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800522c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800522e:	e841 2300 	strex	r3, r2, [r1]
 8005232:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005234:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005236:	2b00      	cmp	r3, #0
 8005238:	d1e6      	bne.n	8005208 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	3308      	adds	r3, #8
 8005240:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005242:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005244:	e853 3f00 	ldrex	r3, [r3]
 8005248:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800524a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800524c:	f023 0301 	bic.w	r3, r3, #1
 8005250:	663b      	str	r3, [r7, #96]	; 0x60
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	3308      	adds	r3, #8
 8005258:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800525a:	64ba      	str	r2, [r7, #72]	; 0x48
 800525c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800525e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005260:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005262:	e841 2300 	strex	r3, r2, [r1]
 8005266:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005268:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800526a:	2b00      	cmp	r3, #0
 800526c:	d1e5      	bne.n	800523a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2220      	movs	r2, #32
 8005272:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2220      	movs	r2, #32
 8005278:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8005284:	2303      	movs	r3, #3
 8005286:	e068      	b.n	800535a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	f003 0304 	and.w	r3, r3, #4
 8005292:	2b00      	cmp	r3, #0
 8005294:	d050      	beq.n	8005338 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	69db      	ldr	r3, [r3, #28]
 800529c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052a4:	d148      	bne.n	8005338 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80052ae:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b8:	e853 3f00 	ldrex	r3, [r3]
 80052bc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80052be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80052c4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	461a      	mov	r2, r3
 80052cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80052ce:	637b      	str	r3, [r7, #52]	; 0x34
 80052d0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80052d4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80052d6:	e841 2300 	strex	r3, r2, [r1]
 80052da:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80052dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d1e6      	bne.n	80052b0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	3308      	adds	r3, #8
 80052e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	e853 3f00 	ldrex	r3, [r3]
 80052f0:	613b      	str	r3, [r7, #16]
   return(result);
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	f023 0301 	bic.w	r3, r3, #1
 80052f8:	66bb      	str	r3, [r7, #104]	; 0x68
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	3308      	adds	r3, #8
 8005300:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005302:	623a      	str	r2, [r7, #32]
 8005304:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005306:	69f9      	ldr	r1, [r7, #28]
 8005308:	6a3a      	ldr	r2, [r7, #32]
 800530a:	e841 2300 	strex	r3, r2, [r1]
 800530e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005310:	69bb      	ldr	r3, [r7, #24]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d1e5      	bne.n	80052e2 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2220      	movs	r2, #32
 800531a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2220      	movs	r2, #32
 8005320:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2220      	movs	r2, #32
 8005328:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005334:	2303      	movs	r3, #3
 8005336:	e010      	b.n	800535a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	69da      	ldr	r2, [r3, #28]
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	4013      	ands	r3, r2
 8005342:	68ba      	ldr	r2, [r7, #8]
 8005344:	429a      	cmp	r2, r3
 8005346:	bf0c      	ite	eq
 8005348:	2301      	moveq	r3, #1
 800534a:	2300      	movne	r3, #0
 800534c:	b2db      	uxtb	r3, r3
 800534e:	461a      	mov	r2, r3
 8005350:	79fb      	ldrb	r3, [r7, #7]
 8005352:	429a      	cmp	r2, r3
 8005354:	f43f af48 	beq.w	80051e8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005358:	2300      	movs	r3, #0
}
 800535a:	4618      	mov	r0, r3
 800535c:	3770      	adds	r7, #112	; 0x70
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}

08005362 <__cvt>:
 8005362:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005364:	ed2d 8b02 	vpush	{d8}
 8005368:	eeb0 8b40 	vmov.f64	d8, d0
 800536c:	b085      	sub	sp, #20
 800536e:	4617      	mov	r7, r2
 8005370:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8005372:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005374:	ee18 2a90 	vmov	r2, s17
 8005378:	f025 0520 	bic.w	r5, r5, #32
 800537c:	2a00      	cmp	r2, #0
 800537e:	bfb6      	itet	lt
 8005380:	222d      	movlt	r2, #45	; 0x2d
 8005382:	2200      	movge	r2, #0
 8005384:	eeb1 8b40 	vneglt.f64	d8, d0
 8005388:	2d46      	cmp	r5, #70	; 0x46
 800538a:	460c      	mov	r4, r1
 800538c:	701a      	strb	r2, [r3, #0]
 800538e:	d004      	beq.n	800539a <__cvt+0x38>
 8005390:	2d45      	cmp	r5, #69	; 0x45
 8005392:	d100      	bne.n	8005396 <__cvt+0x34>
 8005394:	3401      	adds	r4, #1
 8005396:	2102      	movs	r1, #2
 8005398:	e000      	b.n	800539c <__cvt+0x3a>
 800539a:	2103      	movs	r1, #3
 800539c:	ab03      	add	r3, sp, #12
 800539e:	9301      	str	r3, [sp, #4]
 80053a0:	ab02      	add	r3, sp, #8
 80053a2:	9300      	str	r3, [sp, #0]
 80053a4:	4622      	mov	r2, r4
 80053a6:	4633      	mov	r3, r6
 80053a8:	eeb0 0b48 	vmov.f64	d0, d8
 80053ac:	f001 f850 	bl	8006450 <_dtoa_r>
 80053b0:	2d47      	cmp	r5, #71	; 0x47
 80053b2:	d101      	bne.n	80053b8 <__cvt+0x56>
 80053b4:	07fb      	lsls	r3, r7, #31
 80053b6:	d51a      	bpl.n	80053ee <__cvt+0x8c>
 80053b8:	2d46      	cmp	r5, #70	; 0x46
 80053ba:	eb00 0204 	add.w	r2, r0, r4
 80053be:	d10c      	bne.n	80053da <__cvt+0x78>
 80053c0:	7803      	ldrb	r3, [r0, #0]
 80053c2:	2b30      	cmp	r3, #48	; 0x30
 80053c4:	d107      	bne.n	80053d6 <__cvt+0x74>
 80053c6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80053ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053ce:	bf1c      	itt	ne
 80053d0:	f1c4 0401 	rsbne	r4, r4, #1
 80053d4:	6034      	strne	r4, [r6, #0]
 80053d6:	6833      	ldr	r3, [r6, #0]
 80053d8:	441a      	add	r2, r3
 80053da:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80053de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053e2:	bf08      	it	eq
 80053e4:	9203      	streq	r2, [sp, #12]
 80053e6:	2130      	movs	r1, #48	; 0x30
 80053e8:	9b03      	ldr	r3, [sp, #12]
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d307      	bcc.n	80053fe <__cvt+0x9c>
 80053ee:	9b03      	ldr	r3, [sp, #12]
 80053f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80053f2:	1a1b      	subs	r3, r3, r0
 80053f4:	6013      	str	r3, [r2, #0]
 80053f6:	b005      	add	sp, #20
 80053f8:	ecbd 8b02 	vpop	{d8}
 80053fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053fe:	1c5c      	adds	r4, r3, #1
 8005400:	9403      	str	r4, [sp, #12]
 8005402:	7019      	strb	r1, [r3, #0]
 8005404:	e7f0      	b.n	80053e8 <__cvt+0x86>

08005406 <__exponent>:
 8005406:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005408:	4603      	mov	r3, r0
 800540a:	2900      	cmp	r1, #0
 800540c:	bfb8      	it	lt
 800540e:	4249      	neglt	r1, r1
 8005410:	f803 2b02 	strb.w	r2, [r3], #2
 8005414:	bfb4      	ite	lt
 8005416:	222d      	movlt	r2, #45	; 0x2d
 8005418:	222b      	movge	r2, #43	; 0x2b
 800541a:	2909      	cmp	r1, #9
 800541c:	7042      	strb	r2, [r0, #1]
 800541e:	dd2a      	ble.n	8005476 <__exponent+0x70>
 8005420:	f10d 0207 	add.w	r2, sp, #7
 8005424:	4617      	mov	r7, r2
 8005426:	260a      	movs	r6, #10
 8005428:	4694      	mov	ip, r2
 800542a:	fb91 f5f6 	sdiv	r5, r1, r6
 800542e:	fb06 1415 	mls	r4, r6, r5, r1
 8005432:	3430      	adds	r4, #48	; 0x30
 8005434:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005438:	460c      	mov	r4, r1
 800543a:	2c63      	cmp	r4, #99	; 0x63
 800543c:	f102 32ff 	add.w	r2, r2, #4294967295
 8005440:	4629      	mov	r1, r5
 8005442:	dcf1      	bgt.n	8005428 <__exponent+0x22>
 8005444:	3130      	adds	r1, #48	; 0x30
 8005446:	f1ac 0402 	sub.w	r4, ip, #2
 800544a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800544e:	1c41      	adds	r1, r0, #1
 8005450:	4622      	mov	r2, r4
 8005452:	42ba      	cmp	r2, r7
 8005454:	d30a      	bcc.n	800546c <__exponent+0x66>
 8005456:	f10d 0209 	add.w	r2, sp, #9
 800545a:	eba2 020c 	sub.w	r2, r2, ip
 800545e:	42bc      	cmp	r4, r7
 8005460:	bf88      	it	hi
 8005462:	2200      	movhi	r2, #0
 8005464:	4413      	add	r3, r2
 8005466:	1a18      	subs	r0, r3, r0
 8005468:	b003      	add	sp, #12
 800546a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800546c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005470:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005474:	e7ed      	b.n	8005452 <__exponent+0x4c>
 8005476:	2330      	movs	r3, #48	; 0x30
 8005478:	3130      	adds	r1, #48	; 0x30
 800547a:	7083      	strb	r3, [r0, #2]
 800547c:	70c1      	strb	r1, [r0, #3]
 800547e:	1d03      	adds	r3, r0, #4
 8005480:	e7f1      	b.n	8005466 <__exponent+0x60>
 8005482:	0000      	movs	r0, r0
 8005484:	0000      	movs	r0, r0
	...

08005488 <_printf_float>:
 8005488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800548c:	b08b      	sub	sp, #44	; 0x2c
 800548e:	460c      	mov	r4, r1
 8005490:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8005494:	4616      	mov	r6, r2
 8005496:	461f      	mov	r7, r3
 8005498:	4605      	mov	r5, r0
 800549a:	f000 fed1 	bl	8006240 <_localeconv_r>
 800549e:	f8d0 b000 	ldr.w	fp, [r0]
 80054a2:	4658      	mov	r0, fp
 80054a4:	f7fa ff1c 	bl	80002e0 <strlen>
 80054a8:	2300      	movs	r3, #0
 80054aa:	9308      	str	r3, [sp, #32]
 80054ac:	f8d8 3000 	ldr.w	r3, [r8]
 80054b0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80054b4:	6822      	ldr	r2, [r4, #0]
 80054b6:	3307      	adds	r3, #7
 80054b8:	f023 0307 	bic.w	r3, r3, #7
 80054bc:	f103 0108 	add.w	r1, r3, #8
 80054c0:	f8c8 1000 	str.w	r1, [r8]
 80054c4:	ed93 0b00 	vldr	d0, [r3]
 80054c8:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8005728 <_printf_float+0x2a0>
 80054cc:	eeb0 7bc0 	vabs.f64	d7, d0
 80054d0:	eeb4 7b46 	vcmp.f64	d7, d6
 80054d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054d8:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 80054dc:	4682      	mov	sl, r0
 80054de:	dd24      	ble.n	800552a <_printf_float+0xa2>
 80054e0:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80054e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054e8:	d502      	bpl.n	80054f0 <_printf_float+0x68>
 80054ea:	232d      	movs	r3, #45	; 0x2d
 80054ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054f0:	498f      	ldr	r1, [pc, #572]	; (8005730 <_printf_float+0x2a8>)
 80054f2:	4b90      	ldr	r3, [pc, #576]	; (8005734 <_printf_float+0x2ac>)
 80054f4:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80054f8:	bf94      	ite	ls
 80054fa:	4688      	movls	r8, r1
 80054fc:	4698      	movhi	r8, r3
 80054fe:	2303      	movs	r3, #3
 8005500:	6123      	str	r3, [r4, #16]
 8005502:	f022 0204 	bic.w	r2, r2, #4
 8005506:	2300      	movs	r3, #0
 8005508:	6022      	str	r2, [r4, #0]
 800550a:	9304      	str	r3, [sp, #16]
 800550c:	9700      	str	r7, [sp, #0]
 800550e:	4633      	mov	r3, r6
 8005510:	aa09      	add	r2, sp, #36	; 0x24
 8005512:	4621      	mov	r1, r4
 8005514:	4628      	mov	r0, r5
 8005516:	f000 f9d1 	bl	80058bc <_printf_common>
 800551a:	3001      	adds	r0, #1
 800551c:	f040 808a 	bne.w	8005634 <_printf_float+0x1ac>
 8005520:	f04f 30ff 	mov.w	r0, #4294967295
 8005524:	b00b      	add	sp, #44	; 0x2c
 8005526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800552a:	eeb4 0b40 	vcmp.f64	d0, d0
 800552e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005532:	d709      	bvc.n	8005548 <_printf_float+0xc0>
 8005534:	ee10 3a90 	vmov	r3, s1
 8005538:	2b00      	cmp	r3, #0
 800553a:	bfbc      	itt	lt
 800553c:	232d      	movlt	r3, #45	; 0x2d
 800553e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005542:	497d      	ldr	r1, [pc, #500]	; (8005738 <_printf_float+0x2b0>)
 8005544:	4b7d      	ldr	r3, [pc, #500]	; (800573c <_printf_float+0x2b4>)
 8005546:	e7d5      	b.n	80054f4 <_printf_float+0x6c>
 8005548:	6863      	ldr	r3, [r4, #4]
 800554a:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800554e:	9104      	str	r1, [sp, #16]
 8005550:	1c59      	adds	r1, r3, #1
 8005552:	d13c      	bne.n	80055ce <_printf_float+0x146>
 8005554:	2306      	movs	r3, #6
 8005556:	6063      	str	r3, [r4, #4]
 8005558:	2300      	movs	r3, #0
 800555a:	9303      	str	r3, [sp, #12]
 800555c:	ab08      	add	r3, sp, #32
 800555e:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8005562:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005566:	ab07      	add	r3, sp, #28
 8005568:	6861      	ldr	r1, [r4, #4]
 800556a:	9300      	str	r3, [sp, #0]
 800556c:	6022      	str	r2, [r4, #0]
 800556e:	f10d 031b 	add.w	r3, sp, #27
 8005572:	4628      	mov	r0, r5
 8005574:	f7ff fef5 	bl	8005362 <__cvt>
 8005578:	9b04      	ldr	r3, [sp, #16]
 800557a:	9907      	ldr	r1, [sp, #28]
 800557c:	2b47      	cmp	r3, #71	; 0x47
 800557e:	4680      	mov	r8, r0
 8005580:	d108      	bne.n	8005594 <_printf_float+0x10c>
 8005582:	1cc8      	adds	r0, r1, #3
 8005584:	db02      	blt.n	800558c <_printf_float+0x104>
 8005586:	6863      	ldr	r3, [r4, #4]
 8005588:	4299      	cmp	r1, r3
 800558a:	dd41      	ble.n	8005610 <_printf_float+0x188>
 800558c:	f1a9 0902 	sub.w	r9, r9, #2
 8005590:	fa5f f989 	uxtb.w	r9, r9
 8005594:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005598:	d820      	bhi.n	80055dc <_printf_float+0x154>
 800559a:	3901      	subs	r1, #1
 800559c:	464a      	mov	r2, r9
 800559e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80055a2:	9107      	str	r1, [sp, #28]
 80055a4:	f7ff ff2f 	bl	8005406 <__exponent>
 80055a8:	9a08      	ldr	r2, [sp, #32]
 80055aa:	9004      	str	r0, [sp, #16]
 80055ac:	1813      	adds	r3, r2, r0
 80055ae:	2a01      	cmp	r2, #1
 80055b0:	6123      	str	r3, [r4, #16]
 80055b2:	dc02      	bgt.n	80055ba <_printf_float+0x132>
 80055b4:	6822      	ldr	r2, [r4, #0]
 80055b6:	07d2      	lsls	r2, r2, #31
 80055b8:	d501      	bpl.n	80055be <_printf_float+0x136>
 80055ba:	3301      	adds	r3, #1
 80055bc:	6123      	str	r3, [r4, #16]
 80055be:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d0a2      	beq.n	800550c <_printf_float+0x84>
 80055c6:	232d      	movs	r3, #45	; 0x2d
 80055c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80055cc:	e79e      	b.n	800550c <_printf_float+0x84>
 80055ce:	9904      	ldr	r1, [sp, #16]
 80055d0:	2947      	cmp	r1, #71	; 0x47
 80055d2:	d1c1      	bne.n	8005558 <_printf_float+0xd0>
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d1bf      	bne.n	8005558 <_printf_float+0xd0>
 80055d8:	2301      	movs	r3, #1
 80055da:	e7bc      	b.n	8005556 <_printf_float+0xce>
 80055dc:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80055e0:	d118      	bne.n	8005614 <_printf_float+0x18c>
 80055e2:	2900      	cmp	r1, #0
 80055e4:	6863      	ldr	r3, [r4, #4]
 80055e6:	dd0b      	ble.n	8005600 <_printf_float+0x178>
 80055e8:	6121      	str	r1, [r4, #16]
 80055ea:	b913      	cbnz	r3, 80055f2 <_printf_float+0x16a>
 80055ec:	6822      	ldr	r2, [r4, #0]
 80055ee:	07d0      	lsls	r0, r2, #31
 80055f0:	d502      	bpl.n	80055f8 <_printf_float+0x170>
 80055f2:	3301      	adds	r3, #1
 80055f4:	440b      	add	r3, r1
 80055f6:	6123      	str	r3, [r4, #16]
 80055f8:	2300      	movs	r3, #0
 80055fa:	65a1      	str	r1, [r4, #88]	; 0x58
 80055fc:	9304      	str	r3, [sp, #16]
 80055fe:	e7de      	b.n	80055be <_printf_float+0x136>
 8005600:	b913      	cbnz	r3, 8005608 <_printf_float+0x180>
 8005602:	6822      	ldr	r2, [r4, #0]
 8005604:	07d2      	lsls	r2, r2, #31
 8005606:	d501      	bpl.n	800560c <_printf_float+0x184>
 8005608:	3302      	adds	r3, #2
 800560a:	e7f4      	b.n	80055f6 <_printf_float+0x16e>
 800560c:	2301      	movs	r3, #1
 800560e:	e7f2      	b.n	80055f6 <_printf_float+0x16e>
 8005610:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005614:	9b08      	ldr	r3, [sp, #32]
 8005616:	4299      	cmp	r1, r3
 8005618:	db05      	blt.n	8005626 <_printf_float+0x19e>
 800561a:	6823      	ldr	r3, [r4, #0]
 800561c:	6121      	str	r1, [r4, #16]
 800561e:	07d8      	lsls	r0, r3, #31
 8005620:	d5ea      	bpl.n	80055f8 <_printf_float+0x170>
 8005622:	1c4b      	adds	r3, r1, #1
 8005624:	e7e7      	b.n	80055f6 <_printf_float+0x16e>
 8005626:	2900      	cmp	r1, #0
 8005628:	bfd4      	ite	le
 800562a:	f1c1 0202 	rsble	r2, r1, #2
 800562e:	2201      	movgt	r2, #1
 8005630:	4413      	add	r3, r2
 8005632:	e7e0      	b.n	80055f6 <_printf_float+0x16e>
 8005634:	6823      	ldr	r3, [r4, #0]
 8005636:	055a      	lsls	r2, r3, #21
 8005638:	d407      	bmi.n	800564a <_printf_float+0x1c2>
 800563a:	6923      	ldr	r3, [r4, #16]
 800563c:	4642      	mov	r2, r8
 800563e:	4631      	mov	r1, r6
 8005640:	4628      	mov	r0, r5
 8005642:	47b8      	blx	r7
 8005644:	3001      	adds	r0, #1
 8005646:	d12a      	bne.n	800569e <_printf_float+0x216>
 8005648:	e76a      	b.n	8005520 <_printf_float+0x98>
 800564a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800564e:	f240 80e0 	bls.w	8005812 <_printf_float+0x38a>
 8005652:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8005656:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800565a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800565e:	d133      	bne.n	80056c8 <_printf_float+0x240>
 8005660:	4a37      	ldr	r2, [pc, #220]	; (8005740 <_printf_float+0x2b8>)
 8005662:	2301      	movs	r3, #1
 8005664:	4631      	mov	r1, r6
 8005666:	4628      	mov	r0, r5
 8005668:	47b8      	blx	r7
 800566a:	3001      	adds	r0, #1
 800566c:	f43f af58 	beq.w	8005520 <_printf_float+0x98>
 8005670:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005674:	429a      	cmp	r2, r3
 8005676:	db02      	blt.n	800567e <_printf_float+0x1f6>
 8005678:	6823      	ldr	r3, [r4, #0]
 800567a:	07d8      	lsls	r0, r3, #31
 800567c:	d50f      	bpl.n	800569e <_printf_float+0x216>
 800567e:	4653      	mov	r3, sl
 8005680:	465a      	mov	r2, fp
 8005682:	4631      	mov	r1, r6
 8005684:	4628      	mov	r0, r5
 8005686:	47b8      	blx	r7
 8005688:	3001      	adds	r0, #1
 800568a:	f43f af49 	beq.w	8005520 <_printf_float+0x98>
 800568e:	f04f 0800 	mov.w	r8, #0
 8005692:	f104 091a 	add.w	r9, r4, #26
 8005696:	9b08      	ldr	r3, [sp, #32]
 8005698:	3b01      	subs	r3, #1
 800569a:	4543      	cmp	r3, r8
 800569c:	dc09      	bgt.n	80056b2 <_printf_float+0x22a>
 800569e:	6823      	ldr	r3, [r4, #0]
 80056a0:	079b      	lsls	r3, r3, #30
 80056a2:	f100 8106 	bmi.w	80058b2 <_printf_float+0x42a>
 80056a6:	68e0      	ldr	r0, [r4, #12]
 80056a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056aa:	4298      	cmp	r0, r3
 80056ac:	bfb8      	it	lt
 80056ae:	4618      	movlt	r0, r3
 80056b0:	e738      	b.n	8005524 <_printf_float+0x9c>
 80056b2:	2301      	movs	r3, #1
 80056b4:	464a      	mov	r2, r9
 80056b6:	4631      	mov	r1, r6
 80056b8:	4628      	mov	r0, r5
 80056ba:	47b8      	blx	r7
 80056bc:	3001      	adds	r0, #1
 80056be:	f43f af2f 	beq.w	8005520 <_printf_float+0x98>
 80056c2:	f108 0801 	add.w	r8, r8, #1
 80056c6:	e7e6      	b.n	8005696 <_printf_float+0x20e>
 80056c8:	9b07      	ldr	r3, [sp, #28]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	dc3a      	bgt.n	8005744 <_printf_float+0x2bc>
 80056ce:	4a1c      	ldr	r2, [pc, #112]	; (8005740 <_printf_float+0x2b8>)
 80056d0:	2301      	movs	r3, #1
 80056d2:	4631      	mov	r1, r6
 80056d4:	4628      	mov	r0, r5
 80056d6:	47b8      	blx	r7
 80056d8:	3001      	adds	r0, #1
 80056da:	f43f af21 	beq.w	8005520 <_printf_float+0x98>
 80056de:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	d102      	bne.n	80056ec <_printf_float+0x264>
 80056e6:	6823      	ldr	r3, [r4, #0]
 80056e8:	07d9      	lsls	r1, r3, #31
 80056ea:	d5d8      	bpl.n	800569e <_printf_float+0x216>
 80056ec:	4653      	mov	r3, sl
 80056ee:	465a      	mov	r2, fp
 80056f0:	4631      	mov	r1, r6
 80056f2:	4628      	mov	r0, r5
 80056f4:	47b8      	blx	r7
 80056f6:	3001      	adds	r0, #1
 80056f8:	f43f af12 	beq.w	8005520 <_printf_float+0x98>
 80056fc:	f04f 0900 	mov.w	r9, #0
 8005700:	f104 0a1a 	add.w	sl, r4, #26
 8005704:	9b07      	ldr	r3, [sp, #28]
 8005706:	425b      	negs	r3, r3
 8005708:	454b      	cmp	r3, r9
 800570a:	dc01      	bgt.n	8005710 <_printf_float+0x288>
 800570c:	9b08      	ldr	r3, [sp, #32]
 800570e:	e795      	b.n	800563c <_printf_float+0x1b4>
 8005710:	2301      	movs	r3, #1
 8005712:	4652      	mov	r2, sl
 8005714:	4631      	mov	r1, r6
 8005716:	4628      	mov	r0, r5
 8005718:	47b8      	blx	r7
 800571a:	3001      	adds	r0, #1
 800571c:	f43f af00 	beq.w	8005520 <_printf_float+0x98>
 8005720:	f109 0901 	add.w	r9, r9, #1
 8005724:	e7ee      	b.n	8005704 <_printf_float+0x27c>
 8005726:	bf00      	nop
 8005728:	ffffffff 	.word	0xffffffff
 800572c:	7fefffff 	.word	0x7fefffff
 8005730:	08009bfc 	.word	0x08009bfc
 8005734:	08009c00 	.word	0x08009c00
 8005738:	08009c04 	.word	0x08009c04
 800573c:	08009c08 	.word	0x08009c08
 8005740:	08009c0c 	.word	0x08009c0c
 8005744:	9a08      	ldr	r2, [sp, #32]
 8005746:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005748:	429a      	cmp	r2, r3
 800574a:	bfa8      	it	ge
 800574c:	461a      	movge	r2, r3
 800574e:	2a00      	cmp	r2, #0
 8005750:	4691      	mov	r9, r2
 8005752:	dc38      	bgt.n	80057c6 <_printf_float+0x33e>
 8005754:	2300      	movs	r3, #0
 8005756:	9305      	str	r3, [sp, #20]
 8005758:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800575c:	f104 021a 	add.w	r2, r4, #26
 8005760:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005762:	9905      	ldr	r1, [sp, #20]
 8005764:	9304      	str	r3, [sp, #16]
 8005766:	eba3 0309 	sub.w	r3, r3, r9
 800576a:	428b      	cmp	r3, r1
 800576c:	dc33      	bgt.n	80057d6 <_printf_float+0x34e>
 800576e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8005772:	429a      	cmp	r2, r3
 8005774:	db3c      	blt.n	80057f0 <_printf_float+0x368>
 8005776:	6823      	ldr	r3, [r4, #0]
 8005778:	07da      	lsls	r2, r3, #31
 800577a:	d439      	bmi.n	80057f0 <_printf_float+0x368>
 800577c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8005780:	eba2 0903 	sub.w	r9, r2, r3
 8005784:	9b04      	ldr	r3, [sp, #16]
 8005786:	1ad2      	subs	r2, r2, r3
 8005788:	4591      	cmp	r9, r2
 800578a:	bfa8      	it	ge
 800578c:	4691      	movge	r9, r2
 800578e:	f1b9 0f00 	cmp.w	r9, #0
 8005792:	dc35      	bgt.n	8005800 <_printf_float+0x378>
 8005794:	f04f 0800 	mov.w	r8, #0
 8005798:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800579c:	f104 0a1a 	add.w	sl, r4, #26
 80057a0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80057a4:	1a9b      	subs	r3, r3, r2
 80057a6:	eba3 0309 	sub.w	r3, r3, r9
 80057aa:	4543      	cmp	r3, r8
 80057ac:	f77f af77 	ble.w	800569e <_printf_float+0x216>
 80057b0:	2301      	movs	r3, #1
 80057b2:	4652      	mov	r2, sl
 80057b4:	4631      	mov	r1, r6
 80057b6:	4628      	mov	r0, r5
 80057b8:	47b8      	blx	r7
 80057ba:	3001      	adds	r0, #1
 80057bc:	f43f aeb0 	beq.w	8005520 <_printf_float+0x98>
 80057c0:	f108 0801 	add.w	r8, r8, #1
 80057c4:	e7ec      	b.n	80057a0 <_printf_float+0x318>
 80057c6:	4613      	mov	r3, r2
 80057c8:	4631      	mov	r1, r6
 80057ca:	4642      	mov	r2, r8
 80057cc:	4628      	mov	r0, r5
 80057ce:	47b8      	blx	r7
 80057d0:	3001      	adds	r0, #1
 80057d2:	d1bf      	bne.n	8005754 <_printf_float+0x2cc>
 80057d4:	e6a4      	b.n	8005520 <_printf_float+0x98>
 80057d6:	2301      	movs	r3, #1
 80057d8:	4631      	mov	r1, r6
 80057da:	4628      	mov	r0, r5
 80057dc:	9204      	str	r2, [sp, #16]
 80057de:	47b8      	blx	r7
 80057e0:	3001      	adds	r0, #1
 80057e2:	f43f ae9d 	beq.w	8005520 <_printf_float+0x98>
 80057e6:	9b05      	ldr	r3, [sp, #20]
 80057e8:	9a04      	ldr	r2, [sp, #16]
 80057ea:	3301      	adds	r3, #1
 80057ec:	9305      	str	r3, [sp, #20]
 80057ee:	e7b7      	b.n	8005760 <_printf_float+0x2d8>
 80057f0:	4653      	mov	r3, sl
 80057f2:	465a      	mov	r2, fp
 80057f4:	4631      	mov	r1, r6
 80057f6:	4628      	mov	r0, r5
 80057f8:	47b8      	blx	r7
 80057fa:	3001      	adds	r0, #1
 80057fc:	d1be      	bne.n	800577c <_printf_float+0x2f4>
 80057fe:	e68f      	b.n	8005520 <_printf_float+0x98>
 8005800:	9a04      	ldr	r2, [sp, #16]
 8005802:	464b      	mov	r3, r9
 8005804:	4442      	add	r2, r8
 8005806:	4631      	mov	r1, r6
 8005808:	4628      	mov	r0, r5
 800580a:	47b8      	blx	r7
 800580c:	3001      	adds	r0, #1
 800580e:	d1c1      	bne.n	8005794 <_printf_float+0x30c>
 8005810:	e686      	b.n	8005520 <_printf_float+0x98>
 8005812:	9a08      	ldr	r2, [sp, #32]
 8005814:	2a01      	cmp	r2, #1
 8005816:	dc01      	bgt.n	800581c <_printf_float+0x394>
 8005818:	07db      	lsls	r3, r3, #31
 800581a:	d537      	bpl.n	800588c <_printf_float+0x404>
 800581c:	2301      	movs	r3, #1
 800581e:	4642      	mov	r2, r8
 8005820:	4631      	mov	r1, r6
 8005822:	4628      	mov	r0, r5
 8005824:	47b8      	blx	r7
 8005826:	3001      	adds	r0, #1
 8005828:	f43f ae7a 	beq.w	8005520 <_printf_float+0x98>
 800582c:	4653      	mov	r3, sl
 800582e:	465a      	mov	r2, fp
 8005830:	4631      	mov	r1, r6
 8005832:	4628      	mov	r0, r5
 8005834:	47b8      	blx	r7
 8005836:	3001      	adds	r0, #1
 8005838:	f43f ae72 	beq.w	8005520 <_printf_float+0x98>
 800583c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8005840:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005848:	9b08      	ldr	r3, [sp, #32]
 800584a:	d01a      	beq.n	8005882 <_printf_float+0x3fa>
 800584c:	3b01      	subs	r3, #1
 800584e:	f108 0201 	add.w	r2, r8, #1
 8005852:	4631      	mov	r1, r6
 8005854:	4628      	mov	r0, r5
 8005856:	47b8      	blx	r7
 8005858:	3001      	adds	r0, #1
 800585a:	d10e      	bne.n	800587a <_printf_float+0x3f2>
 800585c:	e660      	b.n	8005520 <_printf_float+0x98>
 800585e:	2301      	movs	r3, #1
 8005860:	464a      	mov	r2, r9
 8005862:	4631      	mov	r1, r6
 8005864:	4628      	mov	r0, r5
 8005866:	47b8      	blx	r7
 8005868:	3001      	adds	r0, #1
 800586a:	f43f ae59 	beq.w	8005520 <_printf_float+0x98>
 800586e:	f108 0801 	add.w	r8, r8, #1
 8005872:	9b08      	ldr	r3, [sp, #32]
 8005874:	3b01      	subs	r3, #1
 8005876:	4543      	cmp	r3, r8
 8005878:	dcf1      	bgt.n	800585e <_printf_float+0x3d6>
 800587a:	9b04      	ldr	r3, [sp, #16]
 800587c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005880:	e6dd      	b.n	800563e <_printf_float+0x1b6>
 8005882:	f04f 0800 	mov.w	r8, #0
 8005886:	f104 091a 	add.w	r9, r4, #26
 800588a:	e7f2      	b.n	8005872 <_printf_float+0x3ea>
 800588c:	2301      	movs	r3, #1
 800588e:	4642      	mov	r2, r8
 8005890:	e7df      	b.n	8005852 <_printf_float+0x3ca>
 8005892:	2301      	movs	r3, #1
 8005894:	464a      	mov	r2, r9
 8005896:	4631      	mov	r1, r6
 8005898:	4628      	mov	r0, r5
 800589a:	47b8      	blx	r7
 800589c:	3001      	adds	r0, #1
 800589e:	f43f ae3f 	beq.w	8005520 <_printf_float+0x98>
 80058a2:	f108 0801 	add.w	r8, r8, #1
 80058a6:	68e3      	ldr	r3, [r4, #12]
 80058a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80058aa:	1a5b      	subs	r3, r3, r1
 80058ac:	4543      	cmp	r3, r8
 80058ae:	dcf0      	bgt.n	8005892 <_printf_float+0x40a>
 80058b0:	e6f9      	b.n	80056a6 <_printf_float+0x21e>
 80058b2:	f04f 0800 	mov.w	r8, #0
 80058b6:	f104 0919 	add.w	r9, r4, #25
 80058ba:	e7f4      	b.n	80058a6 <_printf_float+0x41e>

080058bc <_printf_common>:
 80058bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058c0:	4616      	mov	r6, r2
 80058c2:	4699      	mov	r9, r3
 80058c4:	688a      	ldr	r2, [r1, #8]
 80058c6:	690b      	ldr	r3, [r1, #16]
 80058c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80058cc:	4293      	cmp	r3, r2
 80058ce:	bfb8      	it	lt
 80058d0:	4613      	movlt	r3, r2
 80058d2:	6033      	str	r3, [r6, #0]
 80058d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80058d8:	4607      	mov	r7, r0
 80058da:	460c      	mov	r4, r1
 80058dc:	b10a      	cbz	r2, 80058e2 <_printf_common+0x26>
 80058de:	3301      	adds	r3, #1
 80058e0:	6033      	str	r3, [r6, #0]
 80058e2:	6823      	ldr	r3, [r4, #0]
 80058e4:	0699      	lsls	r1, r3, #26
 80058e6:	bf42      	ittt	mi
 80058e8:	6833      	ldrmi	r3, [r6, #0]
 80058ea:	3302      	addmi	r3, #2
 80058ec:	6033      	strmi	r3, [r6, #0]
 80058ee:	6825      	ldr	r5, [r4, #0]
 80058f0:	f015 0506 	ands.w	r5, r5, #6
 80058f4:	d106      	bne.n	8005904 <_printf_common+0x48>
 80058f6:	f104 0a19 	add.w	sl, r4, #25
 80058fa:	68e3      	ldr	r3, [r4, #12]
 80058fc:	6832      	ldr	r2, [r6, #0]
 80058fe:	1a9b      	subs	r3, r3, r2
 8005900:	42ab      	cmp	r3, r5
 8005902:	dc26      	bgt.n	8005952 <_printf_common+0x96>
 8005904:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005908:	1e13      	subs	r3, r2, #0
 800590a:	6822      	ldr	r2, [r4, #0]
 800590c:	bf18      	it	ne
 800590e:	2301      	movne	r3, #1
 8005910:	0692      	lsls	r2, r2, #26
 8005912:	d42b      	bmi.n	800596c <_printf_common+0xb0>
 8005914:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005918:	4649      	mov	r1, r9
 800591a:	4638      	mov	r0, r7
 800591c:	47c0      	blx	r8
 800591e:	3001      	adds	r0, #1
 8005920:	d01e      	beq.n	8005960 <_printf_common+0xa4>
 8005922:	6823      	ldr	r3, [r4, #0]
 8005924:	6922      	ldr	r2, [r4, #16]
 8005926:	f003 0306 	and.w	r3, r3, #6
 800592a:	2b04      	cmp	r3, #4
 800592c:	bf02      	ittt	eq
 800592e:	68e5      	ldreq	r5, [r4, #12]
 8005930:	6833      	ldreq	r3, [r6, #0]
 8005932:	1aed      	subeq	r5, r5, r3
 8005934:	68a3      	ldr	r3, [r4, #8]
 8005936:	bf0c      	ite	eq
 8005938:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800593c:	2500      	movne	r5, #0
 800593e:	4293      	cmp	r3, r2
 8005940:	bfc4      	itt	gt
 8005942:	1a9b      	subgt	r3, r3, r2
 8005944:	18ed      	addgt	r5, r5, r3
 8005946:	2600      	movs	r6, #0
 8005948:	341a      	adds	r4, #26
 800594a:	42b5      	cmp	r5, r6
 800594c:	d11a      	bne.n	8005984 <_printf_common+0xc8>
 800594e:	2000      	movs	r0, #0
 8005950:	e008      	b.n	8005964 <_printf_common+0xa8>
 8005952:	2301      	movs	r3, #1
 8005954:	4652      	mov	r2, sl
 8005956:	4649      	mov	r1, r9
 8005958:	4638      	mov	r0, r7
 800595a:	47c0      	blx	r8
 800595c:	3001      	adds	r0, #1
 800595e:	d103      	bne.n	8005968 <_printf_common+0xac>
 8005960:	f04f 30ff 	mov.w	r0, #4294967295
 8005964:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005968:	3501      	adds	r5, #1
 800596a:	e7c6      	b.n	80058fa <_printf_common+0x3e>
 800596c:	18e1      	adds	r1, r4, r3
 800596e:	1c5a      	adds	r2, r3, #1
 8005970:	2030      	movs	r0, #48	; 0x30
 8005972:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005976:	4422      	add	r2, r4
 8005978:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800597c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005980:	3302      	adds	r3, #2
 8005982:	e7c7      	b.n	8005914 <_printf_common+0x58>
 8005984:	2301      	movs	r3, #1
 8005986:	4622      	mov	r2, r4
 8005988:	4649      	mov	r1, r9
 800598a:	4638      	mov	r0, r7
 800598c:	47c0      	blx	r8
 800598e:	3001      	adds	r0, #1
 8005990:	d0e6      	beq.n	8005960 <_printf_common+0xa4>
 8005992:	3601      	adds	r6, #1
 8005994:	e7d9      	b.n	800594a <_printf_common+0x8e>
	...

08005998 <_printf_i>:
 8005998:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800599c:	7e0f      	ldrb	r7, [r1, #24]
 800599e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80059a0:	2f78      	cmp	r7, #120	; 0x78
 80059a2:	4691      	mov	r9, r2
 80059a4:	4680      	mov	r8, r0
 80059a6:	460c      	mov	r4, r1
 80059a8:	469a      	mov	sl, r3
 80059aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80059ae:	d807      	bhi.n	80059c0 <_printf_i+0x28>
 80059b0:	2f62      	cmp	r7, #98	; 0x62
 80059b2:	d80a      	bhi.n	80059ca <_printf_i+0x32>
 80059b4:	2f00      	cmp	r7, #0
 80059b6:	f000 80d4 	beq.w	8005b62 <_printf_i+0x1ca>
 80059ba:	2f58      	cmp	r7, #88	; 0x58
 80059bc:	f000 80c0 	beq.w	8005b40 <_printf_i+0x1a8>
 80059c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80059c8:	e03a      	b.n	8005a40 <_printf_i+0xa8>
 80059ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80059ce:	2b15      	cmp	r3, #21
 80059d0:	d8f6      	bhi.n	80059c0 <_printf_i+0x28>
 80059d2:	a101      	add	r1, pc, #4	; (adr r1, 80059d8 <_printf_i+0x40>)
 80059d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80059d8:	08005a31 	.word	0x08005a31
 80059dc:	08005a45 	.word	0x08005a45
 80059e0:	080059c1 	.word	0x080059c1
 80059e4:	080059c1 	.word	0x080059c1
 80059e8:	080059c1 	.word	0x080059c1
 80059ec:	080059c1 	.word	0x080059c1
 80059f0:	08005a45 	.word	0x08005a45
 80059f4:	080059c1 	.word	0x080059c1
 80059f8:	080059c1 	.word	0x080059c1
 80059fc:	080059c1 	.word	0x080059c1
 8005a00:	080059c1 	.word	0x080059c1
 8005a04:	08005b49 	.word	0x08005b49
 8005a08:	08005a71 	.word	0x08005a71
 8005a0c:	08005b03 	.word	0x08005b03
 8005a10:	080059c1 	.word	0x080059c1
 8005a14:	080059c1 	.word	0x080059c1
 8005a18:	08005b6b 	.word	0x08005b6b
 8005a1c:	080059c1 	.word	0x080059c1
 8005a20:	08005a71 	.word	0x08005a71
 8005a24:	080059c1 	.word	0x080059c1
 8005a28:	080059c1 	.word	0x080059c1
 8005a2c:	08005b0b 	.word	0x08005b0b
 8005a30:	682b      	ldr	r3, [r5, #0]
 8005a32:	1d1a      	adds	r2, r3, #4
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	602a      	str	r2, [r5, #0]
 8005a38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a40:	2301      	movs	r3, #1
 8005a42:	e09f      	b.n	8005b84 <_printf_i+0x1ec>
 8005a44:	6820      	ldr	r0, [r4, #0]
 8005a46:	682b      	ldr	r3, [r5, #0]
 8005a48:	0607      	lsls	r7, r0, #24
 8005a4a:	f103 0104 	add.w	r1, r3, #4
 8005a4e:	6029      	str	r1, [r5, #0]
 8005a50:	d501      	bpl.n	8005a56 <_printf_i+0xbe>
 8005a52:	681e      	ldr	r6, [r3, #0]
 8005a54:	e003      	b.n	8005a5e <_printf_i+0xc6>
 8005a56:	0646      	lsls	r6, r0, #25
 8005a58:	d5fb      	bpl.n	8005a52 <_printf_i+0xba>
 8005a5a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005a5e:	2e00      	cmp	r6, #0
 8005a60:	da03      	bge.n	8005a6a <_printf_i+0xd2>
 8005a62:	232d      	movs	r3, #45	; 0x2d
 8005a64:	4276      	negs	r6, r6
 8005a66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a6a:	485a      	ldr	r0, [pc, #360]	; (8005bd4 <_printf_i+0x23c>)
 8005a6c:	230a      	movs	r3, #10
 8005a6e:	e012      	b.n	8005a96 <_printf_i+0xfe>
 8005a70:	682b      	ldr	r3, [r5, #0]
 8005a72:	6820      	ldr	r0, [r4, #0]
 8005a74:	1d19      	adds	r1, r3, #4
 8005a76:	6029      	str	r1, [r5, #0]
 8005a78:	0605      	lsls	r5, r0, #24
 8005a7a:	d501      	bpl.n	8005a80 <_printf_i+0xe8>
 8005a7c:	681e      	ldr	r6, [r3, #0]
 8005a7e:	e002      	b.n	8005a86 <_printf_i+0xee>
 8005a80:	0641      	lsls	r1, r0, #25
 8005a82:	d5fb      	bpl.n	8005a7c <_printf_i+0xe4>
 8005a84:	881e      	ldrh	r6, [r3, #0]
 8005a86:	4853      	ldr	r0, [pc, #332]	; (8005bd4 <_printf_i+0x23c>)
 8005a88:	2f6f      	cmp	r7, #111	; 0x6f
 8005a8a:	bf0c      	ite	eq
 8005a8c:	2308      	moveq	r3, #8
 8005a8e:	230a      	movne	r3, #10
 8005a90:	2100      	movs	r1, #0
 8005a92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005a96:	6865      	ldr	r5, [r4, #4]
 8005a98:	60a5      	str	r5, [r4, #8]
 8005a9a:	2d00      	cmp	r5, #0
 8005a9c:	bfa2      	ittt	ge
 8005a9e:	6821      	ldrge	r1, [r4, #0]
 8005aa0:	f021 0104 	bicge.w	r1, r1, #4
 8005aa4:	6021      	strge	r1, [r4, #0]
 8005aa6:	b90e      	cbnz	r6, 8005aac <_printf_i+0x114>
 8005aa8:	2d00      	cmp	r5, #0
 8005aaa:	d04b      	beq.n	8005b44 <_printf_i+0x1ac>
 8005aac:	4615      	mov	r5, r2
 8005aae:	fbb6 f1f3 	udiv	r1, r6, r3
 8005ab2:	fb03 6711 	mls	r7, r3, r1, r6
 8005ab6:	5dc7      	ldrb	r7, [r0, r7]
 8005ab8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005abc:	4637      	mov	r7, r6
 8005abe:	42bb      	cmp	r3, r7
 8005ac0:	460e      	mov	r6, r1
 8005ac2:	d9f4      	bls.n	8005aae <_printf_i+0x116>
 8005ac4:	2b08      	cmp	r3, #8
 8005ac6:	d10b      	bne.n	8005ae0 <_printf_i+0x148>
 8005ac8:	6823      	ldr	r3, [r4, #0]
 8005aca:	07de      	lsls	r6, r3, #31
 8005acc:	d508      	bpl.n	8005ae0 <_printf_i+0x148>
 8005ace:	6923      	ldr	r3, [r4, #16]
 8005ad0:	6861      	ldr	r1, [r4, #4]
 8005ad2:	4299      	cmp	r1, r3
 8005ad4:	bfde      	ittt	le
 8005ad6:	2330      	movle	r3, #48	; 0x30
 8005ad8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005adc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005ae0:	1b52      	subs	r2, r2, r5
 8005ae2:	6122      	str	r2, [r4, #16]
 8005ae4:	f8cd a000 	str.w	sl, [sp]
 8005ae8:	464b      	mov	r3, r9
 8005aea:	aa03      	add	r2, sp, #12
 8005aec:	4621      	mov	r1, r4
 8005aee:	4640      	mov	r0, r8
 8005af0:	f7ff fee4 	bl	80058bc <_printf_common>
 8005af4:	3001      	adds	r0, #1
 8005af6:	d14a      	bne.n	8005b8e <_printf_i+0x1f6>
 8005af8:	f04f 30ff 	mov.w	r0, #4294967295
 8005afc:	b004      	add	sp, #16
 8005afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b02:	6823      	ldr	r3, [r4, #0]
 8005b04:	f043 0320 	orr.w	r3, r3, #32
 8005b08:	6023      	str	r3, [r4, #0]
 8005b0a:	4833      	ldr	r0, [pc, #204]	; (8005bd8 <_printf_i+0x240>)
 8005b0c:	2778      	movs	r7, #120	; 0x78
 8005b0e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005b12:	6823      	ldr	r3, [r4, #0]
 8005b14:	6829      	ldr	r1, [r5, #0]
 8005b16:	061f      	lsls	r7, r3, #24
 8005b18:	f851 6b04 	ldr.w	r6, [r1], #4
 8005b1c:	d402      	bmi.n	8005b24 <_printf_i+0x18c>
 8005b1e:	065f      	lsls	r7, r3, #25
 8005b20:	bf48      	it	mi
 8005b22:	b2b6      	uxthmi	r6, r6
 8005b24:	07df      	lsls	r7, r3, #31
 8005b26:	bf48      	it	mi
 8005b28:	f043 0320 	orrmi.w	r3, r3, #32
 8005b2c:	6029      	str	r1, [r5, #0]
 8005b2e:	bf48      	it	mi
 8005b30:	6023      	strmi	r3, [r4, #0]
 8005b32:	b91e      	cbnz	r6, 8005b3c <_printf_i+0x1a4>
 8005b34:	6823      	ldr	r3, [r4, #0]
 8005b36:	f023 0320 	bic.w	r3, r3, #32
 8005b3a:	6023      	str	r3, [r4, #0]
 8005b3c:	2310      	movs	r3, #16
 8005b3e:	e7a7      	b.n	8005a90 <_printf_i+0xf8>
 8005b40:	4824      	ldr	r0, [pc, #144]	; (8005bd4 <_printf_i+0x23c>)
 8005b42:	e7e4      	b.n	8005b0e <_printf_i+0x176>
 8005b44:	4615      	mov	r5, r2
 8005b46:	e7bd      	b.n	8005ac4 <_printf_i+0x12c>
 8005b48:	682b      	ldr	r3, [r5, #0]
 8005b4a:	6826      	ldr	r6, [r4, #0]
 8005b4c:	6961      	ldr	r1, [r4, #20]
 8005b4e:	1d18      	adds	r0, r3, #4
 8005b50:	6028      	str	r0, [r5, #0]
 8005b52:	0635      	lsls	r5, r6, #24
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	d501      	bpl.n	8005b5c <_printf_i+0x1c4>
 8005b58:	6019      	str	r1, [r3, #0]
 8005b5a:	e002      	b.n	8005b62 <_printf_i+0x1ca>
 8005b5c:	0670      	lsls	r0, r6, #25
 8005b5e:	d5fb      	bpl.n	8005b58 <_printf_i+0x1c0>
 8005b60:	8019      	strh	r1, [r3, #0]
 8005b62:	2300      	movs	r3, #0
 8005b64:	6123      	str	r3, [r4, #16]
 8005b66:	4615      	mov	r5, r2
 8005b68:	e7bc      	b.n	8005ae4 <_printf_i+0x14c>
 8005b6a:	682b      	ldr	r3, [r5, #0]
 8005b6c:	1d1a      	adds	r2, r3, #4
 8005b6e:	602a      	str	r2, [r5, #0]
 8005b70:	681d      	ldr	r5, [r3, #0]
 8005b72:	6862      	ldr	r2, [r4, #4]
 8005b74:	2100      	movs	r1, #0
 8005b76:	4628      	mov	r0, r5
 8005b78:	f7fa fb62 	bl	8000240 <memchr>
 8005b7c:	b108      	cbz	r0, 8005b82 <_printf_i+0x1ea>
 8005b7e:	1b40      	subs	r0, r0, r5
 8005b80:	6060      	str	r0, [r4, #4]
 8005b82:	6863      	ldr	r3, [r4, #4]
 8005b84:	6123      	str	r3, [r4, #16]
 8005b86:	2300      	movs	r3, #0
 8005b88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b8c:	e7aa      	b.n	8005ae4 <_printf_i+0x14c>
 8005b8e:	6923      	ldr	r3, [r4, #16]
 8005b90:	462a      	mov	r2, r5
 8005b92:	4649      	mov	r1, r9
 8005b94:	4640      	mov	r0, r8
 8005b96:	47d0      	blx	sl
 8005b98:	3001      	adds	r0, #1
 8005b9a:	d0ad      	beq.n	8005af8 <_printf_i+0x160>
 8005b9c:	6823      	ldr	r3, [r4, #0]
 8005b9e:	079b      	lsls	r3, r3, #30
 8005ba0:	d413      	bmi.n	8005bca <_printf_i+0x232>
 8005ba2:	68e0      	ldr	r0, [r4, #12]
 8005ba4:	9b03      	ldr	r3, [sp, #12]
 8005ba6:	4298      	cmp	r0, r3
 8005ba8:	bfb8      	it	lt
 8005baa:	4618      	movlt	r0, r3
 8005bac:	e7a6      	b.n	8005afc <_printf_i+0x164>
 8005bae:	2301      	movs	r3, #1
 8005bb0:	4632      	mov	r2, r6
 8005bb2:	4649      	mov	r1, r9
 8005bb4:	4640      	mov	r0, r8
 8005bb6:	47d0      	blx	sl
 8005bb8:	3001      	adds	r0, #1
 8005bba:	d09d      	beq.n	8005af8 <_printf_i+0x160>
 8005bbc:	3501      	adds	r5, #1
 8005bbe:	68e3      	ldr	r3, [r4, #12]
 8005bc0:	9903      	ldr	r1, [sp, #12]
 8005bc2:	1a5b      	subs	r3, r3, r1
 8005bc4:	42ab      	cmp	r3, r5
 8005bc6:	dcf2      	bgt.n	8005bae <_printf_i+0x216>
 8005bc8:	e7eb      	b.n	8005ba2 <_printf_i+0x20a>
 8005bca:	2500      	movs	r5, #0
 8005bcc:	f104 0619 	add.w	r6, r4, #25
 8005bd0:	e7f5      	b.n	8005bbe <_printf_i+0x226>
 8005bd2:	bf00      	nop
 8005bd4:	08009c0e 	.word	0x08009c0e
 8005bd8:	08009c1f 	.word	0x08009c1f

08005bdc <_scanf_float>:
 8005bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005be0:	b087      	sub	sp, #28
 8005be2:	4617      	mov	r7, r2
 8005be4:	9303      	str	r3, [sp, #12]
 8005be6:	688b      	ldr	r3, [r1, #8]
 8005be8:	1e5a      	subs	r2, r3, #1
 8005bea:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8005bee:	bf83      	ittte	hi
 8005bf0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005bf4:	195b      	addhi	r3, r3, r5
 8005bf6:	9302      	strhi	r3, [sp, #8]
 8005bf8:	2300      	movls	r3, #0
 8005bfa:	bf86      	itte	hi
 8005bfc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8005c00:	608b      	strhi	r3, [r1, #8]
 8005c02:	9302      	strls	r3, [sp, #8]
 8005c04:	680b      	ldr	r3, [r1, #0]
 8005c06:	468b      	mov	fp, r1
 8005c08:	2500      	movs	r5, #0
 8005c0a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8005c0e:	f84b 3b1c 	str.w	r3, [fp], #28
 8005c12:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005c16:	4680      	mov	r8, r0
 8005c18:	460c      	mov	r4, r1
 8005c1a:	465e      	mov	r6, fp
 8005c1c:	46aa      	mov	sl, r5
 8005c1e:	46a9      	mov	r9, r5
 8005c20:	9501      	str	r5, [sp, #4]
 8005c22:	68a2      	ldr	r2, [r4, #8]
 8005c24:	b152      	cbz	r2, 8005c3c <_scanf_float+0x60>
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	781b      	ldrb	r3, [r3, #0]
 8005c2a:	2b4e      	cmp	r3, #78	; 0x4e
 8005c2c:	d864      	bhi.n	8005cf8 <_scanf_float+0x11c>
 8005c2e:	2b40      	cmp	r3, #64	; 0x40
 8005c30:	d83c      	bhi.n	8005cac <_scanf_float+0xd0>
 8005c32:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8005c36:	b2c8      	uxtb	r0, r1
 8005c38:	280e      	cmp	r0, #14
 8005c3a:	d93a      	bls.n	8005cb2 <_scanf_float+0xd6>
 8005c3c:	f1b9 0f00 	cmp.w	r9, #0
 8005c40:	d003      	beq.n	8005c4a <_scanf_float+0x6e>
 8005c42:	6823      	ldr	r3, [r4, #0]
 8005c44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c48:	6023      	str	r3, [r4, #0]
 8005c4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c4e:	f1ba 0f01 	cmp.w	sl, #1
 8005c52:	f200 8113 	bhi.w	8005e7c <_scanf_float+0x2a0>
 8005c56:	455e      	cmp	r6, fp
 8005c58:	f200 8105 	bhi.w	8005e66 <_scanf_float+0x28a>
 8005c5c:	2501      	movs	r5, #1
 8005c5e:	4628      	mov	r0, r5
 8005c60:	b007      	add	sp, #28
 8005c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c66:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005c6a:	2a0d      	cmp	r2, #13
 8005c6c:	d8e6      	bhi.n	8005c3c <_scanf_float+0x60>
 8005c6e:	a101      	add	r1, pc, #4	; (adr r1, 8005c74 <_scanf_float+0x98>)
 8005c70:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005c74:	08005db3 	.word	0x08005db3
 8005c78:	08005c3d 	.word	0x08005c3d
 8005c7c:	08005c3d 	.word	0x08005c3d
 8005c80:	08005c3d 	.word	0x08005c3d
 8005c84:	08005e13 	.word	0x08005e13
 8005c88:	08005deb 	.word	0x08005deb
 8005c8c:	08005c3d 	.word	0x08005c3d
 8005c90:	08005c3d 	.word	0x08005c3d
 8005c94:	08005dc1 	.word	0x08005dc1
 8005c98:	08005c3d 	.word	0x08005c3d
 8005c9c:	08005c3d 	.word	0x08005c3d
 8005ca0:	08005c3d 	.word	0x08005c3d
 8005ca4:	08005c3d 	.word	0x08005c3d
 8005ca8:	08005d79 	.word	0x08005d79
 8005cac:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005cb0:	e7db      	b.n	8005c6a <_scanf_float+0x8e>
 8005cb2:	290e      	cmp	r1, #14
 8005cb4:	d8c2      	bhi.n	8005c3c <_scanf_float+0x60>
 8005cb6:	a001      	add	r0, pc, #4	; (adr r0, 8005cbc <_scanf_float+0xe0>)
 8005cb8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005cbc:	08005d6b 	.word	0x08005d6b
 8005cc0:	08005c3d 	.word	0x08005c3d
 8005cc4:	08005d6b 	.word	0x08005d6b
 8005cc8:	08005dff 	.word	0x08005dff
 8005ccc:	08005c3d 	.word	0x08005c3d
 8005cd0:	08005d19 	.word	0x08005d19
 8005cd4:	08005d55 	.word	0x08005d55
 8005cd8:	08005d55 	.word	0x08005d55
 8005cdc:	08005d55 	.word	0x08005d55
 8005ce0:	08005d55 	.word	0x08005d55
 8005ce4:	08005d55 	.word	0x08005d55
 8005ce8:	08005d55 	.word	0x08005d55
 8005cec:	08005d55 	.word	0x08005d55
 8005cf0:	08005d55 	.word	0x08005d55
 8005cf4:	08005d55 	.word	0x08005d55
 8005cf8:	2b6e      	cmp	r3, #110	; 0x6e
 8005cfa:	d809      	bhi.n	8005d10 <_scanf_float+0x134>
 8005cfc:	2b60      	cmp	r3, #96	; 0x60
 8005cfe:	d8b2      	bhi.n	8005c66 <_scanf_float+0x8a>
 8005d00:	2b54      	cmp	r3, #84	; 0x54
 8005d02:	d077      	beq.n	8005df4 <_scanf_float+0x218>
 8005d04:	2b59      	cmp	r3, #89	; 0x59
 8005d06:	d199      	bne.n	8005c3c <_scanf_float+0x60>
 8005d08:	2d07      	cmp	r5, #7
 8005d0a:	d197      	bne.n	8005c3c <_scanf_float+0x60>
 8005d0c:	2508      	movs	r5, #8
 8005d0e:	e029      	b.n	8005d64 <_scanf_float+0x188>
 8005d10:	2b74      	cmp	r3, #116	; 0x74
 8005d12:	d06f      	beq.n	8005df4 <_scanf_float+0x218>
 8005d14:	2b79      	cmp	r3, #121	; 0x79
 8005d16:	e7f6      	b.n	8005d06 <_scanf_float+0x12a>
 8005d18:	6821      	ldr	r1, [r4, #0]
 8005d1a:	05c8      	lsls	r0, r1, #23
 8005d1c:	d51a      	bpl.n	8005d54 <_scanf_float+0x178>
 8005d1e:	9b02      	ldr	r3, [sp, #8]
 8005d20:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005d24:	6021      	str	r1, [r4, #0]
 8005d26:	f109 0901 	add.w	r9, r9, #1
 8005d2a:	b11b      	cbz	r3, 8005d34 <_scanf_float+0x158>
 8005d2c:	3b01      	subs	r3, #1
 8005d2e:	3201      	adds	r2, #1
 8005d30:	9302      	str	r3, [sp, #8]
 8005d32:	60a2      	str	r2, [r4, #8]
 8005d34:	68a3      	ldr	r3, [r4, #8]
 8005d36:	3b01      	subs	r3, #1
 8005d38:	60a3      	str	r3, [r4, #8]
 8005d3a:	6923      	ldr	r3, [r4, #16]
 8005d3c:	3301      	adds	r3, #1
 8005d3e:	6123      	str	r3, [r4, #16]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	3b01      	subs	r3, #1
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	607b      	str	r3, [r7, #4]
 8005d48:	f340 8084 	ble.w	8005e54 <_scanf_float+0x278>
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	3301      	adds	r3, #1
 8005d50:	603b      	str	r3, [r7, #0]
 8005d52:	e766      	b.n	8005c22 <_scanf_float+0x46>
 8005d54:	eb1a 0f05 	cmn.w	sl, r5
 8005d58:	f47f af70 	bne.w	8005c3c <_scanf_float+0x60>
 8005d5c:	6822      	ldr	r2, [r4, #0]
 8005d5e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8005d62:	6022      	str	r2, [r4, #0]
 8005d64:	f806 3b01 	strb.w	r3, [r6], #1
 8005d68:	e7e4      	b.n	8005d34 <_scanf_float+0x158>
 8005d6a:	6822      	ldr	r2, [r4, #0]
 8005d6c:	0610      	lsls	r0, r2, #24
 8005d6e:	f57f af65 	bpl.w	8005c3c <_scanf_float+0x60>
 8005d72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005d76:	e7f4      	b.n	8005d62 <_scanf_float+0x186>
 8005d78:	f1ba 0f00 	cmp.w	sl, #0
 8005d7c:	d10e      	bne.n	8005d9c <_scanf_float+0x1c0>
 8005d7e:	f1b9 0f00 	cmp.w	r9, #0
 8005d82:	d10e      	bne.n	8005da2 <_scanf_float+0x1c6>
 8005d84:	6822      	ldr	r2, [r4, #0]
 8005d86:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005d8a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005d8e:	d108      	bne.n	8005da2 <_scanf_float+0x1c6>
 8005d90:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005d94:	6022      	str	r2, [r4, #0]
 8005d96:	f04f 0a01 	mov.w	sl, #1
 8005d9a:	e7e3      	b.n	8005d64 <_scanf_float+0x188>
 8005d9c:	f1ba 0f02 	cmp.w	sl, #2
 8005da0:	d055      	beq.n	8005e4e <_scanf_float+0x272>
 8005da2:	2d01      	cmp	r5, #1
 8005da4:	d002      	beq.n	8005dac <_scanf_float+0x1d0>
 8005da6:	2d04      	cmp	r5, #4
 8005da8:	f47f af48 	bne.w	8005c3c <_scanf_float+0x60>
 8005dac:	3501      	adds	r5, #1
 8005dae:	b2ed      	uxtb	r5, r5
 8005db0:	e7d8      	b.n	8005d64 <_scanf_float+0x188>
 8005db2:	f1ba 0f01 	cmp.w	sl, #1
 8005db6:	f47f af41 	bne.w	8005c3c <_scanf_float+0x60>
 8005dba:	f04f 0a02 	mov.w	sl, #2
 8005dbe:	e7d1      	b.n	8005d64 <_scanf_float+0x188>
 8005dc0:	b97d      	cbnz	r5, 8005de2 <_scanf_float+0x206>
 8005dc2:	f1b9 0f00 	cmp.w	r9, #0
 8005dc6:	f47f af3c 	bne.w	8005c42 <_scanf_float+0x66>
 8005dca:	6822      	ldr	r2, [r4, #0]
 8005dcc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005dd0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005dd4:	f47f af39 	bne.w	8005c4a <_scanf_float+0x6e>
 8005dd8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005ddc:	6022      	str	r2, [r4, #0]
 8005dde:	2501      	movs	r5, #1
 8005de0:	e7c0      	b.n	8005d64 <_scanf_float+0x188>
 8005de2:	2d03      	cmp	r5, #3
 8005de4:	d0e2      	beq.n	8005dac <_scanf_float+0x1d0>
 8005de6:	2d05      	cmp	r5, #5
 8005de8:	e7de      	b.n	8005da8 <_scanf_float+0x1cc>
 8005dea:	2d02      	cmp	r5, #2
 8005dec:	f47f af26 	bne.w	8005c3c <_scanf_float+0x60>
 8005df0:	2503      	movs	r5, #3
 8005df2:	e7b7      	b.n	8005d64 <_scanf_float+0x188>
 8005df4:	2d06      	cmp	r5, #6
 8005df6:	f47f af21 	bne.w	8005c3c <_scanf_float+0x60>
 8005dfa:	2507      	movs	r5, #7
 8005dfc:	e7b2      	b.n	8005d64 <_scanf_float+0x188>
 8005dfe:	6822      	ldr	r2, [r4, #0]
 8005e00:	0591      	lsls	r1, r2, #22
 8005e02:	f57f af1b 	bpl.w	8005c3c <_scanf_float+0x60>
 8005e06:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8005e0a:	6022      	str	r2, [r4, #0]
 8005e0c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005e10:	e7a8      	b.n	8005d64 <_scanf_float+0x188>
 8005e12:	6822      	ldr	r2, [r4, #0]
 8005e14:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8005e18:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005e1c:	d006      	beq.n	8005e2c <_scanf_float+0x250>
 8005e1e:	0550      	lsls	r0, r2, #21
 8005e20:	f57f af0c 	bpl.w	8005c3c <_scanf_float+0x60>
 8005e24:	f1b9 0f00 	cmp.w	r9, #0
 8005e28:	f43f af0f 	beq.w	8005c4a <_scanf_float+0x6e>
 8005e2c:	0591      	lsls	r1, r2, #22
 8005e2e:	bf58      	it	pl
 8005e30:	9901      	ldrpl	r1, [sp, #4]
 8005e32:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005e36:	bf58      	it	pl
 8005e38:	eba9 0101 	subpl.w	r1, r9, r1
 8005e3c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005e40:	bf58      	it	pl
 8005e42:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005e46:	6022      	str	r2, [r4, #0]
 8005e48:	f04f 0900 	mov.w	r9, #0
 8005e4c:	e78a      	b.n	8005d64 <_scanf_float+0x188>
 8005e4e:	f04f 0a03 	mov.w	sl, #3
 8005e52:	e787      	b.n	8005d64 <_scanf_float+0x188>
 8005e54:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005e58:	4639      	mov	r1, r7
 8005e5a:	4640      	mov	r0, r8
 8005e5c:	4798      	blx	r3
 8005e5e:	2800      	cmp	r0, #0
 8005e60:	f43f aedf 	beq.w	8005c22 <_scanf_float+0x46>
 8005e64:	e6ea      	b.n	8005c3c <_scanf_float+0x60>
 8005e66:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005e6a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005e6e:	463a      	mov	r2, r7
 8005e70:	4640      	mov	r0, r8
 8005e72:	4798      	blx	r3
 8005e74:	6923      	ldr	r3, [r4, #16]
 8005e76:	3b01      	subs	r3, #1
 8005e78:	6123      	str	r3, [r4, #16]
 8005e7a:	e6ec      	b.n	8005c56 <_scanf_float+0x7a>
 8005e7c:	1e6b      	subs	r3, r5, #1
 8005e7e:	2b06      	cmp	r3, #6
 8005e80:	d825      	bhi.n	8005ece <_scanf_float+0x2f2>
 8005e82:	2d02      	cmp	r5, #2
 8005e84:	d836      	bhi.n	8005ef4 <_scanf_float+0x318>
 8005e86:	455e      	cmp	r6, fp
 8005e88:	f67f aee8 	bls.w	8005c5c <_scanf_float+0x80>
 8005e8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005e90:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005e94:	463a      	mov	r2, r7
 8005e96:	4640      	mov	r0, r8
 8005e98:	4798      	blx	r3
 8005e9a:	6923      	ldr	r3, [r4, #16]
 8005e9c:	3b01      	subs	r3, #1
 8005e9e:	6123      	str	r3, [r4, #16]
 8005ea0:	e7f1      	b.n	8005e86 <_scanf_float+0x2aa>
 8005ea2:	9802      	ldr	r0, [sp, #8]
 8005ea4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005ea8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005eac:	9002      	str	r0, [sp, #8]
 8005eae:	463a      	mov	r2, r7
 8005eb0:	4640      	mov	r0, r8
 8005eb2:	4798      	blx	r3
 8005eb4:	6923      	ldr	r3, [r4, #16]
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	6123      	str	r3, [r4, #16]
 8005eba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005ebe:	fa5f fa8a 	uxtb.w	sl, sl
 8005ec2:	f1ba 0f02 	cmp.w	sl, #2
 8005ec6:	d1ec      	bne.n	8005ea2 <_scanf_float+0x2c6>
 8005ec8:	3d03      	subs	r5, #3
 8005eca:	b2ed      	uxtb	r5, r5
 8005ecc:	1b76      	subs	r6, r6, r5
 8005ece:	6823      	ldr	r3, [r4, #0]
 8005ed0:	05da      	lsls	r2, r3, #23
 8005ed2:	d52f      	bpl.n	8005f34 <_scanf_float+0x358>
 8005ed4:	055b      	lsls	r3, r3, #21
 8005ed6:	d510      	bpl.n	8005efa <_scanf_float+0x31e>
 8005ed8:	455e      	cmp	r6, fp
 8005eda:	f67f aebf 	bls.w	8005c5c <_scanf_float+0x80>
 8005ede:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005ee2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005ee6:	463a      	mov	r2, r7
 8005ee8:	4640      	mov	r0, r8
 8005eea:	4798      	blx	r3
 8005eec:	6923      	ldr	r3, [r4, #16]
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	6123      	str	r3, [r4, #16]
 8005ef2:	e7f1      	b.n	8005ed8 <_scanf_float+0x2fc>
 8005ef4:	46aa      	mov	sl, r5
 8005ef6:	9602      	str	r6, [sp, #8]
 8005ef8:	e7df      	b.n	8005eba <_scanf_float+0x2de>
 8005efa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005efe:	6923      	ldr	r3, [r4, #16]
 8005f00:	2965      	cmp	r1, #101	; 0x65
 8005f02:	f103 33ff 	add.w	r3, r3, #4294967295
 8005f06:	f106 35ff 	add.w	r5, r6, #4294967295
 8005f0a:	6123      	str	r3, [r4, #16]
 8005f0c:	d00c      	beq.n	8005f28 <_scanf_float+0x34c>
 8005f0e:	2945      	cmp	r1, #69	; 0x45
 8005f10:	d00a      	beq.n	8005f28 <_scanf_float+0x34c>
 8005f12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005f16:	463a      	mov	r2, r7
 8005f18:	4640      	mov	r0, r8
 8005f1a:	4798      	blx	r3
 8005f1c:	6923      	ldr	r3, [r4, #16]
 8005f1e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005f22:	3b01      	subs	r3, #1
 8005f24:	1eb5      	subs	r5, r6, #2
 8005f26:	6123      	str	r3, [r4, #16]
 8005f28:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005f2c:	463a      	mov	r2, r7
 8005f2e:	4640      	mov	r0, r8
 8005f30:	4798      	blx	r3
 8005f32:	462e      	mov	r6, r5
 8005f34:	6825      	ldr	r5, [r4, #0]
 8005f36:	f015 0510 	ands.w	r5, r5, #16
 8005f3a:	d14d      	bne.n	8005fd8 <_scanf_float+0x3fc>
 8005f3c:	7035      	strb	r5, [r6, #0]
 8005f3e:	6823      	ldr	r3, [r4, #0]
 8005f40:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005f44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f48:	d11a      	bne.n	8005f80 <_scanf_float+0x3a4>
 8005f4a:	9b01      	ldr	r3, [sp, #4]
 8005f4c:	454b      	cmp	r3, r9
 8005f4e:	eba3 0209 	sub.w	r2, r3, r9
 8005f52:	d122      	bne.n	8005f9a <_scanf_float+0x3be>
 8005f54:	2200      	movs	r2, #0
 8005f56:	4659      	mov	r1, fp
 8005f58:	4640      	mov	r0, r8
 8005f5a:	f002 fb5b 	bl	8008614 <_strtod_r>
 8005f5e:	9b03      	ldr	r3, [sp, #12]
 8005f60:	6821      	ldr	r1, [r4, #0]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f011 0f02 	tst.w	r1, #2
 8005f68:	f103 0204 	add.w	r2, r3, #4
 8005f6c:	d020      	beq.n	8005fb0 <_scanf_float+0x3d4>
 8005f6e:	9903      	ldr	r1, [sp, #12]
 8005f70:	600a      	str	r2, [r1, #0]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	ed83 0b00 	vstr	d0, [r3]
 8005f78:	68e3      	ldr	r3, [r4, #12]
 8005f7a:	3301      	adds	r3, #1
 8005f7c:	60e3      	str	r3, [r4, #12]
 8005f7e:	e66e      	b.n	8005c5e <_scanf_float+0x82>
 8005f80:	9b04      	ldr	r3, [sp, #16]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d0e6      	beq.n	8005f54 <_scanf_float+0x378>
 8005f86:	9905      	ldr	r1, [sp, #20]
 8005f88:	230a      	movs	r3, #10
 8005f8a:	462a      	mov	r2, r5
 8005f8c:	3101      	adds	r1, #1
 8005f8e:	4640      	mov	r0, r8
 8005f90:	f002 fbc8 	bl	8008724 <_strtol_r>
 8005f94:	9b04      	ldr	r3, [sp, #16]
 8005f96:	9e05      	ldr	r6, [sp, #20]
 8005f98:	1ac2      	subs	r2, r0, r3
 8005f9a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005f9e:	429e      	cmp	r6, r3
 8005fa0:	bf28      	it	cs
 8005fa2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005fa6:	490d      	ldr	r1, [pc, #52]	; (8005fdc <_scanf_float+0x400>)
 8005fa8:	4630      	mov	r0, r6
 8005faa:	f000 f8dd 	bl	8006168 <siprintf>
 8005fae:	e7d1      	b.n	8005f54 <_scanf_float+0x378>
 8005fb0:	f011 0f04 	tst.w	r1, #4
 8005fb4:	9903      	ldr	r1, [sp, #12]
 8005fb6:	600a      	str	r2, [r1, #0]
 8005fb8:	d1db      	bne.n	8005f72 <_scanf_float+0x396>
 8005fba:	eeb4 0b40 	vcmp.f64	d0, d0
 8005fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fc2:	681e      	ldr	r6, [r3, #0]
 8005fc4:	d705      	bvc.n	8005fd2 <_scanf_float+0x3f6>
 8005fc6:	4806      	ldr	r0, [pc, #24]	; (8005fe0 <_scanf_float+0x404>)
 8005fc8:	f000 f9b2 	bl	8006330 <nanf>
 8005fcc:	ed86 0a00 	vstr	s0, [r6]
 8005fd0:	e7d2      	b.n	8005f78 <_scanf_float+0x39c>
 8005fd2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8005fd6:	e7f9      	b.n	8005fcc <_scanf_float+0x3f0>
 8005fd8:	2500      	movs	r5, #0
 8005fda:	e640      	b.n	8005c5e <_scanf_float+0x82>
 8005fdc:	08009c30 	.word	0x08009c30
 8005fe0:	08009fc5 	.word	0x08009fc5

08005fe4 <std>:
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	b510      	push	{r4, lr}
 8005fe8:	4604      	mov	r4, r0
 8005fea:	e9c0 3300 	strd	r3, r3, [r0]
 8005fee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ff2:	6083      	str	r3, [r0, #8]
 8005ff4:	8181      	strh	r1, [r0, #12]
 8005ff6:	6643      	str	r3, [r0, #100]	; 0x64
 8005ff8:	81c2      	strh	r2, [r0, #14]
 8005ffa:	6183      	str	r3, [r0, #24]
 8005ffc:	4619      	mov	r1, r3
 8005ffe:	2208      	movs	r2, #8
 8006000:	305c      	adds	r0, #92	; 0x5c
 8006002:	f000 f914 	bl	800622e <memset>
 8006006:	4b0d      	ldr	r3, [pc, #52]	; (800603c <std+0x58>)
 8006008:	6263      	str	r3, [r4, #36]	; 0x24
 800600a:	4b0d      	ldr	r3, [pc, #52]	; (8006040 <std+0x5c>)
 800600c:	62a3      	str	r3, [r4, #40]	; 0x28
 800600e:	4b0d      	ldr	r3, [pc, #52]	; (8006044 <std+0x60>)
 8006010:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006012:	4b0d      	ldr	r3, [pc, #52]	; (8006048 <std+0x64>)
 8006014:	6323      	str	r3, [r4, #48]	; 0x30
 8006016:	4b0d      	ldr	r3, [pc, #52]	; (800604c <std+0x68>)
 8006018:	6224      	str	r4, [r4, #32]
 800601a:	429c      	cmp	r4, r3
 800601c:	d006      	beq.n	800602c <std+0x48>
 800601e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006022:	4294      	cmp	r4, r2
 8006024:	d002      	beq.n	800602c <std+0x48>
 8006026:	33d0      	adds	r3, #208	; 0xd0
 8006028:	429c      	cmp	r4, r3
 800602a:	d105      	bne.n	8006038 <std+0x54>
 800602c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006034:	f000 b978 	b.w	8006328 <__retarget_lock_init_recursive>
 8006038:	bd10      	pop	{r4, pc}
 800603a:	bf00      	nop
 800603c:	080061a9 	.word	0x080061a9
 8006040:	080061cb 	.word	0x080061cb
 8006044:	08006203 	.word	0x08006203
 8006048:	08006227 	.word	0x08006227
 800604c:	20000344 	.word	0x20000344

08006050 <stdio_exit_handler>:
 8006050:	4a02      	ldr	r2, [pc, #8]	; (800605c <stdio_exit_handler+0xc>)
 8006052:	4903      	ldr	r1, [pc, #12]	; (8006060 <stdio_exit_handler+0x10>)
 8006054:	4803      	ldr	r0, [pc, #12]	; (8006064 <stdio_exit_handler+0x14>)
 8006056:	f000 b869 	b.w	800612c <_fwalk_sglue>
 800605a:	bf00      	nop
 800605c:	20000010 	.word	0x20000010
 8006060:	08008ae5 	.word	0x08008ae5
 8006064:	2000001c 	.word	0x2000001c

08006068 <cleanup_stdio>:
 8006068:	6841      	ldr	r1, [r0, #4]
 800606a:	4b0c      	ldr	r3, [pc, #48]	; (800609c <cleanup_stdio+0x34>)
 800606c:	4299      	cmp	r1, r3
 800606e:	b510      	push	{r4, lr}
 8006070:	4604      	mov	r4, r0
 8006072:	d001      	beq.n	8006078 <cleanup_stdio+0x10>
 8006074:	f002 fd36 	bl	8008ae4 <_fflush_r>
 8006078:	68a1      	ldr	r1, [r4, #8]
 800607a:	4b09      	ldr	r3, [pc, #36]	; (80060a0 <cleanup_stdio+0x38>)
 800607c:	4299      	cmp	r1, r3
 800607e:	d002      	beq.n	8006086 <cleanup_stdio+0x1e>
 8006080:	4620      	mov	r0, r4
 8006082:	f002 fd2f 	bl	8008ae4 <_fflush_r>
 8006086:	68e1      	ldr	r1, [r4, #12]
 8006088:	4b06      	ldr	r3, [pc, #24]	; (80060a4 <cleanup_stdio+0x3c>)
 800608a:	4299      	cmp	r1, r3
 800608c:	d004      	beq.n	8006098 <cleanup_stdio+0x30>
 800608e:	4620      	mov	r0, r4
 8006090:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006094:	f002 bd26 	b.w	8008ae4 <_fflush_r>
 8006098:	bd10      	pop	{r4, pc}
 800609a:	bf00      	nop
 800609c:	20000344 	.word	0x20000344
 80060a0:	200003ac 	.word	0x200003ac
 80060a4:	20000414 	.word	0x20000414

080060a8 <global_stdio_init.part.0>:
 80060a8:	b510      	push	{r4, lr}
 80060aa:	4b0b      	ldr	r3, [pc, #44]	; (80060d8 <global_stdio_init.part.0+0x30>)
 80060ac:	4c0b      	ldr	r4, [pc, #44]	; (80060dc <global_stdio_init.part.0+0x34>)
 80060ae:	4a0c      	ldr	r2, [pc, #48]	; (80060e0 <global_stdio_init.part.0+0x38>)
 80060b0:	601a      	str	r2, [r3, #0]
 80060b2:	4620      	mov	r0, r4
 80060b4:	2200      	movs	r2, #0
 80060b6:	2104      	movs	r1, #4
 80060b8:	f7ff ff94 	bl	8005fe4 <std>
 80060bc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80060c0:	2201      	movs	r2, #1
 80060c2:	2109      	movs	r1, #9
 80060c4:	f7ff ff8e 	bl	8005fe4 <std>
 80060c8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80060cc:	2202      	movs	r2, #2
 80060ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060d2:	2112      	movs	r1, #18
 80060d4:	f7ff bf86 	b.w	8005fe4 <std>
 80060d8:	2000047c 	.word	0x2000047c
 80060dc:	20000344 	.word	0x20000344
 80060e0:	08006051 	.word	0x08006051

080060e4 <__sfp_lock_acquire>:
 80060e4:	4801      	ldr	r0, [pc, #4]	; (80060ec <__sfp_lock_acquire+0x8>)
 80060e6:	f000 b920 	b.w	800632a <__retarget_lock_acquire_recursive>
 80060ea:	bf00      	nop
 80060ec:	20000485 	.word	0x20000485

080060f0 <__sfp_lock_release>:
 80060f0:	4801      	ldr	r0, [pc, #4]	; (80060f8 <__sfp_lock_release+0x8>)
 80060f2:	f000 b91b 	b.w	800632c <__retarget_lock_release_recursive>
 80060f6:	bf00      	nop
 80060f8:	20000485 	.word	0x20000485

080060fc <__sinit>:
 80060fc:	b510      	push	{r4, lr}
 80060fe:	4604      	mov	r4, r0
 8006100:	f7ff fff0 	bl	80060e4 <__sfp_lock_acquire>
 8006104:	6a23      	ldr	r3, [r4, #32]
 8006106:	b11b      	cbz	r3, 8006110 <__sinit+0x14>
 8006108:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800610c:	f7ff bff0 	b.w	80060f0 <__sfp_lock_release>
 8006110:	4b04      	ldr	r3, [pc, #16]	; (8006124 <__sinit+0x28>)
 8006112:	6223      	str	r3, [r4, #32]
 8006114:	4b04      	ldr	r3, [pc, #16]	; (8006128 <__sinit+0x2c>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d1f5      	bne.n	8006108 <__sinit+0xc>
 800611c:	f7ff ffc4 	bl	80060a8 <global_stdio_init.part.0>
 8006120:	e7f2      	b.n	8006108 <__sinit+0xc>
 8006122:	bf00      	nop
 8006124:	08006069 	.word	0x08006069
 8006128:	2000047c 	.word	0x2000047c

0800612c <_fwalk_sglue>:
 800612c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006130:	4607      	mov	r7, r0
 8006132:	4688      	mov	r8, r1
 8006134:	4614      	mov	r4, r2
 8006136:	2600      	movs	r6, #0
 8006138:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800613c:	f1b9 0901 	subs.w	r9, r9, #1
 8006140:	d505      	bpl.n	800614e <_fwalk_sglue+0x22>
 8006142:	6824      	ldr	r4, [r4, #0]
 8006144:	2c00      	cmp	r4, #0
 8006146:	d1f7      	bne.n	8006138 <_fwalk_sglue+0xc>
 8006148:	4630      	mov	r0, r6
 800614a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800614e:	89ab      	ldrh	r3, [r5, #12]
 8006150:	2b01      	cmp	r3, #1
 8006152:	d907      	bls.n	8006164 <_fwalk_sglue+0x38>
 8006154:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006158:	3301      	adds	r3, #1
 800615a:	d003      	beq.n	8006164 <_fwalk_sglue+0x38>
 800615c:	4629      	mov	r1, r5
 800615e:	4638      	mov	r0, r7
 8006160:	47c0      	blx	r8
 8006162:	4306      	orrs	r6, r0
 8006164:	3568      	adds	r5, #104	; 0x68
 8006166:	e7e9      	b.n	800613c <_fwalk_sglue+0x10>

08006168 <siprintf>:
 8006168:	b40e      	push	{r1, r2, r3}
 800616a:	b500      	push	{lr}
 800616c:	b09c      	sub	sp, #112	; 0x70
 800616e:	ab1d      	add	r3, sp, #116	; 0x74
 8006170:	9002      	str	r0, [sp, #8]
 8006172:	9006      	str	r0, [sp, #24]
 8006174:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006178:	4809      	ldr	r0, [pc, #36]	; (80061a0 <siprintf+0x38>)
 800617a:	9107      	str	r1, [sp, #28]
 800617c:	9104      	str	r1, [sp, #16]
 800617e:	4909      	ldr	r1, [pc, #36]	; (80061a4 <siprintf+0x3c>)
 8006180:	f853 2b04 	ldr.w	r2, [r3], #4
 8006184:	9105      	str	r1, [sp, #20]
 8006186:	6800      	ldr	r0, [r0, #0]
 8006188:	9301      	str	r3, [sp, #4]
 800618a:	a902      	add	r1, sp, #8
 800618c:	f002 fb26 	bl	80087dc <_svfiprintf_r>
 8006190:	9b02      	ldr	r3, [sp, #8]
 8006192:	2200      	movs	r2, #0
 8006194:	701a      	strb	r2, [r3, #0]
 8006196:	b01c      	add	sp, #112	; 0x70
 8006198:	f85d eb04 	ldr.w	lr, [sp], #4
 800619c:	b003      	add	sp, #12
 800619e:	4770      	bx	lr
 80061a0:	20000068 	.word	0x20000068
 80061a4:	ffff0208 	.word	0xffff0208

080061a8 <__sread>:
 80061a8:	b510      	push	{r4, lr}
 80061aa:	460c      	mov	r4, r1
 80061ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061b0:	f000 f86c 	bl	800628c <_read_r>
 80061b4:	2800      	cmp	r0, #0
 80061b6:	bfab      	itete	ge
 80061b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80061ba:	89a3      	ldrhlt	r3, [r4, #12]
 80061bc:	181b      	addge	r3, r3, r0
 80061be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80061c2:	bfac      	ite	ge
 80061c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80061c6:	81a3      	strhlt	r3, [r4, #12]
 80061c8:	bd10      	pop	{r4, pc}

080061ca <__swrite>:
 80061ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061ce:	461f      	mov	r7, r3
 80061d0:	898b      	ldrh	r3, [r1, #12]
 80061d2:	05db      	lsls	r3, r3, #23
 80061d4:	4605      	mov	r5, r0
 80061d6:	460c      	mov	r4, r1
 80061d8:	4616      	mov	r6, r2
 80061da:	d505      	bpl.n	80061e8 <__swrite+0x1e>
 80061dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061e0:	2302      	movs	r3, #2
 80061e2:	2200      	movs	r2, #0
 80061e4:	f000 f840 	bl	8006268 <_lseek_r>
 80061e8:	89a3      	ldrh	r3, [r4, #12]
 80061ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80061ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80061f2:	81a3      	strh	r3, [r4, #12]
 80061f4:	4632      	mov	r2, r6
 80061f6:	463b      	mov	r3, r7
 80061f8:	4628      	mov	r0, r5
 80061fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80061fe:	f000 b857 	b.w	80062b0 <_write_r>

08006202 <__sseek>:
 8006202:	b510      	push	{r4, lr}
 8006204:	460c      	mov	r4, r1
 8006206:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800620a:	f000 f82d 	bl	8006268 <_lseek_r>
 800620e:	1c43      	adds	r3, r0, #1
 8006210:	89a3      	ldrh	r3, [r4, #12]
 8006212:	bf15      	itete	ne
 8006214:	6560      	strne	r0, [r4, #84]	; 0x54
 8006216:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800621a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800621e:	81a3      	strheq	r3, [r4, #12]
 8006220:	bf18      	it	ne
 8006222:	81a3      	strhne	r3, [r4, #12]
 8006224:	bd10      	pop	{r4, pc}

08006226 <__sclose>:
 8006226:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800622a:	f000 b80d 	b.w	8006248 <_close_r>

0800622e <memset>:
 800622e:	4402      	add	r2, r0
 8006230:	4603      	mov	r3, r0
 8006232:	4293      	cmp	r3, r2
 8006234:	d100      	bne.n	8006238 <memset+0xa>
 8006236:	4770      	bx	lr
 8006238:	f803 1b01 	strb.w	r1, [r3], #1
 800623c:	e7f9      	b.n	8006232 <memset+0x4>
	...

08006240 <_localeconv_r>:
 8006240:	4800      	ldr	r0, [pc, #0]	; (8006244 <_localeconv_r+0x4>)
 8006242:	4770      	bx	lr
 8006244:	2000015c 	.word	0x2000015c

08006248 <_close_r>:
 8006248:	b538      	push	{r3, r4, r5, lr}
 800624a:	4d06      	ldr	r5, [pc, #24]	; (8006264 <_close_r+0x1c>)
 800624c:	2300      	movs	r3, #0
 800624e:	4604      	mov	r4, r0
 8006250:	4608      	mov	r0, r1
 8006252:	602b      	str	r3, [r5, #0]
 8006254:	f7fb f945 	bl	80014e2 <_close>
 8006258:	1c43      	adds	r3, r0, #1
 800625a:	d102      	bne.n	8006262 <_close_r+0x1a>
 800625c:	682b      	ldr	r3, [r5, #0]
 800625e:	b103      	cbz	r3, 8006262 <_close_r+0x1a>
 8006260:	6023      	str	r3, [r4, #0]
 8006262:	bd38      	pop	{r3, r4, r5, pc}
 8006264:	20000480 	.word	0x20000480

08006268 <_lseek_r>:
 8006268:	b538      	push	{r3, r4, r5, lr}
 800626a:	4d07      	ldr	r5, [pc, #28]	; (8006288 <_lseek_r+0x20>)
 800626c:	4604      	mov	r4, r0
 800626e:	4608      	mov	r0, r1
 8006270:	4611      	mov	r1, r2
 8006272:	2200      	movs	r2, #0
 8006274:	602a      	str	r2, [r5, #0]
 8006276:	461a      	mov	r2, r3
 8006278:	f7fb f95a 	bl	8001530 <_lseek>
 800627c:	1c43      	adds	r3, r0, #1
 800627e:	d102      	bne.n	8006286 <_lseek_r+0x1e>
 8006280:	682b      	ldr	r3, [r5, #0]
 8006282:	b103      	cbz	r3, 8006286 <_lseek_r+0x1e>
 8006284:	6023      	str	r3, [r4, #0]
 8006286:	bd38      	pop	{r3, r4, r5, pc}
 8006288:	20000480 	.word	0x20000480

0800628c <_read_r>:
 800628c:	b538      	push	{r3, r4, r5, lr}
 800628e:	4d07      	ldr	r5, [pc, #28]	; (80062ac <_read_r+0x20>)
 8006290:	4604      	mov	r4, r0
 8006292:	4608      	mov	r0, r1
 8006294:	4611      	mov	r1, r2
 8006296:	2200      	movs	r2, #0
 8006298:	602a      	str	r2, [r5, #0]
 800629a:	461a      	mov	r2, r3
 800629c:	f7fb f8e8 	bl	8001470 <_read>
 80062a0:	1c43      	adds	r3, r0, #1
 80062a2:	d102      	bne.n	80062aa <_read_r+0x1e>
 80062a4:	682b      	ldr	r3, [r5, #0]
 80062a6:	b103      	cbz	r3, 80062aa <_read_r+0x1e>
 80062a8:	6023      	str	r3, [r4, #0]
 80062aa:	bd38      	pop	{r3, r4, r5, pc}
 80062ac:	20000480 	.word	0x20000480

080062b0 <_write_r>:
 80062b0:	b538      	push	{r3, r4, r5, lr}
 80062b2:	4d07      	ldr	r5, [pc, #28]	; (80062d0 <_write_r+0x20>)
 80062b4:	4604      	mov	r4, r0
 80062b6:	4608      	mov	r0, r1
 80062b8:	4611      	mov	r1, r2
 80062ba:	2200      	movs	r2, #0
 80062bc:	602a      	str	r2, [r5, #0]
 80062be:	461a      	mov	r2, r3
 80062c0:	f7fb f8f3 	bl	80014aa <_write>
 80062c4:	1c43      	adds	r3, r0, #1
 80062c6:	d102      	bne.n	80062ce <_write_r+0x1e>
 80062c8:	682b      	ldr	r3, [r5, #0]
 80062ca:	b103      	cbz	r3, 80062ce <_write_r+0x1e>
 80062cc:	6023      	str	r3, [r4, #0]
 80062ce:	bd38      	pop	{r3, r4, r5, pc}
 80062d0:	20000480 	.word	0x20000480

080062d4 <__errno>:
 80062d4:	4b01      	ldr	r3, [pc, #4]	; (80062dc <__errno+0x8>)
 80062d6:	6818      	ldr	r0, [r3, #0]
 80062d8:	4770      	bx	lr
 80062da:	bf00      	nop
 80062dc:	20000068 	.word	0x20000068

080062e0 <__libc_init_array>:
 80062e0:	b570      	push	{r4, r5, r6, lr}
 80062e2:	4d0d      	ldr	r5, [pc, #52]	; (8006318 <__libc_init_array+0x38>)
 80062e4:	4c0d      	ldr	r4, [pc, #52]	; (800631c <__libc_init_array+0x3c>)
 80062e6:	1b64      	subs	r4, r4, r5
 80062e8:	10a4      	asrs	r4, r4, #2
 80062ea:	2600      	movs	r6, #0
 80062ec:	42a6      	cmp	r6, r4
 80062ee:	d109      	bne.n	8006304 <__libc_init_array+0x24>
 80062f0:	4d0b      	ldr	r5, [pc, #44]	; (8006320 <__libc_init_array+0x40>)
 80062f2:	4c0c      	ldr	r4, [pc, #48]	; (8006324 <__libc_init_array+0x44>)
 80062f4:	f003 fb0c 	bl	8009910 <_init>
 80062f8:	1b64      	subs	r4, r4, r5
 80062fa:	10a4      	asrs	r4, r4, #2
 80062fc:	2600      	movs	r6, #0
 80062fe:	42a6      	cmp	r6, r4
 8006300:	d105      	bne.n	800630e <__libc_init_array+0x2e>
 8006302:	bd70      	pop	{r4, r5, r6, pc}
 8006304:	f855 3b04 	ldr.w	r3, [r5], #4
 8006308:	4798      	blx	r3
 800630a:	3601      	adds	r6, #1
 800630c:	e7ee      	b.n	80062ec <__libc_init_array+0xc>
 800630e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006312:	4798      	blx	r3
 8006314:	3601      	adds	r6, #1
 8006316:	e7f2      	b.n	80062fe <__libc_init_array+0x1e>
 8006318:	0800a030 	.word	0x0800a030
 800631c:	0800a030 	.word	0x0800a030
 8006320:	0800a030 	.word	0x0800a030
 8006324:	0800a034 	.word	0x0800a034

08006328 <__retarget_lock_init_recursive>:
 8006328:	4770      	bx	lr

0800632a <__retarget_lock_acquire_recursive>:
 800632a:	4770      	bx	lr

0800632c <__retarget_lock_release_recursive>:
 800632c:	4770      	bx	lr
	...

08006330 <nanf>:
 8006330:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006338 <nanf+0x8>
 8006334:	4770      	bx	lr
 8006336:	bf00      	nop
 8006338:	7fc00000 	.word	0x7fc00000

0800633c <quorem>:
 800633c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006340:	6903      	ldr	r3, [r0, #16]
 8006342:	690c      	ldr	r4, [r1, #16]
 8006344:	42a3      	cmp	r3, r4
 8006346:	4607      	mov	r7, r0
 8006348:	db7e      	blt.n	8006448 <quorem+0x10c>
 800634a:	3c01      	subs	r4, #1
 800634c:	f101 0814 	add.w	r8, r1, #20
 8006350:	f100 0514 	add.w	r5, r0, #20
 8006354:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006358:	9301      	str	r3, [sp, #4]
 800635a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800635e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006362:	3301      	adds	r3, #1
 8006364:	429a      	cmp	r2, r3
 8006366:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800636a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800636e:	fbb2 f6f3 	udiv	r6, r2, r3
 8006372:	d331      	bcc.n	80063d8 <quorem+0x9c>
 8006374:	f04f 0e00 	mov.w	lr, #0
 8006378:	4640      	mov	r0, r8
 800637a:	46ac      	mov	ip, r5
 800637c:	46f2      	mov	sl, lr
 800637e:	f850 2b04 	ldr.w	r2, [r0], #4
 8006382:	b293      	uxth	r3, r2
 8006384:	fb06 e303 	mla	r3, r6, r3, lr
 8006388:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800638c:	0c1a      	lsrs	r2, r3, #16
 800638e:	b29b      	uxth	r3, r3
 8006390:	ebaa 0303 	sub.w	r3, sl, r3
 8006394:	f8dc a000 	ldr.w	sl, [ip]
 8006398:	fa13 f38a 	uxtah	r3, r3, sl
 800639c:	fb06 220e 	mla	r2, r6, lr, r2
 80063a0:	9300      	str	r3, [sp, #0]
 80063a2:	9b00      	ldr	r3, [sp, #0]
 80063a4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80063a8:	b292      	uxth	r2, r2
 80063aa:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80063ae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80063b2:	f8bd 3000 	ldrh.w	r3, [sp]
 80063b6:	4581      	cmp	r9, r0
 80063b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80063bc:	f84c 3b04 	str.w	r3, [ip], #4
 80063c0:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80063c4:	d2db      	bcs.n	800637e <quorem+0x42>
 80063c6:	f855 300b 	ldr.w	r3, [r5, fp]
 80063ca:	b92b      	cbnz	r3, 80063d8 <quorem+0x9c>
 80063cc:	9b01      	ldr	r3, [sp, #4]
 80063ce:	3b04      	subs	r3, #4
 80063d0:	429d      	cmp	r5, r3
 80063d2:	461a      	mov	r2, r3
 80063d4:	d32c      	bcc.n	8006430 <quorem+0xf4>
 80063d6:	613c      	str	r4, [r7, #16]
 80063d8:	4638      	mov	r0, r7
 80063da:	f001 f96b 	bl	80076b4 <__mcmp>
 80063de:	2800      	cmp	r0, #0
 80063e0:	db22      	blt.n	8006428 <quorem+0xec>
 80063e2:	3601      	adds	r6, #1
 80063e4:	4629      	mov	r1, r5
 80063e6:	2000      	movs	r0, #0
 80063e8:	f858 2b04 	ldr.w	r2, [r8], #4
 80063ec:	f8d1 c000 	ldr.w	ip, [r1]
 80063f0:	b293      	uxth	r3, r2
 80063f2:	1ac3      	subs	r3, r0, r3
 80063f4:	0c12      	lsrs	r2, r2, #16
 80063f6:	fa13 f38c 	uxtah	r3, r3, ip
 80063fa:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80063fe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006402:	b29b      	uxth	r3, r3
 8006404:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006408:	45c1      	cmp	r9, r8
 800640a:	f841 3b04 	str.w	r3, [r1], #4
 800640e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006412:	d2e9      	bcs.n	80063e8 <quorem+0xac>
 8006414:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006418:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800641c:	b922      	cbnz	r2, 8006428 <quorem+0xec>
 800641e:	3b04      	subs	r3, #4
 8006420:	429d      	cmp	r5, r3
 8006422:	461a      	mov	r2, r3
 8006424:	d30a      	bcc.n	800643c <quorem+0x100>
 8006426:	613c      	str	r4, [r7, #16]
 8006428:	4630      	mov	r0, r6
 800642a:	b003      	add	sp, #12
 800642c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006430:	6812      	ldr	r2, [r2, #0]
 8006432:	3b04      	subs	r3, #4
 8006434:	2a00      	cmp	r2, #0
 8006436:	d1ce      	bne.n	80063d6 <quorem+0x9a>
 8006438:	3c01      	subs	r4, #1
 800643a:	e7c9      	b.n	80063d0 <quorem+0x94>
 800643c:	6812      	ldr	r2, [r2, #0]
 800643e:	3b04      	subs	r3, #4
 8006440:	2a00      	cmp	r2, #0
 8006442:	d1f0      	bne.n	8006426 <quorem+0xea>
 8006444:	3c01      	subs	r4, #1
 8006446:	e7eb      	b.n	8006420 <quorem+0xe4>
 8006448:	2000      	movs	r0, #0
 800644a:	e7ee      	b.n	800642a <quorem+0xee>
 800644c:	0000      	movs	r0, r0
	...

08006450 <_dtoa_r>:
 8006450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006454:	ed2d 8b02 	vpush	{d8}
 8006458:	69c5      	ldr	r5, [r0, #28]
 800645a:	b091      	sub	sp, #68	; 0x44
 800645c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006460:	ec59 8b10 	vmov	r8, r9, d0
 8006464:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8006466:	9106      	str	r1, [sp, #24]
 8006468:	4606      	mov	r6, r0
 800646a:	9208      	str	r2, [sp, #32]
 800646c:	930c      	str	r3, [sp, #48]	; 0x30
 800646e:	b975      	cbnz	r5, 800648e <_dtoa_r+0x3e>
 8006470:	2010      	movs	r0, #16
 8006472:	f000 fda5 	bl	8006fc0 <malloc>
 8006476:	4602      	mov	r2, r0
 8006478:	61f0      	str	r0, [r6, #28]
 800647a:	b920      	cbnz	r0, 8006486 <_dtoa_r+0x36>
 800647c:	4ba6      	ldr	r3, [pc, #664]	; (8006718 <_dtoa_r+0x2c8>)
 800647e:	21ef      	movs	r1, #239	; 0xef
 8006480:	48a6      	ldr	r0, [pc, #664]	; (800671c <_dtoa_r+0x2cc>)
 8006482:	f002 fba9 	bl	8008bd8 <__assert_func>
 8006486:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800648a:	6005      	str	r5, [r0, #0]
 800648c:	60c5      	str	r5, [r0, #12]
 800648e:	69f3      	ldr	r3, [r6, #28]
 8006490:	6819      	ldr	r1, [r3, #0]
 8006492:	b151      	cbz	r1, 80064aa <_dtoa_r+0x5a>
 8006494:	685a      	ldr	r2, [r3, #4]
 8006496:	604a      	str	r2, [r1, #4]
 8006498:	2301      	movs	r3, #1
 800649a:	4093      	lsls	r3, r2
 800649c:	608b      	str	r3, [r1, #8]
 800649e:	4630      	mov	r0, r6
 80064a0:	f000 fe82 	bl	80071a8 <_Bfree>
 80064a4:	69f3      	ldr	r3, [r6, #28]
 80064a6:	2200      	movs	r2, #0
 80064a8:	601a      	str	r2, [r3, #0]
 80064aa:	f1b9 0300 	subs.w	r3, r9, #0
 80064ae:	bfbb      	ittet	lt
 80064b0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80064b4:	9303      	strlt	r3, [sp, #12]
 80064b6:	2300      	movge	r3, #0
 80064b8:	2201      	movlt	r2, #1
 80064ba:	bfac      	ite	ge
 80064bc:	6023      	strge	r3, [r4, #0]
 80064be:	6022      	strlt	r2, [r4, #0]
 80064c0:	4b97      	ldr	r3, [pc, #604]	; (8006720 <_dtoa_r+0x2d0>)
 80064c2:	9c03      	ldr	r4, [sp, #12]
 80064c4:	43a3      	bics	r3, r4
 80064c6:	d11c      	bne.n	8006502 <_dtoa_r+0xb2>
 80064c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80064ca:	f242 730f 	movw	r3, #9999	; 0x270f
 80064ce:	6013      	str	r3, [r2, #0]
 80064d0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80064d4:	ea53 0308 	orrs.w	r3, r3, r8
 80064d8:	f000 84fb 	beq.w	8006ed2 <_dtoa_r+0xa82>
 80064dc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80064de:	b963      	cbnz	r3, 80064fa <_dtoa_r+0xaa>
 80064e0:	4b90      	ldr	r3, [pc, #576]	; (8006724 <_dtoa_r+0x2d4>)
 80064e2:	e020      	b.n	8006526 <_dtoa_r+0xd6>
 80064e4:	4b90      	ldr	r3, [pc, #576]	; (8006728 <_dtoa_r+0x2d8>)
 80064e6:	9301      	str	r3, [sp, #4]
 80064e8:	3308      	adds	r3, #8
 80064ea:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80064ec:	6013      	str	r3, [r2, #0]
 80064ee:	9801      	ldr	r0, [sp, #4]
 80064f0:	b011      	add	sp, #68	; 0x44
 80064f2:	ecbd 8b02 	vpop	{d8}
 80064f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064fa:	4b8a      	ldr	r3, [pc, #552]	; (8006724 <_dtoa_r+0x2d4>)
 80064fc:	9301      	str	r3, [sp, #4]
 80064fe:	3303      	adds	r3, #3
 8006500:	e7f3      	b.n	80064ea <_dtoa_r+0x9a>
 8006502:	ed9d 8b02 	vldr	d8, [sp, #8]
 8006506:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800650a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800650e:	d10c      	bne.n	800652a <_dtoa_r+0xda>
 8006510:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006512:	2301      	movs	r3, #1
 8006514:	6013      	str	r3, [r2, #0]
 8006516:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006518:	2b00      	cmp	r3, #0
 800651a:	f000 84d7 	beq.w	8006ecc <_dtoa_r+0xa7c>
 800651e:	4b83      	ldr	r3, [pc, #524]	; (800672c <_dtoa_r+0x2dc>)
 8006520:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006522:	6013      	str	r3, [r2, #0]
 8006524:	3b01      	subs	r3, #1
 8006526:	9301      	str	r3, [sp, #4]
 8006528:	e7e1      	b.n	80064ee <_dtoa_r+0x9e>
 800652a:	aa0e      	add	r2, sp, #56	; 0x38
 800652c:	a90f      	add	r1, sp, #60	; 0x3c
 800652e:	4630      	mov	r0, r6
 8006530:	eeb0 0b48 	vmov.f64	d0, d8
 8006534:	f001 f9d4 	bl	80078e0 <__d2b>
 8006538:	f3c4 530a 	ubfx	r3, r4, #20, #11
 800653c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800653e:	4605      	mov	r5, r0
 8006540:	2b00      	cmp	r3, #0
 8006542:	d046      	beq.n	80065d2 <_dtoa_r+0x182>
 8006544:	eeb0 7b48 	vmov.f64	d7, d8
 8006548:	ee18 1a90 	vmov	r1, s17
 800654c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8006550:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8006554:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006558:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800655c:	2000      	movs	r0, #0
 800655e:	ee07 1a90 	vmov	s15, r1
 8006562:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8006566:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8006700 <_dtoa_r+0x2b0>
 800656a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800656e:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8006708 <_dtoa_r+0x2b8>
 8006572:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006576:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8006710 <_dtoa_r+0x2c0>
 800657a:	ee07 3a90 	vmov	s15, r3
 800657e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8006582:	eeb0 7b46 	vmov.f64	d7, d6
 8006586:	eea4 7b05 	vfma.f64	d7, d4, d5
 800658a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800658e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8006592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006596:	ee16 ba90 	vmov	fp, s13
 800659a:	9009      	str	r0, [sp, #36]	; 0x24
 800659c:	d508      	bpl.n	80065b0 <_dtoa_r+0x160>
 800659e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80065a2:	eeb4 6b47 	vcmp.f64	d6, d7
 80065a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065aa:	bf18      	it	ne
 80065ac:	f10b 3bff 	addne.w	fp, fp, #4294967295
 80065b0:	f1bb 0f16 	cmp.w	fp, #22
 80065b4:	d82b      	bhi.n	800660e <_dtoa_r+0x1be>
 80065b6:	495e      	ldr	r1, [pc, #376]	; (8006730 <_dtoa_r+0x2e0>)
 80065b8:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80065bc:	ed91 7b00 	vldr	d7, [r1]
 80065c0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80065c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065c8:	d501      	bpl.n	80065ce <_dtoa_r+0x17e>
 80065ca:	f10b 3bff 	add.w	fp, fp, #4294967295
 80065ce:	2100      	movs	r1, #0
 80065d0:	e01e      	b.n	8006610 <_dtoa_r+0x1c0>
 80065d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80065d4:	4413      	add	r3, r2
 80065d6:	f203 4132 	addw	r1, r3, #1074	; 0x432
 80065da:	2920      	cmp	r1, #32
 80065dc:	bfc1      	itttt	gt
 80065de:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 80065e2:	408c      	lslgt	r4, r1
 80065e4:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 80065e8:	fa28 f101 	lsrgt.w	r1, r8, r1
 80065ec:	bfd6      	itet	le
 80065ee:	f1c1 0120 	rsble	r1, r1, #32
 80065f2:	4321      	orrgt	r1, r4
 80065f4:	fa08 f101 	lslle.w	r1, r8, r1
 80065f8:	ee07 1a90 	vmov	s15, r1
 80065fc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8006600:	3b01      	subs	r3, #1
 8006602:	ee17 1a90 	vmov	r1, s15
 8006606:	2001      	movs	r0, #1
 8006608:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800660c:	e7a7      	b.n	800655e <_dtoa_r+0x10e>
 800660e:	2101      	movs	r1, #1
 8006610:	1ad2      	subs	r2, r2, r3
 8006612:	1e53      	subs	r3, r2, #1
 8006614:	9305      	str	r3, [sp, #20]
 8006616:	bf45      	ittet	mi
 8006618:	f1c2 0301 	rsbmi	r3, r2, #1
 800661c:	9304      	strmi	r3, [sp, #16]
 800661e:	2300      	movpl	r3, #0
 8006620:	2300      	movmi	r3, #0
 8006622:	bf4c      	ite	mi
 8006624:	9305      	strmi	r3, [sp, #20]
 8006626:	9304      	strpl	r3, [sp, #16]
 8006628:	f1bb 0f00 	cmp.w	fp, #0
 800662c:	910b      	str	r1, [sp, #44]	; 0x2c
 800662e:	db18      	blt.n	8006662 <_dtoa_r+0x212>
 8006630:	9b05      	ldr	r3, [sp, #20]
 8006632:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8006636:	445b      	add	r3, fp
 8006638:	9305      	str	r3, [sp, #20]
 800663a:	2300      	movs	r3, #0
 800663c:	9a06      	ldr	r2, [sp, #24]
 800663e:	2a09      	cmp	r2, #9
 8006640:	d848      	bhi.n	80066d4 <_dtoa_r+0x284>
 8006642:	2a05      	cmp	r2, #5
 8006644:	bfc4      	itt	gt
 8006646:	3a04      	subgt	r2, #4
 8006648:	9206      	strgt	r2, [sp, #24]
 800664a:	9a06      	ldr	r2, [sp, #24]
 800664c:	f1a2 0202 	sub.w	r2, r2, #2
 8006650:	bfcc      	ite	gt
 8006652:	2400      	movgt	r4, #0
 8006654:	2401      	movle	r4, #1
 8006656:	2a03      	cmp	r2, #3
 8006658:	d847      	bhi.n	80066ea <_dtoa_r+0x29a>
 800665a:	e8df f002 	tbb	[pc, r2]
 800665e:	2d0b      	.short	0x2d0b
 8006660:	392b      	.short	0x392b
 8006662:	9b04      	ldr	r3, [sp, #16]
 8006664:	2200      	movs	r2, #0
 8006666:	eba3 030b 	sub.w	r3, r3, fp
 800666a:	9304      	str	r3, [sp, #16]
 800666c:	920a      	str	r2, [sp, #40]	; 0x28
 800666e:	f1cb 0300 	rsb	r3, fp, #0
 8006672:	e7e3      	b.n	800663c <_dtoa_r+0x1ec>
 8006674:	2200      	movs	r2, #0
 8006676:	9207      	str	r2, [sp, #28]
 8006678:	9a08      	ldr	r2, [sp, #32]
 800667a:	2a00      	cmp	r2, #0
 800667c:	dc38      	bgt.n	80066f0 <_dtoa_r+0x2a0>
 800667e:	f04f 0a01 	mov.w	sl, #1
 8006682:	46d1      	mov	r9, sl
 8006684:	4652      	mov	r2, sl
 8006686:	f8cd a020 	str.w	sl, [sp, #32]
 800668a:	69f7      	ldr	r7, [r6, #28]
 800668c:	2100      	movs	r1, #0
 800668e:	2004      	movs	r0, #4
 8006690:	f100 0c14 	add.w	ip, r0, #20
 8006694:	4594      	cmp	ip, r2
 8006696:	d930      	bls.n	80066fa <_dtoa_r+0x2aa>
 8006698:	6079      	str	r1, [r7, #4]
 800669a:	4630      	mov	r0, r6
 800669c:	930d      	str	r3, [sp, #52]	; 0x34
 800669e:	f000 fd43 	bl	8007128 <_Balloc>
 80066a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066a4:	9001      	str	r0, [sp, #4]
 80066a6:	4602      	mov	r2, r0
 80066a8:	2800      	cmp	r0, #0
 80066aa:	d145      	bne.n	8006738 <_dtoa_r+0x2e8>
 80066ac:	4b21      	ldr	r3, [pc, #132]	; (8006734 <_dtoa_r+0x2e4>)
 80066ae:	f240 11af 	movw	r1, #431	; 0x1af
 80066b2:	e6e5      	b.n	8006480 <_dtoa_r+0x30>
 80066b4:	2201      	movs	r2, #1
 80066b6:	e7de      	b.n	8006676 <_dtoa_r+0x226>
 80066b8:	2200      	movs	r2, #0
 80066ba:	9207      	str	r2, [sp, #28]
 80066bc:	9a08      	ldr	r2, [sp, #32]
 80066be:	eb0b 0a02 	add.w	sl, fp, r2
 80066c2:	f10a 0901 	add.w	r9, sl, #1
 80066c6:	464a      	mov	r2, r9
 80066c8:	2a01      	cmp	r2, #1
 80066ca:	bfb8      	it	lt
 80066cc:	2201      	movlt	r2, #1
 80066ce:	e7dc      	b.n	800668a <_dtoa_r+0x23a>
 80066d0:	2201      	movs	r2, #1
 80066d2:	e7f2      	b.n	80066ba <_dtoa_r+0x26a>
 80066d4:	2401      	movs	r4, #1
 80066d6:	2200      	movs	r2, #0
 80066d8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80066dc:	f04f 3aff 	mov.w	sl, #4294967295
 80066e0:	2100      	movs	r1, #0
 80066e2:	46d1      	mov	r9, sl
 80066e4:	2212      	movs	r2, #18
 80066e6:	9108      	str	r1, [sp, #32]
 80066e8:	e7cf      	b.n	800668a <_dtoa_r+0x23a>
 80066ea:	2201      	movs	r2, #1
 80066ec:	9207      	str	r2, [sp, #28]
 80066ee:	e7f5      	b.n	80066dc <_dtoa_r+0x28c>
 80066f0:	f8dd a020 	ldr.w	sl, [sp, #32]
 80066f4:	46d1      	mov	r9, sl
 80066f6:	4652      	mov	r2, sl
 80066f8:	e7c7      	b.n	800668a <_dtoa_r+0x23a>
 80066fa:	3101      	adds	r1, #1
 80066fc:	0040      	lsls	r0, r0, #1
 80066fe:	e7c7      	b.n	8006690 <_dtoa_r+0x240>
 8006700:	636f4361 	.word	0x636f4361
 8006704:	3fd287a7 	.word	0x3fd287a7
 8006708:	8b60c8b3 	.word	0x8b60c8b3
 800670c:	3fc68a28 	.word	0x3fc68a28
 8006710:	509f79fb 	.word	0x509f79fb
 8006714:	3fd34413 	.word	0x3fd34413
 8006718:	08009c42 	.word	0x08009c42
 800671c:	08009c59 	.word	0x08009c59
 8006720:	7ff00000 	.word	0x7ff00000
 8006724:	08009c3e 	.word	0x08009c3e
 8006728:	08009c35 	.word	0x08009c35
 800672c:	08009c0d 	.word	0x08009c0d
 8006730:	08009d48 	.word	0x08009d48
 8006734:	08009cb1 	.word	0x08009cb1
 8006738:	69f2      	ldr	r2, [r6, #28]
 800673a:	9901      	ldr	r1, [sp, #4]
 800673c:	6011      	str	r1, [r2, #0]
 800673e:	f1b9 0f0e 	cmp.w	r9, #14
 8006742:	d86c      	bhi.n	800681e <_dtoa_r+0x3ce>
 8006744:	2c00      	cmp	r4, #0
 8006746:	d06a      	beq.n	800681e <_dtoa_r+0x3ce>
 8006748:	f1bb 0f00 	cmp.w	fp, #0
 800674c:	f340 80a0 	ble.w	8006890 <_dtoa_r+0x440>
 8006750:	4ac1      	ldr	r2, [pc, #772]	; (8006a58 <_dtoa_r+0x608>)
 8006752:	f00b 010f 	and.w	r1, fp, #15
 8006756:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800675a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800675e:	ed92 7b00 	vldr	d7, [r2]
 8006762:	ea4f 122b 	mov.w	r2, fp, asr #4
 8006766:	f000 8087 	beq.w	8006878 <_dtoa_r+0x428>
 800676a:	49bc      	ldr	r1, [pc, #752]	; (8006a5c <_dtoa_r+0x60c>)
 800676c:	ed91 6b08 	vldr	d6, [r1, #32]
 8006770:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8006774:	ed8d 6b02 	vstr	d6, [sp, #8]
 8006778:	f002 020f 	and.w	r2, r2, #15
 800677c:	2103      	movs	r1, #3
 800677e:	48b7      	ldr	r0, [pc, #732]	; (8006a5c <_dtoa_r+0x60c>)
 8006780:	2a00      	cmp	r2, #0
 8006782:	d17b      	bne.n	800687c <_dtoa_r+0x42c>
 8006784:	ed9d 6b02 	vldr	d6, [sp, #8]
 8006788:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800678c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006790:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006792:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006796:	2a00      	cmp	r2, #0
 8006798:	f000 80a0 	beq.w	80068dc <_dtoa_r+0x48c>
 800679c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80067a0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80067a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067a8:	f140 8098 	bpl.w	80068dc <_dtoa_r+0x48c>
 80067ac:	f1b9 0f00 	cmp.w	r9, #0
 80067b0:	f000 8094 	beq.w	80068dc <_dtoa_r+0x48c>
 80067b4:	f1ba 0f00 	cmp.w	sl, #0
 80067b8:	dd2f      	ble.n	800681a <_dtoa_r+0x3ca>
 80067ba:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80067be:	ee27 7b06 	vmul.f64	d7, d7, d6
 80067c2:	ed8d 7b02 	vstr	d7, [sp, #8]
 80067c6:	f10b 32ff 	add.w	r2, fp, #4294967295
 80067ca:	3101      	adds	r1, #1
 80067cc:	4654      	mov	r4, sl
 80067ce:	ed9d 6b02 	vldr	d6, [sp, #8]
 80067d2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80067d6:	ee07 1a90 	vmov	s15, r1
 80067da:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80067de:	eea7 5b06 	vfma.f64	d5, d7, d6
 80067e2:	ee15 7a90 	vmov	r7, s11
 80067e6:	ec51 0b15 	vmov	r0, r1, d5
 80067ea:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 80067ee:	2c00      	cmp	r4, #0
 80067f0:	d177      	bne.n	80068e2 <_dtoa_r+0x492>
 80067f2:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80067f6:	ee36 6b47 	vsub.f64	d6, d6, d7
 80067fa:	ec41 0b17 	vmov	d7, r0, r1
 80067fe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006806:	f300 826a 	bgt.w	8006cde <_dtoa_r+0x88e>
 800680a:	eeb1 7b47 	vneg.f64	d7, d7
 800680e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006816:	f100 8260 	bmi.w	8006cda <_dtoa_r+0x88a>
 800681a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800681e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006820:	2a00      	cmp	r2, #0
 8006822:	f2c0 811d 	blt.w	8006a60 <_dtoa_r+0x610>
 8006826:	f1bb 0f0e 	cmp.w	fp, #14
 800682a:	f300 8119 	bgt.w	8006a60 <_dtoa_r+0x610>
 800682e:	4b8a      	ldr	r3, [pc, #552]	; (8006a58 <_dtoa_r+0x608>)
 8006830:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006834:	ed93 6b00 	vldr	d6, [r3]
 8006838:	9b08      	ldr	r3, [sp, #32]
 800683a:	2b00      	cmp	r3, #0
 800683c:	f280 80b7 	bge.w	80069ae <_dtoa_r+0x55e>
 8006840:	f1b9 0f00 	cmp.w	r9, #0
 8006844:	f300 80b3 	bgt.w	80069ae <_dtoa_r+0x55e>
 8006848:	f040 8246 	bne.w	8006cd8 <_dtoa_r+0x888>
 800684c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8006850:	ee26 6b07 	vmul.f64	d6, d6, d7
 8006854:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006858:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800685c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006860:	464c      	mov	r4, r9
 8006862:	464f      	mov	r7, r9
 8006864:	f280 821c 	bge.w	8006ca0 <_dtoa_r+0x850>
 8006868:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800686c:	2331      	movs	r3, #49	; 0x31
 800686e:	f808 3b01 	strb.w	r3, [r8], #1
 8006872:	f10b 0b01 	add.w	fp, fp, #1
 8006876:	e218      	b.n	8006caa <_dtoa_r+0x85a>
 8006878:	2102      	movs	r1, #2
 800687a:	e780      	b.n	800677e <_dtoa_r+0x32e>
 800687c:	07d4      	lsls	r4, r2, #31
 800687e:	d504      	bpl.n	800688a <_dtoa_r+0x43a>
 8006880:	ed90 6b00 	vldr	d6, [r0]
 8006884:	3101      	adds	r1, #1
 8006886:	ee27 7b06 	vmul.f64	d7, d7, d6
 800688a:	1052      	asrs	r2, r2, #1
 800688c:	3008      	adds	r0, #8
 800688e:	e777      	b.n	8006780 <_dtoa_r+0x330>
 8006890:	d022      	beq.n	80068d8 <_dtoa_r+0x488>
 8006892:	f1cb 0200 	rsb	r2, fp, #0
 8006896:	4970      	ldr	r1, [pc, #448]	; (8006a58 <_dtoa_r+0x608>)
 8006898:	f002 000f 	and.w	r0, r2, #15
 800689c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80068a0:	ed91 7b00 	vldr	d7, [r1]
 80068a4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80068a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80068ac:	486b      	ldr	r0, [pc, #428]	; (8006a5c <_dtoa_r+0x60c>)
 80068ae:	1112      	asrs	r2, r2, #4
 80068b0:	2400      	movs	r4, #0
 80068b2:	2102      	movs	r1, #2
 80068b4:	b92a      	cbnz	r2, 80068c2 <_dtoa_r+0x472>
 80068b6:	2c00      	cmp	r4, #0
 80068b8:	f43f af6a 	beq.w	8006790 <_dtoa_r+0x340>
 80068bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80068c0:	e766      	b.n	8006790 <_dtoa_r+0x340>
 80068c2:	07d7      	lsls	r7, r2, #31
 80068c4:	d505      	bpl.n	80068d2 <_dtoa_r+0x482>
 80068c6:	ed90 6b00 	vldr	d6, [r0]
 80068ca:	3101      	adds	r1, #1
 80068cc:	2401      	movs	r4, #1
 80068ce:	ee27 7b06 	vmul.f64	d7, d7, d6
 80068d2:	1052      	asrs	r2, r2, #1
 80068d4:	3008      	adds	r0, #8
 80068d6:	e7ed      	b.n	80068b4 <_dtoa_r+0x464>
 80068d8:	2102      	movs	r1, #2
 80068da:	e759      	b.n	8006790 <_dtoa_r+0x340>
 80068dc:	465a      	mov	r2, fp
 80068de:	464c      	mov	r4, r9
 80068e0:	e775      	b.n	80067ce <_dtoa_r+0x37e>
 80068e2:	ec41 0b17 	vmov	d7, r0, r1
 80068e6:	495c      	ldr	r1, [pc, #368]	; (8006a58 <_dtoa_r+0x608>)
 80068e8:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80068ec:	ed11 4b02 	vldr	d4, [r1, #-8]
 80068f0:	9901      	ldr	r1, [sp, #4]
 80068f2:	440c      	add	r4, r1
 80068f4:	9907      	ldr	r1, [sp, #28]
 80068f6:	b351      	cbz	r1, 800694e <_dtoa_r+0x4fe>
 80068f8:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80068fc:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8006900:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006904:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8006908:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800690c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8006910:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006914:	ee14 1a90 	vmov	r1, s9
 8006918:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800691c:	3130      	adds	r1, #48	; 0x30
 800691e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006922:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8006926:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800692a:	f808 1b01 	strb.w	r1, [r8], #1
 800692e:	d439      	bmi.n	80069a4 <_dtoa_r+0x554>
 8006930:	ee32 5b46 	vsub.f64	d5, d2, d6
 8006934:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8006938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800693c:	d472      	bmi.n	8006a24 <_dtoa_r+0x5d4>
 800693e:	45a0      	cmp	r8, r4
 8006940:	f43f af6b 	beq.w	800681a <_dtoa_r+0x3ca>
 8006944:	ee27 7b03 	vmul.f64	d7, d7, d3
 8006948:	ee26 6b03 	vmul.f64	d6, d6, d3
 800694c:	e7e0      	b.n	8006910 <_dtoa_r+0x4c0>
 800694e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006952:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006956:	4620      	mov	r0, r4
 8006958:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800695c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8006960:	ee14 1a90 	vmov	r1, s9
 8006964:	3130      	adds	r1, #48	; 0x30
 8006966:	f808 1b01 	strb.w	r1, [r8], #1
 800696a:	45a0      	cmp	r8, r4
 800696c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8006970:	ee36 6b45 	vsub.f64	d6, d6, d5
 8006974:	d118      	bne.n	80069a8 <_dtoa_r+0x558>
 8006976:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800697a:	ee37 4b05 	vadd.f64	d4, d7, d5
 800697e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8006982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006986:	dc4d      	bgt.n	8006a24 <_dtoa_r+0x5d4>
 8006988:	ee35 5b47 	vsub.f64	d5, d5, d7
 800698c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8006990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006994:	f57f af41 	bpl.w	800681a <_dtoa_r+0x3ca>
 8006998:	4680      	mov	r8, r0
 800699a:	3801      	subs	r0, #1
 800699c:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80069a0:	2b30      	cmp	r3, #48	; 0x30
 80069a2:	d0f9      	beq.n	8006998 <_dtoa_r+0x548>
 80069a4:	4693      	mov	fp, r2
 80069a6:	e02a      	b.n	80069fe <_dtoa_r+0x5ae>
 80069a8:	ee26 6b03 	vmul.f64	d6, d6, d3
 80069ac:	e7d6      	b.n	800695c <_dtoa_r+0x50c>
 80069ae:	ed9d 7b02 	vldr	d7, [sp, #8]
 80069b2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 80069b6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80069ba:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80069be:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80069c2:	ee15 3a10 	vmov	r3, s10
 80069c6:	3330      	adds	r3, #48	; 0x30
 80069c8:	f808 3b01 	strb.w	r3, [r8], #1
 80069cc:	9b01      	ldr	r3, [sp, #4]
 80069ce:	eba8 0303 	sub.w	r3, r8, r3
 80069d2:	4599      	cmp	r9, r3
 80069d4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80069d8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80069dc:	d133      	bne.n	8006a46 <_dtoa_r+0x5f6>
 80069de:	ee37 7b07 	vadd.f64	d7, d7, d7
 80069e2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80069e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069ea:	dc1a      	bgt.n	8006a22 <_dtoa_r+0x5d2>
 80069ec:	eeb4 7b46 	vcmp.f64	d7, d6
 80069f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069f4:	d103      	bne.n	80069fe <_dtoa_r+0x5ae>
 80069f6:	ee15 3a10 	vmov	r3, s10
 80069fa:	07d9      	lsls	r1, r3, #31
 80069fc:	d411      	bmi.n	8006a22 <_dtoa_r+0x5d2>
 80069fe:	4629      	mov	r1, r5
 8006a00:	4630      	mov	r0, r6
 8006a02:	f000 fbd1 	bl	80071a8 <_Bfree>
 8006a06:	2300      	movs	r3, #0
 8006a08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a0a:	f888 3000 	strb.w	r3, [r8]
 8006a0e:	f10b 0301 	add.w	r3, fp, #1
 8006a12:	6013      	str	r3, [r2, #0]
 8006a14:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	f43f ad69 	beq.w	80064ee <_dtoa_r+0x9e>
 8006a1c:	f8c3 8000 	str.w	r8, [r3]
 8006a20:	e565      	b.n	80064ee <_dtoa_r+0x9e>
 8006a22:	465a      	mov	r2, fp
 8006a24:	4643      	mov	r3, r8
 8006a26:	4698      	mov	r8, r3
 8006a28:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8006a2c:	2939      	cmp	r1, #57	; 0x39
 8006a2e:	d106      	bne.n	8006a3e <_dtoa_r+0x5ee>
 8006a30:	9901      	ldr	r1, [sp, #4]
 8006a32:	4299      	cmp	r1, r3
 8006a34:	d1f7      	bne.n	8006a26 <_dtoa_r+0x5d6>
 8006a36:	9801      	ldr	r0, [sp, #4]
 8006a38:	2130      	movs	r1, #48	; 0x30
 8006a3a:	3201      	adds	r2, #1
 8006a3c:	7001      	strb	r1, [r0, #0]
 8006a3e:	7819      	ldrb	r1, [r3, #0]
 8006a40:	3101      	adds	r1, #1
 8006a42:	7019      	strb	r1, [r3, #0]
 8006a44:	e7ae      	b.n	80069a4 <_dtoa_r+0x554>
 8006a46:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006a4a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006a4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a52:	d1b2      	bne.n	80069ba <_dtoa_r+0x56a>
 8006a54:	e7d3      	b.n	80069fe <_dtoa_r+0x5ae>
 8006a56:	bf00      	nop
 8006a58:	08009d48 	.word	0x08009d48
 8006a5c:	08009d20 	.word	0x08009d20
 8006a60:	9907      	ldr	r1, [sp, #28]
 8006a62:	2900      	cmp	r1, #0
 8006a64:	f000 80d0 	beq.w	8006c08 <_dtoa_r+0x7b8>
 8006a68:	9906      	ldr	r1, [sp, #24]
 8006a6a:	2901      	cmp	r1, #1
 8006a6c:	f300 80b4 	bgt.w	8006bd8 <_dtoa_r+0x788>
 8006a70:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006a72:	2900      	cmp	r1, #0
 8006a74:	f000 80ac 	beq.w	8006bd0 <_dtoa_r+0x780>
 8006a78:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006a7c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006a80:	461c      	mov	r4, r3
 8006a82:	9309      	str	r3, [sp, #36]	; 0x24
 8006a84:	9b04      	ldr	r3, [sp, #16]
 8006a86:	4413      	add	r3, r2
 8006a88:	9304      	str	r3, [sp, #16]
 8006a8a:	9b05      	ldr	r3, [sp, #20]
 8006a8c:	2101      	movs	r1, #1
 8006a8e:	4413      	add	r3, r2
 8006a90:	4630      	mov	r0, r6
 8006a92:	9305      	str	r3, [sp, #20]
 8006a94:	f000 fc88 	bl	80073a8 <__i2b>
 8006a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a9a:	4607      	mov	r7, r0
 8006a9c:	f1b8 0f00 	cmp.w	r8, #0
 8006aa0:	d00d      	beq.n	8006abe <_dtoa_r+0x66e>
 8006aa2:	9a05      	ldr	r2, [sp, #20]
 8006aa4:	2a00      	cmp	r2, #0
 8006aa6:	dd0a      	ble.n	8006abe <_dtoa_r+0x66e>
 8006aa8:	4542      	cmp	r2, r8
 8006aaa:	9904      	ldr	r1, [sp, #16]
 8006aac:	bfa8      	it	ge
 8006aae:	4642      	movge	r2, r8
 8006ab0:	1a89      	subs	r1, r1, r2
 8006ab2:	9104      	str	r1, [sp, #16]
 8006ab4:	9905      	ldr	r1, [sp, #20]
 8006ab6:	eba8 0802 	sub.w	r8, r8, r2
 8006aba:	1a8a      	subs	r2, r1, r2
 8006abc:	9205      	str	r2, [sp, #20]
 8006abe:	b303      	cbz	r3, 8006b02 <_dtoa_r+0x6b2>
 8006ac0:	9a07      	ldr	r2, [sp, #28]
 8006ac2:	2a00      	cmp	r2, #0
 8006ac4:	f000 80a5 	beq.w	8006c12 <_dtoa_r+0x7c2>
 8006ac8:	2c00      	cmp	r4, #0
 8006aca:	dd13      	ble.n	8006af4 <_dtoa_r+0x6a4>
 8006acc:	4639      	mov	r1, r7
 8006ace:	4622      	mov	r2, r4
 8006ad0:	4630      	mov	r0, r6
 8006ad2:	930d      	str	r3, [sp, #52]	; 0x34
 8006ad4:	f000 fd28 	bl	8007528 <__pow5mult>
 8006ad8:	462a      	mov	r2, r5
 8006ada:	4601      	mov	r1, r0
 8006adc:	4607      	mov	r7, r0
 8006ade:	4630      	mov	r0, r6
 8006ae0:	f000 fc78 	bl	80073d4 <__multiply>
 8006ae4:	4629      	mov	r1, r5
 8006ae6:	9009      	str	r0, [sp, #36]	; 0x24
 8006ae8:	4630      	mov	r0, r6
 8006aea:	f000 fb5d 	bl	80071a8 <_Bfree>
 8006aee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006af0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006af2:	4615      	mov	r5, r2
 8006af4:	1b1a      	subs	r2, r3, r4
 8006af6:	d004      	beq.n	8006b02 <_dtoa_r+0x6b2>
 8006af8:	4629      	mov	r1, r5
 8006afa:	4630      	mov	r0, r6
 8006afc:	f000 fd14 	bl	8007528 <__pow5mult>
 8006b00:	4605      	mov	r5, r0
 8006b02:	2101      	movs	r1, #1
 8006b04:	4630      	mov	r0, r6
 8006b06:	f000 fc4f 	bl	80073a8 <__i2b>
 8006b0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	4604      	mov	r4, r0
 8006b10:	f340 8081 	ble.w	8006c16 <_dtoa_r+0x7c6>
 8006b14:	461a      	mov	r2, r3
 8006b16:	4601      	mov	r1, r0
 8006b18:	4630      	mov	r0, r6
 8006b1a:	f000 fd05 	bl	8007528 <__pow5mult>
 8006b1e:	9b06      	ldr	r3, [sp, #24]
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	4604      	mov	r4, r0
 8006b24:	dd7a      	ble.n	8006c1c <_dtoa_r+0x7cc>
 8006b26:	2300      	movs	r3, #0
 8006b28:	9309      	str	r3, [sp, #36]	; 0x24
 8006b2a:	6922      	ldr	r2, [r4, #16]
 8006b2c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006b30:	6910      	ldr	r0, [r2, #16]
 8006b32:	f000 fbeb 	bl	800730c <__hi0bits>
 8006b36:	f1c0 0020 	rsb	r0, r0, #32
 8006b3a:	9b05      	ldr	r3, [sp, #20]
 8006b3c:	4418      	add	r0, r3
 8006b3e:	f010 001f 	ands.w	r0, r0, #31
 8006b42:	f000 8093 	beq.w	8006c6c <_dtoa_r+0x81c>
 8006b46:	f1c0 0220 	rsb	r2, r0, #32
 8006b4a:	2a04      	cmp	r2, #4
 8006b4c:	f340 8085 	ble.w	8006c5a <_dtoa_r+0x80a>
 8006b50:	9b04      	ldr	r3, [sp, #16]
 8006b52:	f1c0 001c 	rsb	r0, r0, #28
 8006b56:	4403      	add	r3, r0
 8006b58:	9304      	str	r3, [sp, #16]
 8006b5a:	9b05      	ldr	r3, [sp, #20]
 8006b5c:	4480      	add	r8, r0
 8006b5e:	4403      	add	r3, r0
 8006b60:	9305      	str	r3, [sp, #20]
 8006b62:	9b04      	ldr	r3, [sp, #16]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	dd05      	ble.n	8006b74 <_dtoa_r+0x724>
 8006b68:	4629      	mov	r1, r5
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	4630      	mov	r0, r6
 8006b6e:	f000 fd35 	bl	80075dc <__lshift>
 8006b72:	4605      	mov	r5, r0
 8006b74:	9b05      	ldr	r3, [sp, #20]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	dd05      	ble.n	8006b86 <_dtoa_r+0x736>
 8006b7a:	4621      	mov	r1, r4
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	4630      	mov	r0, r6
 8006b80:	f000 fd2c 	bl	80075dc <__lshift>
 8006b84:	4604      	mov	r4, r0
 8006b86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d071      	beq.n	8006c70 <_dtoa_r+0x820>
 8006b8c:	4621      	mov	r1, r4
 8006b8e:	4628      	mov	r0, r5
 8006b90:	f000 fd90 	bl	80076b4 <__mcmp>
 8006b94:	2800      	cmp	r0, #0
 8006b96:	da6b      	bge.n	8006c70 <_dtoa_r+0x820>
 8006b98:	2300      	movs	r3, #0
 8006b9a:	4629      	mov	r1, r5
 8006b9c:	220a      	movs	r2, #10
 8006b9e:	4630      	mov	r0, r6
 8006ba0:	f000 fb24 	bl	80071ec <__multadd>
 8006ba4:	9b07      	ldr	r3, [sp, #28]
 8006ba6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006baa:	4605      	mov	r5, r0
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	f000 8197 	beq.w	8006ee0 <_dtoa_r+0xa90>
 8006bb2:	4639      	mov	r1, r7
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	220a      	movs	r2, #10
 8006bb8:	4630      	mov	r0, r6
 8006bba:	f000 fb17 	bl	80071ec <__multadd>
 8006bbe:	f1ba 0f00 	cmp.w	sl, #0
 8006bc2:	4607      	mov	r7, r0
 8006bc4:	f300 8093 	bgt.w	8006cee <_dtoa_r+0x89e>
 8006bc8:	9b06      	ldr	r3, [sp, #24]
 8006bca:	2b02      	cmp	r3, #2
 8006bcc:	dc57      	bgt.n	8006c7e <_dtoa_r+0x82e>
 8006bce:	e08e      	b.n	8006cee <_dtoa_r+0x89e>
 8006bd0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006bd2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006bd6:	e751      	b.n	8006a7c <_dtoa_r+0x62c>
 8006bd8:	f109 34ff 	add.w	r4, r9, #4294967295
 8006bdc:	42a3      	cmp	r3, r4
 8006bde:	bfbf      	itttt	lt
 8006be0:	1ae2      	sublt	r2, r4, r3
 8006be2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006be4:	189b      	addlt	r3, r3, r2
 8006be6:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006be8:	bfae      	itee	ge
 8006bea:	1b1c      	subge	r4, r3, r4
 8006bec:	4623      	movlt	r3, r4
 8006bee:	2400      	movlt	r4, #0
 8006bf0:	f1b9 0f00 	cmp.w	r9, #0
 8006bf4:	bfb5      	itete	lt
 8006bf6:	9a04      	ldrlt	r2, [sp, #16]
 8006bf8:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8006bfc:	eba2 0809 	sublt.w	r8, r2, r9
 8006c00:	464a      	movge	r2, r9
 8006c02:	bfb8      	it	lt
 8006c04:	2200      	movlt	r2, #0
 8006c06:	e73c      	b.n	8006a82 <_dtoa_r+0x632>
 8006c08:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006c0c:	9f07      	ldr	r7, [sp, #28]
 8006c0e:	461c      	mov	r4, r3
 8006c10:	e744      	b.n	8006a9c <_dtoa_r+0x64c>
 8006c12:	461a      	mov	r2, r3
 8006c14:	e770      	b.n	8006af8 <_dtoa_r+0x6a8>
 8006c16:	9b06      	ldr	r3, [sp, #24]
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	dc18      	bgt.n	8006c4e <_dtoa_r+0x7fe>
 8006c1c:	9b02      	ldr	r3, [sp, #8]
 8006c1e:	b9b3      	cbnz	r3, 8006c4e <_dtoa_r+0x7fe>
 8006c20:	9b03      	ldr	r3, [sp, #12]
 8006c22:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8006c26:	b9a2      	cbnz	r2, 8006c52 <_dtoa_r+0x802>
 8006c28:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8006c2c:	0d12      	lsrs	r2, r2, #20
 8006c2e:	0512      	lsls	r2, r2, #20
 8006c30:	b18a      	cbz	r2, 8006c56 <_dtoa_r+0x806>
 8006c32:	9b04      	ldr	r3, [sp, #16]
 8006c34:	3301      	adds	r3, #1
 8006c36:	9304      	str	r3, [sp, #16]
 8006c38:	9b05      	ldr	r3, [sp, #20]
 8006c3a:	3301      	adds	r3, #1
 8006c3c:	9305      	str	r3, [sp, #20]
 8006c3e:	2301      	movs	r3, #1
 8006c40:	9309      	str	r3, [sp, #36]	; 0x24
 8006c42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f47f af70 	bne.w	8006b2a <_dtoa_r+0x6da>
 8006c4a:	2001      	movs	r0, #1
 8006c4c:	e775      	b.n	8006b3a <_dtoa_r+0x6ea>
 8006c4e:	2300      	movs	r3, #0
 8006c50:	e7f6      	b.n	8006c40 <_dtoa_r+0x7f0>
 8006c52:	9b02      	ldr	r3, [sp, #8]
 8006c54:	e7f4      	b.n	8006c40 <_dtoa_r+0x7f0>
 8006c56:	9209      	str	r2, [sp, #36]	; 0x24
 8006c58:	e7f3      	b.n	8006c42 <_dtoa_r+0x7f2>
 8006c5a:	d082      	beq.n	8006b62 <_dtoa_r+0x712>
 8006c5c:	9b04      	ldr	r3, [sp, #16]
 8006c5e:	321c      	adds	r2, #28
 8006c60:	4413      	add	r3, r2
 8006c62:	9304      	str	r3, [sp, #16]
 8006c64:	9b05      	ldr	r3, [sp, #20]
 8006c66:	4490      	add	r8, r2
 8006c68:	4413      	add	r3, r2
 8006c6a:	e779      	b.n	8006b60 <_dtoa_r+0x710>
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	e7f5      	b.n	8006c5c <_dtoa_r+0x80c>
 8006c70:	f1b9 0f00 	cmp.w	r9, #0
 8006c74:	dc36      	bgt.n	8006ce4 <_dtoa_r+0x894>
 8006c76:	9b06      	ldr	r3, [sp, #24]
 8006c78:	2b02      	cmp	r3, #2
 8006c7a:	dd33      	ble.n	8006ce4 <_dtoa_r+0x894>
 8006c7c:	46ca      	mov	sl, r9
 8006c7e:	f1ba 0f00 	cmp.w	sl, #0
 8006c82:	d10d      	bne.n	8006ca0 <_dtoa_r+0x850>
 8006c84:	4621      	mov	r1, r4
 8006c86:	4653      	mov	r3, sl
 8006c88:	2205      	movs	r2, #5
 8006c8a:	4630      	mov	r0, r6
 8006c8c:	f000 faae 	bl	80071ec <__multadd>
 8006c90:	4601      	mov	r1, r0
 8006c92:	4604      	mov	r4, r0
 8006c94:	4628      	mov	r0, r5
 8006c96:	f000 fd0d 	bl	80076b4 <__mcmp>
 8006c9a:	2800      	cmp	r0, #0
 8006c9c:	f73f ade4 	bgt.w	8006868 <_dtoa_r+0x418>
 8006ca0:	9b08      	ldr	r3, [sp, #32]
 8006ca2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006ca6:	ea6f 0b03 	mvn.w	fp, r3
 8006caa:	f04f 0900 	mov.w	r9, #0
 8006cae:	4621      	mov	r1, r4
 8006cb0:	4630      	mov	r0, r6
 8006cb2:	f000 fa79 	bl	80071a8 <_Bfree>
 8006cb6:	2f00      	cmp	r7, #0
 8006cb8:	f43f aea1 	beq.w	80069fe <_dtoa_r+0x5ae>
 8006cbc:	f1b9 0f00 	cmp.w	r9, #0
 8006cc0:	d005      	beq.n	8006cce <_dtoa_r+0x87e>
 8006cc2:	45b9      	cmp	r9, r7
 8006cc4:	d003      	beq.n	8006cce <_dtoa_r+0x87e>
 8006cc6:	4649      	mov	r1, r9
 8006cc8:	4630      	mov	r0, r6
 8006cca:	f000 fa6d 	bl	80071a8 <_Bfree>
 8006cce:	4639      	mov	r1, r7
 8006cd0:	4630      	mov	r0, r6
 8006cd2:	f000 fa69 	bl	80071a8 <_Bfree>
 8006cd6:	e692      	b.n	80069fe <_dtoa_r+0x5ae>
 8006cd8:	2400      	movs	r4, #0
 8006cda:	4627      	mov	r7, r4
 8006cdc:	e7e0      	b.n	8006ca0 <_dtoa_r+0x850>
 8006cde:	4693      	mov	fp, r2
 8006ce0:	4627      	mov	r7, r4
 8006ce2:	e5c1      	b.n	8006868 <_dtoa_r+0x418>
 8006ce4:	9b07      	ldr	r3, [sp, #28]
 8006ce6:	46ca      	mov	sl, r9
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	f000 8100 	beq.w	8006eee <_dtoa_r+0xa9e>
 8006cee:	f1b8 0f00 	cmp.w	r8, #0
 8006cf2:	dd05      	ble.n	8006d00 <_dtoa_r+0x8b0>
 8006cf4:	4639      	mov	r1, r7
 8006cf6:	4642      	mov	r2, r8
 8006cf8:	4630      	mov	r0, r6
 8006cfa:	f000 fc6f 	bl	80075dc <__lshift>
 8006cfe:	4607      	mov	r7, r0
 8006d00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d05d      	beq.n	8006dc2 <_dtoa_r+0x972>
 8006d06:	6879      	ldr	r1, [r7, #4]
 8006d08:	4630      	mov	r0, r6
 8006d0a:	f000 fa0d 	bl	8007128 <_Balloc>
 8006d0e:	4680      	mov	r8, r0
 8006d10:	b928      	cbnz	r0, 8006d1e <_dtoa_r+0x8ce>
 8006d12:	4b82      	ldr	r3, [pc, #520]	; (8006f1c <_dtoa_r+0xacc>)
 8006d14:	4602      	mov	r2, r0
 8006d16:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006d1a:	f7ff bbb1 	b.w	8006480 <_dtoa_r+0x30>
 8006d1e:	693a      	ldr	r2, [r7, #16]
 8006d20:	3202      	adds	r2, #2
 8006d22:	0092      	lsls	r2, r2, #2
 8006d24:	f107 010c 	add.w	r1, r7, #12
 8006d28:	300c      	adds	r0, #12
 8006d2a:	f001 ff3f 	bl	8008bac <memcpy>
 8006d2e:	2201      	movs	r2, #1
 8006d30:	4641      	mov	r1, r8
 8006d32:	4630      	mov	r0, r6
 8006d34:	f000 fc52 	bl	80075dc <__lshift>
 8006d38:	9b01      	ldr	r3, [sp, #4]
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	9304      	str	r3, [sp, #16]
 8006d3e:	9b01      	ldr	r3, [sp, #4]
 8006d40:	4453      	add	r3, sl
 8006d42:	9308      	str	r3, [sp, #32]
 8006d44:	9b02      	ldr	r3, [sp, #8]
 8006d46:	f003 0301 	and.w	r3, r3, #1
 8006d4a:	46b9      	mov	r9, r7
 8006d4c:	9307      	str	r3, [sp, #28]
 8006d4e:	4607      	mov	r7, r0
 8006d50:	9b04      	ldr	r3, [sp, #16]
 8006d52:	4621      	mov	r1, r4
 8006d54:	3b01      	subs	r3, #1
 8006d56:	4628      	mov	r0, r5
 8006d58:	9302      	str	r3, [sp, #8]
 8006d5a:	f7ff faef 	bl	800633c <quorem>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	3330      	adds	r3, #48	; 0x30
 8006d62:	9005      	str	r0, [sp, #20]
 8006d64:	4649      	mov	r1, r9
 8006d66:	4628      	mov	r0, r5
 8006d68:	9309      	str	r3, [sp, #36]	; 0x24
 8006d6a:	f000 fca3 	bl	80076b4 <__mcmp>
 8006d6e:	463a      	mov	r2, r7
 8006d70:	4682      	mov	sl, r0
 8006d72:	4621      	mov	r1, r4
 8006d74:	4630      	mov	r0, r6
 8006d76:	f000 fcb9 	bl	80076ec <__mdiff>
 8006d7a:	68c2      	ldr	r2, [r0, #12]
 8006d7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d7e:	4680      	mov	r8, r0
 8006d80:	bb0a      	cbnz	r2, 8006dc6 <_dtoa_r+0x976>
 8006d82:	4601      	mov	r1, r0
 8006d84:	4628      	mov	r0, r5
 8006d86:	f000 fc95 	bl	80076b4 <__mcmp>
 8006d8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	4641      	mov	r1, r8
 8006d90:	4630      	mov	r0, r6
 8006d92:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8006d96:	f000 fa07 	bl	80071a8 <_Bfree>
 8006d9a:	9b06      	ldr	r3, [sp, #24]
 8006d9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d9e:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8006da2:	ea43 0102 	orr.w	r1, r3, r2
 8006da6:	9b07      	ldr	r3, [sp, #28]
 8006da8:	4319      	orrs	r1, r3
 8006daa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dac:	d10d      	bne.n	8006dca <_dtoa_r+0x97a>
 8006dae:	2b39      	cmp	r3, #57	; 0x39
 8006db0:	d029      	beq.n	8006e06 <_dtoa_r+0x9b6>
 8006db2:	f1ba 0f00 	cmp.w	sl, #0
 8006db6:	dd01      	ble.n	8006dbc <_dtoa_r+0x96c>
 8006db8:	9b05      	ldr	r3, [sp, #20]
 8006dba:	3331      	adds	r3, #49	; 0x31
 8006dbc:	9a02      	ldr	r2, [sp, #8]
 8006dbe:	7013      	strb	r3, [r2, #0]
 8006dc0:	e775      	b.n	8006cae <_dtoa_r+0x85e>
 8006dc2:	4638      	mov	r0, r7
 8006dc4:	e7b8      	b.n	8006d38 <_dtoa_r+0x8e8>
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	e7e1      	b.n	8006d8e <_dtoa_r+0x93e>
 8006dca:	f1ba 0f00 	cmp.w	sl, #0
 8006dce:	db06      	blt.n	8006dde <_dtoa_r+0x98e>
 8006dd0:	9906      	ldr	r1, [sp, #24]
 8006dd2:	ea41 0a0a 	orr.w	sl, r1, sl
 8006dd6:	9907      	ldr	r1, [sp, #28]
 8006dd8:	ea5a 0a01 	orrs.w	sl, sl, r1
 8006ddc:	d120      	bne.n	8006e20 <_dtoa_r+0x9d0>
 8006dde:	2a00      	cmp	r2, #0
 8006de0:	ddec      	ble.n	8006dbc <_dtoa_r+0x96c>
 8006de2:	4629      	mov	r1, r5
 8006de4:	2201      	movs	r2, #1
 8006de6:	4630      	mov	r0, r6
 8006de8:	9304      	str	r3, [sp, #16]
 8006dea:	f000 fbf7 	bl	80075dc <__lshift>
 8006dee:	4621      	mov	r1, r4
 8006df0:	4605      	mov	r5, r0
 8006df2:	f000 fc5f 	bl	80076b4 <__mcmp>
 8006df6:	2800      	cmp	r0, #0
 8006df8:	9b04      	ldr	r3, [sp, #16]
 8006dfa:	dc02      	bgt.n	8006e02 <_dtoa_r+0x9b2>
 8006dfc:	d1de      	bne.n	8006dbc <_dtoa_r+0x96c>
 8006dfe:	07da      	lsls	r2, r3, #31
 8006e00:	d5dc      	bpl.n	8006dbc <_dtoa_r+0x96c>
 8006e02:	2b39      	cmp	r3, #57	; 0x39
 8006e04:	d1d8      	bne.n	8006db8 <_dtoa_r+0x968>
 8006e06:	9a02      	ldr	r2, [sp, #8]
 8006e08:	2339      	movs	r3, #57	; 0x39
 8006e0a:	7013      	strb	r3, [r2, #0]
 8006e0c:	4643      	mov	r3, r8
 8006e0e:	4698      	mov	r8, r3
 8006e10:	3b01      	subs	r3, #1
 8006e12:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8006e16:	2a39      	cmp	r2, #57	; 0x39
 8006e18:	d051      	beq.n	8006ebe <_dtoa_r+0xa6e>
 8006e1a:	3201      	adds	r2, #1
 8006e1c:	701a      	strb	r2, [r3, #0]
 8006e1e:	e746      	b.n	8006cae <_dtoa_r+0x85e>
 8006e20:	2a00      	cmp	r2, #0
 8006e22:	dd03      	ble.n	8006e2c <_dtoa_r+0x9dc>
 8006e24:	2b39      	cmp	r3, #57	; 0x39
 8006e26:	d0ee      	beq.n	8006e06 <_dtoa_r+0x9b6>
 8006e28:	3301      	adds	r3, #1
 8006e2a:	e7c7      	b.n	8006dbc <_dtoa_r+0x96c>
 8006e2c:	9a04      	ldr	r2, [sp, #16]
 8006e2e:	9908      	ldr	r1, [sp, #32]
 8006e30:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006e34:	428a      	cmp	r2, r1
 8006e36:	d02b      	beq.n	8006e90 <_dtoa_r+0xa40>
 8006e38:	4629      	mov	r1, r5
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	220a      	movs	r2, #10
 8006e3e:	4630      	mov	r0, r6
 8006e40:	f000 f9d4 	bl	80071ec <__multadd>
 8006e44:	45b9      	cmp	r9, r7
 8006e46:	4605      	mov	r5, r0
 8006e48:	f04f 0300 	mov.w	r3, #0
 8006e4c:	f04f 020a 	mov.w	r2, #10
 8006e50:	4649      	mov	r1, r9
 8006e52:	4630      	mov	r0, r6
 8006e54:	d107      	bne.n	8006e66 <_dtoa_r+0xa16>
 8006e56:	f000 f9c9 	bl	80071ec <__multadd>
 8006e5a:	4681      	mov	r9, r0
 8006e5c:	4607      	mov	r7, r0
 8006e5e:	9b04      	ldr	r3, [sp, #16]
 8006e60:	3301      	adds	r3, #1
 8006e62:	9304      	str	r3, [sp, #16]
 8006e64:	e774      	b.n	8006d50 <_dtoa_r+0x900>
 8006e66:	f000 f9c1 	bl	80071ec <__multadd>
 8006e6a:	4639      	mov	r1, r7
 8006e6c:	4681      	mov	r9, r0
 8006e6e:	2300      	movs	r3, #0
 8006e70:	220a      	movs	r2, #10
 8006e72:	4630      	mov	r0, r6
 8006e74:	f000 f9ba 	bl	80071ec <__multadd>
 8006e78:	4607      	mov	r7, r0
 8006e7a:	e7f0      	b.n	8006e5e <_dtoa_r+0xa0e>
 8006e7c:	f1ba 0f00 	cmp.w	sl, #0
 8006e80:	9a01      	ldr	r2, [sp, #4]
 8006e82:	bfcc      	ite	gt
 8006e84:	46d0      	movgt	r8, sl
 8006e86:	f04f 0801 	movle.w	r8, #1
 8006e8a:	4490      	add	r8, r2
 8006e8c:	f04f 0900 	mov.w	r9, #0
 8006e90:	4629      	mov	r1, r5
 8006e92:	2201      	movs	r2, #1
 8006e94:	4630      	mov	r0, r6
 8006e96:	9302      	str	r3, [sp, #8]
 8006e98:	f000 fba0 	bl	80075dc <__lshift>
 8006e9c:	4621      	mov	r1, r4
 8006e9e:	4605      	mov	r5, r0
 8006ea0:	f000 fc08 	bl	80076b4 <__mcmp>
 8006ea4:	2800      	cmp	r0, #0
 8006ea6:	dcb1      	bgt.n	8006e0c <_dtoa_r+0x9bc>
 8006ea8:	d102      	bne.n	8006eb0 <_dtoa_r+0xa60>
 8006eaa:	9b02      	ldr	r3, [sp, #8]
 8006eac:	07db      	lsls	r3, r3, #31
 8006eae:	d4ad      	bmi.n	8006e0c <_dtoa_r+0x9bc>
 8006eb0:	4643      	mov	r3, r8
 8006eb2:	4698      	mov	r8, r3
 8006eb4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006eb8:	2a30      	cmp	r2, #48	; 0x30
 8006eba:	d0fa      	beq.n	8006eb2 <_dtoa_r+0xa62>
 8006ebc:	e6f7      	b.n	8006cae <_dtoa_r+0x85e>
 8006ebe:	9a01      	ldr	r2, [sp, #4]
 8006ec0:	429a      	cmp	r2, r3
 8006ec2:	d1a4      	bne.n	8006e0e <_dtoa_r+0x9be>
 8006ec4:	f10b 0b01 	add.w	fp, fp, #1
 8006ec8:	2331      	movs	r3, #49	; 0x31
 8006eca:	e778      	b.n	8006dbe <_dtoa_r+0x96e>
 8006ecc:	4b14      	ldr	r3, [pc, #80]	; (8006f20 <_dtoa_r+0xad0>)
 8006ece:	f7ff bb2a 	b.w	8006526 <_dtoa_r+0xd6>
 8006ed2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	f47f ab05 	bne.w	80064e4 <_dtoa_r+0x94>
 8006eda:	4b12      	ldr	r3, [pc, #72]	; (8006f24 <_dtoa_r+0xad4>)
 8006edc:	f7ff bb23 	b.w	8006526 <_dtoa_r+0xd6>
 8006ee0:	f1ba 0f00 	cmp.w	sl, #0
 8006ee4:	dc03      	bgt.n	8006eee <_dtoa_r+0xa9e>
 8006ee6:	9b06      	ldr	r3, [sp, #24]
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	f73f aec8 	bgt.w	8006c7e <_dtoa_r+0x82e>
 8006eee:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006ef2:	4621      	mov	r1, r4
 8006ef4:	4628      	mov	r0, r5
 8006ef6:	f7ff fa21 	bl	800633c <quorem>
 8006efa:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006efe:	f808 3b01 	strb.w	r3, [r8], #1
 8006f02:	9a01      	ldr	r2, [sp, #4]
 8006f04:	eba8 0202 	sub.w	r2, r8, r2
 8006f08:	4592      	cmp	sl, r2
 8006f0a:	ddb7      	ble.n	8006e7c <_dtoa_r+0xa2c>
 8006f0c:	4629      	mov	r1, r5
 8006f0e:	2300      	movs	r3, #0
 8006f10:	220a      	movs	r2, #10
 8006f12:	4630      	mov	r0, r6
 8006f14:	f000 f96a 	bl	80071ec <__multadd>
 8006f18:	4605      	mov	r5, r0
 8006f1a:	e7ea      	b.n	8006ef2 <_dtoa_r+0xaa2>
 8006f1c:	08009cb1 	.word	0x08009cb1
 8006f20:	08009c0c 	.word	0x08009c0c
 8006f24:	08009c35 	.word	0x08009c35

08006f28 <_free_r>:
 8006f28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f2a:	2900      	cmp	r1, #0
 8006f2c:	d044      	beq.n	8006fb8 <_free_r+0x90>
 8006f2e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f32:	9001      	str	r0, [sp, #4]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	f1a1 0404 	sub.w	r4, r1, #4
 8006f3a:	bfb8      	it	lt
 8006f3c:	18e4      	addlt	r4, r4, r3
 8006f3e:	f000 f8e7 	bl	8007110 <__malloc_lock>
 8006f42:	4a1e      	ldr	r2, [pc, #120]	; (8006fbc <_free_r+0x94>)
 8006f44:	9801      	ldr	r0, [sp, #4]
 8006f46:	6813      	ldr	r3, [r2, #0]
 8006f48:	b933      	cbnz	r3, 8006f58 <_free_r+0x30>
 8006f4a:	6063      	str	r3, [r4, #4]
 8006f4c:	6014      	str	r4, [r2, #0]
 8006f4e:	b003      	add	sp, #12
 8006f50:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f54:	f000 b8e2 	b.w	800711c <__malloc_unlock>
 8006f58:	42a3      	cmp	r3, r4
 8006f5a:	d908      	bls.n	8006f6e <_free_r+0x46>
 8006f5c:	6825      	ldr	r5, [r4, #0]
 8006f5e:	1961      	adds	r1, r4, r5
 8006f60:	428b      	cmp	r3, r1
 8006f62:	bf01      	itttt	eq
 8006f64:	6819      	ldreq	r1, [r3, #0]
 8006f66:	685b      	ldreq	r3, [r3, #4]
 8006f68:	1949      	addeq	r1, r1, r5
 8006f6a:	6021      	streq	r1, [r4, #0]
 8006f6c:	e7ed      	b.n	8006f4a <_free_r+0x22>
 8006f6e:	461a      	mov	r2, r3
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	b10b      	cbz	r3, 8006f78 <_free_r+0x50>
 8006f74:	42a3      	cmp	r3, r4
 8006f76:	d9fa      	bls.n	8006f6e <_free_r+0x46>
 8006f78:	6811      	ldr	r1, [r2, #0]
 8006f7a:	1855      	adds	r5, r2, r1
 8006f7c:	42a5      	cmp	r5, r4
 8006f7e:	d10b      	bne.n	8006f98 <_free_r+0x70>
 8006f80:	6824      	ldr	r4, [r4, #0]
 8006f82:	4421      	add	r1, r4
 8006f84:	1854      	adds	r4, r2, r1
 8006f86:	42a3      	cmp	r3, r4
 8006f88:	6011      	str	r1, [r2, #0]
 8006f8a:	d1e0      	bne.n	8006f4e <_free_r+0x26>
 8006f8c:	681c      	ldr	r4, [r3, #0]
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	6053      	str	r3, [r2, #4]
 8006f92:	440c      	add	r4, r1
 8006f94:	6014      	str	r4, [r2, #0]
 8006f96:	e7da      	b.n	8006f4e <_free_r+0x26>
 8006f98:	d902      	bls.n	8006fa0 <_free_r+0x78>
 8006f9a:	230c      	movs	r3, #12
 8006f9c:	6003      	str	r3, [r0, #0]
 8006f9e:	e7d6      	b.n	8006f4e <_free_r+0x26>
 8006fa0:	6825      	ldr	r5, [r4, #0]
 8006fa2:	1961      	adds	r1, r4, r5
 8006fa4:	428b      	cmp	r3, r1
 8006fa6:	bf04      	itt	eq
 8006fa8:	6819      	ldreq	r1, [r3, #0]
 8006faa:	685b      	ldreq	r3, [r3, #4]
 8006fac:	6063      	str	r3, [r4, #4]
 8006fae:	bf04      	itt	eq
 8006fb0:	1949      	addeq	r1, r1, r5
 8006fb2:	6021      	streq	r1, [r4, #0]
 8006fb4:	6054      	str	r4, [r2, #4]
 8006fb6:	e7ca      	b.n	8006f4e <_free_r+0x26>
 8006fb8:	b003      	add	sp, #12
 8006fba:	bd30      	pop	{r4, r5, pc}
 8006fbc:	20000488 	.word	0x20000488

08006fc0 <malloc>:
 8006fc0:	4b02      	ldr	r3, [pc, #8]	; (8006fcc <malloc+0xc>)
 8006fc2:	4601      	mov	r1, r0
 8006fc4:	6818      	ldr	r0, [r3, #0]
 8006fc6:	f000 b823 	b.w	8007010 <_malloc_r>
 8006fca:	bf00      	nop
 8006fcc:	20000068 	.word	0x20000068

08006fd0 <sbrk_aligned>:
 8006fd0:	b570      	push	{r4, r5, r6, lr}
 8006fd2:	4e0e      	ldr	r6, [pc, #56]	; (800700c <sbrk_aligned+0x3c>)
 8006fd4:	460c      	mov	r4, r1
 8006fd6:	6831      	ldr	r1, [r6, #0]
 8006fd8:	4605      	mov	r5, r0
 8006fda:	b911      	cbnz	r1, 8006fe2 <sbrk_aligned+0x12>
 8006fdc:	f001 fdd6 	bl	8008b8c <_sbrk_r>
 8006fe0:	6030      	str	r0, [r6, #0]
 8006fe2:	4621      	mov	r1, r4
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	f001 fdd1 	bl	8008b8c <_sbrk_r>
 8006fea:	1c43      	adds	r3, r0, #1
 8006fec:	d00a      	beq.n	8007004 <sbrk_aligned+0x34>
 8006fee:	1cc4      	adds	r4, r0, #3
 8006ff0:	f024 0403 	bic.w	r4, r4, #3
 8006ff4:	42a0      	cmp	r0, r4
 8006ff6:	d007      	beq.n	8007008 <sbrk_aligned+0x38>
 8006ff8:	1a21      	subs	r1, r4, r0
 8006ffa:	4628      	mov	r0, r5
 8006ffc:	f001 fdc6 	bl	8008b8c <_sbrk_r>
 8007000:	3001      	adds	r0, #1
 8007002:	d101      	bne.n	8007008 <sbrk_aligned+0x38>
 8007004:	f04f 34ff 	mov.w	r4, #4294967295
 8007008:	4620      	mov	r0, r4
 800700a:	bd70      	pop	{r4, r5, r6, pc}
 800700c:	2000048c 	.word	0x2000048c

08007010 <_malloc_r>:
 8007010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007014:	1ccd      	adds	r5, r1, #3
 8007016:	f025 0503 	bic.w	r5, r5, #3
 800701a:	3508      	adds	r5, #8
 800701c:	2d0c      	cmp	r5, #12
 800701e:	bf38      	it	cc
 8007020:	250c      	movcc	r5, #12
 8007022:	2d00      	cmp	r5, #0
 8007024:	4607      	mov	r7, r0
 8007026:	db01      	blt.n	800702c <_malloc_r+0x1c>
 8007028:	42a9      	cmp	r1, r5
 800702a:	d905      	bls.n	8007038 <_malloc_r+0x28>
 800702c:	230c      	movs	r3, #12
 800702e:	603b      	str	r3, [r7, #0]
 8007030:	2600      	movs	r6, #0
 8007032:	4630      	mov	r0, r6
 8007034:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007038:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800710c <_malloc_r+0xfc>
 800703c:	f000 f868 	bl	8007110 <__malloc_lock>
 8007040:	f8d8 3000 	ldr.w	r3, [r8]
 8007044:	461c      	mov	r4, r3
 8007046:	bb5c      	cbnz	r4, 80070a0 <_malloc_r+0x90>
 8007048:	4629      	mov	r1, r5
 800704a:	4638      	mov	r0, r7
 800704c:	f7ff ffc0 	bl	8006fd0 <sbrk_aligned>
 8007050:	1c43      	adds	r3, r0, #1
 8007052:	4604      	mov	r4, r0
 8007054:	d155      	bne.n	8007102 <_malloc_r+0xf2>
 8007056:	f8d8 4000 	ldr.w	r4, [r8]
 800705a:	4626      	mov	r6, r4
 800705c:	2e00      	cmp	r6, #0
 800705e:	d145      	bne.n	80070ec <_malloc_r+0xdc>
 8007060:	2c00      	cmp	r4, #0
 8007062:	d048      	beq.n	80070f6 <_malloc_r+0xe6>
 8007064:	6823      	ldr	r3, [r4, #0]
 8007066:	4631      	mov	r1, r6
 8007068:	4638      	mov	r0, r7
 800706a:	eb04 0903 	add.w	r9, r4, r3
 800706e:	f001 fd8d 	bl	8008b8c <_sbrk_r>
 8007072:	4581      	cmp	r9, r0
 8007074:	d13f      	bne.n	80070f6 <_malloc_r+0xe6>
 8007076:	6821      	ldr	r1, [r4, #0]
 8007078:	1a6d      	subs	r5, r5, r1
 800707a:	4629      	mov	r1, r5
 800707c:	4638      	mov	r0, r7
 800707e:	f7ff ffa7 	bl	8006fd0 <sbrk_aligned>
 8007082:	3001      	adds	r0, #1
 8007084:	d037      	beq.n	80070f6 <_malloc_r+0xe6>
 8007086:	6823      	ldr	r3, [r4, #0]
 8007088:	442b      	add	r3, r5
 800708a:	6023      	str	r3, [r4, #0]
 800708c:	f8d8 3000 	ldr.w	r3, [r8]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d038      	beq.n	8007106 <_malloc_r+0xf6>
 8007094:	685a      	ldr	r2, [r3, #4]
 8007096:	42a2      	cmp	r2, r4
 8007098:	d12b      	bne.n	80070f2 <_malloc_r+0xe2>
 800709a:	2200      	movs	r2, #0
 800709c:	605a      	str	r2, [r3, #4]
 800709e:	e00f      	b.n	80070c0 <_malloc_r+0xb0>
 80070a0:	6822      	ldr	r2, [r4, #0]
 80070a2:	1b52      	subs	r2, r2, r5
 80070a4:	d41f      	bmi.n	80070e6 <_malloc_r+0xd6>
 80070a6:	2a0b      	cmp	r2, #11
 80070a8:	d917      	bls.n	80070da <_malloc_r+0xca>
 80070aa:	1961      	adds	r1, r4, r5
 80070ac:	42a3      	cmp	r3, r4
 80070ae:	6025      	str	r5, [r4, #0]
 80070b0:	bf18      	it	ne
 80070b2:	6059      	strne	r1, [r3, #4]
 80070b4:	6863      	ldr	r3, [r4, #4]
 80070b6:	bf08      	it	eq
 80070b8:	f8c8 1000 	streq.w	r1, [r8]
 80070bc:	5162      	str	r2, [r4, r5]
 80070be:	604b      	str	r3, [r1, #4]
 80070c0:	4638      	mov	r0, r7
 80070c2:	f104 060b 	add.w	r6, r4, #11
 80070c6:	f000 f829 	bl	800711c <__malloc_unlock>
 80070ca:	f026 0607 	bic.w	r6, r6, #7
 80070ce:	1d23      	adds	r3, r4, #4
 80070d0:	1af2      	subs	r2, r6, r3
 80070d2:	d0ae      	beq.n	8007032 <_malloc_r+0x22>
 80070d4:	1b9b      	subs	r3, r3, r6
 80070d6:	50a3      	str	r3, [r4, r2]
 80070d8:	e7ab      	b.n	8007032 <_malloc_r+0x22>
 80070da:	42a3      	cmp	r3, r4
 80070dc:	6862      	ldr	r2, [r4, #4]
 80070de:	d1dd      	bne.n	800709c <_malloc_r+0x8c>
 80070e0:	f8c8 2000 	str.w	r2, [r8]
 80070e4:	e7ec      	b.n	80070c0 <_malloc_r+0xb0>
 80070e6:	4623      	mov	r3, r4
 80070e8:	6864      	ldr	r4, [r4, #4]
 80070ea:	e7ac      	b.n	8007046 <_malloc_r+0x36>
 80070ec:	4634      	mov	r4, r6
 80070ee:	6876      	ldr	r6, [r6, #4]
 80070f0:	e7b4      	b.n	800705c <_malloc_r+0x4c>
 80070f2:	4613      	mov	r3, r2
 80070f4:	e7cc      	b.n	8007090 <_malloc_r+0x80>
 80070f6:	230c      	movs	r3, #12
 80070f8:	603b      	str	r3, [r7, #0]
 80070fa:	4638      	mov	r0, r7
 80070fc:	f000 f80e 	bl	800711c <__malloc_unlock>
 8007100:	e797      	b.n	8007032 <_malloc_r+0x22>
 8007102:	6025      	str	r5, [r4, #0]
 8007104:	e7dc      	b.n	80070c0 <_malloc_r+0xb0>
 8007106:	605b      	str	r3, [r3, #4]
 8007108:	deff      	udf	#255	; 0xff
 800710a:	bf00      	nop
 800710c:	20000488 	.word	0x20000488

08007110 <__malloc_lock>:
 8007110:	4801      	ldr	r0, [pc, #4]	; (8007118 <__malloc_lock+0x8>)
 8007112:	f7ff b90a 	b.w	800632a <__retarget_lock_acquire_recursive>
 8007116:	bf00      	nop
 8007118:	20000484 	.word	0x20000484

0800711c <__malloc_unlock>:
 800711c:	4801      	ldr	r0, [pc, #4]	; (8007124 <__malloc_unlock+0x8>)
 800711e:	f7ff b905 	b.w	800632c <__retarget_lock_release_recursive>
 8007122:	bf00      	nop
 8007124:	20000484 	.word	0x20000484

08007128 <_Balloc>:
 8007128:	b570      	push	{r4, r5, r6, lr}
 800712a:	69c6      	ldr	r6, [r0, #28]
 800712c:	4604      	mov	r4, r0
 800712e:	460d      	mov	r5, r1
 8007130:	b976      	cbnz	r6, 8007150 <_Balloc+0x28>
 8007132:	2010      	movs	r0, #16
 8007134:	f7ff ff44 	bl	8006fc0 <malloc>
 8007138:	4602      	mov	r2, r0
 800713a:	61e0      	str	r0, [r4, #28]
 800713c:	b920      	cbnz	r0, 8007148 <_Balloc+0x20>
 800713e:	4b18      	ldr	r3, [pc, #96]	; (80071a0 <_Balloc+0x78>)
 8007140:	4818      	ldr	r0, [pc, #96]	; (80071a4 <_Balloc+0x7c>)
 8007142:	216b      	movs	r1, #107	; 0x6b
 8007144:	f001 fd48 	bl	8008bd8 <__assert_func>
 8007148:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800714c:	6006      	str	r6, [r0, #0]
 800714e:	60c6      	str	r6, [r0, #12]
 8007150:	69e6      	ldr	r6, [r4, #28]
 8007152:	68f3      	ldr	r3, [r6, #12]
 8007154:	b183      	cbz	r3, 8007178 <_Balloc+0x50>
 8007156:	69e3      	ldr	r3, [r4, #28]
 8007158:	68db      	ldr	r3, [r3, #12]
 800715a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800715e:	b9b8      	cbnz	r0, 8007190 <_Balloc+0x68>
 8007160:	2101      	movs	r1, #1
 8007162:	fa01 f605 	lsl.w	r6, r1, r5
 8007166:	1d72      	adds	r2, r6, #5
 8007168:	0092      	lsls	r2, r2, #2
 800716a:	4620      	mov	r0, r4
 800716c:	f001 fd52 	bl	8008c14 <_calloc_r>
 8007170:	b160      	cbz	r0, 800718c <_Balloc+0x64>
 8007172:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007176:	e00e      	b.n	8007196 <_Balloc+0x6e>
 8007178:	2221      	movs	r2, #33	; 0x21
 800717a:	2104      	movs	r1, #4
 800717c:	4620      	mov	r0, r4
 800717e:	f001 fd49 	bl	8008c14 <_calloc_r>
 8007182:	69e3      	ldr	r3, [r4, #28]
 8007184:	60f0      	str	r0, [r6, #12]
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d1e4      	bne.n	8007156 <_Balloc+0x2e>
 800718c:	2000      	movs	r0, #0
 800718e:	bd70      	pop	{r4, r5, r6, pc}
 8007190:	6802      	ldr	r2, [r0, #0]
 8007192:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007196:	2300      	movs	r3, #0
 8007198:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800719c:	e7f7      	b.n	800718e <_Balloc+0x66>
 800719e:	bf00      	nop
 80071a0:	08009c42 	.word	0x08009c42
 80071a4:	08009cc2 	.word	0x08009cc2

080071a8 <_Bfree>:
 80071a8:	b570      	push	{r4, r5, r6, lr}
 80071aa:	69c6      	ldr	r6, [r0, #28]
 80071ac:	4605      	mov	r5, r0
 80071ae:	460c      	mov	r4, r1
 80071b0:	b976      	cbnz	r6, 80071d0 <_Bfree+0x28>
 80071b2:	2010      	movs	r0, #16
 80071b4:	f7ff ff04 	bl	8006fc0 <malloc>
 80071b8:	4602      	mov	r2, r0
 80071ba:	61e8      	str	r0, [r5, #28]
 80071bc:	b920      	cbnz	r0, 80071c8 <_Bfree+0x20>
 80071be:	4b09      	ldr	r3, [pc, #36]	; (80071e4 <_Bfree+0x3c>)
 80071c0:	4809      	ldr	r0, [pc, #36]	; (80071e8 <_Bfree+0x40>)
 80071c2:	218f      	movs	r1, #143	; 0x8f
 80071c4:	f001 fd08 	bl	8008bd8 <__assert_func>
 80071c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071cc:	6006      	str	r6, [r0, #0]
 80071ce:	60c6      	str	r6, [r0, #12]
 80071d0:	b13c      	cbz	r4, 80071e2 <_Bfree+0x3a>
 80071d2:	69eb      	ldr	r3, [r5, #28]
 80071d4:	6862      	ldr	r2, [r4, #4]
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80071dc:	6021      	str	r1, [r4, #0]
 80071de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80071e2:	bd70      	pop	{r4, r5, r6, pc}
 80071e4:	08009c42 	.word	0x08009c42
 80071e8:	08009cc2 	.word	0x08009cc2

080071ec <__multadd>:
 80071ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071f0:	690d      	ldr	r5, [r1, #16]
 80071f2:	4607      	mov	r7, r0
 80071f4:	460c      	mov	r4, r1
 80071f6:	461e      	mov	r6, r3
 80071f8:	f101 0c14 	add.w	ip, r1, #20
 80071fc:	2000      	movs	r0, #0
 80071fe:	f8dc 3000 	ldr.w	r3, [ip]
 8007202:	b299      	uxth	r1, r3
 8007204:	fb02 6101 	mla	r1, r2, r1, r6
 8007208:	0c1e      	lsrs	r6, r3, #16
 800720a:	0c0b      	lsrs	r3, r1, #16
 800720c:	fb02 3306 	mla	r3, r2, r6, r3
 8007210:	b289      	uxth	r1, r1
 8007212:	3001      	adds	r0, #1
 8007214:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007218:	4285      	cmp	r5, r0
 800721a:	f84c 1b04 	str.w	r1, [ip], #4
 800721e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007222:	dcec      	bgt.n	80071fe <__multadd+0x12>
 8007224:	b30e      	cbz	r6, 800726a <__multadd+0x7e>
 8007226:	68a3      	ldr	r3, [r4, #8]
 8007228:	42ab      	cmp	r3, r5
 800722a:	dc19      	bgt.n	8007260 <__multadd+0x74>
 800722c:	6861      	ldr	r1, [r4, #4]
 800722e:	4638      	mov	r0, r7
 8007230:	3101      	adds	r1, #1
 8007232:	f7ff ff79 	bl	8007128 <_Balloc>
 8007236:	4680      	mov	r8, r0
 8007238:	b928      	cbnz	r0, 8007246 <__multadd+0x5a>
 800723a:	4602      	mov	r2, r0
 800723c:	4b0c      	ldr	r3, [pc, #48]	; (8007270 <__multadd+0x84>)
 800723e:	480d      	ldr	r0, [pc, #52]	; (8007274 <__multadd+0x88>)
 8007240:	21ba      	movs	r1, #186	; 0xba
 8007242:	f001 fcc9 	bl	8008bd8 <__assert_func>
 8007246:	6922      	ldr	r2, [r4, #16]
 8007248:	3202      	adds	r2, #2
 800724a:	f104 010c 	add.w	r1, r4, #12
 800724e:	0092      	lsls	r2, r2, #2
 8007250:	300c      	adds	r0, #12
 8007252:	f001 fcab 	bl	8008bac <memcpy>
 8007256:	4621      	mov	r1, r4
 8007258:	4638      	mov	r0, r7
 800725a:	f7ff ffa5 	bl	80071a8 <_Bfree>
 800725e:	4644      	mov	r4, r8
 8007260:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007264:	3501      	adds	r5, #1
 8007266:	615e      	str	r6, [r3, #20]
 8007268:	6125      	str	r5, [r4, #16]
 800726a:	4620      	mov	r0, r4
 800726c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007270:	08009cb1 	.word	0x08009cb1
 8007274:	08009cc2 	.word	0x08009cc2

08007278 <__s2b>:
 8007278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800727c:	460c      	mov	r4, r1
 800727e:	4615      	mov	r5, r2
 8007280:	461f      	mov	r7, r3
 8007282:	2209      	movs	r2, #9
 8007284:	3308      	adds	r3, #8
 8007286:	4606      	mov	r6, r0
 8007288:	fb93 f3f2 	sdiv	r3, r3, r2
 800728c:	2100      	movs	r1, #0
 800728e:	2201      	movs	r2, #1
 8007290:	429a      	cmp	r2, r3
 8007292:	db09      	blt.n	80072a8 <__s2b+0x30>
 8007294:	4630      	mov	r0, r6
 8007296:	f7ff ff47 	bl	8007128 <_Balloc>
 800729a:	b940      	cbnz	r0, 80072ae <__s2b+0x36>
 800729c:	4602      	mov	r2, r0
 800729e:	4b19      	ldr	r3, [pc, #100]	; (8007304 <__s2b+0x8c>)
 80072a0:	4819      	ldr	r0, [pc, #100]	; (8007308 <__s2b+0x90>)
 80072a2:	21d3      	movs	r1, #211	; 0xd3
 80072a4:	f001 fc98 	bl	8008bd8 <__assert_func>
 80072a8:	0052      	lsls	r2, r2, #1
 80072aa:	3101      	adds	r1, #1
 80072ac:	e7f0      	b.n	8007290 <__s2b+0x18>
 80072ae:	9b08      	ldr	r3, [sp, #32]
 80072b0:	6143      	str	r3, [r0, #20]
 80072b2:	2d09      	cmp	r5, #9
 80072b4:	f04f 0301 	mov.w	r3, #1
 80072b8:	6103      	str	r3, [r0, #16]
 80072ba:	dd16      	ble.n	80072ea <__s2b+0x72>
 80072bc:	f104 0909 	add.w	r9, r4, #9
 80072c0:	46c8      	mov	r8, r9
 80072c2:	442c      	add	r4, r5
 80072c4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80072c8:	4601      	mov	r1, r0
 80072ca:	3b30      	subs	r3, #48	; 0x30
 80072cc:	220a      	movs	r2, #10
 80072ce:	4630      	mov	r0, r6
 80072d0:	f7ff ff8c 	bl	80071ec <__multadd>
 80072d4:	45a0      	cmp	r8, r4
 80072d6:	d1f5      	bne.n	80072c4 <__s2b+0x4c>
 80072d8:	f1a5 0408 	sub.w	r4, r5, #8
 80072dc:	444c      	add	r4, r9
 80072de:	1b2d      	subs	r5, r5, r4
 80072e0:	1963      	adds	r3, r4, r5
 80072e2:	42bb      	cmp	r3, r7
 80072e4:	db04      	blt.n	80072f0 <__s2b+0x78>
 80072e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072ea:	340a      	adds	r4, #10
 80072ec:	2509      	movs	r5, #9
 80072ee:	e7f6      	b.n	80072de <__s2b+0x66>
 80072f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80072f4:	4601      	mov	r1, r0
 80072f6:	3b30      	subs	r3, #48	; 0x30
 80072f8:	220a      	movs	r2, #10
 80072fa:	4630      	mov	r0, r6
 80072fc:	f7ff ff76 	bl	80071ec <__multadd>
 8007300:	e7ee      	b.n	80072e0 <__s2b+0x68>
 8007302:	bf00      	nop
 8007304:	08009cb1 	.word	0x08009cb1
 8007308:	08009cc2 	.word	0x08009cc2

0800730c <__hi0bits>:
 800730c:	0c03      	lsrs	r3, r0, #16
 800730e:	041b      	lsls	r3, r3, #16
 8007310:	b9d3      	cbnz	r3, 8007348 <__hi0bits+0x3c>
 8007312:	0400      	lsls	r0, r0, #16
 8007314:	2310      	movs	r3, #16
 8007316:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800731a:	bf04      	itt	eq
 800731c:	0200      	lsleq	r0, r0, #8
 800731e:	3308      	addeq	r3, #8
 8007320:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007324:	bf04      	itt	eq
 8007326:	0100      	lsleq	r0, r0, #4
 8007328:	3304      	addeq	r3, #4
 800732a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800732e:	bf04      	itt	eq
 8007330:	0080      	lsleq	r0, r0, #2
 8007332:	3302      	addeq	r3, #2
 8007334:	2800      	cmp	r0, #0
 8007336:	db05      	blt.n	8007344 <__hi0bits+0x38>
 8007338:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800733c:	f103 0301 	add.w	r3, r3, #1
 8007340:	bf08      	it	eq
 8007342:	2320      	moveq	r3, #32
 8007344:	4618      	mov	r0, r3
 8007346:	4770      	bx	lr
 8007348:	2300      	movs	r3, #0
 800734a:	e7e4      	b.n	8007316 <__hi0bits+0xa>

0800734c <__lo0bits>:
 800734c:	6803      	ldr	r3, [r0, #0]
 800734e:	f013 0207 	ands.w	r2, r3, #7
 8007352:	d00c      	beq.n	800736e <__lo0bits+0x22>
 8007354:	07d9      	lsls	r1, r3, #31
 8007356:	d422      	bmi.n	800739e <__lo0bits+0x52>
 8007358:	079a      	lsls	r2, r3, #30
 800735a:	bf49      	itett	mi
 800735c:	085b      	lsrmi	r3, r3, #1
 800735e:	089b      	lsrpl	r3, r3, #2
 8007360:	6003      	strmi	r3, [r0, #0]
 8007362:	2201      	movmi	r2, #1
 8007364:	bf5c      	itt	pl
 8007366:	6003      	strpl	r3, [r0, #0]
 8007368:	2202      	movpl	r2, #2
 800736a:	4610      	mov	r0, r2
 800736c:	4770      	bx	lr
 800736e:	b299      	uxth	r1, r3
 8007370:	b909      	cbnz	r1, 8007376 <__lo0bits+0x2a>
 8007372:	0c1b      	lsrs	r3, r3, #16
 8007374:	2210      	movs	r2, #16
 8007376:	b2d9      	uxtb	r1, r3
 8007378:	b909      	cbnz	r1, 800737e <__lo0bits+0x32>
 800737a:	3208      	adds	r2, #8
 800737c:	0a1b      	lsrs	r3, r3, #8
 800737e:	0719      	lsls	r1, r3, #28
 8007380:	bf04      	itt	eq
 8007382:	091b      	lsreq	r3, r3, #4
 8007384:	3204      	addeq	r2, #4
 8007386:	0799      	lsls	r1, r3, #30
 8007388:	bf04      	itt	eq
 800738a:	089b      	lsreq	r3, r3, #2
 800738c:	3202      	addeq	r2, #2
 800738e:	07d9      	lsls	r1, r3, #31
 8007390:	d403      	bmi.n	800739a <__lo0bits+0x4e>
 8007392:	085b      	lsrs	r3, r3, #1
 8007394:	f102 0201 	add.w	r2, r2, #1
 8007398:	d003      	beq.n	80073a2 <__lo0bits+0x56>
 800739a:	6003      	str	r3, [r0, #0]
 800739c:	e7e5      	b.n	800736a <__lo0bits+0x1e>
 800739e:	2200      	movs	r2, #0
 80073a0:	e7e3      	b.n	800736a <__lo0bits+0x1e>
 80073a2:	2220      	movs	r2, #32
 80073a4:	e7e1      	b.n	800736a <__lo0bits+0x1e>
	...

080073a8 <__i2b>:
 80073a8:	b510      	push	{r4, lr}
 80073aa:	460c      	mov	r4, r1
 80073ac:	2101      	movs	r1, #1
 80073ae:	f7ff febb 	bl	8007128 <_Balloc>
 80073b2:	4602      	mov	r2, r0
 80073b4:	b928      	cbnz	r0, 80073c2 <__i2b+0x1a>
 80073b6:	4b05      	ldr	r3, [pc, #20]	; (80073cc <__i2b+0x24>)
 80073b8:	4805      	ldr	r0, [pc, #20]	; (80073d0 <__i2b+0x28>)
 80073ba:	f240 1145 	movw	r1, #325	; 0x145
 80073be:	f001 fc0b 	bl	8008bd8 <__assert_func>
 80073c2:	2301      	movs	r3, #1
 80073c4:	6144      	str	r4, [r0, #20]
 80073c6:	6103      	str	r3, [r0, #16]
 80073c8:	bd10      	pop	{r4, pc}
 80073ca:	bf00      	nop
 80073cc:	08009cb1 	.word	0x08009cb1
 80073d0:	08009cc2 	.word	0x08009cc2

080073d4 <__multiply>:
 80073d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073d8:	4691      	mov	r9, r2
 80073da:	690a      	ldr	r2, [r1, #16]
 80073dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80073e0:	429a      	cmp	r2, r3
 80073e2:	bfb8      	it	lt
 80073e4:	460b      	movlt	r3, r1
 80073e6:	460c      	mov	r4, r1
 80073e8:	bfbc      	itt	lt
 80073ea:	464c      	movlt	r4, r9
 80073ec:	4699      	movlt	r9, r3
 80073ee:	6927      	ldr	r7, [r4, #16]
 80073f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80073f4:	68a3      	ldr	r3, [r4, #8]
 80073f6:	6861      	ldr	r1, [r4, #4]
 80073f8:	eb07 060a 	add.w	r6, r7, sl
 80073fc:	42b3      	cmp	r3, r6
 80073fe:	b085      	sub	sp, #20
 8007400:	bfb8      	it	lt
 8007402:	3101      	addlt	r1, #1
 8007404:	f7ff fe90 	bl	8007128 <_Balloc>
 8007408:	b930      	cbnz	r0, 8007418 <__multiply+0x44>
 800740a:	4602      	mov	r2, r0
 800740c:	4b44      	ldr	r3, [pc, #272]	; (8007520 <__multiply+0x14c>)
 800740e:	4845      	ldr	r0, [pc, #276]	; (8007524 <__multiply+0x150>)
 8007410:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007414:	f001 fbe0 	bl	8008bd8 <__assert_func>
 8007418:	f100 0514 	add.w	r5, r0, #20
 800741c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007420:	462b      	mov	r3, r5
 8007422:	2200      	movs	r2, #0
 8007424:	4543      	cmp	r3, r8
 8007426:	d321      	bcc.n	800746c <__multiply+0x98>
 8007428:	f104 0314 	add.w	r3, r4, #20
 800742c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007430:	f109 0314 	add.w	r3, r9, #20
 8007434:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007438:	9202      	str	r2, [sp, #8]
 800743a:	1b3a      	subs	r2, r7, r4
 800743c:	3a15      	subs	r2, #21
 800743e:	f022 0203 	bic.w	r2, r2, #3
 8007442:	3204      	adds	r2, #4
 8007444:	f104 0115 	add.w	r1, r4, #21
 8007448:	428f      	cmp	r7, r1
 800744a:	bf38      	it	cc
 800744c:	2204      	movcc	r2, #4
 800744e:	9201      	str	r2, [sp, #4]
 8007450:	9a02      	ldr	r2, [sp, #8]
 8007452:	9303      	str	r3, [sp, #12]
 8007454:	429a      	cmp	r2, r3
 8007456:	d80c      	bhi.n	8007472 <__multiply+0x9e>
 8007458:	2e00      	cmp	r6, #0
 800745a:	dd03      	ble.n	8007464 <__multiply+0x90>
 800745c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007460:	2b00      	cmp	r3, #0
 8007462:	d05b      	beq.n	800751c <__multiply+0x148>
 8007464:	6106      	str	r6, [r0, #16]
 8007466:	b005      	add	sp, #20
 8007468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800746c:	f843 2b04 	str.w	r2, [r3], #4
 8007470:	e7d8      	b.n	8007424 <__multiply+0x50>
 8007472:	f8b3 a000 	ldrh.w	sl, [r3]
 8007476:	f1ba 0f00 	cmp.w	sl, #0
 800747a:	d024      	beq.n	80074c6 <__multiply+0xf2>
 800747c:	f104 0e14 	add.w	lr, r4, #20
 8007480:	46a9      	mov	r9, r5
 8007482:	f04f 0c00 	mov.w	ip, #0
 8007486:	f85e 2b04 	ldr.w	r2, [lr], #4
 800748a:	f8d9 1000 	ldr.w	r1, [r9]
 800748e:	fa1f fb82 	uxth.w	fp, r2
 8007492:	b289      	uxth	r1, r1
 8007494:	fb0a 110b 	mla	r1, sl, fp, r1
 8007498:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800749c:	f8d9 2000 	ldr.w	r2, [r9]
 80074a0:	4461      	add	r1, ip
 80074a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80074a6:	fb0a c20b 	mla	r2, sl, fp, ip
 80074aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80074ae:	b289      	uxth	r1, r1
 80074b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80074b4:	4577      	cmp	r7, lr
 80074b6:	f849 1b04 	str.w	r1, [r9], #4
 80074ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80074be:	d8e2      	bhi.n	8007486 <__multiply+0xb2>
 80074c0:	9a01      	ldr	r2, [sp, #4]
 80074c2:	f845 c002 	str.w	ip, [r5, r2]
 80074c6:	9a03      	ldr	r2, [sp, #12]
 80074c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80074cc:	3304      	adds	r3, #4
 80074ce:	f1b9 0f00 	cmp.w	r9, #0
 80074d2:	d021      	beq.n	8007518 <__multiply+0x144>
 80074d4:	6829      	ldr	r1, [r5, #0]
 80074d6:	f104 0c14 	add.w	ip, r4, #20
 80074da:	46ae      	mov	lr, r5
 80074dc:	f04f 0a00 	mov.w	sl, #0
 80074e0:	f8bc b000 	ldrh.w	fp, [ip]
 80074e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80074e8:	fb09 220b 	mla	r2, r9, fp, r2
 80074ec:	4452      	add	r2, sl
 80074ee:	b289      	uxth	r1, r1
 80074f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80074f4:	f84e 1b04 	str.w	r1, [lr], #4
 80074f8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80074fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007500:	f8be 1000 	ldrh.w	r1, [lr]
 8007504:	fb09 110a 	mla	r1, r9, sl, r1
 8007508:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800750c:	4567      	cmp	r7, ip
 800750e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007512:	d8e5      	bhi.n	80074e0 <__multiply+0x10c>
 8007514:	9a01      	ldr	r2, [sp, #4]
 8007516:	50a9      	str	r1, [r5, r2]
 8007518:	3504      	adds	r5, #4
 800751a:	e799      	b.n	8007450 <__multiply+0x7c>
 800751c:	3e01      	subs	r6, #1
 800751e:	e79b      	b.n	8007458 <__multiply+0x84>
 8007520:	08009cb1 	.word	0x08009cb1
 8007524:	08009cc2 	.word	0x08009cc2

08007528 <__pow5mult>:
 8007528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800752c:	4615      	mov	r5, r2
 800752e:	f012 0203 	ands.w	r2, r2, #3
 8007532:	4606      	mov	r6, r0
 8007534:	460f      	mov	r7, r1
 8007536:	d007      	beq.n	8007548 <__pow5mult+0x20>
 8007538:	4c25      	ldr	r4, [pc, #148]	; (80075d0 <__pow5mult+0xa8>)
 800753a:	3a01      	subs	r2, #1
 800753c:	2300      	movs	r3, #0
 800753e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007542:	f7ff fe53 	bl	80071ec <__multadd>
 8007546:	4607      	mov	r7, r0
 8007548:	10ad      	asrs	r5, r5, #2
 800754a:	d03d      	beq.n	80075c8 <__pow5mult+0xa0>
 800754c:	69f4      	ldr	r4, [r6, #28]
 800754e:	b97c      	cbnz	r4, 8007570 <__pow5mult+0x48>
 8007550:	2010      	movs	r0, #16
 8007552:	f7ff fd35 	bl	8006fc0 <malloc>
 8007556:	4602      	mov	r2, r0
 8007558:	61f0      	str	r0, [r6, #28]
 800755a:	b928      	cbnz	r0, 8007568 <__pow5mult+0x40>
 800755c:	4b1d      	ldr	r3, [pc, #116]	; (80075d4 <__pow5mult+0xac>)
 800755e:	481e      	ldr	r0, [pc, #120]	; (80075d8 <__pow5mult+0xb0>)
 8007560:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007564:	f001 fb38 	bl	8008bd8 <__assert_func>
 8007568:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800756c:	6004      	str	r4, [r0, #0]
 800756e:	60c4      	str	r4, [r0, #12]
 8007570:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007574:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007578:	b94c      	cbnz	r4, 800758e <__pow5mult+0x66>
 800757a:	f240 2171 	movw	r1, #625	; 0x271
 800757e:	4630      	mov	r0, r6
 8007580:	f7ff ff12 	bl	80073a8 <__i2b>
 8007584:	2300      	movs	r3, #0
 8007586:	f8c8 0008 	str.w	r0, [r8, #8]
 800758a:	4604      	mov	r4, r0
 800758c:	6003      	str	r3, [r0, #0]
 800758e:	f04f 0900 	mov.w	r9, #0
 8007592:	07eb      	lsls	r3, r5, #31
 8007594:	d50a      	bpl.n	80075ac <__pow5mult+0x84>
 8007596:	4639      	mov	r1, r7
 8007598:	4622      	mov	r2, r4
 800759a:	4630      	mov	r0, r6
 800759c:	f7ff ff1a 	bl	80073d4 <__multiply>
 80075a0:	4639      	mov	r1, r7
 80075a2:	4680      	mov	r8, r0
 80075a4:	4630      	mov	r0, r6
 80075a6:	f7ff fdff 	bl	80071a8 <_Bfree>
 80075aa:	4647      	mov	r7, r8
 80075ac:	106d      	asrs	r5, r5, #1
 80075ae:	d00b      	beq.n	80075c8 <__pow5mult+0xa0>
 80075b0:	6820      	ldr	r0, [r4, #0]
 80075b2:	b938      	cbnz	r0, 80075c4 <__pow5mult+0x9c>
 80075b4:	4622      	mov	r2, r4
 80075b6:	4621      	mov	r1, r4
 80075b8:	4630      	mov	r0, r6
 80075ba:	f7ff ff0b 	bl	80073d4 <__multiply>
 80075be:	6020      	str	r0, [r4, #0]
 80075c0:	f8c0 9000 	str.w	r9, [r0]
 80075c4:	4604      	mov	r4, r0
 80075c6:	e7e4      	b.n	8007592 <__pow5mult+0x6a>
 80075c8:	4638      	mov	r0, r7
 80075ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075ce:	bf00      	nop
 80075d0:	08009e10 	.word	0x08009e10
 80075d4:	08009c42 	.word	0x08009c42
 80075d8:	08009cc2 	.word	0x08009cc2

080075dc <__lshift>:
 80075dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075e0:	460c      	mov	r4, r1
 80075e2:	6849      	ldr	r1, [r1, #4]
 80075e4:	6923      	ldr	r3, [r4, #16]
 80075e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80075ea:	68a3      	ldr	r3, [r4, #8]
 80075ec:	4607      	mov	r7, r0
 80075ee:	4691      	mov	r9, r2
 80075f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80075f4:	f108 0601 	add.w	r6, r8, #1
 80075f8:	42b3      	cmp	r3, r6
 80075fa:	db0b      	blt.n	8007614 <__lshift+0x38>
 80075fc:	4638      	mov	r0, r7
 80075fe:	f7ff fd93 	bl	8007128 <_Balloc>
 8007602:	4605      	mov	r5, r0
 8007604:	b948      	cbnz	r0, 800761a <__lshift+0x3e>
 8007606:	4602      	mov	r2, r0
 8007608:	4b28      	ldr	r3, [pc, #160]	; (80076ac <__lshift+0xd0>)
 800760a:	4829      	ldr	r0, [pc, #164]	; (80076b0 <__lshift+0xd4>)
 800760c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007610:	f001 fae2 	bl	8008bd8 <__assert_func>
 8007614:	3101      	adds	r1, #1
 8007616:	005b      	lsls	r3, r3, #1
 8007618:	e7ee      	b.n	80075f8 <__lshift+0x1c>
 800761a:	2300      	movs	r3, #0
 800761c:	f100 0114 	add.w	r1, r0, #20
 8007620:	f100 0210 	add.w	r2, r0, #16
 8007624:	4618      	mov	r0, r3
 8007626:	4553      	cmp	r3, sl
 8007628:	db33      	blt.n	8007692 <__lshift+0xb6>
 800762a:	6920      	ldr	r0, [r4, #16]
 800762c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007630:	f104 0314 	add.w	r3, r4, #20
 8007634:	f019 091f 	ands.w	r9, r9, #31
 8007638:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800763c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007640:	d02b      	beq.n	800769a <__lshift+0xbe>
 8007642:	f1c9 0e20 	rsb	lr, r9, #32
 8007646:	468a      	mov	sl, r1
 8007648:	2200      	movs	r2, #0
 800764a:	6818      	ldr	r0, [r3, #0]
 800764c:	fa00 f009 	lsl.w	r0, r0, r9
 8007650:	4310      	orrs	r0, r2
 8007652:	f84a 0b04 	str.w	r0, [sl], #4
 8007656:	f853 2b04 	ldr.w	r2, [r3], #4
 800765a:	459c      	cmp	ip, r3
 800765c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007660:	d8f3      	bhi.n	800764a <__lshift+0x6e>
 8007662:	ebac 0304 	sub.w	r3, ip, r4
 8007666:	3b15      	subs	r3, #21
 8007668:	f023 0303 	bic.w	r3, r3, #3
 800766c:	3304      	adds	r3, #4
 800766e:	f104 0015 	add.w	r0, r4, #21
 8007672:	4584      	cmp	ip, r0
 8007674:	bf38      	it	cc
 8007676:	2304      	movcc	r3, #4
 8007678:	50ca      	str	r2, [r1, r3]
 800767a:	b10a      	cbz	r2, 8007680 <__lshift+0xa4>
 800767c:	f108 0602 	add.w	r6, r8, #2
 8007680:	3e01      	subs	r6, #1
 8007682:	4638      	mov	r0, r7
 8007684:	612e      	str	r6, [r5, #16]
 8007686:	4621      	mov	r1, r4
 8007688:	f7ff fd8e 	bl	80071a8 <_Bfree>
 800768c:	4628      	mov	r0, r5
 800768e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007692:	f842 0f04 	str.w	r0, [r2, #4]!
 8007696:	3301      	adds	r3, #1
 8007698:	e7c5      	b.n	8007626 <__lshift+0x4a>
 800769a:	3904      	subs	r1, #4
 800769c:	f853 2b04 	ldr.w	r2, [r3], #4
 80076a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80076a4:	459c      	cmp	ip, r3
 80076a6:	d8f9      	bhi.n	800769c <__lshift+0xc0>
 80076a8:	e7ea      	b.n	8007680 <__lshift+0xa4>
 80076aa:	bf00      	nop
 80076ac:	08009cb1 	.word	0x08009cb1
 80076b0:	08009cc2 	.word	0x08009cc2

080076b4 <__mcmp>:
 80076b4:	b530      	push	{r4, r5, lr}
 80076b6:	6902      	ldr	r2, [r0, #16]
 80076b8:	690c      	ldr	r4, [r1, #16]
 80076ba:	1b12      	subs	r2, r2, r4
 80076bc:	d10e      	bne.n	80076dc <__mcmp+0x28>
 80076be:	f100 0314 	add.w	r3, r0, #20
 80076c2:	3114      	adds	r1, #20
 80076c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80076c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80076cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80076d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80076d4:	42a5      	cmp	r5, r4
 80076d6:	d003      	beq.n	80076e0 <__mcmp+0x2c>
 80076d8:	d305      	bcc.n	80076e6 <__mcmp+0x32>
 80076da:	2201      	movs	r2, #1
 80076dc:	4610      	mov	r0, r2
 80076de:	bd30      	pop	{r4, r5, pc}
 80076e0:	4283      	cmp	r3, r0
 80076e2:	d3f3      	bcc.n	80076cc <__mcmp+0x18>
 80076e4:	e7fa      	b.n	80076dc <__mcmp+0x28>
 80076e6:	f04f 32ff 	mov.w	r2, #4294967295
 80076ea:	e7f7      	b.n	80076dc <__mcmp+0x28>

080076ec <__mdiff>:
 80076ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f0:	460c      	mov	r4, r1
 80076f2:	4606      	mov	r6, r0
 80076f4:	4611      	mov	r1, r2
 80076f6:	4620      	mov	r0, r4
 80076f8:	4690      	mov	r8, r2
 80076fa:	f7ff ffdb 	bl	80076b4 <__mcmp>
 80076fe:	1e05      	subs	r5, r0, #0
 8007700:	d110      	bne.n	8007724 <__mdiff+0x38>
 8007702:	4629      	mov	r1, r5
 8007704:	4630      	mov	r0, r6
 8007706:	f7ff fd0f 	bl	8007128 <_Balloc>
 800770a:	b930      	cbnz	r0, 800771a <__mdiff+0x2e>
 800770c:	4b3a      	ldr	r3, [pc, #232]	; (80077f8 <__mdiff+0x10c>)
 800770e:	4602      	mov	r2, r0
 8007710:	f240 2137 	movw	r1, #567	; 0x237
 8007714:	4839      	ldr	r0, [pc, #228]	; (80077fc <__mdiff+0x110>)
 8007716:	f001 fa5f 	bl	8008bd8 <__assert_func>
 800771a:	2301      	movs	r3, #1
 800771c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007720:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007724:	bfa4      	itt	ge
 8007726:	4643      	movge	r3, r8
 8007728:	46a0      	movge	r8, r4
 800772a:	4630      	mov	r0, r6
 800772c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007730:	bfa6      	itte	ge
 8007732:	461c      	movge	r4, r3
 8007734:	2500      	movge	r5, #0
 8007736:	2501      	movlt	r5, #1
 8007738:	f7ff fcf6 	bl	8007128 <_Balloc>
 800773c:	b920      	cbnz	r0, 8007748 <__mdiff+0x5c>
 800773e:	4b2e      	ldr	r3, [pc, #184]	; (80077f8 <__mdiff+0x10c>)
 8007740:	4602      	mov	r2, r0
 8007742:	f240 2145 	movw	r1, #581	; 0x245
 8007746:	e7e5      	b.n	8007714 <__mdiff+0x28>
 8007748:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800774c:	6926      	ldr	r6, [r4, #16]
 800774e:	60c5      	str	r5, [r0, #12]
 8007750:	f104 0914 	add.w	r9, r4, #20
 8007754:	f108 0514 	add.w	r5, r8, #20
 8007758:	f100 0e14 	add.w	lr, r0, #20
 800775c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007760:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007764:	f108 0210 	add.w	r2, r8, #16
 8007768:	46f2      	mov	sl, lr
 800776a:	2100      	movs	r1, #0
 800776c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007770:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007774:	fa11 f88b 	uxtah	r8, r1, fp
 8007778:	b299      	uxth	r1, r3
 800777a:	0c1b      	lsrs	r3, r3, #16
 800777c:	eba8 0801 	sub.w	r8, r8, r1
 8007780:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007784:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007788:	fa1f f888 	uxth.w	r8, r8
 800778c:	1419      	asrs	r1, r3, #16
 800778e:	454e      	cmp	r6, r9
 8007790:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007794:	f84a 3b04 	str.w	r3, [sl], #4
 8007798:	d8e8      	bhi.n	800776c <__mdiff+0x80>
 800779a:	1b33      	subs	r3, r6, r4
 800779c:	3b15      	subs	r3, #21
 800779e:	f023 0303 	bic.w	r3, r3, #3
 80077a2:	3304      	adds	r3, #4
 80077a4:	3415      	adds	r4, #21
 80077a6:	42a6      	cmp	r6, r4
 80077a8:	bf38      	it	cc
 80077aa:	2304      	movcc	r3, #4
 80077ac:	441d      	add	r5, r3
 80077ae:	4473      	add	r3, lr
 80077b0:	469e      	mov	lr, r3
 80077b2:	462e      	mov	r6, r5
 80077b4:	4566      	cmp	r6, ip
 80077b6:	d30e      	bcc.n	80077d6 <__mdiff+0xea>
 80077b8:	f10c 0203 	add.w	r2, ip, #3
 80077bc:	1b52      	subs	r2, r2, r5
 80077be:	f022 0203 	bic.w	r2, r2, #3
 80077c2:	3d03      	subs	r5, #3
 80077c4:	45ac      	cmp	ip, r5
 80077c6:	bf38      	it	cc
 80077c8:	2200      	movcc	r2, #0
 80077ca:	4413      	add	r3, r2
 80077cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80077d0:	b17a      	cbz	r2, 80077f2 <__mdiff+0x106>
 80077d2:	6107      	str	r7, [r0, #16]
 80077d4:	e7a4      	b.n	8007720 <__mdiff+0x34>
 80077d6:	f856 8b04 	ldr.w	r8, [r6], #4
 80077da:	fa11 f288 	uxtah	r2, r1, r8
 80077de:	1414      	asrs	r4, r2, #16
 80077e0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80077e4:	b292      	uxth	r2, r2
 80077e6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80077ea:	f84e 2b04 	str.w	r2, [lr], #4
 80077ee:	1421      	asrs	r1, r4, #16
 80077f0:	e7e0      	b.n	80077b4 <__mdiff+0xc8>
 80077f2:	3f01      	subs	r7, #1
 80077f4:	e7ea      	b.n	80077cc <__mdiff+0xe0>
 80077f6:	bf00      	nop
 80077f8:	08009cb1 	.word	0x08009cb1
 80077fc:	08009cc2 	.word	0x08009cc2

08007800 <__ulp>:
 8007800:	b082      	sub	sp, #8
 8007802:	ed8d 0b00 	vstr	d0, [sp]
 8007806:	9a01      	ldr	r2, [sp, #4]
 8007808:	4b0f      	ldr	r3, [pc, #60]	; (8007848 <__ulp+0x48>)
 800780a:	4013      	ands	r3, r2
 800780c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007810:	2b00      	cmp	r3, #0
 8007812:	dc08      	bgt.n	8007826 <__ulp+0x26>
 8007814:	425b      	negs	r3, r3
 8007816:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800781a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800781e:	da04      	bge.n	800782a <__ulp+0x2a>
 8007820:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007824:	4113      	asrs	r3, r2
 8007826:	2200      	movs	r2, #0
 8007828:	e008      	b.n	800783c <__ulp+0x3c>
 800782a:	f1a2 0314 	sub.w	r3, r2, #20
 800782e:	2b1e      	cmp	r3, #30
 8007830:	bfda      	itte	le
 8007832:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007836:	40da      	lsrle	r2, r3
 8007838:	2201      	movgt	r2, #1
 800783a:	2300      	movs	r3, #0
 800783c:	4619      	mov	r1, r3
 800783e:	4610      	mov	r0, r2
 8007840:	ec41 0b10 	vmov	d0, r0, r1
 8007844:	b002      	add	sp, #8
 8007846:	4770      	bx	lr
 8007848:	7ff00000 	.word	0x7ff00000

0800784c <__b2d>:
 800784c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007850:	6906      	ldr	r6, [r0, #16]
 8007852:	f100 0814 	add.w	r8, r0, #20
 8007856:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800785a:	1f37      	subs	r7, r6, #4
 800785c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007860:	4610      	mov	r0, r2
 8007862:	f7ff fd53 	bl	800730c <__hi0bits>
 8007866:	f1c0 0320 	rsb	r3, r0, #32
 800786a:	280a      	cmp	r0, #10
 800786c:	600b      	str	r3, [r1, #0]
 800786e:	491b      	ldr	r1, [pc, #108]	; (80078dc <__b2d+0x90>)
 8007870:	dc15      	bgt.n	800789e <__b2d+0x52>
 8007872:	f1c0 0c0b 	rsb	ip, r0, #11
 8007876:	fa22 f30c 	lsr.w	r3, r2, ip
 800787a:	45b8      	cmp	r8, r7
 800787c:	ea43 0501 	orr.w	r5, r3, r1
 8007880:	bf34      	ite	cc
 8007882:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007886:	2300      	movcs	r3, #0
 8007888:	3015      	adds	r0, #21
 800788a:	fa02 f000 	lsl.w	r0, r2, r0
 800788e:	fa23 f30c 	lsr.w	r3, r3, ip
 8007892:	4303      	orrs	r3, r0
 8007894:	461c      	mov	r4, r3
 8007896:	ec45 4b10 	vmov	d0, r4, r5
 800789a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800789e:	45b8      	cmp	r8, r7
 80078a0:	bf3a      	itte	cc
 80078a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80078a6:	f1a6 0708 	subcc.w	r7, r6, #8
 80078aa:	2300      	movcs	r3, #0
 80078ac:	380b      	subs	r0, #11
 80078ae:	d012      	beq.n	80078d6 <__b2d+0x8a>
 80078b0:	f1c0 0120 	rsb	r1, r0, #32
 80078b4:	fa23 f401 	lsr.w	r4, r3, r1
 80078b8:	4082      	lsls	r2, r0
 80078ba:	4322      	orrs	r2, r4
 80078bc:	4547      	cmp	r7, r8
 80078be:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80078c2:	bf8c      	ite	hi
 80078c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80078c8:	2200      	movls	r2, #0
 80078ca:	4083      	lsls	r3, r0
 80078cc:	40ca      	lsrs	r2, r1
 80078ce:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80078d2:	4313      	orrs	r3, r2
 80078d4:	e7de      	b.n	8007894 <__b2d+0x48>
 80078d6:	ea42 0501 	orr.w	r5, r2, r1
 80078da:	e7db      	b.n	8007894 <__b2d+0x48>
 80078dc:	3ff00000 	.word	0x3ff00000

080078e0 <__d2b>:
 80078e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80078e4:	460f      	mov	r7, r1
 80078e6:	2101      	movs	r1, #1
 80078e8:	ec59 8b10 	vmov	r8, r9, d0
 80078ec:	4616      	mov	r6, r2
 80078ee:	f7ff fc1b 	bl	8007128 <_Balloc>
 80078f2:	4604      	mov	r4, r0
 80078f4:	b930      	cbnz	r0, 8007904 <__d2b+0x24>
 80078f6:	4602      	mov	r2, r0
 80078f8:	4b24      	ldr	r3, [pc, #144]	; (800798c <__d2b+0xac>)
 80078fa:	4825      	ldr	r0, [pc, #148]	; (8007990 <__d2b+0xb0>)
 80078fc:	f240 310f 	movw	r1, #783	; 0x30f
 8007900:	f001 f96a 	bl	8008bd8 <__assert_func>
 8007904:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007908:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800790c:	bb2d      	cbnz	r5, 800795a <__d2b+0x7a>
 800790e:	9301      	str	r3, [sp, #4]
 8007910:	f1b8 0300 	subs.w	r3, r8, #0
 8007914:	d026      	beq.n	8007964 <__d2b+0x84>
 8007916:	4668      	mov	r0, sp
 8007918:	9300      	str	r3, [sp, #0]
 800791a:	f7ff fd17 	bl	800734c <__lo0bits>
 800791e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007922:	b1e8      	cbz	r0, 8007960 <__d2b+0x80>
 8007924:	f1c0 0320 	rsb	r3, r0, #32
 8007928:	fa02 f303 	lsl.w	r3, r2, r3
 800792c:	430b      	orrs	r3, r1
 800792e:	40c2      	lsrs	r2, r0
 8007930:	6163      	str	r3, [r4, #20]
 8007932:	9201      	str	r2, [sp, #4]
 8007934:	9b01      	ldr	r3, [sp, #4]
 8007936:	61a3      	str	r3, [r4, #24]
 8007938:	2b00      	cmp	r3, #0
 800793a:	bf14      	ite	ne
 800793c:	2202      	movne	r2, #2
 800793e:	2201      	moveq	r2, #1
 8007940:	6122      	str	r2, [r4, #16]
 8007942:	b1bd      	cbz	r5, 8007974 <__d2b+0x94>
 8007944:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007948:	4405      	add	r5, r0
 800794a:	603d      	str	r5, [r7, #0]
 800794c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007950:	6030      	str	r0, [r6, #0]
 8007952:	4620      	mov	r0, r4
 8007954:	b003      	add	sp, #12
 8007956:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800795a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800795e:	e7d6      	b.n	800790e <__d2b+0x2e>
 8007960:	6161      	str	r1, [r4, #20]
 8007962:	e7e7      	b.n	8007934 <__d2b+0x54>
 8007964:	a801      	add	r0, sp, #4
 8007966:	f7ff fcf1 	bl	800734c <__lo0bits>
 800796a:	9b01      	ldr	r3, [sp, #4]
 800796c:	6163      	str	r3, [r4, #20]
 800796e:	3020      	adds	r0, #32
 8007970:	2201      	movs	r2, #1
 8007972:	e7e5      	b.n	8007940 <__d2b+0x60>
 8007974:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007978:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800797c:	6038      	str	r0, [r7, #0]
 800797e:	6918      	ldr	r0, [r3, #16]
 8007980:	f7ff fcc4 	bl	800730c <__hi0bits>
 8007984:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007988:	e7e2      	b.n	8007950 <__d2b+0x70>
 800798a:	bf00      	nop
 800798c:	08009cb1 	.word	0x08009cb1
 8007990:	08009cc2 	.word	0x08009cc2

08007994 <__ratio>:
 8007994:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007998:	4688      	mov	r8, r1
 800799a:	4669      	mov	r1, sp
 800799c:	4681      	mov	r9, r0
 800799e:	f7ff ff55 	bl	800784c <__b2d>
 80079a2:	a901      	add	r1, sp, #4
 80079a4:	4640      	mov	r0, r8
 80079a6:	ec55 4b10 	vmov	r4, r5, d0
 80079aa:	ee10 aa10 	vmov	sl, s0
 80079ae:	f7ff ff4d 	bl	800784c <__b2d>
 80079b2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80079b6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80079ba:	1ad2      	subs	r2, r2, r3
 80079bc:	e9dd 3100 	ldrd	r3, r1, [sp]
 80079c0:	1a5b      	subs	r3, r3, r1
 80079c2:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80079c6:	ec57 6b10 	vmov	r6, r7, d0
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	bfd6      	itet	le
 80079ce:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80079d2:	462a      	movgt	r2, r5
 80079d4:	463a      	movle	r2, r7
 80079d6:	46ab      	mov	fp, r5
 80079d8:	bfd6      	itet	le
 80079da:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80079de:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80079e2:	ee00 3a90 	vmovle	s1, r3
 80079e6:	ec4b ab17 	vmov	d7, sl, fp
 80079ea:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80079ee:	b003      	add	sp, #12
 80079f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080079f4 <__copybits>:
 80079f4:	3901      	subs	r1, #1
 80079f6:	b570      	push	{r4, r5, r6, lr}
 80079f8:	1149      	asrs	r1, r1, #5
 80079fa:	6914      	ldr	r4, [r2, #16]
 80079fc:	3101      	adds	r1, #1
 80079fe:	f102 0314 	add.w	r3, r2, #20
 8007a02:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007a06:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007a0a:	1f05      	subs	r5, r0, #4
 8007a0c:	42a3      	cmp	r3, r4
 8007a0e:	d30c      	bcc.n	8007a2a <__copybits+0x36>
 8007a10:	1aa3      	subs	r3, r4, r2
 8007a12:	3b11      	subs	r3, #17
 8007a14:	f023 0303 	bic.w	r3, r3, #3
 8007a18:	3211      	adds	r2, #17
 8007a1a:	42a2      	cmp	r2, r4
 8007a1c:	bf88      	it	hi
 8007a1e:	2300      	movhi	r3, #0
 8007a20:	4418      	add	r0, r3
 8007a22:	2300      	movs	r3, #0
 8007a24:	4288      	cmp	r0, r1
 8007a26:	d305      	bcc.n	8007a34 <__copybits+0x40>
 8007a28:	bd70      	pop	{r4, r5, r6, pc}
 8007a2a:	f853 6b04 	ldr.w	r6, [r3], #4
 8007a2e:	f845 6f04 	str.w	r6, [r5, #4]!
 8007a32:	e7eb      	b.n	8007a0c <__copybits+0x18>
 8007a34:	f840 3b04 	str.w	r3, [r0], #4
 8007a38:	e7f4      	b.n	8007a24 <__copybits+0x30>

08007a3a <__any_on>:
 8007a3a:	f100 0214 	add.w	r2, r0, #20
 8007a3e:	6900      	ldr	r0, [r0, #16]
 8007a40:	114b      	asrs	r3, r1, #5
 8007a42:	4298      	cmp	r0, r3
 8007a44:	b510      	push	{r4, lr}
 8007a46:	db11      	blt.n	8007a6c <__any_on+0x32>
 8007a48:	dd0a      	ble.n	8007a60 <__any_on+0x26>
 8007a4a:	f011 011f 	ands.w	r1, r1, #31
 8007a4e:	d007      	beq.n	8007a60 <__any_on+0x26>
 8007a50:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007a54:	fa24 f001 	lsr.w	r0, r4, r1
 8007a58:	fa00 f101 	lsl.w	r1, r0, r1
 8007a5c:	428c      	cmp	r4, r1
 8007a5e:	d10b      	bne.n	8007a78 <__any_on+0x3e>
 8007a60:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d803      	bhi.n	8007a70 <__any_on+0x36>
 8007a68:	2000      	movs	r0, #0
 8007a6a:	bd10      	pop	{r4, pc}
 8007a6c:	4603      	mov	r3, r0
 8007a6e:	e7f7      	b.n	8007a60 <__any_on+0x26>
 8007a70:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007a74:	2900      	cmp	r1, #0
 8007a76:	d0f5      	beq.n	8007a64 <__any_on+0x2a>
 8007a78:	2001      	movs	r0, #1
 8007a7a:	e7f6      	b.n	8007a6a <__any_on+0x30>

08007a7c <sulp>:
 8007a7c:	b570      	push	{r4, r5, r6, lr}
 8007a7e:	4604      	mov	r4, r0
 8007a80:	460d      	mov	r5, r1
 8007a82:	4616      	mov	r6, r2
 8007a84:	ec45 4b10 	vmov	d0, r4, r5
 8007a88:	f7ff feba 	bl	8007800 <__ulp>
 8007a8c:	b17e      	cbz	r6, 8007aae <sulp+0x32>
 8007a8e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007a92:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	dd09      	ble.n	8007aae <sulp+0x32>
 8007a9a:	051b      	lsls	r3, r3, #20
 8007a9c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8007aa0:	2000      	movs	r0, #0
 8007aa2:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8007aa6:	ec41 0b17 	vmov	d7, r0, r1
 8007aaa:	ee20 0b07 	vmul.f64	d0, d0, d7
 8007aae:	bd70      	pop	{r4, r5, r6, pc}

08007ab0 <_strtod_l>:
 8007ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ab4:	ed2d 8b0e 	vpush	{d8-d14}
 8007ab8:	b097      	sub	sp, #92	; 0x5c
 8007aba:	4604      	mov	r4, r0
 8007abc:	920d      	str	r2, [sp, #52]	; 0x34
 8007abe:	2200      	movs	r2, #0
 8007ac0:	9212      	str	r2, [sp, #72]	; 0x48
 8007ac2:	468a      	mov	sl, r1
 8007ac4:	f04f 0800 	mov.w	r8, #0
 8007ac8:	f04f 0900 	mov.w	r9, #0
 8007acc:	460a      	mov	r2, r1
 8007ace:	9211      	str	r2, [sp, #68]	; 0x44
 8007ad0:	7811      	ldrb	r1, [r2, #0]
 8007ad2:	292b      	cmp	r1, #43	; 0x2b
 8007ad4:	d04c      	beq.n	8007b70 <_strtod_l+0xc0>
 8007ad6:	d839      	bhi.n	8007b4c <_strtod_l+0x9c>
 8007ad8:	290d      	cmp	r1, #13
 8007ada:	d833      	bhi.n	8007b44 <_strtod_l+0x94>
 8007adc:	2908      	cmp	r1, #8
 8007ade:	d833      	bhi.n	8007b48 <_strtod_l+0x98>
 8007ae0:	2900      	cmp	r1, #0
 8007ae2:	d03c      	beq.n	8007b5e <_strtod_l+0xae>
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	9208      	str	r2, [sp, #32]
 8007ae8:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8007aea:	7832      	ldrb	r2, [r6, #0]
 8007aec:	2a30      	cmp	r2, #48	; 0x30
 8007aee:	f040 80b8 	bne.w	8007c62 <_strtod_l+0x1b2>
 8007af2:	7872      	ldrb	r2, [r6, #1]
 8007af4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007af8:	2a58      	cmp	r2, #88	; 0x58
 8007afa:	d170      	bne.n	8007bde <_strtod_l+0x12e>
 8007afc:	9302      	str	r3, [sp, #8]
 8007afe:	9b08      	ldr	r3, [sp, #32]
 8007b00:	9301      	str	r3, [sp, #4]
 8007b02:	ab12      	add	r3, sp, #72	; 0x48
 8007b04:	9300      	str	r3, [sp, #0]
 8007b06:	4a91      	ldr	r2, [pc, #580]	; (8007d4c <_strtod_l+0x29c>)
 8007b08:	ab13      	add	r3, sp, #76	; 0x4c
 8007b0a:	a911      	add	r1, sp, #68	; 0x44
 8007b0c:	4620      	mov	r0, r4
 8007b0e:	f001 f8ff 	bl	8008d10 <__gethex>
 8007b12:	f010 070f 	ands.w	r7, r0, #15
 8007b16:	4605      	mov	r5, r0
 8007b18:	d005      	beq.n	8007b26 <_strtod_l+0x76>
 8007b1a:	2f06      	cmp	r7, #6
 8007b1c:	d12a      	bne.n	8007b74 <_strtod_l+0xc4>
 8007b1e:	3601      	adds	r6, #1
 8007b20:	2300      	movs	r3, #0
 8007b22:	9611      	str	r6, [sp, #68]	; 0x44
 8007b24:	9308      	str	r3, [sp, #32]
 8007b26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	f040 8555 	bne.w	80085d8 <_strtod_l+0xb28>
 8007b2e:	9b08      	ldr	r3, [sp, #32]
 8007b30:	ec49 8b10 	vmov	d0, r8, r9
 8007b34:	b1cb      	cbz	r3, 8007b6a <_strtod_l+0xba>
 8007b36:	eeb1 0b40 	vneg.f64	d0, d0
 8007b3a:	b017      	add	sp, #92	; 0x5c
 8007b3c:	ecbd 8b0e 	vpop	{d8-d14}
 8007b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b44:	2920      	cmp	r1, #32
 8007b46:	d1cd      	bne.n	8007ae4 <_strtod_l+0x34>
 8007b48:	3201      	adds	r2, #1
 8007b4a:	e7c0      	b.n	8007ace <_strtod_l+0x1e>
 8007b4c:	292d      	cmp	r1, #45	; 0x2d
 8007b4e:	d1c9      	bne.n	8007ae4 <_strtod_l+0x34>
 8007b50:	2101      	movs	r1, #1
 8007b52:	9108      	str	r1, [sp, #32]
 8007b54:	1c51      	adds	r1, r2, #1
 8007b56:	9111      	str	r1, [sp, #68]	; 0x44
 8007b58:	7852      	ldrb	r2, [r2, #1]
 8007b5a:	2a00      	cmp	r2, #0
 8007b5c:	d1c4      	bne.n	8007ae8 <_strtod_l+0x38>
 8007b5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b60:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	f040 8535 	bne.w	80085d4 <_strtod_l+0xb24>
 8007b6a:	ec49 8b10 	vmov	d0, r8, r9
 8007b6e:	e7e4      	b.n	8007b3a <_strtod_l+0x8a>
 8007b70:	2100      	movs	r1, #0
 8007b72:	e7ee      	b.n	8007b52 <_strtod_l+0xa2>
 8007b74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007b76:	b13a      	cbz	r2, 8007b88 <_strtod_l+0xd8>
 8007b78:	2135      	movs	r1, #53	; 0x35
 8007b7a:	a814      	add	r0, sp, #80	; 0x50
 8007b7c:	f7ff ff3a 	bl	80079f4 <__copybits>
 8007b80:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007b82:	4620      	mov	r0, r4
 8007b84:	f7ff fb10 	bl	80071a8 <_Bfree>
 8007b88:	1e7b      	subs	r3, r7, #1
 8007b8a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007b8c:	2b04      	cmp	r3, #4
 8007b8e:	d806      	bhi.n	8007b9e <_strtod_l+0xee>
 8007b90:	e8df f003 	tbb	[pc, r3]
 8007b94:	201d0314 	.word	0x201d0314
 8007b98:	14          	.byte	0x14
 8007b99:	00          	.byte	0x00
 8007b9a:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 8007b9e:	05eb      	lsls	r3, r5, #23
 8007ba0:	bf48      	it	mi
 8007ba2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8007ba6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007baa:	0d1b      	lsrs	r3, r3, #20
 8007bac:	051b      	lsls	r3, r3, #20
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d1b9      	bne.n	8007b26 <_strtod_l+0x76>
 8007bb2:	f7fe fb8f 	bl	80062d4 <__errno>
 8007bb6:	2322      	movs	r3, #34	; 0x22
 8007bb8:	6003      	str	r3, [r0, #0]
 8007bba:	e7b4      	b.n	8007b26 <_strtod_l+0x76>
 8007bbc:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 8007bc0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007bc4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007bc8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007bcc:	e7e7      	b.n	8007b9e <_strtod_l+0xee>
 8007bce:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8007d54 <_strtod_l+0x2a4>
 8007bd2:	e7e4      	b.n	8007b9e <_strtod_l+0xee>
 8007bd4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007bd8:	f04f 38ff 	mov.w	r8, #4294967295
 8007bdc:	e7df      	b.n	8007b9e <_strtod_l+0xee>
 8007bde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007be0:	1c5a      	adds	r2, r3, #1
 8007be2:	9211      	str	r2, [sp, #68]	; 0x44
 8007be4:	785b      	ldrb	r3, [r3, #1]
 8007be6:	2b30      	cmp	r3, #48	; 0x30
 8007be8:	d0f9      	beq.n	8007bde <_strtod_l+0x12e>
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d09b      	beq.n	8007b26 <_strtod_l+0x76>
 8007bee:	2301      	movs	r3, #1
 8007bf0:	9306      	str	r3, [sp, #24]
 8007bf2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007bf4:	9309      	str	r3, [sp, #36]	; 0x24
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	9305      	str	r3, [sp, #20]
 8007bfa:	9307      	str	r3, [sp, #28]
 8007bfc:	461e      	mov	r6, r3
 8007bfe:	220a      	movs	r2, #10
 8007c00:	9811      	ldr	r0, [sp, #68]	; 0x44
 8007c02:	7805      	ldrb	r5, [r0, #0]
 8007c04:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8007c08:	b2d9      	uxtb	r1, r3
 8007c0a:	2909      	cmp	r1, #9
 8007c0c:	d92b      	bls.n	8007c66 <_strtod_l+0x1b6>
 8007c0e:	4950      	ldr	r1, [pc, #320]	; (8007d50 <_strtod_l+0x2a0>)
 8007c10:	2201      	movs	r2, #1
 8007c12:	f000 ffa9 	bl	8008b68 <strncmp>
 8007c16:	2800      	cmp	r0, #0
 8007c18:	d035      	beq.n	8007c86 <_strtod_l+0x1d6>
 8007c1a:	2000      	movs	r0, #0
 8007c1c:	462a      	mov	r2, r5
 8007c1e:	4633      	mov	r3, r6
 8007c20:	4683      	mov	fp, r0
 8007c22:	4601      	mov	r1, r0
 8007c24:	2a65      	cmp	r2, #101	; 0x65
 8007c26:	d001      	beq.n	8007c2c <_strtod_l+0x17c>
 8007c28:	2a45      	cmp	r2, #69	; 0x45
 8007c2a:	d118      	bne.n	8007c5e <_strtod_l+0x1ae>
 8007c2c:	b91b      	cbnz	r3, 8007c36 <_strtod_l+0x186>
 8007c2e:	9b06      	ldr	r3, [sp, #24]
 8007c30:	4303      	orrs	r3, r0
 8007c32:	d094      	beq.n	8007b5e <_strtod_l+0xae>
 8007c34:	2300      	movs	r3, #0
 8007c36:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 8007c3a:	f10a 0201 	add.w	r2, sl, #1
 8007c3e:	9211      	str	r2, [sp, #68]	; 0x44
 8007c40:	f89a 2001 	ldrb.w	r2, [sl, #1]
 8007c44:	2a2b      	cmp	r2, #43	; 0x2b
 8007c46:	d075      	beq.n	8007d34 <_strtod_l+0x284>
 8007c48:	2a2d      	cmp	r2, #45	; 0x2d
 8007c4a:	d07b      	beq.n	8007d44 <_strtod_l+0x294>
 8007c4c:	f04f 0e00 	mov.w	lr, #0
 8007c50:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8007c54:	2d09      	cmp	r5, #9
 8007c56:	f240 8083 	bls.w	8007d60 <_strtod_l+0x2b0>
 8007c5a:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 8007c5e:	2500      	movs	r5, #0
 8007c60:	e09e      	b.n	8007da0 <_strtod_l+0x2f0>
 8007c62:	2300      	movs	r3, #0
 8007c64:	e7c4      	b.n	8007bf0 <_strtod_l+0x140>
 8007c66:	2e08      	cmp	r6, #8
 8007c68:	bfd5      	itete	le
 8007c6a:	9907      	ldrle	r1, [sp, #28]
 8007c6c:	9905      	ldrgt	r1, [sp, #20]
 8007c6e:	fb02 3301 	mlale	r3, r2, r1, r3
 8007c72:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007c76:	f100 0001 	add.w	r0, r0, #1
 8007c7a:	bfd4      	ite	le
 8007c7c:	9307      	strle	r3, [sp, #28]
 8007c7e:	9305      	strgt	r3, [sp, #20]
 8007c80:	3601      	adds	r6, #1
 8007c82:	9011      	str	r0, [sp, #68]	; 0x44
 8007c84:	e7bc      	b.n	8007c00 <_strtod_l+0x150>
 8007c86:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c88:	1c5a      	adds	r2, r3, #1
 8007c8a:	9211      	str	r2, [sp, #68]	; 0x44
 8007c8c:	785a      	ldrb	r2, [r3, #1]
 8007c8e:	b3ae      	cbz	r6, 8007cfc <_strtod_l+0x24c>
 8007c90:	4683      	mov	fp, r0
 8007c92:	4633      	mov	r3, r6
 8007c94:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007c98:	2909      	cmp	r1, #9
 8007c9a:	d912      	bls.n	8007cc2 <_strtod_l+0x212>
 8007c9c:	2101      	movs	r1, #1
 8007c9e:	e7c1      	b.n	8007c24 <_strtod_l+0x174>
 8007ca0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ca2:	1c5a      	adds	r2, r3, #1
 8007ca4:	9211      	str	r2, [sp, #68]	; 0x44
 8007ca6:	785a      	ldrb	r2, [r3, #1]
 8007ca8:	3001      	adds	r0, #1
 8007caa:	2a30      	cmp	r2, #48	; 0x30
 8007cac:	d0f8      	beq.n	8007ca0 <_strtod_l+0x1f0>
 8007cae:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007cb2:	2b08      	cmp	r3, #8
 8007cb4:	f200 8495 	bhi.w	80085e2 <_strtod_l+0xb32>
 8007cb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007cba:	9309      	str	r3, [sp, #36]	; 0x24
 8007cbc:	4683      	mov	fp, r0
 8007cbe:	2000      	movs	r0, #0
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	3a30      	subs	r2, #48	; 0x30
 8007cc4:	f100 0101 	add.w	r1, r0, #1
 8007cc8:	d012      	beq.n	8007cf0 <_strtod_l+0x240>
 8007cca:	448b      	add	fp, r1
 8007ccc:	eb00 0c03 	add.w	ip, r0, r3
 8007cd0:	4619      	mov	r1, r3
 8007cd2:	250a      	movs	r5, #10
 8007cd4:	4561      	cmp	r1, ip
 8007cd6:	d113      	bne.n	8007d00 <_strtod_l+0x250>
 8007cd8:	1819      	adds	r1, r3, r0
 8007cda:	2908      	cmp	r1, #8
 8007cdc:	f103 0301 	add.w	r3, r3, #1
 8007ce0:	4403      	add	r3, r0
 8007ce2:	dc1b      	bgt.n	8007d1c <_strtod_l+0x26c>
 8007ce4:	9807      	ldr	r0, [sp, #28]
 8007ce6:	210a      	movs	r1, #10
 8007ce8:	fb01 2200 	mla	r2, r1, r0, r2
 8007cec:	9207      	str	r2, [sp, #28]
 8007cee:	2100      	movs	r1, #0
 8007cf0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007cf2:	1c50      	adds	r0, r2, #1
 8007cf4:	9011      	str	r0, [sp, #68]	; 0x44
 8007cf6:	7852      	ldrb	r2, [r2, #1]
 8007cf8:	4608      	mov	r0, r1
 8007cfa:	e7cb      	b.n	8007c94 <_strtod_l+0x1e4>
 8007cfc:	4630      	mov	r0, r6
 8007cfe:	e7d4      	b.n	8007caa <_strtod_l+0x1fa>
 8007d00:	2908      	cmp	r1, #8
 8007d02:	f101 0101 	add.w	r1, r1, #1
 8007d06:	dc03      	bgt.n	8007d10 <_strtod_l+0x260>
 8007d08:	9f07      	ldr	r7, [sp, #28]
 8007d0a:	436f      	muls	r7, r5
 8007d0c:	9707      	str	r7, [sp, #28]
 8007d0e:	e7e1      	b.n	8007cd4 <_strtod_l+0x224>
 8007d10:	2910      	cmp	r1, #16
 8007d12:	bfde      	ittt	le
 8007d14:	9f05      	ldrle	r7, [sp, #20]
 8007d16:	436f      	mulle	r7, r5
 8007d18:	9705      	strle	r7, [sp, #20]
 8007d1a:	e7db      	b.n	8007cd4 <_strtod_l+0x224>
 8007d1c:	2b10      	cmp	r3, #16
 8007d1e:	bfdf      	itttt	le
 8007d20:	9805      	ldrle	r0, [sp, #20]
 8007d22:	210a      	movle	r1, #10
 8007d24:	fb01 2200 	mlale	r2, r1, r0, r2
 8007d28:	9205      	strle	r2, [sp, #20]
 8007d2a:	e7e0      	b.n	8007cee <_strtod_l+0x23e>
 8007d2c:	f04f 0b00 	mov.w	fp, #0
 8007d30:	2101      	movs	r1, #1
 8007d32:	e77c      	b.n	8007c2e <_strtod_l+0x17e>
 8007d34:	f04f 0e00 	mov.w	lr, #0
 8007d38:	f10a 0202 	add.w	r2, sl, #2
 8007d3c:	9211      	str	r2, [sp, #68]	; 0x44
 8007d3e:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8007d42:	e785      	b.n	8007c50 <_strtod_l+0x1a0>
 8007d44:	f04f 0e01 	mov.w	lr, #1
 8007d48:	e7f6      	b.n	8007d38 <_strtod_l+0x288>
 8007d4a:	bf00      	nop
 8007d4c:	08009e20 	.word	0x08009e20
 8007d50:	08009e1c 	.word	0x08009e1c
 8007d54:	7ff00000 	.word	0x7ff00000
 8007d58:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007d5a:	1c55      	adds	r5, r2, #1
 8007d5c:	9511      	str	r5, [sp, #68]	; 0x44
 8007d5e:	7852      	ldrb	r2, [r2, #1]
 8007d60:	2a30      	cmp	r2, #48	; 0x30
 8007d62:	d0f9      	beq.n	8007d58 <_strtod_l+0x2a8>
 8007d64:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8007d68:	2d08      	cmp	r5, #8
 8007d6a:	f63f af78 	bhi.w	8007c5e <_strtod_l+0x1ae>
 8007d6e:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8007d72:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007d74:	920a      	str	r2, [sp, #40]	; 0x28
 8007d76:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007d78:	1c55      	adds	r5, r2, #1
 8007d7a:	9511      	str	r5, [sp, #68]	; 0x44
 8007d7c:	7852      	ldrb	r2, [r2, #1]
 8007d7e:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 8007d82:	2f09      	cmp	r7, #9
 8007d84:	d937      	bls.n	8007df6 <_strtod_l+0x346>
 8007d86:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8007d88:	1bed      	subs	r5, r5, r7
 8007d8a:	2d08      	cmp	r5, #8
 8007d8c:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8007d90:	dc02      	bgt.n	8007d98 <_strtod_l+0x2e8>
 8007d92:	4565      	cmp	r5, ip
 8007d94:	bfa8      	it	ge
 8007d96:	4665      	movge	r5, ip
 8007d98:	f1be 0f00 	cmp.w	lr, #0
 8007d9c:	d000      	beq.n	8007da0 <_strtod_l+0x2f0>
 8007d9e:	426d      	negs	r5, r5
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d14d      	bne.n	8007e40 <_strtod_l+0x390>
 8007da4:	9b06      	ldr	r3, [sp, #24]
 8007da6:	4303      	orrs	r3, r0
 8007da8:	f47f aebd 	bne.w	8007b26 <_strtod_l+0x76>
 8007dac:	2900      	cmp	r1, #0
 8007dae:	f47f aed6 	bne.w	8007b5e <_strtod_l+0xae>
 8007db2:	2a69      	cmp	r2, #105	; 0x69
 8007db4:	d027      	beq.n	8007e06 <_strtod_l+0x356>
 8007db6:	dc24      	bgt.n	8007e02 <_strtod_l+0x352>
 8007db8:	2a49      	cmp	r2, #73	; 0x49
 8007dba:	d024      	beq.n	8007e06 <_strtod_l+0x356>
 8007dbc:	2a4e      	cmp	r2, #78	; 0x4e
 8007dbe:	f47f aece 	bne.w	8007b5e <_strtod_l+0xae>
 8007dc2:	4995      	ldr	r1, [pc, #596]	; (8008018 <_strtod_l+0x568>)
 8007dc4:	a811      	add	r0, sp, #68	; 0x44
 8007dc6:	f001 f9e3 	bl	8009190 <__match>
 8007dca:	2800      	cmp	r0, #0
 8007dcc:	f43f aec7 	beq.w	8007b5e <_strtod_l+0xae>
 8007dd0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007dd2:	781b      	ldrb	r3, [r3, #0]
 8007dd4:	2b28      	cmp	r3, #40	; 0x28
 8007dd6:	d12d      	bne.n	8007e34 <_strtod_l+0x384>
 8007dd8:	4990      	ldr	r1, [pc, #576]	; (800801c <_strtod_l+0x56c>)
 8007dda:	aa14      	add	r2, sp, #80	; 0x50
 8007ddc:	a811      	add	r0, sp, #68	; 0x44
 8007dde:	f001 f9eb 	bl	80091b8 <__hexnan>
 8007de2:	2805      	cmp	r0, #5
 8007de4:	d126      	bne.n	8007e34 <_strtod_l+0x384>
 8007de6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007de8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8007dec:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007df0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007df4:	e697      	b.n	8007b26 <_strtod_l+0x76>
 8007df6:	250a      	movs	r5, #10
 8007df8:	fb05 2c0c 	mla	ip, r5, ip, r2
 8007dfc:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8007e00:	e7b9      	b.n	8007d76 <_strtod_l+0x2c6>
 8007e02:	2a6e      	cmp	r2, #110	; 0x6e
 8007e04:	e7db      	b.n	8007dbe <_strtod_l+0x30e>
 8007e06:	4986      	ldr	r1, [pc, #536]	; (8008020 <_strtod_l+0x570>)
 8007e08:	a811      	add	r0, sp, #68	; 0x44
 8007e0a:	f001 f9c1 	bl	8009190 <__match>
 8007e0e:	2800      	cmp	r0, #0
 8007e10:	f43f aea5 	beq.w	8007b5e <_strtod_l+0xae>
 8007e14:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e16:	4983      	ldr	r1, [pc, #524]	; (8008024 <_strtod_l+0x574>)
 8007e18:	3b01      	subs	r3, #1
 8007e1a:	a811      	add	r0, sp, #68	; 0x44
 8007e1c:	9311      	str	r3, [sp, #68]	; 0x44
 8007e1e:	f001 f9b7 	bl	8009190 <__match>
 8007e22:	b910      	cbnz	r0, 8007e2a <_strtod_l+0x37a>
 8007e24:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e26:	3301      	adds	r3, #1
 8007e28:	9311      	str	r3, [sp, #68]	; 0x44
 8007e2a:	f8df 920c 	ldr.w	r9, [pc, #524]	; 8008038 <_strtod_l+0x588>
 8007e2e:	f04f 0800 	mov.w	r8, #0
 8007e32:	e678      	b.n	8007b26 <_strtod_l+0x76>
 8007e34:	487c      	ldr	r0, [pc, #496]	; (8008028 <_strtod_l+0x578>)
 8007e36:	f000 fec7 	bl	8008bc8 <nan>
 8007e3a:	ec59 8b10 	vmov	r8, r9, d0
 8007e3e:	e672      	b.n	8007b26 <_strtod_l+0x76>
 8007e40:	eddd 7a07 	vldr	s15, [sp, #28]
 8007e44:	eba5 020b 	sub.w	r2, r5, fp
 8007e48:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8007e4c:	2e00      	cmp	r6, #0
 8007e4e:	bf08      	it	eq
 8007e50:	461e      	moveq	r6, r3
 8007e52:	2b10      	cmp	r3, #16
 8007e54:	9206      	str	r2, [sp, #24]
 8007e56:	461a      	mov	r2, r3
 8007e58:	bfa8      	it	ge
 8007e5a:	2210      	movge	r2, #16
 8007e5c:	2b09      	cmp	r3, #9
 8007e5e:	ec59 8b17 	vmov	r8, r9, d7
 8007e62:	dd0c      	ble.n	8007e7e <_strtod_l+0x3ce>
 8007e64:	4971      	ldr	r1, [pc, #452]	; (800802c <_strtod_l+0x57c>)
 8007e66:	eddd 6a05 	vldr	s13, [sp, #20]
 8007e6a:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8007e6e:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 8007e72:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8007e76:	eea7 6b05 	vfma.f64	d6, d7, d5
 8007e7a:	ec59 8b16 	vmov	r8, r9, d6
 8007e7e:	2b0f      	cmp	r3, #15
 8007e80:	dc37      	bgt.n	8007ef2 <_strtod_l+0x442>
 8007e82:	9906      	ldr	r1, [sp, #24]
 8007e84:	2900      	cmp	r1, #0
 8007e86:	f43f ae4e 	beq.w	8007b26 <_strtod_l+0x76>
 8007e8a:	dd23      	ble.n	8007ed4 <_strtod_l+0x424>
 8007e8c:	2916      	cmp	r1, #22
 8007e8e:	dc0b      	bgt.n	8007ea8 <_strtod_l+0x3f8>
 8007e90:	4b66      	ldr	r3, [pc, #408]	; (800802c <_strtod_l+0x57c>)
 8007e92:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8007e96:	ed93 7b00 	vldr	d7, [r3]
 8007e9a:	ec49 8b16 	vmov	d6, r8, r9
 8007e9e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007ea2:	ec59 8b17 	vmov	r8, r9, d7
 8007ea6:	e63e      	b.n	8007b26 <_strtod_l+0x76>
 8007ea8:	9806      	ldr	r0, [sp, #24]
 8007eaa:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 8007eae:	4281      	cmp	r1, r0
 8007eb0:	db1f      	blt.n	8007ef2 <_strtod_l+0x442>
 8007eb2:	4a5e      	ldr	r2, [pc, #376]	; (800802c <_strtod_l+0x57c>)
 8007eb4:	f1c3 030f 	rsb	r3, r3, #15
 8007eb8:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8007ebc:	ed91 7b00 	vldr	d7, [r1]
 8007ec0:	ec49 8b16 	vmov	d6, r8, r9
 8007ec4:	1ac3      	subs	r3, r0, r3
 8007ec6:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8007eca:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007ece:	ed92 6b00 	vldr	d6, [r2]
 8007ed2:	e7e4      	b.n	8007e9e <_strtod_l+0x3ee>
 8007ed4:	9906      	ldr	r1, [sp, #24]
 8007ed6:	3116      	adds	r1, #22
 8007ed8:	db0b      	blt.n	8007ef2 <_strtod_l+0x442>
 8007eda:	4b54      	ldr	r3, [pc, #336]	; (800802c <_strtod_l+0x57c>)
 8007edc:	ebab 0505 	sub.w	r5, fp, r5
 8007ee0:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8007ee4:	ed95 7b00 	vldr	d7, [r5]
 8007ee8:	ec49 8b16 	vmov	d6, r8, r9
 8007eec:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007ef0:	e7d7      	b.n	8007ea2 <_strtod_l+0x3f2>
 8007ef2:	9906      	ldr	r1, [sp, #24]
 8007ef4:	1a9a      	subs	r2, r3, r2
 8007ef6:	440a      	add	r2, r1
 8007ef8:	2a00      	cmp	r2, #0
 8007efa:	dd6e      	ble.n	8007fda <_strtod_l+0x52a>
 8007efc:	f012 000f 	ands.w	r0, r2, #15
 8007f00:	d00a      	beq.n	8007f18 <_strtod_l+0x468>
 8007f02:	494a      	ldr	r1, [pc, #296]	; (800802c <_strtod_l+0x57c>)
 8007f04:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8007f08:	ed91 7b00 	vldr	d7, [r1]
 8007f0c:	ec49 8b16 	vmov	d6, r8, r9
 8007f10:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007f14:	ec59 8b17 	vmov	r8, r9, d7
 8007f18:	f032 020f 	bics.w	r2, r2, #15
 8007f1c:	d04e      	beq.n	8007fbc <_strtod_l+0x50c>
 8007f1e:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8007f22:	dd22      	ble.n	8007f6a <_strtod_l+0x4ba>
 8007f24:	2500      	movs	r5, #0
 8007f26:	462e      	mov	r6, r5
 8007f28:	9507      	str	r5, [sp, #28]
 8007f2a:	462f      	mov	r7, r5
 8007f2c:	2322      	movs	r3, #34	; 0x22
 8007f2e:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8008038 <_strtod_l+0x588>
 8007f32:	6023      	str	r3, [r4, #0]
 8007f34:	f04f 0800 	mov.w	r8, #0
 8007f38:	9b07      	ldr	r3, [sp, #28]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	f43f adf3 	beq.w	8007b26 <_strtod_l+0x76>
 8007f40:	9912      	ldr	r1, [sp, #72]	; 0x48
 8007f42:	4620      	mov	r0, r4
 8007f44:	f7ff f930 	bl	80071a8 <_Bfree>
 8007f48:	4639      	mov	r1, r7
 8007f4a:	4620      	mov	r0, r4
 8007f4c:	f7ff f92c 	bl	80071a8 <_Bfree>
 8007f50:	4631      	mov	r1, r6
 8007f52:	4620      	mov	r0, r4
 8007f54:	f7ff f928 	bl	80071a8 <_Bfree>
 8007f58:	9907      	ldr	r1, [sp, #28]
 8007f5a:	4620      	mov	r0, r4
 8007f5c:	f7ff f924 	bl	80071a8 <_Bfree>
 8007f60:	4629      	mov	r1, r5
 8007f62:	4620      	mov	r0, r4
 8007f64:	f7ff f920 	bl	80071a8 <_Bfree>
 8007f68:	e5dd      	b.n	8007b26 <_strtod_l+0x76>
 8007f6a:	2000      	movs	r0, #0
 8007f6c:	ec49 8b17 	vmov	d7, r8, r9
 8007f70:	4f2f      	ldr	r7, [pc, #188]	; (8008030 <_strtod_l+0x580>)
 8007f72:	1112      	asrs	r2, r2, #4
 8007f74:	4601      	mov	r1, r0
 8007f76:	2a01      	cmp	r2, #1
 8007f78:	dc23      	bgt.n	8007fc2 <_strtod_l+0x512>
 8007f7a:	b108      	cbz	r0, 8007f80 <_strtod_l+0x4d0>
 8007f7c:	ec59 8b17 	vmov	r8, r9, d7
 8007f80:	4a2b      	ldr	r2, [pc, #172]	; (8008030 <_strtod_l+0x580>)
 8007f82:	482c      	ldr	r0, [pc, #176]	; (8008034 <_strtod_l+0x584>)
 8007f84:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8007f88:	ed92 7b00 	vldr	d7, [r2]
 8007f8c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007f90:	ec49 8b16 	vmov	d6, r8, r9
 8007f94:	4a28      	ldr	r2, [pc, #160]	; (8008038 <_strtod_l+0x588>)
 8007f96:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007f9a:	ee17 1a90 	vmov	r1, s15
 8007f9e:	400a      	ands	r2, r1
 8007fa0:	4282      	cmp	r2, r0
 8007fa2:	ec59 8b17 	vmov	r8, r9, d7
 8007fa6:	d8bd      	bhi.n	8007f24 <_strtod_l+0x474>
 8007fa8:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8007fac:	4282      	cmp	r2, r0
 8007fae:	bf86      	itte	hi
 8007fb0:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 800803c <_strtod_l+0x58c>
 8007fb4:	f04f 38ff 	movhi.w	r8, #4294967295
 8007fb8:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	9205      	str	r2, [sp, #20]
 8007fc0:	e076      	b.n	80080b0 <_strtod_l+0x600>
 8007fc2:	f012 0f01 	tst.w	r2, #1
 8007fc6:	d004      	beq.n	8007fd2 <_strtod_l+0x522>
 8007fc8:	ed97 6b00 	vldr	d6, [r7]
 8007fcc:	2001      	movs	r0, #1
 8007fce:	ee27 7b06 	vmul.f64	d7, d7, d6
 8007fd2:	3101      	adds	r1, #1
 8007fd4:	1052      	asrs	r2, r2, #1
 8007fd6:	3708      	adds	r7, #8
 8007fd8:	e7cd      	b.n	8007f76 <_strtod_l+0x4c6>
 8007fda:	d0ef      	beq.n	8007fbc <_strtod_l+0x50c>
 8007fdc:	4252      	negs	r2, r2
 8007fde:	f012 000f 	ands.w	r0, r2, #15
 8007fe2:	d00a      	beq.n	8007ffa <_strtod_l+0x54a>
 8007fe4:	4911      	ldr	r1, [pc, #68]	; (800802c <_strtod_l+0x57c>)
 8007fe6:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8007fea:	ed91 7b00 	vldr	d7, [r1]
 8007fee:	ec49 8b16 	vmov	d6, r8, r9
 8007ff2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007ff6:	ec59 8b17 	vmov	r8, r9, d7
 8007ffa:	1112      	asrs	r2, r2, #4
 8007ffc:	d0de      	beq.n	8007fbc <_strtod_l+0x50c>
 8007ffe:	2a1f      	cmp	r2, #31
 8008000:	dd1e      	ble.n	8008040 <_strtod_l+0x590>
 8008002:	2500      	movs	r5, #0
 8008004:	462e      	mov	r6, r5
 8008006:	9507      	str	r5, [sp, #28]
 8008008:	462f      	mov	r7, r5
 800800a:	2322      	movs	r3, #34	; 0x22
 800800c:	f04f 0800 	mov.w	r8, #0
 8008010:	f04f 0900 	mov.w	r9, #0
 8008014:	6023      	str	r3, [r4, #0]
 8008016:	e78f      	b.n	8007f38 <_strtod_l+0x488>
 8008018:	08009c09 	.word	0x08009c09
 800801c:	08009e34 	.word	0x08009e34
 8008020:	08009c01 	.word	0x08009c01
 8008024:	08009c38 	.word	0x08009c38
 8008028:	08009fc5 	.word	0x08009fc5
 800802c:	08009d48 	.word	0x08009d48
 8008030:	08009d20 	.word	0x08009d20
 8008034:	7ca00000 	.word	0x7ca00000
 8008038:	7ff00000 	.word	0x7ff00000
 800803c:	7fefffff 	.word	0x7fefffff
 8008040:	f012 0110 	ands.w	r1, r2, #16
 8008044:	bf18      	it	ne
 8008046:	216a      	movne	r1, #106	; 0x6a
 8008048:	9105      	str	r1, [sp, #20]
 800804a:	ec49 8b17 	vmov	d7, r8, r9
 800804e:	49be      	ldr	r1, [pc, #760]	; (8008348 <_strtod_l+0x898>)
 8008050:	2000      	movs	r0, #0
 8008052:	07d7      	lsls	r7, r2, #31
 8008054:	d504      	bpl.n	8008060 <_strtod_l+0x5b0>
 8008056:	ed91 6b00 	vldr	d6, [r1]
 800805a:	2001      	movs	r0, #1
 800805c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008060:	1052      	asrs	r2, r2, #1
 8008062:	f101 0108 	add.w	r1, r1, #8
 8008066:	d1f4      	bne.n	8008052 <_strtod_l+0x5a2>
 8008068:	b108      	cbz	r0, 800806e <_strtod_l+0x5be>
 800806a:	ec59 8b17 	vmov	r8, r9, d7
 800806e:	9a05      	ldr	r2, [sp, #20]
 8008070:	b1ba      	cbz	r2, 80080a2 <_strtod_l+0x5f2>
 8008072:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8008076:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 800807a:	2a00      	cmp	r2, #0
 800807c:	4648      	mov	r0, r9
 800807e:	dd10      	ble.n	80080a2 <_strtod_l+0x5f2>
 8008080:	2a1f      	cmp	r2, #31
 8008082:	f340 812c 	ble.w	80082de <_strtod_l+0x82e>
 8008086:	2a34      	cmp	r2, #52	; 0x34
 8008088:	bfde      	ittt	le
 800808a:	f04f 32ff 	movle.w	r2, #4294967295
 800808e:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 8008092:	408a      	lslle	r2, r1
 8008094:	f04f 0800 	mov.w	r8, #0
 8008098:	bfcc      	ite	gt
 800809a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800809e:	ea02 0900 	andle.w	r9, r2, r0
 80080a2:	ec49 8b17 	vmov	d7, r8, r9
 80080a6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80080aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080ae:	d0a8      	beq.n	8008002 <_strtod_l+0x552>
 80080b0:	9a07      	ldr	r2, [sp, #28]
 80080b2:	9200      	str	r2, [sp, #0]
 80080b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80080b6:	4632      	mov	r2, r6
 80080b8:	4620      	mov	r0, r4
 80080ba:	f7ff f8dd 	bl	8007278 <__s2b>
 80080be:	9007      	str	r0, [sp, #28]
 80080c0:	2800      	cmp	r0, #0
 80080c2:	f43f af2f 	beq.w	8007f24 <_strtod_l+0x474>
 80080c6:	9a06      	ldr	r2, [sp, #24]
 80080c8:	2a00      	cmp	r2, #0
 80080ca:	ebab 0305 	sub.w	r3, fp, r5
 80080ce:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8008328 <_strtod_l+0x878>
 80080d2:	bfa8      	it	ge
 80080d4:	2300      	movge	r3, #0
 80080d6:	ed9f ab96 	vldr	d10, [pc, #600]	; 8008330 <_strtod_l+0x880>
 80080da:	ed9f bb97 	vldr	d11, [pc, #604]	; 8008338 <_strtod_l+0x888>
 80080de:	9309      	str	r3, [sp, #36]	; 0x24
 80080e0:	2500      	movs	r5, #0
 80080e2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80080e6:	930c      	str	r3, [sp, #48]	; 0x30
 80080e8:	462e      	mov	r6, r5
 80080ea:	9b07      	ldr	r3, [sp, #28]
 80080ec:	4620      	mov	r0, r4
 80080ee:	6859      	ldr	r1, [r3, #4]
 80080f0:	f7ff f81a 	bl	8007128 <_Balloc>
 80080f4:	4607      	mov	r7, r0
 80080f6:	2800      	cmp	r0, #0
 80080f8:	f43f af18 	beq.w	8007f2c <_strtod_l+0x47c>
 80080fc:	9b07      	ldr	r3, [sp, #28]
 80080fe:	691a      	ldr	r2, [r3, #16]
 8008100:	3202      	adds	r2, #2
 8008102:	f103 010c 	add.w	r1, r3, #12
 8008106:	0092      	lsls	r2, r2, #2
 8008108:	300c      	adds	r0, #12
 800810a:	f000 fd4f 	bl	8008bac <memcpy>
 800810e:	ec49 8b10 	vmov	d0, r8, r9
 8008112:	aa14      	add	r2, sp, #80	; 0x50
 8008114:	a913      	add	r1, sp, #76	; 0x4c
 8008116:	4620      	mov	r0, r4
 8008118:	f7ff fbe2 	bl	80078e0 <__d2b>
 800811c:	ec49 8b18 	vmov	d8, r8, r9
 8008120:	9012      	str	r0, [sp, #72]	; 0x48
 8008122:	2800      	cmp	r0, #0
 8008124:	f43f af02 	beq.w	8007f2c <_strtod_l+0x47c>
 8008128:	2101      	movs	r1, #1
 800812a:	4620      	mov	r0, r4
 800812c:	f7ff f93c 	bl	80073a8 <__i2b>
 8008130:	4606      	mov	r6, r0
 8008132:	2800      	cmp	r0, #0
 8008134:	f43f aefa 	beq.w	8007f2c <_strtod_l+0x47c>
 8008138:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800813a:	9914      	ldr	r1, [sp, #80]	; 0x50
 800813c:	2b00      	cmp	r3, #0
 800813e:	bfab      	itete	ge
 8008140:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 8008142:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8008144:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8008148:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 800814c:	bfac      	ite	ge
 800814e:	eb03 0b02 	addge.w	fp, r3, r2
 8008152:	eba2 0a03 	sublt.w	sl, r2, r3
 8008156:	9a05      	ldr	r2, [sp, #20]
 8008158:	1a9b      	subs	r3, r3, r2
 800815a:	440b      	add	r3, r1
 800815c:	4a7b      	ldr	r2, [pc, #492]	; (800834c <_strtod_l+0x89c>)
 800815e:	3b01      	subs	r3, #1
 8008160:	4293      	cmp	r3, r2
 8008162:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8008166:	f280 80cd 	bge.w	8008304 <_strtod_l+0x854>
 800816a:	1ad2      	subs	r2, r2, r3
 800816c:	2a1f      	cmp	r2, #31
 800816e:	eba1 0102 	sub.w	r1, r1, r2
 8008172:	f04f 0001 	mov.w	r0, #1
 8008176:	f300 80b9 	bgt.w	80082ec <_strtod_l+0x83c>
 800817a:	fa00 f302 	lsl.w	r3, r0, r2
 800817e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008180:	2300      	movs	r3, #0
 8008182:	930a      	str	r3, [sp, #40]	; 0x28
 8008184:	eb0b 0301 	add.w	r3, fp, r1
 8008188:	9a05      	ldr	r2, [sp, #20]
 800818a:	459b      	cmp	fp, r3
 800818c:	448a      	add	sl, r1
 800818e:	4492      	add	sl, r2
 8008190:	465a      	mov	r2, fp
 8008192:	bfa8      	it	ge
 8008194:	461a      	movge	r2, r3
 8008196:	4552      	cmp	r2, sl
 8008198:	bfa8      	it	ge
 800819a:	4652      	movge	r2, sl
 800819c:	2a00      	cmp	r2, #0
 800819e:	bfc2      	ittt	gt
 80081a0:	1a9b      	subgt	r3, r3, r2
 80081a2:	ebaa 0a02 	subgt.w	sl, sl, r2
 80081a6:	ebab 0b02 	subgt.w	fp, fp, r2
 80081aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081ac:	2a00      	cmp	r2, #0
 80081ae:	dd18      	ble.n	80081e2 <_strtod_l+0x732>
 80081b0:	4631      	mov	r1, r6
 80081b2:	4620      	mov	r0, r4
 80081b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80081b6:	f7ff f9b7 	bl	8007528 <__pow5mult>
 80081ba:	4606      	mov	r6, r0
 80081bc:	2800      	cmp	r0, #0
 80081be:	f43f aeb5 	beq.w	8007f2c <_strtod_l+0x47c>
 80081c2:	4601      	mov	r1, r0
 80081c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80081c6:	4620      	mov	r0, r4
 80081c8:	f7ff f904 	bl	80073d4 <__multiply>
 80081cc:	900e      	str	r0, [sp, #56]	; 0x38
 80081ce:	2800      	cmp	r0, #0
 80081d0:	f43f aeac 	beq.w	8007f2c <_strtod_l+0x47c>
 80081d4:	9912      	ldr	r1, [sp, #72]	; 0x48
 80081d6:	4620      	mov	r0, r4
 80081d8:	f7fe ffe6 	bl	80071a8 <_Bfree>
 80081dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80081de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081e0:	9212      	str	r2, [sp, #72]	; 0x48
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	f300 8093 	bgt.w	800830e <_strtod_l+0x85e>
 80081e8:	9b06      	ldr	r3, [sp, #24]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	dd08      	ble.n	8008200 <_strtod_l+0x750>
 80081ee:	4639      	mov	r1, r7
 80081f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80081f2:	4620      	mov	r0, r4
 80081f4:	f7ff f998 	bl	8007528 <__pow5mult>
 80081f8:	4607      	mov	r7, r0
 80081fa:	2800      	cmp	r0, #0
 80081fc:	f43f ae96 	beq.w	8007f2c <_strtod_l+0x47c>
 8008200:	f1ba 0f00 	cmp.w	sl, #0
 8008204:	dd08      	ble.n	8008218 <_strtod_l+0x768>
 8008206:	4639      	mov	r1, r7
 8008208:	4652      	mov	r2, sl
 800820a:	4620      	mov	r0, r4
 800820c:	f7ff f9e6 	bl	80075dc <__lshift>
 8008210:	4607      	mov	r7, r0
 8008212:	2800      	cmp	r0, #0
 8008214:	f43f ae8a 	beq.w	8007f2c <_strtod_l+0x47c>
 8008218:	f1bb 0f00 	cmp.w	fp, #0
 800821c:	dd08      	ble.n	8008230 <_strtod_l+0x780>
 800821e:	4631      	mov	r1, r6
 8008220:	465a      	mov	r2, fp
 8008222:	4620      	mov	r0, r4
 8008224:	f7ff f9da 	bl	80075dc <__lshift>
 8008228:	4606      	mov	r6, r0
 800822a:	2800      	cmp	r0, #0
 800822c:	f43f ae7e 	beq.w	8007f2c <_strtod_l+0x47c>
 8008230:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008232:	463a      	mov	r2, r7
 8008234:	4620      	mov	r0, r4
 8008236:	f7ff fa59 	bl	80076ec <__mdiff>
 800823a:	4605      	mov	r5, r0
 800823c:	2800      	cmp	r0, #0
 800823e:	f43f ae75 	beq.w	8007f2c <_strtod_l+0x47c>
 8008242:	2300      	movs	r3, #0
 8008244:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8008248:	60c3      	str	r3, [r0, #12]
 800824a:	4631      	mov	r1, r6
 800824c:	f7ff fa32 	bl	80076b4 <__mcmp>
 8008250:	2800      	cmp	r0, #0
 8008252:	da7f      	bge.n	8008354 <_strtod_l+0x8a4>
 8008254:	ea5a 0a08 	orrs.w	sl, sl, r8
 8008258:	f040 80a5 	bne.w	80083a6 <_strtod_l+0x8f6>
 800825c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008260:	2b00      	cmp	r3, #0
 8008262:	f040 80a0 	bne.w	80083a6 <_strtod_l+0x8f6>
 8008266:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800826a:	0d1b      	lsrs	r3, r3, #20
 800826c:	051b      	lsls	r3, r3, #20
 800826e:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008272:	f240 8098 	bls.w	80083a6 <_strtod_l+0x8f6>
 8008276:	696b      	ldr	r3, [r5, #20]
 8008278:	b91b      	cbnz	r3, 8008282 <_strtod_l+0x7d2>
 800827a:	692b      	ldr	r3, [r5, #16]
 800827c:	2b01      	cmp	r3, #1
 800827e:	f340 8092 	ble.w	80083a6 <_strtod_l+0x8f6>
 8008282:	4629      	mov	r1, r5
 8008284:	2201      	movs	r2, #1
 8008286:	4620      	mov	r0, r4
 8008288:	f7ff f9a8 	bl	80075dc <__lshift>
 800828c:	4631      	mov	r1, r6
 800828e:	4605      	mov	r5, r0
 8008290:	f7ff fa10 	bl	80076b4 <__mcmp>
 8008294:	2800      	cmp	r0, #0
 8008296:	f340 8086 	ble.w	80083a6 <_strtod_l+0x8f6>
 800829a:	9905      	ldr	r1, [sp, #20]
 800829c:	4a2c      	ldr	r2, [pc, #176]	; (8008350 <_strtod_l+0x8a0>)
 800829e:	464b      	mov	r3, r9
 80082a0:	2900      	cmp	r1, #0
 80082a2:	f000 809f 	beq.w	80083e4 <_strtod_l+0x934>
 80082a6:	ea02 0109 	and.w	r1, r2, r9
 80082aa:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80082ae:	f300 8099 	bgt.w	80083e4 <_strtod_l+0x934>
 80082b2:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80082b6:	f77f aea8 	ble.w	800800a <_strtod_l+0x55a>
 80082ba:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8008340 <_strtod_l+0x890>
 80082be:	ec49 8b16 	vmov	d6, r8, r9
 80082c2:	4b23      	ldr	r3, [pc, #140]	; (8008350 <_strtod_l+0x8a0>)
 80082c4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80082c8:	ee17 2a90 	vmov	r2, s15
 80082cc:	4013      	ands	r3, r2
 80082ce:	ec59 8b17 	vmov	r8, r9, d7
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	f47f ae34 	bne.w	8007f40 <_strtod_l+0x490>
 80082d8:	2322      	movs	r3, #34	; 0x22
 80082da:	6023      	str	r3, [r4, #0]
 80082dc:	e630      	b.n	8007f40 <_strtod_l+0x490>
 80082de:	f04f 31ff 	mov.w	r1, #4294967295
 80082e2:	fa01 f202 	lsl.w	r2, r1, r2
 80082e6:	ea02 0808 	and.w	r8, r2, r8
 80082ea:	e6da      	b.n	80080a2 <_strtod_l+0x5f2>
 80082ec:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 80082f0:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 80082f4:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 80082f8:	33e2      	adds	r3, #226	; 0xe2
 80082fa:	fa00 f303 	lsl.w	r3, r0, r3
 80082fe:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 8008302:	e73f      	b.n	8008184 <_strtod_l+0x6d4>
 8008304:	2200      	movs	r2, #0
 8008306:	2301      	movs	r3, #1
 8008308:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800830c:	e73a      	b.n	8008184 <_strtod_l+0x6d4>
 800830e:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008310:	461a      	mov	r2, r3
 8008312:	4620      	mov	r0, r4
 8008314:	f7ff f962 	bl	80075dc <__lshift>
 8008318:	9012      	str	r0, [sp, #72]	; 0x48
 800831a:	2800      	cmp	r0, #0
 800831c:	f47f af64 	bne.w	80081e8 <_strtod_l+0x738>
 8008320:	e604      	b.n	8007f2c <_strtod_l+0x47c>
 8008322:	bf00      	nop
 8008324:	f3af 8000 	nop.w
 8008328:	94a03595 	.word	0x94a03595
 800832c:	3fcfffff 	.word	0x3fcfffff
 8008330:	94a03595 	.word	0x94a03595
 8008334:	3fdfffff 	.word	0x3fdfffff
 8008338:	35afe535 	.word	0x35afe535
 800833c:	3fe00000 	.word	0x3fe00000
 8008340:	00000000 	.word	0x00000000
 8008344:	39500000 	.word	0x39500000
 8008348:	08009e48 	.word	0x08009e48
 800834c:	fffffc02 	.word	0xfffffc02
 8008350:	7ff00000 	.word	0x7ff00000
 8008354:	46cb      	mov	fp, r9
 8008356:	d15f      	bne.n	8008418 <_strtod_l+0x968>
 8008358:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800835c:	f1ba 0f00 	cmp.w	sl, #0
 8008360:	d02a      	beq.n	80083b8 <_strtod_l+0x908>
 8008362:	4aa7      	ldr	r2, [pc, #668]	; (8008600 <_strtod_l+0xb50>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d12b      	bne.n	80083c0 <_strtod_l+0x910>
 8008368:	9b05      	ldr	r3, [sp, #20]
 800836a:	4642      	mov	r2, r8
 800836c:	b1fb      	cbz	r3, 80083ae <_strtod_l+0x8fe>
 800836e:	4ba5      	ldr	r3, [pc, #660]	; (8008604 <_strtod_l+0xb54>)
 8008370:	ea09 0303 	and.w	r3, r9, r3
 8008374:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008378:	f04f 31ff 	mov.w	r1, #4294967295
 800837c:	d81a      	bhi.n	80083b4 <_strtod_l+0x904>
 800837e:	0d1b      	lsrs	r3, r3, #20
 8008380:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008384:	fa01 f303 	lsl.w	r3, r1, r3
 8008388:	429a      	cmp	r2, r3
 800838a:	d119      	bne.n	80083c0 <_strtod_l+0x910>
 800838c:	4b9e      	ldr	r3, [pc, #632]	; (8008608 <_strtod_l+0xb58>)
 800838e:	459b      	cmp	fp, r3
 8008390:	d102      	bne.n	8008398 <_strtod_l+0x8e8>
 8008392:	3201      	adds	r2, #1
 8008394:	f43f adca 	beq.w	8007f2c <_strtod_l+0x47c>
 8008398:	4b9a      	ldr	r3, [pc, #616]	; (8008604 <_strtod_l+0xb54>)
 800839a:	ea0b 0303 	and.w	r3, fp, r3
 800839e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80083a2:	f04f 0800 	mov.w	r8, #0
 80083a6:	9b05      	ldr	r3, [sp, #20]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d186      	bne.n	80082ba <_strtod_l+0x80a>
 80083ac:	e5c8      	b.n	8007f40 <_strtod_l+0x490>
 80083ae:	f04f 33ff 	mov.w	r3, #4294967295
 80083b2:	e7e9      	b.n	8008388 <_strtod_l+0x8d8>
 80083b4:	460b      	mov	r3, r1
 80083b6:	e7e7      	b.n	8008388 <_strtod_l+0x8d8>
 80083b8:	ea53 0308 	orrs.w	r3, r3, r8
 80083bc:	f43f af6d 	beq.w	800829a <_strtod_l+0x7ea>
 80083c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083c2:	b1cb      	cbz	r3, 80083f8 <_strtod_l+0x948>
 80083c4:	ea13 0f0b 	tst.w	r3, fp
 80083c8:	d0ed      	beq.n	80083a6 <_strtod_l+0x8f6>
 80083ca:	9a05      	ldr	r2, [sp, #20]
 80083cc:	4640      	mov	r0, r8
 80083ce:	4649      	mov	r1, r9
 80083d0:	f1ba 0f00 	cmp.w	sl, #0
 80083d4:	d014      	beq.n	8008400 <_strtod_l+0x950>
 80083d6:	f7ff fb51 	bl	8007a7c <sulp>
 80083da:	ee38 7b00 	vadd.f64	d7, d8, d0
 80083de:	ec59 8b17 	vmov	r8, r9, d7
 80083e2:	e7e0      	b.n	80083a6 <_strtod_l+0x8f6>
 80083e4:	4013      	ands	r3, r2
 80083e6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80083ea:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80083ee:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80083f2:	f04f 38ff 	mov.w	r8, #4294967295
 80083f6:	e7d6      	b.n	80083a6 <_strtod_l+0x8f6>
 80083f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083fa:	ea13 0f08 	tst.w	r3, r8
 80083fe:	e7e3      	b.n	80083c8 <_strtod_l+0x918>
 8008400:	f7ff fb3c 	bl	8007a7c <sulp>
 8008404:	ee38 0b40 	vsub.f64	d0, d8, d0
 8008408:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800840c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008410:	ec59 8b10 	vmov	r8, r9, d0
 8008414:	d1c7      	bne.n	80083a6 <_strtod_l+0x8f6>
 8008416:	e5f8      	b.n	800800a <_strtod_l+0x55a>
 8008418:	4631      	mov	r1, r6
 800841a:	4628      	mov	r0, r5
 800841c:	f7ff faba 	bl	8007994 <__ratio>
 8008420:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8008424:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8008428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800842c:	d85f      	bhi.n	80084ee <_strtod_l+0xa3e>
 800842e:	f1ba 0f00 	cmp.w	sl, #0
 8008432:	d166      	bne.n	8008502 <_strtod_l+0xa52>
 8008434:	f1b8 0f00 	cmp.w	r8, #0
 8008438:	d14d      	bne.n	80084d6 <_strtod_l+0xa26>
 800843a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800843e:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8008442:	2b00      	cmp	r3, #0
 8008444:	d162      	bne.n	800850c <_strtod_l+0xa5c>
 8008446:	eeb4 0bcd 	vcmpe.f64	d0, d13
 800844a:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800844e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008452:	d401      	bmi.n	8008458 <_strtod_l+0x9a8>
 8008454:	ee20 db0d 	vmul.f64	d13, d0, d13
 8008458:	eeb1 cb4d 	vneg.f64	d12, d13
 800845c:	4869      	ldr	r0, [pc, #420]	; (8008604 <_strtod_l+0xb54>)
 800845e:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 8008610 <_strtod_l+0xb60>
 8008462:	ea0b 0100 	and.w	r1, fp, r0
 8008466:	4561      	cmp	r1, ip
 8008468:	ec53 2b1c 	vmov	r2, r3, d12
 800846c:	d17a      	bne.n	8008564 <_strtod_l+0xab4>
 800846e:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8008472:	ec49 8b10 	vmov	d0, r8, r9
 8008476:	910a      	str	r1, [sp, #40]	; 0x28
 8008478:	f7ff f9c2 	bl	8007800 <__ulp>
 800847c:	ec49 8b1e 	vmov	d14, r8, r9
 8008480:	4860      	ldr	r0, [pc, #384]	; (8008604 <_strtod_l+0xb54>)
 8008482:	eea0 eb0c 	vfma.f64	d14, d0, d12
 8008486:	ee1e 3a90 	vmov	r3, s29
 800848a:	4a60      	ldr	r2, [pc, #384]	; (800860c <_strtod_l+0xb5c>)
 800848c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800848e:	4018      	ands	r0, r3
 8008490:	4290      	cmp	r0, r2
 8008492:	ec59 8b1e 	vmov	r8, r9, d14
 8008496:	d93c      	bls.n	8008512 <_strtod_l+0xa62>
 8008498:	ee18 2a90 	vmov	r2, s17
 800849c:	4b5a      	ldr	r3, [pc, #360]	; (8008608 <_strtod_l+0xb58>)
 800849e:	429a      	cmp	r2, r3
 80084a0:	d104      	bne.n	80084ac <_strtod_l+0x9fc>
 80084a2:	ee18 3a10 	vmov	r3, s16
 80084a6:	3301      	adds	r3, #1
 80084a8:	f43f ad40 	beq.w	8007f2c <_strtod_l+0x47c>
 80084ac:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8008608 <_strtod_l+0xb58>
 80084b0:	f04f 38ff 	mov.w	r8, #4294967295
 80084b4:	9912      	ldr	r1, [sp, #72]	; 0x48
 80084b6:	4620      	mov	r0, r4
 80084b8:	f7fe fe76 	bl	80071a8 <_Bfree>
 80084bc:	4639      	mov	r1, r7
 80084be:	4620      	mov	r0, r4
 80084c0:	f7fe fe72 	bl	80071a8 <_Bfree>
 80084c4:	4631      	mov	r1, r6
 80084c6:	4620      	mov	r0, r4
 80084c8:	f7fe fe6e 	bl	80071a8 <_Bfree>
 80084cc:	4629      	mov	r1, r5
 80084ce:	4620      	mov	r0, r4
 80084d0:	f7fe fe6a 	bl	80071a8 <_Bfree>
 80084d4:	e609      	b.n	80080ea <_strtod_l+0x63a>
 80084d6:	f1b8 0f01 	cmp.w	r8, #1
 80084da:	d103      	bne.n	80084e4 <_strtod_l+0xa34>
 80084dc:	f1b9 0f00 	cmp.w	r9, #0
 80084e0:	f43f ad93 	beq.w	800800a <_strtod_l+0x55a>
 80084e4:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 80084e8:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 80084ec:	e7b6      	b.n	800845c <_strtod_l+0x9ac>
 80084ee:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 80084f2:	ee20 db0d 	vmul.f64	d13, d0, d13
 80084f6:	f1ba 0f00 	cmp.w	sl, #0
 80084fa:	d0ad      	beq.n	8008458 <_strtod_l+0x9a8>
 80084fc:	eeb0 cb4d 	vmov.f64	d12, d13
 8008500:	e7ac      	b.n	800845c <_strtod_l+0x9ac>
 8008502:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 8008506:	eeb0 db4c 	vmov.f64	d13, d12
 800850a:	e7a7      	b.n	800845c <_strtod_l+0x9ac>
 800850c:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 8008510:	e7a4      	b.n	800845c <_strtod_l+0x9ac>
 8008512:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8008516:	9b05      	ldr	r3, [sp, #20]
 8008518:	46cb      	mov	fp, r9
 800851a:	2b00      	cmp	r3, #0
 800851c:	d1ca      	bne.n	80084b4 <_strtod_l+0xa04>
 800851e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008522:	0d1b      	lsrs	r3, r3, #20
 8008524:	051b      	lsls	r3, r3, #20
 8008526:	4299      	cmp	r1, r3
 8008528:	d1c4      	bne.n	80084b4 <_strtod_l+0xa04>
 800852a:	ec51 0b1d 	vmov	r0, r1, d13
 800852e:	f7f8 f8b3 	bl	8000698 <__aeabi_d2lz>
 8008532:	f7f8 f86b 	bl	800060c <__aeabi_l2d>
 8008536:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 800853a:	ec41 0b17 	vmov	d7, r0, r1
 800853e:	ea4b 0b08 	orr.w	fp, fp, r8
 8008542:	ea5b 0b0a 	orrs.w	fp, fp, sl
 8008546:	ee3d db47 	vsub.f64	d13, d13, d7
 800854a:	d03c      	beq.n	80085c6 <_strtod_l+0xb16>
 800854c:	eeb4 dbca 	vcmpe.f64	d13, d10
 8008550:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008554:	f53f acf4 	bmi.w	8007f40 <_strtod_l+0x490>
 8008558:	eeb4 dbcb 	vcmpe.f64	d13, d11
 800855c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008560:	dda8      	ble.n	80084b4 <_strtod_l+0xa04>
 8008562:	e4ed      	b.n	8007f40 <_strtod_l+0x490>
 8008564:	9805      	ldr	r0, [sp, #20]
 8008566:	b1f0      	cbz	r0, 80085a6 <_strtod_l+0xaf6>
 8008568:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800856c:	d81b      	bhi.n	80085a6 <_strtod_l+0xaf6>
 800856e:	ed9f 7b22 	vldr	d7, [pc, #136]	; 80085f8 <_strtod_l+0xb48>
 8008572:	eeb4 dbc7 	vcmpe.f64	d13, d7
 8008576:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800857a:	d811      	bhi.n	80085a0 <_strtod_l+0xaf0>
 800857c:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8008580:	ee1d 3a10 	vmov	r3, s26
 8008584:	2b01      	cmp	r3, #1
 8008586:	bf38      	it	cc
 8008588:	2301      	movcc	r3, #1
 800858a:	ee0d 3a10 	vmov	s26, r3
 800858e:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 8008592:	f1ba 0f00 	cmp.w	sl, #0
 8008596:	d113      	bne.n	80085c0 <_strtod_l+0xb10>
 8008598:	eeb1 7b4d 	vneg.f64	d7, d13
 800859c:	ec53 2b17 	vmov	r2, r3, d7
 80085a0:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 80085a4:	1a43      	subs	r3, r0, r1
 80085a6:	eeb0 0b48 	vmov.f64	d0, d8
 80085aa:	ec43 2b1c 	vmov	d12, r2, r3
 80085ae:	910a      	str	r1, [sp, #40]	; 0x28
 80085b0:	f7ff f926 	bl	8007800 <__ulp>
 80085b4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80085b6:	eeac 8b00 	vfma.f64	d8, d12, d0
 80085ba:	ec59 8b18 	vmov	r8, r9, d8
 80085be:	e7aa      	b.n	8008516 <_strtod_l+0xa66>
 80085c0:	eeb0 7b4d 	vmov.f64	d7, d13
 80085c4:	e7ea      	b.n	800859c <_strtod_l+0xaec>
 80085c6:	eeb4 dbc9 	vcmpe.f64	d13, d9
 80085ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085ce:	f57f af71 	bpl.w	80084b4 <_strtod_l+0xa04>
 80085d2:	e4b5      	b.n	8007f40 <_strtod_l+0x490>
 80085d4:	2300      	movs	r3, #0
 80085d6:	9308      	str	r3, [sp, #32]
 80085d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80085da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80085dc:	6013      	str	r3, [r2, #0]
 80085de:	f7ff baa6 	b.w	8007b2e <_strtod_l+0x7e>
 80085e2:	2a65      	cmp	r2, #101	; 0x65
 80085e4:	f43f aba2 	beq.w	8007d2c <_strtod_l+0x27c>
 80085e8:	2a45      	cmp	r2, #69	; 0x45
 80085ea:	f43f ab9f 	beq.w	8007d2c <_strtod_l+0x27c>
 80085ee:	2101      	movs	r1, #1
 80085f0:	f7ff bbd8 	b.w	8007da4 <_strtod_l+0x2f4>
 80085f4:	f3af 8000 	nop.w
 80085f8:	ffc00000 	.word	0xffc00000
 80085fc:	41dfffff 	.word	0x41dfffff
 8008600:	000fffff 	.word	0x000fffff
 8008604:	7ff00000 	.word	0x7ff00000
 8008608:	7fefffff 	.word	0x7fefffff
 800860c:	7c9fffff 	.word	0x7c9fffff
 8008610:	7fe00000 	.word	0x7fe00000

08008614 <_strtod_r>:
 8008614:	4b01      	ldr	r3, [pc, #4]	; (800861c <_strtod_r+0x8>)
 8008616:	f7ff ba4b 	b.w	8007ab0 <_strtod_l>
 800861a:	bf00      	nop
 800861c:	2000006c 	.word	0x2000006c

08008620 <_strtol_l.constprop.0>:
 8008620:	2b01      	cmp	r3, #1
 8008622:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008626:	d001      	beq.n	800862c <_strtol_l.constprop.0+0xc>
 8008628:	2b24      	cmp	r3, #36	; 0x24
 800862a:	d906      	bls.n	800863a <_strtol_l.constprop.0+0x1a>
 800862c:	f7fd fe52 	bl	80062d4 <__errno>
 8008630:	2316      	movs	r3, #22
 8008632:	6003      	str	r3, [r0, #0]
 8008634:	2000      	movs	r0, #0
 8008636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800863a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008720 <_strtol_l.constprop.0+0x100>
 800863e:	460d      	mov	r5, r1
 8008640:	462e      	mov	r6, r5
 8008642:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008646:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800864a:	f017 0708 	ands.w	r7, r7, #8
 800864e:	d1f7      	bne.n	8008640 <_strtol_l.constprop.0+0x20>
 8008650:	2c2d      	cmp	r4, #45	; 0x2d
 8008652:	d132      	bne.n	80086ba <_strtol_l.constprop.0+0x9a>
 8008654:	782c      	ldrb	r4, [r5, #0]
 8008656:	2701      	movs	r7, #1
 8008658:	1cb5      	adds	r5, r6, #2
 800865a:	2b00      	cmp	r3, #0
 800865c:	d05b      	beq.n	8008716 <_strtol_l.constprop.0+0xf6>
 800865e:	2b10      	cmp	r3, #16
 8008660:	d109      	bne.n	8008676 <_strtol_l.constprop.0+0x56>
 8008662:	2c30      	cmp	r4, #48	; 0x30
 8008664:	d107      	bne.n	8008676 <_strtol_l.constprop.0+0x56>
 8008666:	782c      	ldrb	r4, [r5, #0]
 8008668:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800866c:	2c58      	cmp	r4, #88	; 0x58
 800866e:	d14d      	bne.n	800870c <_strtol_l.constprop.0+0xec>
 8008670:	786c      	ldrb	r4, [r5, #1]
 8008672:	2310      	movs	r3, #16
 8008674:	3502      	adds	r5, #2
 8008676:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800867a:	f108 38ff 	add.w	r8, r8, #4294967295
 800867e:	f04f 0e00 	mov.w	lr, #0
 8008682:	fbb8 f9f3 	udiv	r9, r8, r3
 8008686:	4676      	mov	r6, lr
 8008688:	fb03 8a19 	mls	sl, r3, r9, r8
 800868c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008690:	f1bc 0f09 	cmp.w	ip, #9
 8008694:	d816      	bhi.n	80086c4 <_strtol_l.constprop.0+0xa4>
 8008696:	4664      	mov	r4, ip
 8008698:	42a3      	cmp	r3, r4
 800869a:	dd24      	ble.n	80086e6 <_strtol_l.constprop.0+0xc6>
 800869c:	f1be 3fff 	cmp.w	lr, #4294967295
 80086a0:	d008      	beq.n	80086b4 <_strtol_l.constprop.0+0x94>
 80086a2:	45b1      	cmp	r9, r6
 80086a4:	d31c      	bcc.n	80086e0 <_strtol_l.constprop.0+0xc0>
 80086a6:	d101      	bne.n	80086ac <_strtol_l.constprop.0+0x8c>
 80086a8:	45a2      	cmp	sl, r4
 80086aa:	db19      	blt.n	80086e0 <_strtol_l.constprop.0+0xc0>
 80086ac:	fb06 4603 	mla	r6, r6, r3, r4
 80086b0:	f04f 0e01 	mov.w	lr, #1
 80086b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80086b8:	e7e8      	b.n	800868c <_strtol_l.constprop.0+0x6c>
 80086ba:	2c2b      	cmp	r4, #43	; 0x2b
 80086bc:	bf04      	itt	eq
 80086be:	782c      	ldrbeq	r4, [r5, #0]
 80086c0:	1cb5      	addeq	r5, r6, #2
 80086c2:	e7ca      	b.n	800865a <_strtol_l.constprop.0+0x3a>
 80086c4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80086c8:	f1bc 0f19 	cmp.w	ip, #25
 80086cc:	d801      	bhi.n	80086d2 <_strtol_l.constprop.0+0xb2>
 80086ce:	3c37      	subs	r4, #55	; 0x37
 80086d0:	e7e2      	b.n	8008698 <_strtol_l.constprop.0+0x78>
 80086d2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80086d6:	f1bc 0f19 	cmp.w	ip, #25
 80086da:	d804      	bhi.n	80086e6 <_strtol_l.constprop.0+0xc6>
 80086dc:	3c57      	subs	r4, #87	; 0x57
 80086de:	e7db      	b.n	8008698 <_strtol_l.constprop.0+0x78>
 80086e0:	f04f 3eff 	mov.w	lr, #4294967295
 80086e4:	e7e6      	b.n	80086b4 <_strtol_l.constprop.0+0x94>
 80086e6:	f1be 3fff 	cmp.w	lr, #4294967295
 80086ea:	d105      	bne.n	80086f8 <_strtol_l.constprop.0+0xd8>
 80086ec:	2322      	movs	r3, #34	; 0x22
 80086ee:	6003      	str	r3, [r0, #0]
 80086f0:	4646      	mov	r6, r8
 80086f2:	b942      	cbnz	r2, 8008706 <_strtol_l.constprop.0+0xe6>
 80086f4:	4630      	mov	r0, r6
 80086f6:	e79e      	b.n	8008636 <_strtol_l.constprop.0+0x16>
 80086f8:	b107      	cbz	r7, 80086fc <_strtol_l.constprop.0+0xdc>
 80086fa:	4276      	negs	r6, r6
 80086fc:	2a00      	cmp	r2, #0
 80086fe:	d0f9      	beq.n	80086f4 <_strtol_l.constprop.0+0xd4>
 8008700:	f1be 0f00 	cmp.w	lr, #0
 8008704:	d000      	beq.n	8008708 <_strtol_l.constprop.0+0xe8>
 8008706:	1e69      	subs	r1, r5, #1
 8008708:	6011      	str	r1, [r2, #0]
 800870a:	e7f3      	b.n	80086f4 <_strtol_l.constprop.0+0xd4>
 800870c:	2430      	movs	r4, #48	; 0x30
 800870e:	2b00      	cmp	r3, #0
 8008710:	d1b1      	bne.n	8008676 <_strtol_l.constprop.0+0x56>
 8008712:	2308      	movs	r3, #8
 8008714:	e7af      	b.n	8008676 <_strtol_l.constprop.0+0x56>
 8008716:	2c30      	cmp	r4, #48	; 0x30
 8008718:	d0a5      	beq.n	8008666 <_strtol_l.constprop.0+0x46>
 800871a:	230a      	movs	r3, #10
 800871c:	e7ab      	b.n	8008676 <_strtol_l.constprop.0+0x56>
 800871e:	bf00      	nop
 8008720:	08009e71 	.word	0x08009e71

08008724 <_strtol_r>:
 8008724:	f7ff bf7c 	b.w	8008620 <_strtol_l.constprop.0>

08008728 <__ssputs_r>:
 8008728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800872c:	688e      	ldr	r6, [r1, #8]
 800872e:	461f      	mov	r7, r3
 8008730:	42be      	cmp	r6, r7
 8008732:	680b      	ldr	r3, [r1, #0]
 8008734:	4682      	mov	sl, r0
 8008736:	460c      	mov	r4, r1
 8008738:	4690      	mov	r8, r2
 800873a:	d82c      	bhi.n	8008796 <__ssputs_r+0x6e>
 800873c:	898a      	ldrh	r2, [r1, #12]
 800873e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008742:	d026      	beq.n	8008792 <__ssputs_r+0x6a>
 8008744:	6965      	ldr	r5, [r4, #20]
 8008746:	6909      	ldr	r1, [r1, #16]
 8008748:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800874c:	eba3 0901 	sub.w	r9, r3, r1
 8008750:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008754:	1c7b      	adds	r3, r7, #1
 8008756:	444b      	add	r3, r9
 8008758:	106d      	asrs	r5, r5, #1
 800875a:	429d      	cmp	r5, r3
 800875c:	bf38      	it	cc
 800875e:	461d      	movcc	r5, r3
 8008760:	0553      	lsls	r3, r2, #21
 8008762:	d527      	bpl.n	80087b4 <__ssputs_r+0x8c>
 8008764:	4629      	mov	r1, r5
 8008766:	f7fe fc53 	bl	8007010 <_malloc_r>
 800876a:	4606      	mov	r6, r0
 800876c:	b360      	cbz	r0, 80087c8 <__ssputs_r+0xa0>
 800876e:	6921      	ldr	r1, [r4, #16]
 8008770:	464a      	mov	r2, r9
 8008772:	f000 fa1b 	bl	8008bac <memcpy>
 8008776:	89a3      	ldrh	r3, [r4, #12]
 8008778:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800877c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008780:	81a3      	strh	r3, [r4, #12]
 8008782:	6126      	str	r6, [r4, #16]
 8008784:	6165      	str	r5, [r4, #20]
 8008786:	444e      	add	r6, r9
 8008788:	eba5 0509 	sub.w	r5, r5, r9
 800878c:	6026      	str	r6, [r4, #0]
 800878e:	60a5      	str	r5, [r4, #8]
 8008790:	463e      	mov	r6, r7
 8008792:	42be      	cmp	r6, r7
 8008794:	d900      	bls.n	8008798 <__ssputs_r+0x70>
 8008796:	463e      	mov	r6, r7
 8008798:	6820      	ldr	r0, [r4, #0]
 800879a:	4632      	mov	r2, r6
 800879c:	4641      	mov	r1, r8
 800879e:	f000 f9c9 	bl	8008b34 <memmove>
 80087a2:	68a3      	ldr	r3, [r4, #8]
 80087a4:	1b9b      	subs	r3, r3, r6
 80087a6:	60a3      	str	r3, [r4, #8]
 80087a8:	6823      	ldr	r3, [r4, #0]
 80087aa:	4433      	add	r3, r6
 80087ac:	6023      	str	r3, [r4, #0]
 80087ae:	2000      	movs	r0, #0
 80087b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087b4:	462a      	mov	r2, r5
 80087b6:	f000 fdac 	bl	8009312 <_realloc_r>
 80087ba:	4606      	mov	r6, r0
 80087bc:	2800      	cmp	r0, #0
 80087be:	d1e0      	bne.n	8008782 <__ssputs_r+0x5a>
 80087c0:	6921      	ldr	r1, [r4, #16]
 80087c2:	4650      	mov	r0, sl
 80087c4:	f7fe fbb0 	bl	8006f28 <_free_r>
 80087c8:	230c      	movs	r3, #12
 80087ca:	f8ca 3000 	str.w	r3, [sl]
 80087ce:	89a3      	ldrh	r3, [r4, #12]
 80087d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087d4:	81a3      	strh	r3, [r4, #12]
 80087d6:	f04f 30ff 	mov.w	r0, #4294967295
 80087da:	e7e9      	b.n	80087b0 <__ssputs_r+0x88>

080087dc <_svfiprintf_r>:
 80087dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087e0:	4698      	mov	r8, r3
 80087e2:	898b      	ldrh	r3, [r1, #12]
 80087e4:	061b      	lsls	r3, r3, #24
 80087e6:	b09d      	sub	sp, #116	; 0x74
 80087e8:	4607      	mov	r7, r0
 80087ea:	460d      	mov	r5, r1
 80087ec:	4614      	mov	r4, r2
 80087ee:	d50e      	bpl.n	800880e <_svfiprintf_r+0x32>
 80087f0:	690b      	ldr	r3, [r1, #16]
 80087f2:	b963      	cbnz	r3, 800880e <_svfiprintf_r+0x32>
 80087f4:	2140      	movs	r1, #64	; 0x40
 80087f6:	f7fe fc0b 	bl	8007010 <_malloc_r>
 80087fa:	6028      	str	r0, [r5, #0]
 80087fc:	6128      	str	r0, [r5, #16]
 80087fe:	b920      	cbnz	r0, 800880a <_svfiprintf_r+0x2e>
 8008800:	230c      	movs	r3, #12
 8008802:	603b      	str	r3, [r7, #0]
 8008804:	f04f 30ff 	mov.w	r0, #4294967295
 8008808:	e0d0      	b.n	80089ac <_svfiprintf_r+0x1d0>
 800880a:	2340      	movs	r3, #64	; 0x40
 800880c:	616b      	str	r3, [r5, #20]
 800880e:	2300      	movs	r3, #0
 8008810:	9309      	str	r3, [sp, #36]	; 0x24
 8008812:	2320      	movs	r3, #32
 8008814:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008818:	f8cd 800c 	str.w	r8, [sp, #12]
 800881c:	2330      	movs	r3, #48	; 0x30
 800881e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80089c4 <_svfiprintf_r+0x1e8>
 8008822:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008826:	f04f 0901 	mov.w	r9, #1
 800882a:	4623      	mov	r3, r4
 800882c:	469a      	mov	sl, r3
 800882e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008832:	b10a      	cbz	r2, 8008838 <_svfiprintf_r+0x5c>
 8008834:	2a25      	cmp	r2, #37	; 0x25
 8008836:	d1f9      	bne.n	800882c <_svfiprintf_r+0x50>
 8008838:	ebba 0b04 	subs.w	fp, sl, r4
 800883c:	d00b      	beq.n	8008856 <_svfiprintf_r+0x7a>
 800883e:	465b      	mov	r3, fp
 8008840:	4622      	mov	r2, r4
 8008842:	4629      	mov	r1, r5
 8008844:	4638      	mov	r0, r7
 8008846:	f7ff ff6f 	bl	8008728 <__ssputs_r>
 800884a:	3001      	adds	r0, #1
 800884c:	f000 80a9 	beq.w	80089a2 <_svfiprintf_r+0x1c6>
 8008850:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008852:	445a      	add	r2, fp
 8008854:	9209      	str	r2, [sp, #36]	; 0x24
 8008856:	f89a 3000 	ldrb.w	r3, [sl]
 800885a:	2b00      	cmp	r3, #0
 800885c:	f000 80a1 	beq.w	80089a2 <_svfiprintf_r+0x1c6>
 8008860:	2300      	movs	r3, #0
 8008862:	f04f 32ff 	mov.w	r2, #4294967295
 8008866:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800886a:	f10a 0a01 	add.w	sl, sl, #1
 800886e:	9304      	str	r3, [sp, #16]
 8008870:	9307      	str	r3, [sp, #28]
 8008872:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008876:	931a      	str	r3, [sp, #104]	; 0x68
 8008878:	4654      	mov	r4, sl
 800887a:	2205      	movs	r2, #5
 800887c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008880:	4850      	ldr	r0, [pc, #320]	; (80089c4 <_svfiprintf_r+0x1e8>)
 8008882:	f7f7 fcdd 	bl	8000240 <memchr>
 8008886:	9a04      	ldr	r2, [sp, #16]
 8008888:	b9d8      	cbnz	r0, 80088c2 <_svfiprintf_r+0xe6>
 800888a:	06d0      	lsls	r0, r2, #27
 800888c:	bf44      	itt	mi
 800888e:	2320      	movmi	r3, #32
 8008890:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008894:	0711      	lsls	r1, r2, #28
 8008896:	bf44      	itt	mi
 8008898:	232b      	movmi	r3, #43	; 0x2b
 800889a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800889e:	f89a 3000 	ldrb.w	r3, [sl]
 80088a2:	2b2a      	cmp	r3, #42	; 0x2a
 80088a4:	d015      	beq.n	80088d2 <_svfiprintf_r+0xf6>
 80088a6:	9a07      	ldr	r2, [sp, #28]
 80088a8:	4654      	mov	r4, sl
 80088aa:	2000      	movs	r0, #0
 80088ac:	f04f 0c0a 	mov.w	ip, #10
 80088b0:	4621      	mov	r1, r4
 80088b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80088b6:	3b30      	subs	r3, #48	; 0x30
 80088b8:	2b09      	cmp	r3, #9
 80088ba:	d94d      	bls.n	8008958 <_svfiprintf_r+0x17c>
 80088bc:	b1b0      	cbz	r0, 80088ec <_svfiprintf_r+0x110>
 80088be:	9207      	str	r2, [sp, #28]
 80088c0:	e014      	b.n	80088ec <_svfiprintf_r+0x110>
 80088c2:	eba0 0308 	sub.w	r3, r0, r8
 80088c6:	fa09 f303 	lsl.w	r3, r9, r3
 80088ca:	4313      	orrs	r3, r2
 80088cc:	9304      	str	r3, [sp, #16]
 80088ce:	46a2      	mov	sl, r4
 80088d0:	e7d2      	b.n	8008878 <_svfiprintf_r+0x9c>
 80088d2:	9b03      	ldr	r3, [sp, #12]
 80088d4:	1d19      	adds	r1, r3, #4
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	9103      	str	r1, [sp, #12]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	bfbb      	ittet	lt
 80088de:	425b      	neglt	r3, r3
 80088e0:	f042 0202 	orrlt.w	r2, r2, #2
 80088e4:	9307      	strge	r3, [sp, #28]
 80088e6:	9307      	strlt	r3, [sp, #28]
 80088e8:	bfb8      	it	lt
 80088ea:	9204      	strlt	r2, [sp, #16]
 80088ec:	7823      	ldrb	r3, [r4, #0]
 80088ee:	2b2e      	cmp	r3, #46	; 0x2e
 80088f0:	d10c      	bne.n	800890c <_svfiprintf_r+0x130>
 80088f2:	7863      	ldrb	r3, [r4, #1]
 80088f4:	2b2a      	cmp	r3, #42	; 0x2a
 80088f6:	d134      	bne.n	8008962 <_svfiprintf_r+0x186>
 80088f8:	9b03      	ldr	r3, [sp, #12]
 80088fa:	1d1a      	adds	r2, r3, #4
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	9203      	str	r2, [sp, #12]
 8008900:	2b00      	cmp	r3, #0
 8008902:	bfb8      	it	lt
 8008904:	f04f 33ff 	movlt.w	r3, #4294967295
 8008908:	3402      	adds	r4, #2
 800890a:	9305      	str	r3, [sp, #20]
 800890c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80089d4 <_svfiprintf_r+0x1f8>
 8008910:	7821      	ldrb	r1, [r4, #0]
 8008912:	2203      	movs	r2, #3
 8008914:	4650      	mov	r0, sl
 8008916:	f7f7 fc93 	bl	8000240 <memchr>
 800891a:	b138      	cbz	r0, 800892c <_svfiprintf_r+0x150>
 800891c:	9b04      	ldr	r3, [sp, #16]
 800891e:	eba0 000a 	sub.w	r0, r0, sl
 8008922:	2240      	movs	r2, #64	; 0x40
 8008924:	4082      	lsls	r2, r0
 8008926:	4313      	orrs	r3, r2
 8008928:	3401      	adds	r4, #1
 800892a:	9304      	str	r3, [sp, #16]
 800892c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008930:	4825      	ldr	r0, [pc, #148]	; (80089c8 <_svfiprintf_r+0x1ec>)
 8008932:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008936:	2206      	movs	r2, #6
 8008938:	f7f7 fc82 	bl	8000240 <memchr>
 800893c:	2800      	cmp	r0, #0
 800893e:	d038      	beq.n	80089b2 <_svfiprintf_r+0x1d6>
 8008940:	4b22      	ldr	r3, [pc, #136]	; (80089cc <_svfiprintf_r+0x1f0>)
 8008942:	bb1b      	cbnz	r3, 800898c <_svfiprintf_r+0x1b0>
 8008944:	9b03      	ldr	r3, [sp, #12]
 8008946:	3307      	adds	r3, #7
 8008948:	f023 0307 	bic.w	r3, r3, #7
 800894c:	3308      	adds	r3, #8
 800894e:	9303      	str	r3, [sp, #12]
 8008950:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008952:	4433      	add	r3, r6
 8008954:	9309      	str	r3, [sp, #36]	; 0x24
 8008956:	e768      	b.n	800882a <_svfiprintf_r+0x4e>
 8008958:	fb0c 3202 	mla	r2, ip, r2, r3
 800895c:	460c      	mov	r4, r1
 800895e:	2001      	movs	r0, #1
 8008960:	e7a6      	b.n	80088b0 <_svfiprintf_r+0xd4>
 8008962:	2300      	movs	r3, #0
 8008964:	3401      	adds	r4, #1
 8008966:	9305      	str	r3, [sp, #20]
 8008968:	4619      	mov	r1, r3
 800896a:	f04f 0c0a 	mov.w	ip, #10
 800896e:	4620      	mov	r0, r4
 8008970:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008974:	3a30      	subs	r2, #48	; 0x30
 8008976:	2a09      	cmp	r2, #9
 8008978:	d903      	bls.n	8008982 <_svfiprintf_r+0x1a6>
 800897a:	2b00      	cmp	r3, #0
 800897c:	d0c6      	beq.n	800890c <_svfiprintf_r+0x130>
 800897e:	9105      	str	r1, [sp, #20]
 8008980:	e7c4      	b.n	800890c <_svfiprintf_r+0x130>
 8008982:	fb0c 2101 	mla	r1, ip, r1, r2
 8008986:	4604      	mov	r4, r0
 8008988:	2301      	movs	r3, #1
 800898a:	e7f0      	b.n	800896e <_svfiprintf_r+0x192>
 800898c:	ab03      	add	r3, sp, #12
 800898e:	9300      	str	r3, [sp, #0]
 8008990:	462a      	mov	r2, r5
 8008992:	4b0f      	ldr	r3, [pc, #60]	; (80089d0 <_svfiprintf_r+0x1f4>)
 8008994:	a904      	add	r1, sp, #16
 8008996:	4638      	mov	r0, r7
 8008998:	f7fc fd76 	bl	8005488 <_printf_float>
 800899c:	1c42      	adds	r2, r0, #1
 800899e:	4606      	mov	r6, r0
 80089a0:	d1d6      	bne.n	8008950 <_svfiprintf_r+0x174>
 80089a2:	89ab      	ldrh	r3, [r5, #12]
 80089a4:	065b      	lsls	r3, r3, #25
 80089a6:	f53f af2d 	bmi.w	8008804 <_svfiprintf_r+0x28>
 80089aa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089ac:	b01d      	add	sp, #116	; 0x74
 80089ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089b2:	ab03      	add	r3, sp, #12
 80089b4:	9300      	str	r3, [sp, #0]
 80089b6:	462a      	mov	r2, r5
 80089b8:	4b05      	ldr	r3, [pc, #20]	; (80089d0 <_svfiprintf_r+0x1f4>)
 80089ba:	a904      	add	r1, sp, #16
 80089bc:	4638      	mov	r0, r7
 80089be:	f7fc ffeb 	bl	8005998 <_printf_i>
 80089c2:	e7eb      	b.n	800899c <_svfiprintf_r+0x1c0>
 80089c4:	08009f71 	.word	0x08009f71
 80089c8:	08009f7b 	.word	0x08009f7b
 80089cc:	08005489 	.word	0x08005489
 80089d0:	08008729 	.word	0x08008729
 80089d4:	08009f77 	.word	0x08009f77

080089d8 <__sflush_r>:
 80089d8:	898a      	ldrh	r2, [r1, #12]
 80089da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089de:	4605      	mov	r5, r0
 80089e0:	0710      	lsls	r0, r2, #28
 80089e2:	460c      	mov	r4, r1
 80089e4:	d458      	bmi.n	8008a98 <__sflush_r+0xc0>
 80089e6:	684b      	ldr	r3, [r1, #4]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	dc05      	bgt.n	80089f8 <__sflush_r+0x20>
 80089ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	dc02      	bgt.n	80089f8 <__sflush_r+0x20>
 80089f2:	2000      	movs	r0, #0
 80089f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089fa:	2e00      	cmp	r6, #0
 80089fc:	d0f9      	beq.n	80089f2 <__sflush_r+0x1a>
 80089fe:	2300      	movs	r3, #0
 8008a00:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008a04:	682f      	ldr	r7, [r5, #0]
 8008a06:	6a21      	ldr	r1, [r4, #32]
 8008a08:	602b      	str	r3, [r5, #0]
 8008a0a:	d032      	beq.n	8008a72 <__sflush_r+0x9a>
 8008a0c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008a0e:	89a3      	ldrh	r3, [r4, #12]
 8008a10:	075a      	lsls	r2, r3, #29
 8008a12:	d505      	bpl.n	8008a20 <__sflush_r+0x48>
 8008a14:	6863      	ldr	r3, [r4, #4]
 8008a16:	1ac0      	subs	r0, r0, r3
 8008a18:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008a1a:	b10b      	cbz	r3, 8008a20 <__sflush_r+0x48>
 8008a1c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008a1e:	1ac0      	subs	r0, r0, r3
 8008a20:	2300      	movs	r3, #0
 8008a22:	4602      	mov	r2, r0
 8008a24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008a26:	6a21      	ldr	r1, [r4, #32]
 8008a28:	4628      	mov	r0, r5
 8008a2a:	47b0      	blx	r6
 8008a2c:	1c43      	adds	r3, r0, #1
 8008a2e:	89a3      	ldrh	r3, [r4, #12]
 8008a30:	d106      	bne.n	8008a40 <__sflush_r+0x68>
 8008a32:	6829      	ldr	r1, [r5, #0]
 8008a34:	291d      	cmp	r1, #29
 8008a36:	d82b      	bhi.n	8008a90 <__sflush_r+0xb8>
 8008a38:	4a29      	ldr	r2, [pc, #164]	; (8008ae0 <__sflush_r+0x108>)
 8008a3a:	410a      	asrs	r2, r1
 8008a3c:	07d6      	lsls	r6, r2, #31
 8008a3e:	d427      	bmi.n	8008a90 <__sflush_r+0xb8>
 8008a40:	2200      	movs	r2, #0
 8008a42:	6062      	str	r2, [r4, #4]
 8008a44:	04d9      	lsls	r1, r3, #19
 8008a46:	6922      	ldr	r2, [r4, #16]
 8008a48:	6022      	str	r2, [r4, #0]
 8008a4a:	d504      	bpl.n	8008a56 <__sflush_r+0x7e>
 8008a4c:	1c42      	adds	r2, r0, #1
 8008a4e:	d101      	bne.n	8008a54 <__sflush_r+0x7c>
 8008a50:	682b      	ldr	r3, [r5, #0]
 8008a52:	b903      	cbnz	r3, 8008a56 <__sflush_r+0x7e>
 8008a54:	6560      	str	r0, [r4, #84]	; 0x54
 8008a56:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a58:	602f      	str	r7, [r5, #0]
 8008a5a:	2900      	cmp	r1, #0
 8008a5c:	d0c9      	beq.n	80089f2 <__sflush_r+0x1a>
 8008a5e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a62:	4299      	cmp	r1, r3
 8008a64:	d002      	beq.n	8008a6c <__sflush_r+0x94>
 8008a66:	4628      	mov	r0, r5
 8008a68:	f7fe fa5e 	bl	8006f28 <_free_r>
 8008a6c:	2000      	movs	r0, #0
 8008a6e:	6360      	str	r0, [r4, #52]	; 0x34
 8008a70:	e7c0      	b.n	80089f4 <__sflush_r+0x1c>
 8008a72:	2301      	movs	r3, #1
 8008a74:	4628      	mov	r0, r5
 8008a76:	47b0      	blx	r6
 8008a78:	1c41      	adds	r1, r0, #1
 8008a7a:	d1c8      	bne.n	8008a0e <__sflush_r+0x36>
 8008a7c:	682b      	ldr	r3, [r5, #0]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d0c5      	beq.n	8008a0e <__sflush_r+0x36>
 8008a82:	2b1d      	cmp	r3, #29
 8008a84:	d001      	beq.n	8008a8a <__sflush_r+0xb2>
 8008a86:	2b16      	cmp	r3, #22
 8008a88:	d101      	bne.n	8008a8e <__sflush_r+0xb6>
 8008a8a:	602f      	str	r7, [r5, #0]
 8008a8c:	e7b1      	b.n	80089f2 <__sflush_r+0x1a>
 8008a8e:	89a3      	ldrh	r3, [r4, #12]
 8008a90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a94:	81a3      	strh	r3, [r4, #12]
 8008a96:	e7ad      	b.n	80089f4 <__sflush_r+0x1c>
 8008a98:	690f      	ldr	r7, [r1, #16]
 8008a9a:	2f00      	cmp	r7, #0
 8008a9c:	d0a9      	beq.n	80089f2 <__sflush_r+0x1a>
 8008a9e:	0793      	lsls	r3, r2, #30
 8008aa0:	680e      	ldr	r6, [r1, #0]
 8008aa2:	bf08      	it	eq
 8008aa4:	694b      	ldreq	r3, [r1, #20]
 8008aa6:	600f      	str	r7, [r1, #0]
 8008aa8:	bf18      	it	ne
 8008aaa:	2300      	movne	r3, #0
 8008aac:	eba6 0807 	sub.w	r8, r6, r7
 8008ab0:	608b      	str	r3, [r1, #8]
 8008ab2:	f1b8 0f00 	cmp.w	r8, #0
 8008ab6:	dd9c      	ble.n	80089f2 <__sflush_r+0x1a>
 8008ab8:	6a21      	ldr	r1, [r4, #32]
 8008aba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008abc:	4643      	mov	r3, r8
 8008abe:	463a      	mov	r2, r7
 8008ac0:	4628      	mov	r0, r5
 8008ac2:	47b0      	blx	r6
 8008ac4:	2800      	cmp	r0, #0
 8008ac6:	dc06      	bgt.n	8008ad6 <__sflush_r+0xfe>
 8008ac8:	89a3      	ldrh	r3, [r4, #12]
 8008aca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ace:	81a3      	strh	r3, [r4, #12]
 8008ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8008ad4:	e78e      	b.n	80089f4 <__sflush_r+0x1c>
 8008ad6:	4407      	add	r7, r0
 8008ad8:	eba8 0800 	sub.w	r8, r8, r0
 8008adc:	e7e9      	b.n	8008ab2 <__sflush_r+0xda>
 8008ade:	bf00      	nop
 8008ae0:	dfbffffe 	.word	0xdfbffffe

08008ae4 <_fflush_r>:
 8008ae4:	b538      	push	{r3, r4, r5, lr}
 8008ae6:	690b      	ldr	r3, [r1, #16]
 8008ae8:	4605      	mov	r5, r0
 8008aea:	460c      	mov	r4, r1
 8008aec:	b913      	cbnz	r3, 8008af4 <_fflush_r+0x10>
 8008aee:	2500      	movs	r5, #0
 8008af0:	4628      	mov	r0, r5
 8008af2:	bd38      	pop	{r3, r4, r5, pc}
 8008af4:	b118      	cbz	r0, 8008afe <_fflush_r+0x1a>
 8008af6:	6a03      	ldr	r3, [r0, #32]
 8008af8:	b90b      	cbnz	r3, 8008afe <_fflush_r+0x1a>
 8008afa:	f7fd faff 	bl	80060fc <__sinit>
 8008afe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d0f3      	beq.n	8008aee <_fflush_r+0xa>
 8008b06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008b08:	07d0      	lsls	r0, r2, #31
 8008b0a:	d404      	bmi.n	8008b16 <_fflush_r+0x32>
 8008b0c:	0599      	lsls	r1, r3, #22
 8008b0e:	d402      	bmi.n	8008b16 <_fflush_r+0x32>
 8008b10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b12:	f7fd fc0a 	bl	800632a <__retarget_lock_acquire_recursive>
 8008b16:	4628      	mov	r0, r5
 8008b18:	4621      	mov	r1, r4
 8008b1a:	f7ff ff5d 	bl	80089d8 <__sflush_r>
 8008b1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008b20:	07da      	lsls	r2, r3, #31
 8008b22:	4605      	mov	r5, r0
 8008b24:	d4e4      	bmi.n	8008af0 <_fflush_r+0xc>
 8008b26:	89a3      	ldrh	r3, [r4, #12]
 8008b28:	059b      	lsls	r3, r3, #22
 8008b2a:	d4e1      	bmi.n	8008af0 <_fflush_r+0xc>
 8008b2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008b2e:	f7fd fbfd 	bl	800632c <__retarget_lock_release_recursive>
 8008b32:	e7dd      	b.n	8008af0 <_fflush_r+0xc>

08008b34 <memmove>:
 8008b34:	4288      	cmp	r0, r1
 8008b36:	b510      	push	{r4, lr}
 8008b38:	eb01 0402 	add.w	r4, r1, r2
 8008b3c:	d902      	bls.n	8008b44 <memmove+0x10>
 8008b3e:	4284      	cmp	r4, r0
 8008b40:	4623      	mov	r3, r4
 8008b42:	d807      	bhi.n	8008b54 <memmove+0x20>
 8008b44:	1e43      	subs	r3, r0, #1
 8008b46:	42a1      	cmp	r1, r4
 8008b48:	d008      	beq.n	8008b5c <memmove+0x28>
 8008b4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008b52:	e7f8      	b.n	8008b46 <memmove+0x12>
 8008b54:	4402      	add	r2, r0
 8008b56:	4601      	mov	r1, r0
 8008b58:	428a      	cmp	r2, r1
 8008b5a:	d100      	bne.n	8008b5e <memmove+0x2a>
 8008b5c:	bd10      	pop	{r4, pc}
 8008b5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b66:	e7f7      	b.n	8008b58 <memmove+0x24>

08008b68 <strncmp>:
 8008b68:	b510      	push	{r4, lr}
 8008b6a:	b16a      	cbz	r2, 8008b88 <strncmp+0x20>
 8008b6c:	3901      	subs	r1, #1
 8008b6e:	1884      	adds	r4, r0, r2
 8008b70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b74:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008b78:	429a      	cmp	r2, r3
 8008b7a:	d103      	bne.n	8008b84 <strncmp+0x1c>
 8008b7c:	42a0      	cmp	r0, r4
 8008b7e:	d001      	beq.n	8008b84 <strncmp+0x1c>
 8008b80:	2a00      	cmp	r2, #0
 8008b82:	d1f5      	bne.n	8008b70 <strncmp+0x8>
 8008b84:	1ad0      	subs	r0, r2, r3
 8008b86:	bd10      	pop	{r4, pc}
 8008b88:	4610      	mov	r0, r2
 8008b8a:	e7fc      	b.n	8008b86 <strncmp+0x1e>

08008b8c <_sbrk_r>:
 8008b8c:	b538      	push	{r3, r4, r5, lr}
 8008b8e:	4d06      	ldr	r5, [pc, #24]	; (8008ba8 <_sbrk_r+0x1c>)
 8008b90:	2300      	movs	r3, #0
 8008b92:	4604      	mov	r4, r0
 8008b94:	4608      	mov	r0, r1
 8008b96:	602b      	str	r3, [r5, #0]
 8008b98:	f7f8 fcd8 	bl	800154c <_sbrk>
 8008b9c:	1c43      	adds	r3, r0, #1
 8008b9e:	d102      	bne.n	8008ba6 <_sbrk_r+0x1a>
 8008ba0:	682b      	ldr	r3, [r5, #0]
 8008ba2:	b103      	cbz	r3, 8008ba6 <_sbrk_r+0x1a>
 8008ba4:	6023      	str	r3, [r4, #0]
 8008ba6:	bd38      	pop	{r3, r4, r5, pc}
 8008ba8:	20000480 	.word	0x20000480

08008bac <memcpy>:
 8008bac:	440a      	add	r2, r1
 8008bae:	4291      	cmp	r1, r2
 8008bb0:	f100 33ff 	add.w	r3, r0, #4294967295
 8008bb4:	d100      	bne.n	8008bb8 <memcpy+0xc>
 8008bb6:	4770      	bx	lr
 8008bb8:	b510      	push	{r4, lr}
 8008bba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008bbe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008bc2:	4291      	cmp	r1, r2
 8008bc4:	d1f9      	bne.n	8008bba <memcpy+0xe>
 8008bc6:	bd10      	pop	{r4, pc}

08008bc8 <nan>:
 8008bc8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008bd0 <nan+0x8>
 8008bcc:	4770      	bx	lr
 8008bce:	bf00      	nop
 8008bd0:	00000000 	.word	0x00000000
 8008bd4:	7ff80000 	.word	0x7ff80000

08008bd8 <__assert_func>:
 8008bd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008bda:	4614      	mov	r4, r2
 8008bdc:	461a      	mov	r2, r3
 8008bde:	4b09      	ldr	r3, [pc, #36]	; (8008c04 <__assert_func+0x2c>)
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4605      	mov	r5, r0
 8008be4:	68d8      	ldr	r0, [r3, #12]
 8008be6:	b14c      	cbz	r4, 8008bfc <__assert_func+0x24>
 8008be8:	4b07      	ldr	r3, [pc, #28]	; (8008c08 <__assert_func+0x30>)
 8008bea:	9100      	str	r1, [sp, #0]
 8008bec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008bf0:	4906      	ldr	r1, [pc, #24]	; (8008c0c <__assert_func+0x34>)
 8008bf2:	462b      	mov	r3, r5
 8008bf4:	f000 fbca 	bl	800938c <fiprintf>
 8008bf8:	f000 fbda 	bl	80093b0 <abort>
 8008bfc:	4b04      	ldr	r3, [pc, #16]	; (8008c10 <__assert_func+0x38>)
 8008bfe:	461c      	mov	r4, r3
 8008c00:	e7f3      	b.n	8008bea <__assert_func+0x12>
 8008c02:	bf00      	nop
 8008c04:	20000068 	.word	0x20000068
 8008c08:	08009f8a 	.word	0x08009f8a
 8008c0c:	08009f97 	.word	0x08009f97
 8008c10:	08009fc5 	.word	0x08009fc5

08008c14 <_calloc_r>:
 8008c14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c16:	fba1 2402 	umull	r2, r4, r1, r2
 8008c1a:	b94c      	cbnz	r4, 8008c30 <_calloc_r+0x1c>
 8008c1c:	4611      	mov	r1, r2
 8008c1e:	9201      	str	r2, [sp, #4]
 8008c20:	f7fe f9f6 	bl	8007010 <_malloc_r>
 8008c24:	9a01      	ldr	r2, [sp, #4]
 8008c26:	4605      	mov	r5, r0
 8008c28:	b930      	cbnz	r0, 8008c38 <_calloc_r+0x24>
 8008c2a:	4628      	mov	r0, r5
 8008c2c:	b003      	add	sp, #12
 8008c2e:	bd30      	pop	{r4, r5, pc}
 8008c30:	220c      	movs	r2, #12
 8008c32:	6002      	str	r2, [r0, #0]
 8008c34:	2500      	movs	r5, #0
 8008c36:	e7f8      	b.n	8008c2a <_calloc_r+0x16>
 8008c38:	4621      	mov	r1, r4
 8008c3a:	f7fd faf8 	bl	800622e <memset>
 8008c3e:	e7f4      	b.n	8008c2a <_calloc_r+0x16>

08008c40 <rshift>:
 8008c40:	6903      	ldr	r3, [r0, #16]
 8008c42:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008c46:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008c4a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008c4e:	f100 0414 	add.w	r4, r0, #20
 8008c52:	dd45      	ble.n	8008ce0 <rshift+0xa0>
 8008c54:	f011 011f 	ands.w	r1, r1, #31
 8008c58:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008c5c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008c60:	d10c      	bne.n	8008c7c <rshift+0x3c>
 8008c62:	f100 0710 	add.w	r7, r0, #16
 8008c66:	4629      	mov	r1, r5
 8008c68:	42b1      	cmp	r1, r6
 8008c6a:	d334      	bcc.n	8008cd6 <rshift+0x96>
 8008c6c:	1a9b      	subs	r3, r3, r2
 8008c6e:	009b      	lsls	r3, r3, #2
 8008c70:	1eea      	subs	r2, r5, #3
 8008c72:	4296      	cmp	r6, r2
 8008c74:	bf38      	it	cc
 8008c76:	2300      	movcc	r3, #0
 8008c78:	4423      	add	r3, r4
 8008c7a:	e015      	b.n	8008ca8 <rshift+0x68>
 8008c7c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008c80:	f1c1 0820 	rsb	r8, r1, #32
 8008c84:	40cf      	lsrs	r7, r1
 8008c86:	f105 0e04 	add.w	lr, r5, #4
 8008c8a:	46a1      	mov	r9, r4
 8008c8c:	4576      	cmp	r6, lr
 8008c8e:	46f4      	mov	ip, lr
 8008c90:	d815      	bhi.n	8008cbe <rshift+0x7e>
 8008c92:	1a9a      	subs	r2, r3, r2
 8008c94:	0092      	lsls	r2, r2, #2
 8008c96:	3a04      	subs	r2, #4
 8008c98:	3501      	adds	r5, #1
 8008c9a:	42ae      	cmp	r6, r5
 8008c9c:	bf38      	it	cc
 8008c9e:	2200      	movcc	r2, #0
 8008ca0:	18a3      	adds	r3, r4, r2
 8008ca2:	50a7      	str	r7, [r4, r2]
 8008ca4:	b107      	cbz	r7, 8008ca8 <rshift+0x68>
 8008ca6:	3304      	adds	r3, #4
 8008ca8:	1b1a      	subs	r2, r3, r4
 8008caa:	42a3      	cmp	r3, r4
 8008cac:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008cb0:	bf08      	it	eq
 8008cb2:	2300      	moveq	r3, #0
 8008cb4:	6102      	str	r2, [r0, #16]
 8008cb6:	bf08      	it	eq
 8008cb8:	6143      	streq	r3, [r0, #20]
 8008cba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008cbe:	f8dc c000 	ldr.w	ip, [ip]
 8008cc2:	fa0c fc08 	lsl.w	ip, ip, r8
 8008cc6:	ea4c 0707 	orr.w	r7, ip, r7
 8008cca:	f849 7b04 	str.w	r7, [r9], #4
 8008cce:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008cd2:	40cf      	lsrs	r7, r1
 8008cd4:	e7da      	b.n	8008c8c <rshift+0x4c>
 8008cd6:	f851 cb04 	ldr.w	ip, [r1], #4
 8008cda:	f847 cf04 	str.w	ip, [r7, #4]!
 8008cde:	e7c3      	b.n	8008c68 <rshift+0x28>
 8008ce0:	4623      	mov	r3, r4
 8008ce2:	e7e1      	b.n	8008ca8 <rshift+0x68>

08008ce4 <__hexdig_fun>:
 8008ce4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008ce8:	2b09      	cmp	r3, #9
 8008cea:	d802      	bhi.n	8008cf2 <__hexdig_fun+0xe>
 8008cec:	3820      	subs	r0, #32
 8008cee:	b2c0      	uxtb	r0, r0
 8008cf0:	4770      	bx	lr
 8008cf2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008cf6:	2b05      	cmp	r3, #5
 8008cf8:	d801      	bhi.n	8008cfe <__hexdig_fun+0x1a>
 8008cfa:	3847      	subs	r0, #71	; 0x47
 8008cfc:	e7f7      	b.n	8008cee <__hexdig_fun+0xa>
 8008cfe:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008d02:	2b05      	cmp	r3, #5
 8008d04:	d801      	bhi.n	8008d0a <__hexdig_fun+0x26>
 8008d06:	3827      	subs	r0, #39	; 0x27
 8008d08:	e7f1      	b.n	8008cee <__hexdig_fun+0xa>
 8008d0a:	2000      	movs	r0, #0
 8008d0c:	4770      	bx	lr
	...

08008d10 <__gethex>:
 8008d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d14:	4617      	mov	r7, r2
 8008d16:	680a      	ldr	r2, [r1, #0]
 8008d18:	b085      	sub	sp, #20
 8008d1a:	f102 0b02 	add.w	fp, r2, #2
 8008d1e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008d22:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008d26:	4681      	mov	r9, r0
 8008d28:	468a      	mov	sl, r1
 8008d2a:	9302      	str	r3, [sp, #8]
 8008d2c:	32fe      	adds	r2, #254	; 0xfe
 8008d2e:	eb02 030b 	add.w	r3, r2, fp
 8008d32:	46d8      	mov	r8, fp
 8008d34:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8008d38:	9301      	str	r3, [sp, #4]
 8008d3a:	2830      	cmp	r0, #48	; 0x30
 8008d3c:	d0f7      	beq.n	8008d2e <__gethex+0x1e>
 8008d3e:	f7ff ffd1 	bl	8008ce4 <__hexdig_fun>
 8008d42:	4604      	mov	r4, r0
 8008d44:	2800      	cmp	r0, #0
 8008d46:	d138      	bne.n	8008dba <__gethex+0xaa>
 8008d48:	49a7      	ldr	r1, [pc, #668]	; (8008fe8 <__gethex+0x2d8>)
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	4640      	mov	r0, r8
 8008d4e:	f7ff ff0b 	bl	8008b68 <strncmp>
 8008d52:	4606      	mov	r6, r0
 8008d54:	2800      	cmp	r0, #0
 8008d56:	d169      	bne.n	8008e2c <__gethex+0x11c>
 8008d58:	f898 0001 	ldrb.w	r0, [r8, #1]
 8008d5c:	465d      	mov	r5, fp
 8008d5e:	f7ff ffc1 	bl	8008ce4 <__hexdig_fun>
 8008d62:	2800      	cmp	r0, #0
 8008d64:	d064      	beq.n	8008e30 <__gethex+0x120>
 8008d66:	465a      	mov	r2, fp
 8008d68:	7810      	ldrb	r0, [r2, #0]
 8008d6a:	2830      	cmp	r0, #48	; 0x30
 8008d6c:	4690      	mov	r8, r2
 8008d6e:	f102 0201 	add.w	r2, r2, #1
 8008d72:	d0f9      	beq.n	8008d68 <__gethex+0x58>
 8008d74:	f7ff ffb6 	bl	8008ce4 <__hexdig_fun>
 8008d78:	2301      	movs	r3, #1
 8008d7a:	fab0 f480 	clz	r4, r0
 8008d7e:	0964      	lsrs	r4, r4, #5
 8008d80:	465e      	mov	r6, fp
 8008d82:	9301      	str	r3, [sp, #4]
 8008d84:	4642      	mov	r2, r8
 8008d86:	4615      	mov	r5, r2
 8008d88:	3201      	adds	r2, #1
 8008d8a:	7828      	ldrb	r0, [r5, #0]
 8008d8c:	f7ff ffaa 	bl	8008ce4 <__hexdig_fun>
 8008d90:	2800      	cmp	r0, #0
 8008d92:	d1f8      	bne.n	8008d86 <__gethex+0x76>
 8008d94:	4994      	ldr	r1, [pc, #592]	; (8008fe8 <__gethex+0x2d8>)
 8008d96:	2201      	movs	r2, #1
 8008d98:	4628      	mov	r0, r5
 8008d9a:	f7ff fee5 	bl	8008b68 <strncmp>
 8008d9e:	b978      	cbnz	r0, 8008dc0 <__gethex+0xb0>
 8008da0:	b946      	cbnz	r6, 8008db4 <__gethex+0xa4>
 8008da2:	1c6e      	adds	r6, r5, #1
 8008da4:	4632      	mov	r2, r6
 8008da6:	4615      	mov	r5, r2
 8008da8:	3201      	adds	r2, #1
 8008daa:	7828      	ldrb	r0, [r5, #0]
 8008dac:	f7ff ff9a 	bl	8008ce4 <__hexdig_fun>
 8008db0:	2800      	cmp	r0, #0
 8008db2:	d1f8      	bne.n	8008da6 <__gethex+0x96>
 8008db4:	1b73      	subs	r3, r6, r5
 8008db6:	009e      	lsls	r6, r3, #2
 8008db8:	e004      	b.n	8008dc4 <__gethex+0xb4>
 8008dba:	2400      	movs	r4, #0
 8008dbc:	4626      	mov	r6, r4
 8008dbe:	e7e1      	b.n	8008d84 <__gethex+0x74>
 8008dc0:	2e00      	cmp	r6, #0
 8008dc2:	d1f7      	bne.n	8008db4 <__gethex+0xa4>
 8008dc4:	782b      	ldrb	r3, [r5, #0]
 8008dc6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008dca:	2b50      	cmp	r3, #80	; 0x50
 8008dcc:	d13d      	bne.n	8008e4a <__gethex+0x13a>
 8008dce:	786b      	ldrb	r3, [r5, #1]
 8008dd0:	2b2b      	cmp	r3, #43	; 0x2b
 8008dd2:	d02f      	beq.n	8008e34 <__gethex+0x124>
 8008dd4:	2b2d      	cmp	r3, #45	; 0x2d
 8008dd6:	d031      	beq.n	8008e3c <__gethex+0x12c>
 8008dd8:	1c69      	adds	r1, r5, #1
 8008dda:	f04f 0b00 	mov.w	fp, #0
 8008dde:	7808      	ldrb	r0, [r1, #0]
 8008de0:	f7ff ff80 	bl	8008ce4 <__hexdig_fun>
 8008de4:	1e42      	subs	r2, r0, #1
 8008de6:	b2d2      	uxtb	r2, r2
 8008de8:	2a18      	cmp	r2, #24
 8008dea:	d82e      	bhi.n	8008e4a <__gethex+0x13a>
 8008dec:	f1a0 0210 	sub.w	r2, r0, #16
 8008df0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008df4:	f7ff ff76 	bl	8008ce4 <__hexdig_fun>
 8008df8:	f100 3cff 	add.w	ip, r0, #4294967295
 8008dfc:	fa5f fc8c 	uxtb.w	ip, ip
 8008e00:	f1bc 0f18 	cmp.w	ip, #24
 8008e04:	d91d      	bls.n	8008e42 <__gethex+0x132>
 8008e06:	f1bb 0f00 	cmp.w	fp, #0
 8008e0a:	d000      	beq.n	8008e0e <__gethex+0xfe>
 8008e0c:	4252      	negs	r2, r2
 8008e0e:	4416      	add	r6, r2
 8008e10:	f8ca 1000 	str.w	r1, [sl]
 8008e14:	b1dc      	cbz	r4, 8008e4e <__gethex+0x13e>
 8008e16:	9b01      	ldr	r3, [sp, #4]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	bf14      	ite	ne
 8008e1c:	f04f 0800 	movne.w	r8, #0
 8008e20:	f04f 0806 	moveq.w	r8, #6
 8008e24:	4640      	mov	r0, r8
 8008e26:	b005      	add	sp, #20
 8008e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e2c:	4645      	mov	r5, r8
 8008e2e:	4626      	mov	r6, r4
 8008e30:	2401      	movs	r4, #1
 8008e32:	e7c7      	b.n	8008dc4 <__gethex+0xb4>
 8008e34:	f04f 0b00 	mov.w	fp, #0
 8008e38:	1ca9      	adds	r1, r5, #2
 8008e3a:	e7d0      	b.n	8008dde <__gethex+0xce>
 8008e3c:	f04f 0b01 	mov.w	fp, #1
 8008e40:	e7fa      	b.n	8008e38 <__gethex+0x128>
 8008e42:	230a      	movs	r3, #10
 8008e44:	fb03 0002 	mla	r0, r3, r2, r0
 8008e48:	e7d0      	b.n	8008dec <__gethex+0xdc>
 8008e4a:	4629      	mov	r1, r5
 8008e4c:	e7e0      	b.n	8008e10 <__gethex+0x100>
 8008e4e:	eba5 0308 	sub.w	r3, r5, r8
 8008e52:	3b01      	subs	r3, #1
 8008e54:	4621      	mov	r1, r4
 8008e56:	2b07      	cmp	r3, #7
 8008e58:	dc0a      	bgt.n	8008e70 <__gethex+0x160>
 8008e5a:	4648      	mov	r0, r9
 8008e5c:	f7fe f964 	bl	8007128 <_Balloc>
 8008e60:	4604      	mov	r4, r0
 8008e62:	b940      	cbnz	r0, 8008e76 <__gethex+0x166>
 8008e64:	4b61      	ldr	r3, [pc, #388]	; (8008fec <__gethex+0x2dc>)
 8008e66:	4602      	mov	r2, r0
 8008e68:	21e4      	movs	r1, #228	; 0xe4
 8008e6a:	4861      	ldr	r0, [pc, #388]	; (8008ff0 <__gethex+0x2e0>)
 8008e6c:	f7ff feb4 	bl	8008bd8 <__assert_func>
 8008e70:	3101      	adds	r1, #1
 8008e72:	105b      	asrs	r3, r3, #1
 8008e74:	e7ef      	b.n	8008e56 <__gethex+0x146>
 8008e76:	f100 0a14 	add.w	sl, r0, #20
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	495a      	ldr	r1, [pc, #360]	; (8008fe8 <__gethex+0x2d8>)
 8008e7e:	f8cd a004 	str.w	sl, [sp, #4]
 8008e82:	469b      	mov	fp, r3
 8008e84:	45a8      	cmp	r8, r5
 8008e86:	d342      	bcc.n	8008f0e <__gethex+0x1fe>
 8008e88:	9801      	ldr	r0, [sp, #4]
 8008e8a:	f840 bb04 	str.w	fp, [r0], #4
 8008e8e:	eba0 000a 	sub.w	r0, r0, sl
 8008e92:	1080      	asrs	r0, r0, #2
 8008e94:	6120      	str	r0, [r4, #16]
 8008e96:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8008e9a:	4658      	mov	r0, fp
 8008e9c:	f7fe fa36 	bl	800730c <__hi0bits>
 8008ea0:	683d      	ldr	r5, [r7, #0]
 8008ea2:	eba8 0000 	sub.w	r0, r8, r0
 8008ea6:	42a8      	cmp	r0, r5
 8008ea8:	dd59      	ble.n	8008f5e <__gethex+0x24e>
 8008eaa:	eba0 0805 	sub.w	r8, r0, r5
 8008eae:	4641      	mov	r1, r8
 8008eb0:	4620      	mov	r0, r4
 8008eb2:	f7fe fdc2 	bl	8007a3a <__any_on>
 8008eb6:	4683      	mov	fp, r0
 8008eb8:	b1b8      	cbz	r0, 8008eea <__gethex+0x1da>
 8008eba:	f108 33ff 	add.w	r3, r8, #4294967295
 8008ebe:	1159      	asrs	r1, r3, #5
 8008ec0:	f003 021f 	and.w	r2, r3, #31
 8008ec4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008ec8:	f04f 0b01 	mov.w	fp, #1
 8008ecc:	fa0b f202 	lsl.w	r2, fp, r2
 8008ed0:	420a      	tst	r2, r1
 8008ed2:	d00a      	beq.n	8008eea <__gethex+0x1da>
 8008ed4:	455b      	cmp	r3, fp
 8008ed6:	dd06      	ble.n	8008ee6 <__gethex+0x1d6>
 8008ed8:	f1a8 0102 	sub.w	r1, r8, #2
 8008edc:	4620      	mov	r0, r4
 8008ede:	f7fe fdac 	bl	8007a3a <__any_on>
 8008ee2:	2800      	cmp	r0, #0
 8008ee4:	d138      	bne.n	8008f58 <__gethex+0x248>
 8008ee6:	f04f 0b02 	mov.w	fp, #2
 8008eea:	4641      	mov	r1, r8
 8008eec:	4620      	mov	r0, r4
 8008eee:	f7ff fea7 	bl	8008c40 <rshift>
 8008ef2:	4446      	add	r6, r8
 8008ef4:	68bb      	ldr	r3, [r7, #8]
 8008ef6:	42b3      	cmp	r3, r6
 8008ef8:	da41      	bge.n	8008f7e <__gethex+0x26e>
 8008efa:	4621      	mov	r1, r4
 8008efc:	4648      	mov	r0, r9
 8008efe:	f7fe f953 	bl	80071a8 <_Bfree>
 8008f02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008f04:	2300      	movs	r3, #0
 8008f06:	6013      	str	r3, [r2, #0]
 8008f08:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008f0c:	e78a      	b.n	8008e24 <__gethex+0x114>
 8008f0e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8008f12:	2a2e      	cmp	r2, #46	; 0x2e
 8008f14:	d014      	beq.n	8008f40 <__gethex+0x230>
 8008f16:	2b20      	cmp	r3, #32
 8008f18:	d106      	bne.n	8008f28 <__gethex+0x218>
 8008f1a:	9b01      	ldr	r3, [sp, #4]
 8008f1c:	f843 bb04 	str.w	fp, [r3], #4
 8008f20:	f04f 0b00 	mov.w	fp, #0
 8008f24:	9301      	str	r3, [sp, #4]
 8008f26:	465b      	mov	r3, fp
 8008f28:	7828      	ldrb	r0, [r5, #0]
 8008f2a:	9303      	str	r3, [sp, #12]
 8008f2c:	f7ff feda 	bl	8008ce4 <__hexdig_fun>
 8008f30:	9b03      	ldr	r3, [sp, #12]
 8008f32:	f000 000f 	and.w	r0, r0, #15
 8008f36:	4098      	lsls	r0, r3
 8008f38:	ea4b 0b00 	orr.w	fp, fp, r0
 8008f3c:	3304      	adds	r3, #4
 8008f3e:	e7a1      	b.n	8008e84 <__gethex+0x174>
 8008f40:	45a8      	cmp	r8, r5
 8008f42:	d8e8      	bhi.n	8008f16 <__gethex+0x206>
 8008f44:	2201      	movs	r2, #1
 8008f46:	4628      	mov	r0, r5
 8008f48:	9303      	str	r3, [sp, #12]
 8008f4a:	f7ff fe0d 	bl	8008b68 <strncmp>
 8008f4e:	4926      	ldr	r1, [pc, #152]	; (8008fe8 <__gethex+0x2d8>)
 8008f50:	9b03      	ldr	r3, [sp, #12]
 8008f52:	2800      	cmp	r0, #0
 8008f54:	d1df      	bne.n	8008f16 <__gethex+0x206>
 8008f56:	e795      	b.n	8008e84 <__gethex+0x174>
 8008f58:	f04f 0b03 	mov.w	fp, #3
 8008f5c:	e7c5      	b.n	8008eea <__gethex+0x1da>
 8008f5e:	da0b      	bge.n	8008f78 <__gethex+0x268>
 8008f60:	eba5 0800 	sub.w	r8, r5, r0
 8008f64:	4621      	mov	r1, r4
 8008f66:	4642      	mov	r2, r8
 8008f68:	4648      	mov	r0, r9
 8008f6a:	f7fe fb37 	bl	80075dc <__lshift>
 8008f6e:	eba6 0608 	sub.w	r6, r6, r8
 8008f72:	4604      	mov	r4, r0
 8008f74:	f100 0a14 	add.w	sl, r0, #20
 8008f78:	f04f 0b00 	mov.w	fp, #0
 8008f7c:	e7ba      	b.n	8008ef4 <__gethex+0x1e4>
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	42b3      	cmp	r3, r6
 8008f82:	dd73      	ble.n	800906c <__gethex+0x35c>
 8008f84:	1b9e      	subs	r6, r3, r6
 8008f86:	42b5      	cmp	r5, r6
 8008f88:	dc34      	bgt.n	8008ff4 <__gethex+0x2e4>
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2b02      	cmp	r3, #2
 8008f8e:	d023      	beq.n	8008fd8 <__gethex+0x2c8>
 8008f90:	2b03      	cmp	r3, #3
 8008f92:	d025      	beq.n	8008fe0 <__gethex+0x2d0>
 8008f94:	2b01      	cmp	r3, #1
 8008f96:	d115      	bne.n	8008fc4 <__gethex+0x2b4>
 8008f98:	42b5      	cmp	r5, r6
 8008f9a:	d113      	bne.n	8008fc4 <__gethex+0x2b4>
 8008f9c:	2d01      	cmp	r5, #1
 8008f9e:	d10b      	bne.n	8008fb8 <__gethex+0x2a8>
 8008fa0:	9a02      	ldr	r2, [sp, #8]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6013      	str	r3, [r2, #0]
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	6123      	str	r3, [r4, #16]
 8008faa:	f8ca 3000 	str.w	r3, [sl]
 8008fae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008fb0:	f04f 0862 	mov.w	r8, #98	; 0x62
 8008fb4:	601c      	str	r4, [r3, #0]
 8008fb6:	e735      	b.n	8008e24 <__gethex+0x114>
 8008fb8:	1e69      	subs	r1, r5, #1
 8008fba:	4620      	mov	r0, r4
 8008fbc:	f7fe fd3d 	bl	8007a3a <__any_on>
 8008fc0:	2800      	cmp	r0, #0
 8008fc2:	d1ed      	bne.n	8008fa0 <__gethex+0x290>
 8008fc4:	4621      	mov	r1, r4
 8008fc6:	4648      	mov	r0, r9
 8008fc8:	f7fe f8ee 	bl	80071a8 <_Bfree>
 8008fcc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008fce:	2300      	movs	r3, #0
 8008fd0:	6013      	str	r3, [r2, #0]
 8008fd2:	f04f 0850 	mov.w	r8, #80	; 0x50
 8008fd6:	e725      	b.n	8008e24 <__gethex+0x114>
 8008fd8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d1f2      	bne.n	8008fc4 <__gethex+0x2b4>
 8008fde:	e7df      	b.n	8008fa0 <__gethex+0x290>
 8008fe0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d1dc      	bne.n	8008fa0 <__gethex+0x290>
 8008fe6:	e7ed      	b.n	8008fc4 <__gethex+0x2b4>
 8008fe8:	08009e1c 	.word	0x08009e1c
 8008fec:	08009cb1 	.word	0x08009cb1
 8008ff0:	08009fc6 	.word	0x08009fc6
 8008ff4:	f106 38ff 	add.w	r8, r6, #4294967295
 8008ff8:	f1bb 0f00 	cmp.w	fp, #0
 8008ffc:	d133      	bne.n	8009066 <__gethex+0x356>
 8008ffe:	f1b8 0f00 	cmp.w	r8, #0
 8009002:	d004      	beq.n	800900e <__gethex+0x2fe>
 8009004:	4641      	mov	r1, r8
 8009006:	4620      	mov	r0, r4
 8009008:	f7fe fd17 	bl	8007a3a <__any_on>
 800900c:	4683      	mov	fp, r0
 800900e:	ea4f 1268 	mov.w	r2, r8, asr #5
 8009012:	2301      	movs	r3, #1
 8009014:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009018:	f008 081f 	and.w	r8, r8, #31
 800901c:	fa03 f308 	lsl.w	r3, r3, r8
 8009020:	4213      	tst	r3, r2
 8009022:	4631      	mov	r1, r6
 8009024:	4620      	mov	r0, r4
 8009026:	bf18      	it	ne
 8009028:	f04b 0b02 	orrne.w	fp, fp, #2
 800902c:	1bad      	subs	r5, r5, r6
 800902e:	f7ff fe07 	bl	8008c40 <rshift>
 8009032:	687e      	ldr	r6, [r7, #4]
 8009034:	f04f 0802 	mov.w	r8, #2
 8009038:	f1bb 0f00 	cmp.w	fp, #0
 800903c:	d04a      	beq.n	80090d4 <__gethex+0x3c4>
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	2b02      	cmp	r3, #2
 8009042:	d016      	beq.n	8009072 <__gethex+0x362>
 8009044:	2b03      	cmp	r3, #3
 8009046:	d018      	beq.n	800907a <__gethex+0x36a>
 8009048:	2b01      	cmp	r3, #1
 800904a:	d109      	bne.n	8009060 <__gethex+0x350>
 800904c:	f01b 0f02 	tst.w	fp, #2
 8009050:	d006      	beq.n	8009060 <__gethex+0x350>
 8009052:	f8da 3000 	ldr.w	r3, [sl]
 8009056:	ea4b 0b03 	orr.w	fp, fp, r3
 800905a:	f01b 0f01 	tst.w	fp, #1
 800905e:	d10f      	bne.n	8009080 <__gethex+0x370>
 8009060:	f048 0810 	orr.w	r8, r8, #16
 8009064:	e036      	b.n	80090d4 <__gethex+0x3c4>
 8009066:	f04f 0b01 	mov.w	fp, #1
 800906a:	e7d0      	b.n	800900e <__gethex+0x2fe>
 800906c:	f04f 0801 	mov.w	r8, #1
 8009070:	e7e2      	b.n	8009038 <__gethex+0x328>
 8009072:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009074:	f1c3 0301 	rsb	r3, r3, #1
 8009078:	930f      	str	r3, [sp, #60]	; 0x3c
 800907a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800907c:	2b00      	cmp	r3, #0
 800907e:	d0ef      	beq.n	8009060 <__gethex+0x350>
 8009080:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009084:	f104 0214 	add.w	r2, r4, #20
 8009088:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800908c:	9301      	str	r3, [sp, #4]
 800908e:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8009092:	2300      	movs	r3, #0
 8009094:	4694      	mov	ip, r2
 8009096:	f852 1b04 	ldr.w	r1, [r2], #4
 800909a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800909e:	d01e      	beq.n	80090de <__gethex+0x3ce>
 80090a0:	3101      	adds	r1, #1
 80090a2:	f8cc 1000 	str.w	r1, [ip]
 80090a6:	f1b8 0f02 	cmp.w	r8, #2
 80090aa:	f104 0214 	add.w	r2, r4, #20
 80090ae:	d13d      	bne.n	800912c <__gethex+0x41c>
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	3b01      	subs	r3, #1
 80090b4:	42ab      	cmp	r3, r5
 80090b6:	d10b      	bne.n	80090d0 <__gethex+0x3c0>
 80090b8:	1169      	asrs	r1, r5, #5
 80090ba:	2301      	movs	r3, #1
 80090bc:	f005 051f 	and.w	r5, r5, #31
 80090c0:	fa03 f505 	lsl.w	r5, r3, r5
 80090c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80090c8:	421d      	tst	r5, r3
 80090ca:	bf18      	it	ne
 80090cc:	f04f 0801 	movne.w	r8, #1
 80090d0:	f048 0820 	orr.w	r8, r8, #32
 80090d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090d6:	601c      	str	r4, [r3, #0]
 80090d8:	9b02      	ldr	r3, [sp, #8]
 80090da:	601e      	str	r6, [r3, #0]
 80090dc:	e6a2      	b.n	8008e24 <__gethex+0x114>
 80090de:	4290      	cmp	r0, r2
 80090e0:	f842 3c04 	str.w	r3, [r2, #-4]
 80090e4:	d8d6      	bhi.n	8009094 <__gethex+0x384>
 80090e6:	68a2      	ldr	r2, [r4, #8]
 80090e8:	4593      	cmp	fp, r2
 80090ea:	db17      	blt.n	800911c <__gethex+0x40c>
 80090ec:	6861      	ldr	r1, [r4, #4]
 80090ee:	4648      	mov	r0, r9
 80090f0:	3101      	adds	r1, #1
 80090f2:	f7fe f819 	bl	8007128 <_Balloc>
 80090f6:	4682      	mov	sl, r0
 80090f8:	b918      	cbnz	r0, 8009102 <__gethex+0x3f2>
 80090fa:	4b1b      	ldr	r3, [pc, #108]	; (8009168 <__gethex+0x458>)
 80090fc:	4602      	mov	r2, r0
 80090fe:	2184      	movs	r1, #132	; 0x84
 8009100:	e6b3      	b.n	8008e6a <__gethex+0x15a>
 8009102:	6922      	ldr	r2, [r4, #16]
 8009104:	3202      	adds	r2, #2
 8009106:	f104 010c 	add.w	r1, r4, #12
 800910a:	0092      	lsls	r2, r2, #2
 800910c:	300c      	adds	r0, #12
 800910e:	f7ff fd4d 	bl	8008bac <memcpy>
 8009112:	4621      	mov	r1, r4
 8009114:	4648      	mov	r0, r9
 8009116:	f7fe f847 	bl	80071a8 <_Bfree>
 800911a:	4654      	mov	r4, sl
 800911c:	6922      	ldr	r2, [r4, #16]
 800911e:	1c51      	adds	r1, r2, #1
 8009120:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009124:	6121      	str	r1, [r4, #16]
 8009126:	2101      	movs	r1, #1
 8009128:	6151      	str	r1, [r2, #20]
 800912a:	e7bc      	b.n	80090a6 <__gethex+0x396>
 800912c:	6921      	ldr	r1, [r4, #16]
 800912e:	4559      	cmp	r1, fp
 8009130:	dd0b      	ble.n	800914a <__gethex+0x43a>
 8009132:	2101      	movs	r1, #1
 8009134:	4620      	mov	r0, r4
 8009136:	f7ff fd83 	bl	8008c40 <rshift>
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	3601      	adds	r6, #1
 800913e:	42b3      	cmp	r3, r6
 8009140:	f6ff aedb 	blt.w	8008efa <__gethex+0x1ea>
 8009144:	f04f 0801 	mov.w	r8, #1
 8009148:	e7c2      	b.n	80090d0 <__gethex+0x3c0>
 800914a:	f015 051f 	ands.w	r5, r5, #31
 800914e:	d0f9      	beq.n	8009144 <__gethex+0x434>
 8009150:	9b01      	ldr	r3, [sp, #4]
 8009152:	441a      	add	r2, r3
 8009154:	f1c5 0520 	rsb	r5, r5, #32
 8009158:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800915c:	f7fe f8d6 	bl	800730c <__hi0bits>
 8009160:	42a8      	cmp	r0, r5
 8009162:	dbe6      	blt.n	8009132 <__gethex+0x422>
 8009164:	e7ee      	b.n	8009144 <__gethex+0x434>
 8009166:	bf00      	nop
 8009168:	08009cb1 	.word	0x08009cb1

0800916c <L_shift>:
 800916c:	f1c2 0208 	rsb	r2, r2, #8
 8009170:	0092      	lsls	r2, r2, #2
 8009172:	b570      	push	{r4, r5, r6, lr}
 8009174:	f1c2 0620 	rsb	r6, r2, #32
 8009178:	6843      	ldr	r3, [r0, #4]
 800917a:	6804      	ldr	r4, [r0, #0]
 800917c:	fa03 f506 	lsl.w	r5, r3, r6
 8009180:	432c      	orrs	r4, r5
 8009182:	40d3      	lsrs	r3, r2
 8009184:	6004      	str	r4, [r0, #0]
 8009186:	f840 3f04 	str.w	r3, [r0, #4]!
 800918a:	4288      	cmp	r0, r1
 800918c:	d3f4      	bcc.n	8009178 <L_shift+0xc>
 800918e:	bd70      	pop	{r4, r5, r6, pc}

08009190 <__match>:
 8009190:	b530      	push	{r4, r5, lr}
 8009192:	6803      	ldr	r3, [r0, #0]
 8009194:	3301      	adds	r3, #1
 8009196:	f811 4b01 	ldrb.w	r4, [r1], #1
 800919a:	b914      	cbnz	r4, 80091a2 <__match+0x12>
 800919c:	6003      	str	r3, [r0, #0]
 800919e:	2001      	movs	r0, #1
 80091a0:	bd30      	pop	{r4, r5, pc}
 80091a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091a6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80091aa:	2d19      	cmp	r5, #25
 80091ac:	bf98      	it	ls
 80091ae:	3220      	addls	r2, #32
 80091b0:	42a2      	cmp	r2, r4
 80091b2:	d0f0      	beq.n	8009196 <__match+0x6>
 80091b4:	2000      	movs	r0, #0
 80091b6:	e7f3      	b.n	80091a0 <__match+0x10>

080091b8 <__hexnan>:
 80091b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091bc:	680b      	ldr	r3, [r1, #0]
 80091be:	6801      	ldr	r1, [r0, #0]
 80091c0:	115e      	asrs	r6, r3, #5
 80091c2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80091c6:	f013 031f 	ands.w	r3, r3, #31
 80091ca:	b087      	sub	sp, #28
 80091cc:	bf18      	it	ne
 80091ce:	3604      	addne	r6, #4
 80091d0:	2500      	movs	r5, #0
 80091d2:	1f37      	subs	r7, r6, #4
 80091d4:	4682      	mov	sl, r0
 80091d6:	4690      	mov	r8, r2
 80091d8:	9301      	str	r3, [sp, #4]
 80091da:	f846 5c04 	str.w	r5, [r6, #-4]
 80091de:	46b9      	mov	r9, r7
 80091e0:	463c      	mov	r4, r7
 80091e2:	9502      	str	r5, [sp, #8]
 80091e4:	46ab      	mov	fp, r5
 80091e6:	784a      	ldrb	r2, [r1, #1]
 80091e8:	1c4b      	adds	r3, r1, #1
 80091ea:	9303      	str	r3, [sp, #12]
 80091ec:	b342      	cbz	r2, 8009240 <__hexnan+0x88>
 80091ee:	4610      	mov	r0, r2
 80091f0:	9105      	str	r1, [sp, #20]
 80091f2:	9204      	str	r2, [sp, #16]
 80091f4:	f7ff fd76 	bl	8008ce4 <__hexdig_fun>
 80091f8:	2800      	cmp	r0, #0
 80091fa:	d14f      	bne.n	800929c <__hexnan+0xe4>
 80091fc:	9a04      	ldr	r2, [sp, #16]
 80091fe:	9905      	ldr	r1, [sp, #20]
 8009200:	2a20      	cmp	r2, #32
 8009202:	d818      	bhi.n	8009236 <__hexnan+0x7e>
 8009204:	9b02      	ldr	r3, [sp, #8]
 8009206:	459b      	cmp	fp, r3
 8009208:	dd13      	ble.n	8009232 <__hexnan+0x7a>
 800920a:	454c      	cmp	r4, r9
 800920c:	d206      	bcs.n	800921c <__hexnan+0x64>
 800920e:	2d07      	cmp	r5, #7
 8009210:	dc04      	bgt.n	800921c <__hexnan+0x64>
 8009212:	462a      	mov	r2, r5
 8009214:	4649      	mov	r1, r9
 8009216:	4620      	mov	r0, r4
 8009218:	f7ff ffa8 	bl	800916c <L_shift>
 800921c:	4544      	cmp	r4, r8
 800921e:	d950      	bls.n	80092c2 <__hexnan+0x10a>
 8009220:	2300      	movs	r3, #0
 8009222:	f1a4 0904 	sub.w	r9, r4, #4
 8009226:	f844 3c04 	str.w	r3, [r4, #-4]
 800922a:	f8cd b008 	str.w	fp, [sp, #8]
 800922e:	464c      	mov	r4, r9
 8009230:	461d      	mov	r5, r3
 8009232:	9903      	ldr	r1, [sp, #12]
 8009234:	e7d7      	b.n	80091e6 <__hexnan+0x2e>
 8009236:	2a29      	cmp	r2, #41	; 0x29
 8009238:	d155      	bne.n	80092e6 <__hexnan+0x12e>
 800923a:	3102      	adds	r1, #2
 800923c:	f8ca 1000 	str.w	r1, [sl]
 8009240:	f1bb 0f00 	cmp.w	fp, #0
 8009244:	d04f      	beq.n	80092e6 <__hexnan+0x12e>
 8009246:	454c      	cmp	r4, r9
 8009248:	d206      	bcs.n	8009258 <__hexnan+0xa0>
 800924a:	2d07      	cmp	r5, #7
 800924c:	dc04      	bgt.n	8009258 <__hexnan+0xa0>
 800924e:	462a      	mov	r2, r5
 8009250:	4649      	mov	r1, r9
 8009252:	4620      	mov	r0, r4
 8009254:	f7ff ff8a 	bl	800916c <L_shift>
 8009258:	4544      	cmp	r4, r8
 800925a:	d934      	bls.n	80092c6 <__hexnan+0x10e>
 800925c:	f1a8 0204 	sub.w	r2, r8, #4
 8009260:	4623      	mov	r3, r4
 8009262:	f853 1b04 	ldr.w	r1, [r3], #4
 8009266:	f842 1f04 	str.w	r1, [r2, #4]!
 800926a:	429f      	cmp	r7, r3
 800926c:	d2f9      	bcs.n	8009262 <__hexnan+0xaa>
 800926e:	1b3b      	subs	r3, r7, r4
 8009270:	f023 0303 	bic.w	r3, r3, #3
 8009274:	3304      	adds	r3, #4
 8009276:	3e03      	subs	r6, #3
 8009278:	3401      	adds	r4, #1
 800927a:	42a6      	cmp	r6, r4
 800927c:	bf38      	it	cc
 800927e:	2304      	movcc	r3, #4
 8009280:	4443      	add	r3, r8
 8009282:	2200      	movs	r2, #0
 8009284:	f843 2b04 	str.w	r2, [r3], #4
 8009288:	429f      	cmp	r7, r3
 800928a:	d2fb      	bcs.n	8009284 <__hexnan+0xcc>
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	b91b      	cbnz	r3, 8009298 <__hexnan+0xe0>
 8009290:	4547      	cmp	r7, r8
 8009292:	d126      	bne.n	80092e2 <__hexnan+0x12a>
 8009294:	2301      	movs	r3, #1
 8009296:	603b      	str	r3, [r7, #0]
 8009298:	2005      	movs	r0, #5
 800929a:	e025      	b.n	80092e8 <__hexnan+0x130>
 800929c:	3501      	adds	r5, #1
 800929e:	2d08      	cmp	r5, #8
 80092a0:	f10b 0b01 	add.w	fp, fp, #1
 80092a4:	dd06      	ble.n	80092b4 <__hexnan+0xfc>
 80092a6:	4544      	cmp	r4, r8
 80092a8:	d9c3      	bls.n	8009232 <__hexnan+0x7a>
 80092aa:	2300      	movs	r3, #0
 80092ac:	f844 3c04 	str.w	r3, [r4, #-4]
 80092b0:	2501      	movs	r5, #1
 80092b2:	3c04      	subs	r4, #4
 80092b4:	6822      	ldr	r2, [r4, #0]
 80092b6:	f000 000f 	and.w	r0, r0, #15
 80092ba:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80092be:	6020      	str	r0, [r4, #0]
 80092c0:	e7b7      	b.n	8009232 <__hexnan+0x7a>
 80092c2:	2508      	movs	r5, #8
 80092c4:	e7b5      	b.n	8009232 <__hexnan+0x7a>
 80092c6:	9b01      	ldr	r3, [sp, #4]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d0df      	beq.n	800928c <__hexnan+0xd4>
 80092cc:	f1c3 0320 	rsb	r3, r3, #32
 80092d0:	f04f 32ff 	mov.w	r2, #4294967295
 80092d4:	40da      	lsrs	r2, r3
 80092d6:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80092da:	4013      	ands	r3, r2
 80092dc:	f846 3c04 	str.w	r3, [r6, #-4]
 80092e0:	e7d4      	b.n	800928c <__hexnan+0xd4>
 80092e2:	3f04      	subs	r7, #4
 80092e4:	e7d2      	b.n	800928c <__hexnan+0xd4>
 80092e6:	2004      	movs	r0, #4
 80092e8:	b007      	add	sp, #28
 80092ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080092ee <__ascii_mbtowc>:
 80092ee:	b082      	sub	sp, #8
 80092f0:	b901      	cbnz	r1, 80092f4 <__ascii_mbtowc+0x6>
 80092f2:	a901      	add	r1, sp, #4
 80092f4:	b142      	cbz	r2, 8009308 <__ascii_mbtowc+0x1a>
 80092f6:	b14b      	cbz	r3, 800930c <__ascii_mbtowc+0x1e>
 80092f8:	7813      	ldrb	r3, [r2, #0]
 80092fa:	600b      	str	r3, [r1, #0]
 80092fc:	7812      	ldrb	r2, [r2, #0]
 80092fe:	1e10      	subs	r0, r2, #0
 8009300:	bf18      	it	ne
 8009302:	2001      	movne	r0, #1
 8009304:	b002      	add	sp, #8
 8009306:	4770      	bx	lr
 8009308:	4610      	mov	r0, r2
 800930a:	e7fb      	b.n	8009304 <__ascii_mbtowc+0x16>
 800930c:	f06f 0001 	mvn.w	r0, #1
 8009310:	e7f8      	b.n	8009304 <__ascii_mbtowc+0x16>

08009312 <_realloc_r>:
 8009312:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009316:	4680      	mov	r8, r0
 8009318:	4614      	mov	r4, r2
 800931a:	460e      	mov	r6, r1
 800931c:	b921      	cbnz	r1, 8009328 <_realloc_r+0x16>
 800931e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009322:	4611      	mov	r1, r2
 8009324:	f7fd be74 	b.w	8007010 <_malloc_r>
 8009328:	b92a      	cbnz	r2, 8009336 <_realloc_r+0x24>
 800932a:	f7fd fdfd 	bl	8006f28 <_free_r>
 800932e:	4625      	mov	r5, r4
 8009330:	4628      	mov	r0, r5
 8009332:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009336:	f000 f842 	bl	80093be <_malloc_usable_size_r>
 800933a:	4284      	cmp	r4, r0
 800933c:	4607      	mov	r7, r0
 800933e:	d802      	bhi.n	8009346 <_realloc_r+0x34>
 8009340:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009344:	d812      	bhi.n	800936c <_realloc_r+0x5a>
 8009346:	4621      	mov	r1, r4
 8009348:	4640      	mov	r0, r8
 800934a:	f7fd fe61 	bl	8007010 <_malloc_r>
 800934e:	4605      	mov	r5, r0
 8009350:	2800      	cmp	r0, #0
 8009352:	d0ed      	beq.n	8009330 <_realloc_r+0x1e>
 8009354:	42bc      	cmp	r4, r7
 8009356:	4622      	mov	r2, r4
 8009358:	4631      	mov	r1, r6
 800935a:	bf28      	it	cs
 800935c:	463a      	movcs	r2, r7
 800935e:	f7ff fc25 	bl	8008bac <memcpy>
 8009362:	4631      	mov	r1, r6
 8009364:	4640      	mov	r0, r8
 8009366:	f7fd fddf 	bl	8006f28 <_free_r>
 800936a:	e7e1      	b.n	8009330 <_realloc_r+0x1e>
 800936c:	4635      	mov	r5, r6
 800936e:	e7df      	b.n	8009330 <_realloc_r+0x1e>

08009370 <__ascii_wctomb>:
 8009370:	b149      	cbz	r1, 8009386 <__ascii_wctomb+0x16>
 8009372:	2aff      	cmp	r2, #255	; 0xff
 8009374:	bf85      	ittet	hi
 8009376:	238a      	movhi	r3, #138	; 0x8a
 8009378:	6003      	strhi	r3, [r0, #0]
 800937a:	700a      	strbls	r2, [r1, #0]
 800937c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009380:	bf98      	it	ls
 8009382:	2001      	movls	r0, #1
 8009384:	4770      	bx	lr
 8009386:	4608      	mov	r0, r1
 8009388:	4770      	bx	lr
	...

0800938c <fiprintf>:
 800938c:	b40e      	push	{r1, r2, r3}
 800938e:	b503      	push	{r0, r1, lr}
 8009390:	4601      	mov	r1, r0
 8009392:	ab03      	add	r3, sp, #12
 8009394:	4805      	ldr	r0, [pc, #20]	; (80093ac <fiprintf+0x20>)
 8009396:	f853 2b04 	ldr.w	r2, [r3], #4
 800939a:	6800      	ldr	r0, [r0, #0]
 800939c:	9301      	str	r3, [sp, #4]
 800939e:	f000 f83f 	bl	8009420 <_vfiprintf_r>
 80093a2:	b002      	add	sp, #8
 80093a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80093a8:	b003      	add	sp, #12
 80093aa:	4770      	bx	lr
 80093ac:	20000068 	.word	0x20000068

080093b0 <abort>:
 80093b0:	b508      	push	{r3, lr}
 80093b2:	2006      	movs	r0, #6
 80093b4:	f000 fa0c 	bl	80097d0 <raise>
 80093b8:	2001      	movs	r0, #1
 80093ba:	f7f8 f84f 	bl	800145c <_exit>

080093be <_malloc_usable_size_r>:
 80093be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80093c2:	1f18      	subs	r0, r3, #4
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	bfbc      	itt	lt
 80093c8:	580b      	ldrlt	r3, [r1, r0]
 80093ca:	18c0      	addlt	r0, r0, r3
 80093cc:	4770      	bx	lr

080093ce <__sfputc_r>:
 80093ce:	6893      	ldr	r3, [r2, #8]
 80093d0:	3b01      	subs	r3, #1
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	b410      	push	{r4}
 80093d6:	6093      	str	r3, [r2, #8]
 80093d8:	da08      	bge.n	80093ec <__sfputc_r+0x1e>
 80093da:	6994      	ldr	r4, [r2, #24]
 80093dc:	42a3      	cmp	r3, r4
 80093de:	db01      	blt.n	80093e4 <__sfputc_r+0x16>
 80093e0:	290a      	cmp	r1, #10
 80093e2:	d103      	bne.n	80093ec <__sfputc_r+0x1e>
 80093e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093e8:	f000 b934 	b.w	8009654 <__swbuf_r>
 80093ec:	6813      	ldr	r3, [r2, #0]
 80093ee:	1c58      	adds	r0, r3, #1
 80093f0:	6010      	str	r0, [r2, #0]
 80093f2:	7019      	strb	r1, [r3, #0]
 80093f4:	4608      	mov	r0, r1
 80093f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093fa:	4770      	bx	lr

080093fc <__sfputs_r>:
 80093fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093fe:	4606      	mov	r6, r0
 8009400:	460f      	mov	r7, r1
 8009402:	4614      	mov	r4, r2
 8009404:	18d5      	adds	r5, r2, r3
 8009406:	42ac      	cmp	r4, r5
 8009408:	d101      	bne.n	800940e <__sfputs_r+0x12>
 800940a:	2000      	movs	r0, #0
 800940c:	e007      	b.n	800941e <__sfputs_r+0x22>
 800940e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009412:	463a      	mov	r2, r7
 8009414:	4630      	mov	r0, r6
 8009416:	f7ff ffda 	bl	80093ce <__sfputc_r>
 800941a:	1c43      	adds	r3, r0, #1
 800941c:	d1f3      	bne.n	8009406 <__sfputs_r+0xa>
 800941e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009420 <_vfiprintf_r>:
 8009420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009424:	460d      	mov	r5, r1
 8009426:	b09d      	sub	sp, #116	; 0x74
 8009428:	4614      	mov	r4, r2
 800942a:	4698      	mov	r8, r3
 800942c:	4606      	mov	r6, r0
 800942e:	b118      	cbz	r0, 8009438 <_vfiprintf_r+0x18>
 8009430:	6a03      	ldr	r3, [r0, #32]
 8009432:	b90b      	cbnz	r3, 8009438 <_vfiprintf_r+0x18>
 8009434:	f7fc fe62 	bl	80060fc <__sinit>
 8009438:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800943a:	07d9      	lsls	r1, r3, #31
 800943c:	d405      	bmi.n	800944a <_vfiprintf_r+0x2a>
 800943e:	89ab      	ldrh	r3, [r5, #12]
 8009440:	059a      	lsls	r2, r3, #22
 8009442:	d402      	bmi.n	800944a <_vfiprintf_r+0x2a>
 8009444:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009446:	f7fc ff70 	bl	800632a <__retarget_lock_acquire_recursive>
 800944a:	89ab      	ldrh	r3, [r5, #12]
 800944c:	071b      	lsls	r3, r3, #28
 800944e:	d501      	bpl.n	8009454 <_vfiprintf_r+0x34>
 8009450:	692b      	ldr	r3, [r5, #16]
 8009452:	b99b      	cbnz	r3, 800947c <_vfiprintf_r+0x5c>
 8009454:	4629      	mov	r1, r5
 8009456:	4630      	mov	r0, r6
 8009458:	f000 f93a 	bl	80096d0 <__swsetup_r>
 800945c:	b170      	cbz	r0, 800947c <_vfiprintf_r+0x5c>
 800945e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009460:	07dc      	lsls	r4, r3, #31
 8009462:	d504      	bpl.n	800946e <_vfiprintf_r+0x4e>
 8009464:	f04f 30ff 	mov.w	r0, #4294967295
 8009468:	b01d      	add	sp, #116	; 0x74
 800946a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800946e:	89ab      	ldrh	r3, [r5, #12]
 8009470:	0598      	lsls	r0, r3, #22
 8009472:	d4f7      	bmi.n	8009464 <_vfiprintf_r+0x44>
 8009474:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009476:	f7fc ff59 	bl	800632c <__retarget_lock_release_recursive>
 800947a:	e7f3      	b.n	8009464 <_vfiprintf_r+0x44>
 800947c:	2300      	movs	r3, #0
 800947e:	9309      	str	r3, [sp, #36]	; 0x24
 8009480:	2320      	movs	r3, #32
 8009482:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009486:	f8cd 800c 	str.w	r8, [sp, #12]
 800948a:	2330      	movs	r3, #48	; 0x30
 800948c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009640 <_vfiprintf_r+0x220>
 8009490:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009494:	f04f 0901 	mov.w	r9, #1
 8009498:	4623      	mov	r3, r4
 800949a:	469a      	mov	sl, r3
 800949c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094a0:	b10a      	cbz	r2, 80094a6 <_vfiprintf_r+0x86>
 80094a2:	2a25      	cmp	r2, #37	; 0x25
 80094a4:	d1f9      	bne.n	800949a <_vfiprintf_r+0x7a>
 80094a6:	ebba 0b04 	subs.w	fp, sl, r4
 80094aa:	d00b      	beq.n	80094c4 <_vfiprintf_r+0xa4>
 80094ac:	465b      	mov	r3, fp
 80094ae:	4622      	mov	r2, r4
 80094b0:	4629      	mov	r1, r5
 80094b2:	4630      	mov	r0, r6
 80094b4:	f7ff ffa2 	bl	80093fc <__sfputs_r>
 80094b8:	3001      	adds	r0, #1
 80094ba:	f000 80a9 	beq.w	8009610 <_vfiprintf_r+0x1f0>
 80094be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094c0:	445a      	add	r2, fp
 80094c2:	9209      	str	r2, [sp, #36]	; 0x24
 80094c4:	f89a 3000 	ldrb.w	r3, [sl]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	f000 80a1 	beq.w	8009610 <_vfiprintf_r+0x1f0>
 80094ce:	2300      	movs	r3, #0
 80094d0:	f04f 32ff 	mov.w	r2, #4294967295
 80094d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094d8:	f10a 0a01 	add.w	sl, sl, #1
 80094dc:	9304      	str	r3, [sp, #16]
 80094de:	9307      	str	r3, [sp, #28]
 80094e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80094e4:	931a      	str	r3, [sp, #104]	; 0x68
 80094e6:	4654      	mov	r4, sl
 80094e8:	2205      	movs	r2, #5
 80094ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094ee:	4854      	ldr	r0, [pc, #336]	; (8009640 <_vfiprintf_r+0x220>)
 80094f0:	f7f6 fea6 	bl	8000240 <memchr>
 80094f4:	9a04      	ldr	r2, [sp, #16]
 80094f6:	b9d8      	cbnz	r0, 8009530 <_vfiprintf_r+0x110>
 80094f8:	06d1      	lsls	r1, r2, #27
 80094fa:	bf44      	itt	mi
 80094fc:	2320      	movmi	r3, #32
 80094fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009502:	0713      	lsls	r3, r2, #28
 8009504:	bf44      	itt	mi
 8009506:	232b      	movmi	r3, #43	; 0x2b
 8009508:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800950c:	f89a 3000 	ldrb.w	r3, [sl]
 8009510:	2b2a      	cmp	r3, #42	; 0x2a
 8009512:	d015      	beq.n	8009540 <_vfiprintf_r+0x120>
 8009514:	9a07      	ldr	r2, [sp, #28]
 8009516:	4654      	mov	r4, sl
 8009518:	2000      	movs	r0, #0
 800951a:	f04f 0c0a 	mov.w	ip, #10
 800951e:	4621      	mov	r1, r4
 8009520:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009524:	3b30      	subs	r3, #48	; 0x30
 8009526:	2b09      	cmp	r3, #9
 8009528:	d94d      	bls.n	80095c6 <_vfiprintf_r+0x1a6>
 800952a:	b1b0      	cbz	r0, 800955a <_vfiprintf_r+0x13a>
 800952c:	9207      	str	r2, [sp, #28]
 800952e:	e014      	b.n	800955a <_vfiprintf_r+0x13a>
 8009530:	eba0 0308 	sub.w	r3, r0, r8
 8009534:	fa09 f303 	lsl.w	r3, r9, r3
 8009538:	4313      	orrs	r3, r2
 800953a:	9304      	str	r3, [sp, #16]
 800953c:	46a2      	mov	sl, r4
 800953e:	e7d2      	b.n	80094e6 <_vfiprintf_r+0xc6>
 8009540:	9b03      	ldr	r3, [sp, #12]
 8009542:	1d19      	adds	r1, r3, #4
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	9103      	str	r1, [sp, #12]
 8009548:	2b00      	cmp	r3, #0
 800954a:	bfbb      	ittet	lt
 800954c:	425b      	neglt	r3, r3
 800954e:	f042 0202 	orrlt.w	r2, r2, #2
 8009552:	9307      	strge	r3, [sp, #28]
 8009554:	9307      	strlt	r3, [sp, #28]
 8009556:	bfb8      	it	lt
 8009558:	9204      	strlt	r2, [sp, #16]
 800955a:	7823      	ldrb	r3, [r4, #0]
 800955c:	2b2e      	cmp	r3, #46	; 0x2e
 800955e:	d10c      	bne.n	800957a <_vfiprintf_r+0x15a>
 8009560:	7863      	ldrb	r3, [r4, #1]
 8009562:	2b2a      	cmp	r3, #42	; 0x2a
 8009564:	d134      	bne.n	80095d0 <_vfiprintf_r+0x1b0>
 8009566:	9b03      	ldr	r3, [sp, #12]
 8009568:	1d1a      	adds	r2, r3, #4
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	9203      	str	r2, [sp, #12]
 800956e:	2b00      	cmp	r3, #0
 8009570:	bfb8      	it	lt
 8009572:	f04f 33ff 	movlt.w	r3, #4294967295
 8009576:	3402      	adds	r4, #2
 8009578:	9305      	str	r3, [sp, #20]
 800957a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009650 <_vfiprintf_r+0x230>
 800957e:	7821      	ldrb	r1, [r4, #0]
 8009580:	2203      	movs	r2, #3
 8009582:	4650      	mov	r0, sl
 8009584:	f7f6 fe5c 	bl	8000240 <memchr>
 8009588:	b138      	cbz	r0, 800959a <_vfiprintf_r+0x17a>
 800958a:	9b04      	ldr	r3, [sp, #16]
 800958c:	eba0 000a 	sub.w	r0, r0, sl
 8009590:	2240      	movs	r2, #64	; 0x40
 8009592:	4082      	lsls	r2, r0
 8009594:	4313      	orrs	r3, r2
 8009596:	3401      	adds	r4, #1
 8009598:	9304      	str	r3, [sp, #16]
 800959a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800959e:	4829      	ldr	r0, [pc, #164]	; (8009644 <_vfiprintf_r+0x224>)
 80095a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80095a4:	2206      	movs	r2, #6
 80095a6:	f7f6 fe4b 	bl	8000240 <memchr>
 80095aa:	2800      	cmp	r0, #0
 80095ac:	d03f      	beq.n	800962e <_vfiprintf_r+0x20e>
 80095ae:	4b26      	ldr	r3, [pc, #152]	; (8009648 <_vfiprintf_r+0x228>)
 80095b0:	bb1b      	cbnz	r3, 80095fa <_vfiprintf_r+0x1da>
 80095b2:	9b03      	ldr	r3, [sp, #12]
 80095b4:	3307      	adds	r3, #7
 80095b6:	f023 0307 	bic.w	r3, r3, #7
 80095ba:	3308      	adds	r3, #8
 80095bc:	9303      	str	r3, [sp, #12]
 80095be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095c0:	443b      	add	r3, r7
 80095c2:	9309      	str	r3, [sp, #36]	; 0x24
 80095c4:	e768      	b.n	8009498 <_vfiprintf_r+0x78>
 80095c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80095ca:	460c      	mov	r4, r1
 80095cc:	2001      	movs	r0, #1
 80095ce:	e7a6      	b.n	800951e <_vfiprintf_r+0xfe>
 80095d0:	2300      	movs	r3, #0
 80095d2:	3401      	adds	r4, #1
 80095d4:	9305      	str	r3, [sp, #20]
 80095d6:	4619      	mov	r1, r3
 80095d8:	f04f 0c0a 	mov.w	ip, #10
 80095dc:	4620      	mov	r0, r4
 80095de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095e2:	3a30      	subs	r2, #48	; 0x30
 80095e4:	2a09      	cmp	r2, #9
 80095e6:	d903      	bls.n	80095f0 <_vfiprintf_r+0x1d0>
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d0c6      	beq.n	800957a <_vfiprintf_r+0x15a>
 80095ec:	9105      	str	r1, [sp, #20]
 80095ee:	e7c4      	b.n	800957a <_vfiprintf_r+0x15a>
 80095f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80095f4:	4604      	mov	r4, r0
 80095f6:	2301      	movs	r3, #1
 80095f8:	e7f0      	b.n	80095dc <_vfiprintf_r+0x1bc>
 80095fa:	ab03      	add	r3, sp, #12
 80095fc:	9300      	str	r3, [sp, #0]
 80095fe:	462a      	mov	r2, r5
 8009600:	4b12      	ldr	r3, [pc, #72]	; (800964c <_vfiprintf_r+0x22c>)
 8009602:	a904      	add	r1, sp, #16
 8009604:	4630      	mov	r0, r6
 8009606:	f7fb ff3f 	bl	8005488 <_printf_float>
 800960a:	4607      	mov	r7, r0
 800960c:	1c78      	adds	r0, r7, #1
 800960e:	d1d6      	bne.n	80095be <_vfiprintf_r+0x19e>
 8009610:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009612:	07d9      	lsls	r1, r3, #31
 8009614:	d405      	bmi.n	8009622 <_vfiprintf_r+0x202>
 8009616:	89ab      	ldrh	r3, [r5, #12]
 8009618:	059a      	lsls	r2, r3, #22
 800961a:	d402      	bmi.n	8009622 <_vfiprintf_r+0x202>
 800961c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800961e:	f7fc fe85 	bl	800632c <__retarget_lock_release_recursive>
 8009622:	89ab      	ldrh	r3, [r5, #12]
 8009624:	065b      	lsls	r3, r3, #25
 8009626:	f53f af1d 	bmi.w	8009464 <_vfiprintf_r+0x44>
 800962a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800962c:	e71c      	b.n	8009468 <_vfiprintf_r+0x48>
 800962e:	ab03      	add	r3, sp, #12
 8009630:	9300      	str	r3, [sp, #0]
 8009632:	462a      	mov	r2, r5
 8009634:	4b05      	ldr	r3, [pc, #20]	; (800964c <_vfiprintf_r+0x22c>)
 8009636:	a904      	add	r1, sp, #16
 8009638:	4630      	mov	r0, r6
 800963a:	f7fc f9ad 	bl	8005998 <_printf_i>
 800963e:	e7e4      	b.n	800960a <_vfiprintf_r+0x1ea>
 8009640:	08009f71 	.word	0x08009f71
 8009644:	08009f7b 	.word	0x08009f7b
 8009648:	08005489 	.word	0x08005489
 800964c:	080093fd 	.word	0x080093fd
 8009650:	08009f77 	.word	0x08009f77

08009654 <__swbuf_r>:
 8009654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009656:	460e      	mov	r6, r1
 8009658:	4614      	mov	r4, r2
 800965a:	4605      	mov	r5, r0
 800965c:	b118      	cbz	r0, 8009666 <__swbuf_r+0x12>
 800965e:	6a03      	ldr	r3, [r0, #32]
 8009660:	b90b      	cbnz	r3, 8009666 <__swbuf_r+0x12>
 8009662:	f7fc fd4b 	bl	80060fc <__sinit>
 8009666:	69a3      	ldr	r3, [r4, #24]
 8009668:	60a3      	str	r3, [r4, #8]
 800966a:	89a3      	ldrh	r3, [r4, #12]
 800966c:	071a      	lsls	r2, r3, #28
 800966e:	d525      	bpl.n	80096bc <__swbuf_r+0x68>
 8009670:	6923      	ldr	r3, [r4, #16]
 8009672:	b31b      	cbz	r3, 80096bc <__swbuf_r+0x68>
 8009674:	6823      	ldr	r3, [r4, #0]
 8009676:	6922      	ldr	r2, [r4, #16]
 8009678:	1a98      	subs	r0, r3, r2
 800967a:	6963      	ldr	r3, [r4, #20]
 800967c:	b2f6      	uxtb	r6, r6
 800967e:	4283      	cmp	r3, r0
 8009680:	4637      	mov	r7, r6
 8009682:	dc04      	bgt.n	800968e <__swbuf_r+0x3a>
 8009684:	4621      	mov	r1, r4
 8009686:	4628      	mov	r0, r5
 8009688:	f7ff fa2c 	bl	8008ae4 <_fflush_r>
 800968c:	b9e0      	cbnz	r0, 80096c8 <__swbuf_r+0x74>
 800968e:	68a3      	ldr	r3, [r4, #8]
 8009690:	3b01      	subs	r3, #1
 8009692:	60a3      	str	r3, [r4, #8]
 8009694:	6823      	ldr	r3, [r4, #0]
 8009696:	1c5a      	adds	r2, r3, #1
 8009698:	6022      	str	r2, [r4, #0]
 800969a:	701e      	strb	r6, [r3, #0]
 800969c:	6962      	ldr	r2, [r4, #20]
 800969e:	1c43      	adds	r3, r0, #1
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d004      	beq.n	80096ae <__swbuf_r+0x5a>
 80096a4:	89a3      	ldrh	r3, [r4, #12]
 80096a6:	07db      	lsls	r3, r3, #31
 80096a8:	d506      	bpl.n	80096b8 <__swbuf_r+0x64>
 80096aa:	2e0a      	cmp	r6, #10
 80096ac:	d104      	bne.n	80096b8 <__swbuf_r+0x64>
 80096ae:	4621      	mov	r1, r4
 80096b0:	4628      	mov	r0, r5
 80096b2:	f7ff fa17 	bl	8008ae4 <_fflush_r>
 80096b6:	b938      	cbnz	r0, 80096c8 <__swbuf_r+0x74>
 80096b8:	4638      	mov	r0, r7
 80096ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096bc:	4621      	mov	r1, r4
 80096be:	4628      	mov	r0, r5
 80096c0:	f000 f806 	bl	80096d0 <__swsetup_r>
 80096c4:	2800      	cmp	r0, #0
 80096c6:	d0d5      	beq.n	8009674 <__swbuf_r+0x20>
 80096c8:	f04f 37ff 	mov.w	r7, #4294967295
 80096cc:	e7f4      	b.n	80096b8 <__swbuf_r+0x64>
	...

080096d0 <__swsetup_r>:
 80096d0:	b538      	push	{r3, r4, r5, lr}
 80096d2:	4b2a      	ldr	r3, [pc, #168]	; (800977c <__swsetup_r+0xac>)
 80096d4:	4605      	mov	r5, r0
 80096d6:	6818      	ldr	r0, [r3, #0]
 80096d8:	460c      	mov	r4, r1
 80096da:	b118      	cbz	r0, 80096e4 <__swsetup_r+0x14>
 80096dc:	6a03      	ldr	r3, [r0, #32]
 80096de:	b90b      	cbnz	r3, 80096e4 <__swsetup_r+0x14>
 80096e0:	f7fc fd0c 	bl	80060fc <__sinit>
 80096e4:	89a3      	ldrh	r3, [r4, #12]
 80096e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80096ea:	0718      	lsls	r0, r3, #28
 80096ec:	d422      	bmi.n	8009734 <__swsetup_r+0x64>
 80096ee:	06d9      	lsls	r1, r3, #27
 80096f0:	d407      	bmi.n	8009702 <__swsetup_r+0x32>
 80096f2:	2309      	movs	r3, #9
 80096f4:	602b      	str	r3, [r5, #0]
 80096f6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80096fa:	81a3      	strh	r3, [r4, #12]
 80096fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009700:	e034      	b.n	800976c <__swsetup_r+0x9c>
 8009702:	0758      	lsls	r0, r3, #29
 8009704:	d512      	bpl.n	800972c <__swsetup_r+0x5c>
 8009706:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009708:	b141      	cbz	r1, 800971c <__swsetup_r+0x4c>
 800970a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800970e:	4299      	cmp	r1, r3
 8009710:	d002      	beq.n	8009718 <__swsetup_r+0x48>
 8009712:	4628      	mov	r0, r5
 8009714:	f7fd fc08 	bl	8006f28 <_free_r>
 8009718:	2300      	movs	r3, #0
 800971a:	6363      	str	r3, [r4, #52]	; 0x34
 800971c:	89a3      	ldrh	r3, [r4, #12]
 800971e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009722:	81a3      	strh	r3, [r4, #12]
 8009724:	2300      	movs	r3, #0
 8009726:	6063      	str	r3, [r4, #4]
 8009728:	6923      	ldr	r3, [r4, #16]
 800972a:	6023      	str	r3, [r4, #0]
 800972c:	89a3      	ldrh	r3, [r4, #12]
 800972e:	f043 0308 	orr.w	r3, r3, #8
 8009732:	81a3      	strh	r3, [r4, #12]
 8009734:	6923      	ldr	r3, [r4, #16]
 8009736:	b94b      	cbnz	r3, 800974c <__swsetup_r+0x7c>
 8009738:	89a3      	ldrh	r3, [r4, #12]
 800973a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800973e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009742:	d003      	beq.n	800974c <__swsetup_r+0x7c>
 8009744:	4621      	mov	r1, r4
 8009746:	4628      	mov	r0, r5
 8009748:	f000 f884 	bl	8009854 <__smakebuf_r>
 800974c:	89a0      	ldrh	r0, [r4, #12]
 800974e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009752:	f010 0301 	ands.w	r3, r0, #1
 8009756:	d00a      	beq.n	800976e <__swsetup_r+0x9e>
 8009758:	2300      	movs	r3, #0
 800975a:	60a3      	str	r3, [r4, #8]
 800975c:	6963      	ldr	r3, [r4, #20]
 800975e:	425b      	negs	r3, r3
 8009760:	61a3      	str	r3, [r4, #24]
 8009762:	6923      	ldr	r3, [r4, #16]
 8009764:	b943      	cbnz	r3, 8009778 <__swsetup_r+0xa8>
 8009766:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800976a:	d1c4      	bne.n	80096f6 <__swsetup_r+0x26>
 800976c:	bd38      	pop	{r3, r4, r5, pc}
 800976e:	0781      	lsls	r1, r0, #30
 8009770:	bf58      	it	pl
 8009772:	6963      	ldrpl	r3, [r4, #20]
 8009774:	60a3      	str	r3, [r4, #8]
 8009776:	e7f4      	b.n	8009762 <__swsetup_r+0x92>
 8009778:	2000      	movs	r0, #0
 800977a:	e7f7      	b.n	800976c <__swsetup_r+0x9c>
 800977c:	20000068 	.word	0x20000068

08009780 <_raise_r>:
 8009780:	291f      	cmp	r1, #31
 8009782:	b538      	push	{r3, r4, r5, lr}
 8009784:	4604      	mov	r4, r0
 8009786:	460d      	mov	r5, r1
 8009788:	d904      	bls.n	8009794 <_raise_r+0x14>
 800978a:	2316      	movs	r3, #22
 800978c:	6003      	str	r3, [r0, #0]
 800978e:	f04f 30ff 	mov.w	r0, #4294967295
 8009792:	bd38      	pop	{r3, r4, r5, pc}
 8009794:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009796:	b112      	cbz	r2, 800979e <_raise_r+0x1e>
 8009798:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800979c:	b94b      	cbnz	r3, 80097b2 <_raise_r+0x32>
 800979e:	4620      	mov	r0, r4
 80097a0:	f000 f830 	bl	8009804 <_getpid_r>
 80097a4:	462a      	mov	r2, r5
 80097a6:	4601      	mov	r1, r0
 80097a8:	4620      	mov	r0, r4
 80097aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80097ae:	f000 b817 	b.w	80097e0 <_kill_r>
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	d00a      	beq.n	80097cc <_raise_r+0x4c>
 80097b6:	1c59      	adds	r1, r3, #1
 80097b8:	d103      	bne.n	80097c2 <_raise_r+0x42>
 80097ba:	2316      	movs	r3, #22
 80097bc:	6003      	str	r3, [r0, #0]
 80097be:	2001      	movs	r0, #1
 80097c0:	e7e7      	b.n	8009792 <_raise_r+0x12>
 80097c2:	2400      	movs	r4, #0
 80097c4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80097c8:	4628      	mov	r0, r5
 80097ca:	4798      	blx	r3
 80097cc:	2000      	movs	r0, #0
 80097ce:	e7e0      	b.n	8009792 <_raise_r+0x12>

080097d0 <raise>:
 80097d0:	4b02      	ldr	r3, [pc, #8]	; (80097dc <raise+0xc>)
 80097d2:	4601      	mov	r1, r0
 80097d4:	6818      	ldr	r0, [r3, #0]
 80097d6:	f7ff bfd3 	b.w	8009780 <_raise_r>
 80097da:	bf00      	nop
 80097dc:	20000068 	.word	0x20000068

080097e0 <_kill_r>:
 80097e0:	b538      	push	{r3, r4, r5, lr}
 80097e2:	4d07      	ldr	r5, [pc, #28]	; (8009800 <_kill_r+0x20>)
 80097e4:	2300      	movs	r3, #0
 80097e6:	4604      	mov	r4, r0
 80097e8:	4608      	mov	r0, r1
 80097ea:	4611      	mov	r1, r2
 80097ec:	602b      	str	r3, [r5, #0]
 80097ee:	f7f7 fe25 	bl	800143c <_kill>
 80097f2:	1c43      	adds	r3, r0, #1
 80097f4:	d102      	bne.n	80097fc <_kill_r+0x1c>
 80097f6:	682b      	ldr	r3, [r5, #0]
 80097f8:	b103      	cbz	r3, 80097fc <_kill_r+0x1c>
 80097fa:	6023      	str	r3, [r4, #0]
 80097fc:	bd38      	pop	{r3, r4, r5, pc}
 80097fe:	bf00      	nop
 8009800:	20000480 	.word	0x20000480

08009804 <_getpid_r>:
 8009804:	f7f7 be12 	b.w	800142c <_getpid>

08009808 <__swhatbuf_r>:
 8009808:	b570      	push	{r4, r5, r6, lr}
 800980a:	460c      	mov	r4, r1
 800980c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009810:	2900      	cmp	r1, #0
 8009812:	b096      	sub	sp, #88	; 0x58
 8009814:	4615      	mov	r5, r2
 8009816:	461e      	mov	r6, r3
 8009818:	da0d      	bge.n	8009836 <__swhatbuf_r+0x2e>
 800981a:	89a3      	ldrh	r3, [r4, #12]
 800981c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009820:	f04f 0100 	mov.w	r1, #0
 8009824:	bf0c      	ite	eq
 8009826:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800982a:	2340      	movne	r3, #64	; 0x40
 800982c:	2000      	movs	r0, #0
 800982e:	6031      	str	r1, [r6, #0]
 8009830:	602b      	str	r3, [r5, #0]
 8009832:	b016      	add	sp, #88	; 0x58
 8009834:	bd70      	pop	{r4, r5, r6, pc}
 8009836:	466a      	mov	r2, sp
 8009838:	f000 f848 	bl	80098cc <_fstat_r>
 800983c:	2800      	cmp	r0, #0
 800983e:	dbec      	blt.n	800981a <__swhatbuf_r+0x12>
 8009840:	9901      	ldr	r1, [sp, #4]
 8009842:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009846:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800984a:	4259      	negs	r1, r3
 800984c:	4159      	adcs	r1, r3
 800984e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009852:	e7eb      	b.n	800982c <__swhatbuf_r+0x24>

08009854 <__smakebuf_r>:
 8009854:	898b      	ldrh	r3, [r1, #12]
 8009856:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009858:	079d      	lsls	r5, r3, #30
 800985a:	4606      	mov	r6, r0
 800985c:	460c      	mov	r4, r1
 800985e:	d507      	bpl.n	8009870 <__smakebuf_r+0x1c>
 8009860:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009864:	6023      	str	r3, [r4, #0]
 8009866:	6123      	str	r3, [r4, #16]
 8009868:	2301      	movs	r3, #1
 800986a:	6163      	str	r3, [r4, #20]
 800986c:	b002      	add	sp, #8
 800986e:	bd70      	pop	{r4, r5, r6, pc}
 8009870:	ab01      	add	r3, sp, #4
 8009872:	466a      	mov	r2, sp
 8009874:	f7ff ffc8 	bl	8009808 <__swhatbuf_r>
 8009878:	9900      	ldr	r1, [sp, #0]
 800987a:	4605      	mov	r5, r0
 800987c:	4630      	mov	r0, r6
 800987e:	f7fd fbc7 	bl	8007010 <_malloc_r>
 8009882:	b948      	cbnz	r0, 8009898 <__smakebuf_r+0x44>
 8009884:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009888:	059a      	lsls	r2, r3, #22
 800988a:	d4ef      	bmi.n	800986c <__smakebuf_r+0x18>
 800988c:	f023 0303 	bic.w	r3, r3, #3
 8009890:	f043 0302 	orr.w	r3, r3, #2
 8009894:	81a3      	strh	r3, [r4, #12]
 8009896:	e7e3      	b.n	8009860 <__smakebuf_r+0xc>
 8009898:	89a3      	ldrh	r3, [r4, #12]
 800989a:	6020      	str	r0, [r4, #0]
 800989c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098a0:	81a3      	strh	r3, [r4, #12]
 80098a2:	9b00      	ldr	r3, [sp, #0]
 80098a4:	6163      	str	r3, [r4, #20]
 80098a6:	9b01      	ldr	r3, [sp, #4]
 80098a8:	6120      	str	r0, [r4, #16]
 80098aa:	b15b      	cbz	r3, 80098c4 <__smakebuf_r+0x70>
 80098ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098b0:	4630      	mov	r0, r6
 80098b2:	f000 f81d 	bl	80098f0 <_isatty_r>
 80098b6:	b128      	cbz	r0, 80098c4 <__smakebuf_r+0x70>
 80098b8:	89a3      	ldrh	r3, [r4, #12]
 80098ba:	f023 0303 	bic.w	r3, r3, #3
 80098be:	f043 0301 	orr.w	r3, r3, #1
 80098c2:	81a3      	strh	r3, [r4, #12]
 80098c4:	89a3      	ldrh	r3, [r4, #12]
 80098c6:	431d      	orrs	r5, r3
 80098c8:	81a5      	strh	r5, [r4, #12]
 80098ca:	e7cf      	b.n	800986c <__smakebuf_r+0x18>

080098cc <_fstat_r>:
 80098cc:	b538      	push	{r3, r4, r5, lr}
 80098ce:	4d07      	ldr	r5, [pc, #28]	; (80098ec <_fstat_r+0x20>)
 80098d0:	2300      	movs	r3, #0
 80098d2:	4604      	mov	r4, r0
 80098d4:	4608      	mov	r0, r1
 80098d6:	4611      	mov	r1, r2
 80098d8:	602b      	str	r3, [r5, #0]
 80098da:	f7f7 fe0e 	bl	80014fa <_fstat>
 80098de:	1c43      	adds	r3, r0, #1
 80098e0:	d102      	bne.n	80098e8 <_fstat_r+0x1c>
 80098e2:	682b      	ldr	r3, [r5, #0]
 80098e4:	b103      	cbz	r3, 80098e8 <_fstat_r+0x1c>
 80098e6:	6023      	str	r3, [r4, #0]
 80098e8:	bd38      	pop	{r3, r4, r5, pc}
 80098ea:	bf00      	nop
 80098ec:	20000480 	.word	0x20000480

080098f0 <_isatty_r>:
 80098f0:	b538      	push	{r3, r4, r5, lr}
 80098f2:	4d06      	ldr	r5, [pc, #24]	; (800990c <_isatty_r+0x1c>)
 80098f4:	2300      	movs	r3, #0
 80098f6:	4604      	mov	r4, r0
 80098f8:	4608      	mov	r0, r1
 80098fa:	602b      	str	r3, [r5, #0]
 80098fc:	f7f7 fe0d 	bl	800151a <_isatty>
 8009900:	1c43      	adds	r3, r0, #1
 8009902:	d102      	bne.n	800990a <_isatty_r+0x1a>
 8009904:	682b      	ldr	r3, [r5, #0]
 8009906:	b103      	cbz	r3, 800990a <_isatty_r+0x1a>
 8009908:	6023      	str	r3, [r4, #0]
 800990a:	bd38      	pop	{r3, r4, r5, pc}
 800990c:	20000480 	.word	0x20000480

08009910 <_init>:
 8009910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009912:	bf00      	nop
 8009914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009916:	bc08      	pop	{r3}
 8009918:	469e      	mov	lr, r3
 800991a:	4770      	bx	lr

0800991c <_fini>:
 800991c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800991e:	bf00      	nop
 8009920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009922:	bc08      	pop	{r3}
 8009924:	469e      	mov	lr, r3
 8009926:	4770      	bx	lr
