
C:\Users\nimal\Atollic\TrueSTUDIO\ARM_workspace_7.1\gpio_set_interrupt\Debug\gpio_set_interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000233c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  080024cc  080024cc  000124cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080025b0  080025b0  000125b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080025b4  080025b4  000125b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  080025b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
  7 .bss          00000034  20000068  20000068  00020068  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000009c  2000009c  00020068  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 10 .debug_line   0000233e  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00005592  00000000  00000000  000223d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000134a  00000000  00000000  00027968  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000003e0  00000000  00000000  00028cb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000005b0  00000000  00000000  00029098  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0000137b  00000000  00000000  00029648  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000015e2  00000000  00000000  0002a9c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  0002bfa5  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001150  00000000  00000000  0002c024  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         0000009c  00000000  00000000  0002d174  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000014d  00000000  00000000  0002d210  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080024b4 	.word	0x080024b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080024b4 	.word	0x080024b4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000270:	f8df d034 	ldr.w	sp, [pc, #52]	; 80002a8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000274:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000276:	e003      	b.n	8000280 <LoopCopyDataInit>

08000278 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000278:	4b0c      	ldr	r3, [pc, #48]	; (80002ac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800027a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800027c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800027e:	3104      	adds	r1, #4

08000280 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000280:	480b      	ldr	r0, [pc, #44]	; (80002b0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000282:	4b0c      	ldr	r3, [pc, #48]	; (80002b4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000284:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000286:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000288:	d3f6      	bcc.n	8000278 <CopyDataInit>
	ldr	r2, =_sbss
 800028a:	4a0b      	ldr	r2, [pc, #44]	; (80002b8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800028c:	e002      	b.n	8000294 <LoopFillZerobss>

0800028e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800028e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000290:	f842 3b04 	str.w	r3, [r2], #4

08000294 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000294:	4b09      	ldr	r3, [pc, #36]	; (80002bc <LoopForever+0x16>)
	cmp	r2, r3
 8000296:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000298:	d3f9      	bcc.n	800028e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800029a:	f000 ff93 	bl	80011c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800029e:	f000 ffc5 	bl	800122c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80002a2:	f000 fe93 	bl	8000fcc <main>

080002a6 <LoopForever>:

LoopForever:
    b LoopForever
 80002a6:	e7fe      	b.n	80002a6 <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80002a8:	2000a000 	.word	0x2000a000
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 80002ac:	080025b8 	.word	0x080025b8
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 80002b0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80002b4:	20000068 	.word	0x20000068
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 80002b8:	20000068 	.word	0x20000068
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 80002bc:	2000009c 	.word	0x2000009c

080002c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80002c0:	e7fe      	b.n	80002c0 <ADC1_2_IRQHandler>
	...

080002c4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002c4:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000);
 80002c6:	4b08      	ldr	r3, [pc, #32]	; (80002e8 <HAL_InitTick+0x24>)
  *         implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80002c8:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000);
 80002ca:	6818      	ldr	r0, [r3, #0]
 80002cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002d0:	fbb0 f0f3 	udiv	r0, r0, r3
 80002d4:	f000 f88a 	bl	80003ec <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80002d8:	2200      	movs	r2, #0
 80002da:	4621      	mov	r1, r4
 80002dc:	f04f 30ff 	mov.w	r0, #4294967295
 80002e0:	f000 f844 	bl	800036c <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 80002e4:	2000      	movs	r0, #0
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	20000000 	.word	0x20000000

080002ec <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002ec:	4a07      	ldr	r2, [pc, #28]	; (800030c <HAL_Init+0x20>)
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80002ee:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002f0:	6813      	ldr	r3, [r2, #0]
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002f8:	2003      	movs	r0, #3
 80002fa:	f000 f825 	bl	8000348 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80002fe:	2000      	movs	r0, #0
 8000300:	f7ff ffe0 	bl	80002c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000304:	f000 fefa 	bl	80010fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8000308:	2000      	movs	r0, #0
 800030a:	bd08      	pop	{r3, pc}
 800030c:	40022000 	.word	0x40022000

08000310 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000310:	4a02      	ldr	r2, [pc, #8]	; (800031c <HAL_IncTick+0xc>)
 8000312:	6813      	ldr	r3, [r2, #0]
 8000314:	3301      	adds	r3, #1
 8000316:	6013      	str	r3, [r2, #0]
 8000318:	4770      	bx	lr
 800031a:	bf00      	nop
 800031c:	20000094 	.word	0x20000094

08000320 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000320:	4b01      	ldr	r3, [pc, #4]	; (8000328 <HAL_GetTick+0x8>)
 8000322:	6818      	ldr	r0, [r3, #0]
}
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	20000094 	.word	0x20000094

0800032c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 800032c:	b513      	push	{r0, r1, r4, lr}
 800032e:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000330:	f7ff fff6 	bl	8000320 <HAL_GetTick>
 8000334:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8000336:	f7ff fff3 	bl	8000320 <HAL_GetTick>
 800033a:	9b01      	ldr	r3, [sp, #4]
 800033c:	1b00      	subs	r0, r0, r4
 800033e:	4298      	cmp	r0, r3
 8000340:	d3f9      	bcc.n	8000336 <HAL_Delay+0xa>
  {
  }
}
 8000342:	b002      	add	sp, #8
 8000344:	bd10      	pop	{r4, pc}
	...

08000348 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000348:	4a07      	ldr	r2, [pc, #28]	; (8000368 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800034a:	68d3      	ldr	r3, [r2, #12]
 800034c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000350:	041b      	lsls	r3, r3, #16
 8000352:	0c1b      	lsrs	r3, r3, #16
 8000354:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000358:	0200      	lsls	r0, r0, #8
 800035a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800035e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8000362:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8000364:	60d3      	str	r3, [r2, #12]
 8000366:	4770      	bx	lr
 8000368:	e000ed00 	.word	0xe000ed00

0800036c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800036c:	4b17      	ldr	r3, [pc, #92]	; (80003cc <HAL_NVIC_SetPriority+0x60>)
 800036e:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000370:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000374:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000376:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800037a:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800037c:	2c04      	cmp	r4, #4
 800037e:	bf28      	it	cs
 8000380:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000382:	2d06      	cmp	r5, #6

  return (
 8000384:	f04f 0501 	mov.w	r5, #1
 8000388:	fa05 f404 	lsl.w	r4, r5, r4
 800038c:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000390:	bf8c      	ite	hi
 8000392:	3b03      	subhi	r3, #3
 8000394:	2300      	movls	r3, #0

  return (
 8000396:	400c      	ands	r4, r1
 8000398:	409c      	lsls	r4, r3
 800039a:	fa05 f303 	lsl.w	r3, r5, r3
 800039e:	3b01      	subs	r3, #1
 80003a0:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80003a2:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80003a4:	ea42 0204 	orr.w	r2, r2, r4
 80003a8:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003ac:	bfaf      	iteee	ge
 80003ae:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003b2:	f000 000f 	andlt.w	r0, r0, #15
 80003b6:	4b06      	ldrlt	r3, [pc, #24]	; (80003d0 <HAL_NVIC_SetPriority+0x64>)
 80003b8:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003ba:	bfa5      	ittet	ge
 80003bc:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80003c0:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003c2:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003c4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80003c8:	bd30      	pop	{r4, r5, pc}
 80003ca:	bf00      	nop
 80003cc:	e000ed00 	.word	0xe000ed00
 80003d0:	e000ed14 	.word	0xe000ed14

080003d4 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80003d4:	0942      	lsrs	r2, r0, #5
 80003d6:	2301      	movs	r3, #1
 80003d8:	f000 001f 	and.w	r0, r0, #31
 80003dc:	fa03 f000 	lsl.w	r0, r3, r0
 80003e0:	4b01      	ldr	r3, [pc, #4]	; (80003e8 <HAL_NVIC_EnableIRQ+0x14>)
 80003e2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80003e6:	4770      	bx	lr
 80003e8:	e000e100 	.word	0xe000e100

080003ec <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003ec:	3801      	subs	r0, #1
 80003ee:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80003f2:	d20a      	bcs.n	800040a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003f4:	4b06      	ldr	r3, [pc, #24]	; (8000410 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003f6:	4a07      	ldr	r2, [pc, #28]	; (8000414 <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003f8:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003fa:	21f0      	movs	r1, #240	; 0xf0
 80003fc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000400:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000402:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000404:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000406:	601a      	str	r2, [r3, #0]
 8000408:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 800040a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	e000e010 	.word	0xe000e010
 8000414:	e000ed00 	.word	0xe000ed00

08000418 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000418:	4b04      	ldr	r3, [pc, #16]	; (800042c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800041a:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800041c:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800041e:	bf0c      	ite	eq
 8000420:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000424:	f022 0204 	bicne.w	r2, r2, #4
 8000428:	601a      	str	r2, [r3, #0]
 800042a:	4770      	bx	lr
 800042c:	e000e010 	.word	0xe000e010

08000430 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000430:	4770      	bx	lr

08000432 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000432:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8000434:	f7ff fffc 	bl	8000430 <HAL_SYSTICK_Callback>
 8000438:	bd08      	pop	{r3, pc}
	...

0800043c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800043c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000440:	f8df 9184 	ldr.w	r9, [pc, #388]	; 80005c8 <HAL_GPIO_Init+0x18c>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000444:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000446:	f8df 8184 	ldr.w	r8, [pc, #388]	; 80005cc <HAL_GPIO_Init+0x190>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800044a:	b085      	sub	sp, #20
 800044c:	464c      	mov	r4, r9
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800044e:	9301      	str	r3, [sp, #4]
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00;
 8000450:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000452:	9a01      	ldr	r2, [sp, #4]
 8000454:	40da      	lsrs	r2, r3
 8000456:	f000 80b1 	beq.w	80005bc <HAL_GPIO_Init+0x180>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800045a:	2201      	movs	r2, #1
 800045c:	fa02 fa03 	lsl.w	sl, r2, r3

    if(iocurrent)
 8000460:	9a01      	ldr	r2, [sp, #4]
 8000462:	ea12 060a 	ands.w	r6, r2, sl
 8000466:	f000 80a7 	beq.w	80005b8 <HAL_GPIO_Init+0x17c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800046a:	684a      	ldr	r2, [r1, #4]
 800046c:	f022 0e10 	bic.w	lr, r2, #16
 8000470:	f1be 0f02 	cmp.w	lr, #2
 8000474:	d114      	bne.n	80004a0 <HAL_GPIO_Init+0x64>
 8000476:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 800047a:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800047e:	f003 0b07 	and.w	fp, r3, #7
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000482:	f8dc 7020 	ldr.w	r7, [ip, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000486:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800048a:	250f      	movs	r5, #15
 800048c:	fa05 f50b 	lsl.w	r5, r5, fp
 8000490:	ea27 0505 	bic.w	r5, r7, r5
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000494:	690f      	ldr	r7, [r1, #16]
 8000496:	fa07 f70b 	lsl.w	r7, r7, fp
 800049a:	432f      	orrs	r7, r5
        GPIOx->AFR[position >> 3] = temp;
 800049c:	f8cc 7020 	str.w	r7, [ip, #32]
 80004a0:	ea4f 0b43 	mov.w	fp, r3, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80004a4:	2703      	movs	r7, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80004a6:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80004a8:	fa07 fc0b 	lsl.w	ip, r7, fp
 80004ac:	ea6f 0c0c 	mvn.w	ip, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80004b0:	4017      	ands	r7, r2
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80004b2:	ea05 050c 	and.w	r5, r5, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80004b6:	fa07 f70b 	lsl.w	r7, r7, fp
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80004ba:	f10e 3eff 	add.w	lr, lr, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80004be:	433d      	orrs	r5, r7
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80004c0:	f1be 0f01 	cmp.w	lr, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;
 80004c4:	6005      	str	r5, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80004c6:	d810      	bhi.n	80004ea <HAL_GPIO_Init+0xae>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80004c8:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
        temp |= (GPIO_Init->Speed << (position * 2));
 80004ca:	68cf      	ldr	r7, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80004cc:	ea0c 0505 	and.w	r5, ip, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 80004d0:	fa07 f70b 	lsl.w	r7, r7, fp
 80004d4:	432f      	orrs	r7, r5
        GPIOx->OSPEEDR = temp;
 80004d6:	6087      	str	r7, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80004d8:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80004da:	ea25 0a0a 	bic.w	sl, r5, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80004de:	f3c2 1500 	ubfx	r5, r2, #4, #1
 80004e2:	409d      	lsls	r5, r3
 80004e4:	ea45 050a 	orr.w	r5, r5, sl
        GPIOx->OTYPER = temp;
 80004e8:	6045      	str	r5, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80004ea:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80004ec:	ea0c 0c05 	and.w	ip, ip, r5
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80004f0:	688d      	ldr	r5, [r1, #8]
 80004f2:	fa05 f50b 	lsl.w	r5, r5, fp
 80004f6:	ea45 050c 	orr.w	r5, r5, ip
      GPIOx->PUPDR = temp;
 80004fa:	60c5      	str	r5, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80004fc:	00d5      	lsls	r5, r2, #3
 80004fe:	d55b      	bpl.n	80005b8 <HAL_GPIO_Init+0x17c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000500:	f8d8 5018 	ldr.w	r5, [r8, #24]
 8000504:	f045 0501 	orr.w	r5, r5, #1
 8000508:	f8c8 5018 	str.w	r5, [r8, #24]
 800050c:	f8d8 5018 	ldr.w	r5, [r8, #24]
 8000510:	f023 0e03 	bic.w	lr, r3, #3
 8000514:	f10e 4e80 	add.w	lr, lr, #1073741824	; 0x40000000
 8000518:	f005 0501 	and.w	r5, r5, #1
 800051c:	f50e 3e80 	add.w	lr, lr, #65536	; 0x10000
 8000520:	9503      	str	r5, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000522:	f003 0c03 	and.w	ip, r3, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000526:	9d03      	ldr	r5, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000528:	f8de 5008 	ldr.w	r5, [lr, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800052c:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000530:	270f      	movs	r7, #15
 8000532:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8000536:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800053a:	ea25 0507 	bic.w	r5, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 800053e:	d011      	beq.n	8000564 <HAL_GPIO_Init+0x128>
 8000540:	4f20      	ldr	r7, [pc, #128]	; (80005c4 <HAL_GPIO_Init+0x188>)
 8000542:	42b8      	cmp	r0, r7
 8000544:	d010      	beq.n	8000568 <HAL_GPIO_Init+0x12c>
 8000546:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800054a:	42b8      	cmp	r0, r7
 800054c:	d00e      	beq.n	800056c <HAL_GPIO_Init+0x130>
 800054e:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8000552:	42b8      	cmp	r0, r7
 8000554:	d00c      	beq.n	8000570 <HAL_GPIO_Init+0x134>
 8000556:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800055a:	42b8      	cmp	r0, r7
 800055c:	bf14      	ite	ne
 800055e:	2705      	movne	r7, #5
 8000560:	2704      	moveq	r7, #4
 8000562:	e006      	b.n	8000572 <HAL_GPIO_Init+0x136>
 8000564:	2700      	movs	r7, #0
 8000566:	e004      	b.n	8000572 <HAL_GPIO_Init+0x136>
 8000568:	2701      	movs	r7, #1
 800056a:	e002      	b.n	8000572 <HAL_GPIO_Init+0x136>
 800056c:	2702      	movs	r7, #2
 800056e:	e000      	b.n	8000572 <HAL_GPIO_Init+0x136>
 8000570:	2703      	movs	r7, #3
 8000572:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000576:	ea4c 0505 	orr.w	r5, ip, r5
        SYSCFG->EXTICR[position >> 2] = temp;
 800057a:	f8ce 5008 	str.w	r5, [lr, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800057e:	f8d9 5000 	ldr.w	r5, [r9]
        temp &= ~((uint32_t)iocurrent);
 8000582:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000584:	f412 3f80 	tst.w	r2, #65536	; 0x10000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8000588:	bf0c      	ite	eq
 800058a:	403d      	andeq	r5, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 800058c:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 800058e:	6025      	str	r5, [r4, #0]

        temp = EXTI->EMR;
 8000590:	6865      	ldr	r5, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000592:	f412 3f00 	tst.w	r2, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8000596:	bf0c      	ite	eq
 8000598:	403d      	andeq	r5, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 800059a:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 800059c:	6065      	str	r5, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800059e:	68a5      	ldr	r5, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80005a0:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 80005a4:	bf0c      	ite	eq
 80005a6:	403d      	andeq	r5, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 80005a8:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 80005aa:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 80005ac:	68e5      	ldr	r5, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80005ae:	0292      	lsls	r2, r2, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 80005b0:	bf54      	ite	pl
 80005b2:	403d      	andpl	r5, r7
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 80005b4:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 80005b6:	60e5      	str	r5, [r4, #12]
      }
    }
    
    position++;
 80005b8:	3301      	adds	r3, #1
 80005ba:	e74a      	b.n	8000452 <HAL_GPIO_Init+0x16>
  }
}
 80005bc:	b005      	add	sp, #20
 80005be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80005c2:	bf00      	nop
 80005c4:	48000400 	.word	0x48000400
 80005c8:	40010400 	.word	0x40010400
 80005cc:	40021000 	.word	0x40021000

080005d0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80005d0:	b10a      	cbz	r2, 80005d6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80005d2:	6181      	str	r1, [r0, #24]
 80005d4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80005d6:	6281      	str	r1, [r0, #40]	; 0x28
 80005d8:	4770      	bx	lr

080005da <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80005da:	4770      	bx	lr

080005dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80005dc:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80005de:	4b04      	ldr	r3, [pc, #16]	; (80005f0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 80005e0:	6959      	ldr	r1, [r3, #20]
 80005e2:	4201      	tst	r1, r0
 80005e4:	d002      	beq.n	80005ec <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80005e6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80005e8:	f7ff fff7 	bl	80005da <HAL_GPIO_EXTI_Callback>
 80005ec:	bd08      	pop	{r3, pc}
 80005ee:	bf00      	nop
 80005f0:	40010400 	.word	0x40010400

080005f4 <HAL_PWR_PVDCallback>:
/**
  * @brief PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 80005f4:	4770      	bx	lr
	...

080005f8 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 80005f8:	b510      	push	{r4, lr}
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 80005fa:	4c05      	ldr	r4, [pc, #20]	; (8000610 <HAL_PWR_PVD_IRQHandler+0x18>)
 80005fc:	6963      	ldr	r3, [r4, #20]
 80005fe:	03db      	lsls	r3, r3, #15
 8000600:	d504      	bpl.n	800060c <HAL_PWR_PVD_IRQHandler+0x14>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8000602:	f7ff fff7 	bl	80005f4 <HAL_PWR_PVDCallback>

    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8000606:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800060a:	6163      	str	r3, [r4, #20]
 800060c:	bd10      	pop	{r4, pc}
 800060e:	bf00      	nop
 8000610:	40010400 	.word	0x40010400

08000614 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000614:	6803      	ldr	r3, [r0, #0]
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000616:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800061a:	07de      	lsls	r6, r3, #31
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800061c:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800061e:	d403      	bmi.n	8000628 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000620:	682b      	ldr	r3, [r5, #0]
 8000622:	079c      	lsls	r4, r3, #30
 8000624:	d471      	bmi.n	800070a <HAL_RCC_OscConfig+0xf6>
 8000626:	e0f0      	b.n	800080a <HAL_RCC_OscConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000628:	4cb3      	ldr	r4, [pc, #716]	; (80008f8 <HAL_RCC_OscConfig+0x2e4>)
 800062a:	6863      	ldr	r3, [r4, #4]
 800062c:	f003 030c 	and.w	r3, r3, #12
 8000630:	2b04      	cmp	r3, #4
 8000632:	d007      	beq.n	8000644 <HAL_RCC_OscConfig+0x30>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000634:	6863      	ldr	r3, [r4, #4]
 8000636:	f003 030c 	and.w	r3, r3, #12
 800063a:	2b08      	cmp	r3, #8
 800063c:	d116      	bne.n	800066c <HAL_RCC_OscConfig+0x58>
 800063e:	6863      	ldr	r3, [r4, #4]
 8000640:	03d8      	lsls	r0, r3, #15
 8000642:	d513      	bpl.n	800066c <HAL_RCC_OscConfig+0x58>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000644:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000648:	fa93 f2a3 	rbit	r2, r3
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800064c:	6822      	ldr	r2, [r4, #0]
 800064e:	fa93 f3a3 	rbit	r3, r3
 8000652:	fab3 f383 	clz	r3, r3
 8000656:	f003 031f 	and.w	r3, r3, #31
 800065a:	fa22 f303 	lsr.w	r3, r2, r3
 800065e:	07d9      	lsls	r1, r3, #31
 8000660:	d5de      	bpl.n	8000620 <HAL_RCC_OscConfig+0xc>
 8000662:	686b      	ldr	r3, [r5, #4]
 8000664:	2b00      	cmp	r3, #0
 8000666:	d1db      	bne.n	8000620 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8000668:	2001      	movs	r0, #1
 800066a:	e233      	b.n	8000ad4 <HAL_RCC_OscConfig+0x4c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800066c:	686b      	ldr	r3, [r5, #4]
 800066e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000672:	d007      	beq.n	8000684 <HAL_RCC_OscConfig+0x70>
 8000674:	6822      	ldr	r2, [r4, #0]
 8000676:	b14b      	cbz	r3, 800068c <HAL_RCC_OscConfig+0x78>
 8000678:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800067c:	d106      	bne.n	800068c <HAL_RCC_OscConfig+0x78>
 800067e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000682:	6022      	str	r2, [r4, #0]
 8000684:	6822      	ldr	r2, [r4, #0]
 8000686:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800068a:	e005      	b.n	8000698 <HAL_RCC_OscConfig+0x84>
 800068c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000690:	6022      	str	r2, [r4, #0]
 8000692:	6822      	ldr	r2, [r4, #0]
 8000694:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000698:	6022      	str	r2, [r4, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800069a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800069c:	f022 010f 	bic.w	r1, r2, #15
 80006a0:	68aa      	ldr	r2, [r5, #8]
 80006a2:	430a      	orrs	r2, r1
 80006a4:	62e2      	str	r2, [r4, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80006a6:	b1c3      	cbz	r3, 80006da <HAL_RCC_OscConfig+0xc6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80006a8:	f7ff fe3a 	bl	8000320 <HAL_GetTick>
 80006ac:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 80006b0:	4607      	mov	r7, r0
 80006b2:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80006b6:	6822      	ldr	r2, [r4, #0]
 80006b8:	fa96 f3a6 	rbit	r3, r6
 80006bc:	fab3 f383 	clz	r3, r3
 80006c0:	f003 031f 	and.w	r3, r3, #31
 80006c4:	fa22 f303 	lsr.w	r3, r2, r3
 80006c8:	07da      	lsls	r2, r3, #31
 80006ca:	d4a9      	bmi.n	8000620 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80006cc:	f7ff fe28 	bl	8000320 <HAL_GetTick>
 80006d0:	1bc0      	subs	r0, r0, r7
 80006d2:	2864      	cmp	r0, #100	; 0x64
 80006d4:	d9ed      	bls.n	80006b2 <HAL_RCC_OscConfig+0x9e>
          {
            return HAL_TIMEOUT;
 80006d6:	2003      	movs	r0, #3
 80006d8:	e1fc      	b.n	8000ad4 <HAL_RCC_OscConfig+0x4c0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80006da:	f7ff fe21 	bl	8000320 <HAL_GetTick>
 80006de:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 80006e2:	4607      	mov	r7, r0
 80006e4:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80006e8:	6822      	ldr	r2, [r4, #0]
 80006ea:	fa96 f3a6 	rbit	r3, r6
 80006ee:	fab3 f383 	clz	r3, r3
 80006f2:	f003 031f 	and.w	r3, r3, #31
 80006f6:	fa22 f303 	lsr.w	r3, r2, r3
 80006fa:	07db      	lsls	r3, r3, #31
 80006fc:	d590      	bpl.n	8000620 <HAL_RCC_OscConfig+0xc>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80006fe:	f7ff fe0f 	bl	8000320 <HAL_GetTick>
 8000702:	1bc0      	subs	r0, r0, r7
 8000704:	2864      	cmp	r0, #100	; 0x64
 8000706:	d9ed      	bls.n	80006e4 <HAL_RCC_OscConfig+0xd0>
 8000708:	e7e5      	b.n	80006d6 <HAL_RCC_OscConfig+0xc2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800070a:	4c7b      	ldr	r4, [pc, #492]	; (80008f8 <HAL_RCC_OscConfig+0x2e4>)
 800070c:	6863      	ldr	r3, [r4, #4]
 800070e:	f013 0f0c 	tst.w	r3, #12
 8000712:	d007      	beq.n	8000724 <HAL_RCC_OscConfig+0x110>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000714:	6863      	ldr	r3, [r4, #4]
 8000716:	f003 030c 	and.w	r3, r3, #12
 800071a:	2b08      	cmp	r3, #8
 800071c:	d121      	bne.n	8000762 <HAL_RCC_OscConfig+0x14e>
 800071e:	6863      	ldr	r3, [r4, #4]
 8000720:	03d8      	lsls	r0, r3, #15
 8000722:	d41e      	bmi.n	8000762 <HAL_RCC_OscConfig+0x14e>
 8000724:	2302      	movs	r3, #2
 8000726:	fa93 f2a3 	rbit	r2, r3
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800072a:	6822      	ldr	r2, [r4, #0]
 800072c:	fa93 f3a3 	rbit	r3, r3
 8000730:	fab3 f383 	clz	r3, r3
 8000734:	f003 031f 	and.w	r3, r3, #31
 8000738:	fa22 f303 	lsr.w	r3, r2, r3
 800073c:	07d9      	lsls	r1, r3, #31
 800073e:	d502      	bpl.n	8000746 <HAL_RCC_OscConfig+0x132>
 8000740:	692b      	ldr	r3, [r5, #16]
 8000742:	2b01      	cmp	r3, #1
 8000744:	d190      	bne.n	8000668 <HAL_RCC_OscConfig+0x54>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000746:	6823      	ldr	r3, [r4, #0]
 8000748:	22f8      	movs	r2, #248	; 0xf8
 800074a:	fa92 f2a2 	rbit	r2, r2
 800074e:	6969      	ldr	r1, [r5, #20]
 8000750:	fab2 f282 	clz	r2, r2
 8000754:	fa01 f202 	lsl.w	r2, r1, r2
 8000758:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800075c:	4313      	orrs	r3, r2
 800075e:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000760:	e053      	b.n	800080a <HAL_RCC_OscConfig+0x1f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000762:	692a      	ldr	r2, [r5, #16]
 8000764:	2301      	movs	r3, #1
 8000766:	b37a      	cbz	r2, 80007c8 <HAL_RCC_OscConfig+0x1b4>
 8000768:	fa93 f2a3 	rbit	r2, r3
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800076c:	fab2 f282 	clz	r2, r2
 8000770:	0092      	lsls	r2, r2, #2
 8000772:	f102 4284 	add.w	r2, r2, #1107296256	; 0x42000000
 8000776:	f502 0284 	add.w	r2, r2, #4325376	; 0x420000
 800077a:	2602      	movs	r6, #2
 800077c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800077e:	f7ff fdcf 	bl	8000320 <HAL_GetTick>
 8000782:	4607      	mov	r7, r0
 8000784:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000788:	485b      	ldr	r0, [pc, #364]	; (80008f8 <HAL_RCC_OscConfig+0x2e4>)
 800078a:	6822      	ldr	r2, [r4, #0]
 800078c:	fa96 f3a6 	rbit	r3, r6
 8000790:	fab3 f383 	clz	r3, r3
 8000794:	f003 031f 	and.w	r3, r3, #31
 8000798:	fa22 f303 	lsr.w	r3, r2, r3
 800079c:	07da      	lsls	r2, r3, #31
 800079e:	d405      	bmi.n	80007ac <HAL_RCC_OscConfig+0x198>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80007a0:	f7ff fdbe 	bl	8000320 <HAL_GetTick>
 80007a4:	1bc0      	subs	r0, r0, r7
 80007a6:	2802      	cmp	r0, #2
 80007a8:	d9ec      	bls.n	8000784 <HAL_RCC_OscConfig+0x170>
 80007aa:	e794      	b.n	80006d6 <HAL_RCC_OscConfig+0xc2>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80007ac:	6803      	ldr	r3, [r0, #0]
 80007ae:	22f8      	movs	r2, #248	; 0xf8
 80007b0:	fa92 f2a2 	rbit	r2, r2
 80007b4:	6969      	ldr	r1, [r5, #20]
 80007b6:	fab2 f282 	clz	r2, r2
 80007ba:	fa01 f202 	lsl.w	r2, r1, r2
 80007be:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80007c2:	4313      	orrs	r3, r2
 80007c4:	6003      	str	r3, [r0, #0]
 80007c6:	e020      	b.n	800080a <HAL_RCC_OscConfig+0x1f6>
 80007c8:	fa93 f3a3 	rbit	r3, r3
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80007cc:	fab3 f383 	clz	r3, r3
 80007d0:	009b      	lsls	r3, r3, #2
 80007d2:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80007d6:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80007da:	2602      	movs	r6, #2
 80007dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80007de:	f7ff fd9f 	bl	8000320 <HAL_GetTick>
 80007e2:	4607      	mov	r7, r0
 80007e4:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80007e8:	6822      	ldr	r2, [r4, #0]
 80007ea:	fa96 f3a6 	rbit	r3, r6
 80007ee:	fab3 f383 	clz	r3, r3
 80007f2:	f003 031f 	and.w	r3, r3, #31
 80007f6:	fa22 f303 	lsr.w	r3, r2, r3
 80007fa:	07db      	lsls	r3, r3, #31
 80007fc:	d505      	bpl.n	800080a <HAL_RCC_OscConfig+0x1f6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80007fe:	f7ff fd8f 	bl	8000320 <HAL_GetTick>
 8000802:	1bc0      	subs	r0, r0, r7
 8000804:	2802      	cmp	r0, #2
 8000806:	d9ed      	bls.n	80007e4 <HAL_RCC_OscConfig+0x1d0>
 8000808:	e765      	b.n	80006d6 <HAL_RCC_OscConfig+0xc2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800080a:	682b      	ldr	r3, [r5, #0]
 800080c:	0718      	lsls	r0, r3, #28
 800080e:	d403      	bmi.n	8000818 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000810:	682b      	ldr	r3, [r5, #0]
 8000812:	0759      	lsls	r1, r3, #29
 8000814:	d447      	bmi.n	80008a6 <HAL_RCC_OscConfig+0x292>
 8000816:	e0da      	b.n	80009ce <HAL_RCC_OscConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000818:	69aa      	ldr	r2, [r5, #24]
 800081a:	4c37      	ldr	r4, [pc, #220]	; (80008f8 <HAL_RCC_OscConfig+0x2e4>)
 800081c:	4937      	ldr	r1, [pc, #220]	; (80008fc <HAL_RCC_OscConfig+0x2e8>)
 800081e:	2301      	movs	r3, #1
 8000820:	b302      	cbz	r2, 8000864 <HAL_RCC_OscConfig+0x250>
 8000822:	fa93 f2a3 	rbit	r2, r3
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000826:	fab2 f282 	clz	r2, r2
 800082a:	2602      	movs	r6, #2
 800082c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000830:	f7ff fd76 	bl	8000320 <HAL_GetTick>
 8000834:	4607      	mov	r7, r0
 8000836:	fa96 f3a6 	rbit	r3, r6
 800083a:	fa96 f3a6 	rbit	r3, r6
 800083e:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000842:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000844:	fa96 f3a6 	rbit	r3, r6
 8000848:	fab3 f383 	clz	r3, r3
 800084c:	f003 031f 	and.w	r3, r3, #31
 8000850:	fa22 f303 	lsr.w	r3, r2, r3
 8000854:	07da      	lsls	r2, r3, #31
 8000856:	d4db      	bmi.n	8000810 <HAL_RCC_OscConfig+0x1fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000858:	f7ff fd62 	bl	8000320 <HAL_GetTick>
 800085c:	1bc0      	subs	r0, r0, r7
 800085e:	2802      	cmp	r0, #2
 8000860:	d9e9      	bls.n	8000836 <HAL_RCC_OscConfig+0x222>
 8000862:	e738      	b.n	80006d6 <HAL_RCC_OscConfig+0xc2>
 8000864:	fa93 f3a3 	rbit	r3, r3
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000868:	fab3 f383 	clz	r3, r3
 800086c:	2602      	movs	r6, #2
 800086e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000872:	f7ff fd55 	bl	8000320 <HAL_GetTick>
 8000876:	4607      	mov	r7, r0
 8000878:	fa96 f3a6 	rbit	r3, r6
 800087c:	fa96 f3a6 	rbit	r3, r6
 8000880:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000884:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000886:	fa96 f3a6 	rbit	r3, r6
 800088a:	fab3 f383 	clz	r3, r3
 800088e:	f003 031f 	and.w	r3, r3, #31
 8000892:	fa22 f303 	lsr.w	r3, r2, r3
 8000896:	07db      	lsls	r3, r3, #31
 8000898:	d5ba      	bpl.n	8000810 <HAL_RCC_OscConfig+0x1fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800089a:	f7ff fd41 	bl	8000320 <HAL_GetTick>
 800089e:	1bc0      	subs	r0, r0, r7
 80008a0:	2802      	cmp	r0, #2
 80008a2:	d9e9      	bls.n	8000878 <HAL_RCC_OscConfig+0x264>
 80008a4:	e717      	b.n	80006d6 <HAL_RCC_OscConfig+0xc2>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80008a6:	4c14      	ldr	r4, [pc, #80]	; (80008f8 <HAL_RCC_OscConfig+0x2e4>)
 80008a8:	69e3      	ldr	r3, [r4, #28]
 80008aa:	00de      	lsls	r6, r3, #3
 80008ac:	d40a      	bmi.n	80008c4 <HAL_RCC_OscConfig+0x2b0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80008ae:	69e3      	ldr	r3, [r4, #28]
 80008b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008b4:	61e3      	str	r3, [r4, #28]
 80008b6:	69e3      	ldr	r3, [r4, #28]
 80008b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008bc:	9301      	str	r3, [sp, #4]
 80008be:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80008c0:	2701      	movs	r7, #1
 80008c2:	e000      	b.n	80008c6 <HAL_RCC_OscConfig+0x2b2>
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
  {
    FlagStatus       pwrclkchanged = RESET;
 80008c4:	2700      	movs	r7, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80008c6:	4e0e      	ldr	r6, [pc, #56]	; (8000900 <HAL_RCC_OscConfig+0x2ec>)
 80008c8:	6833      	ldr	r3, [r6, #0]
 80008ca:	05d8      	lsls	r0, r3, #23
 80008cc:	d503      	bpl.n	80008d6 <HAL_RCC_OscConfig+0x2c2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008ce:	68eb      	ldr	r3, [r5, #12]
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d117      	bne.n	8000904 <HAL_RCC_OscConfig+0x2f0>
 80008d4:	e02d      	b.n	8000932 <HAL_RCC_OscConfig+0x31e>
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80008d6:	6833      	ldr	r3, [r6, #0]
 80008d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008dc:	6033      	str	r3, [r6, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80008de:	f7ff fd1f 	bl	8000320 <HAL_GetTick>
 80008e2:	4680      	mov	r8, r0

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80008e4:	6833      	ldr	r3, [r6, #0]
 80008e6:	05d9      	lsls	r1, r3, #23
 80008e8:	d4f1      	bmi.n	80008ce <HAL_RCC_OscConfig+0x2ba>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80008ea:	f7ff fd19 	bl	8000320 <HAL_GetTick>
 80008ee:	ebc8 0000 	rsb	r0, r8, r0
 80008f2:	2864      	cmp	r0, #100	; 0x64
 80008f4:	d9f6      	bls.n	80008e4 <HAL_RCC_OscConfig+0x2d0>
 80008f6:	e6ee      	b.n	80006d6 <HAL_RCC_OscConfig+0xc2>
 80008f8:	40021000 	.word	0x40021000
 80008fc:	42420480 	.word	0x42420480
 8000900:	40007000 	.word	0x40007000
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000904:	b97b      	cbnz	r3, 8000926 <HAL_RCC_OscConfig+0x312>
 8000906:	6a23      	ldr	r3, [r4, #32]
 8000908:	f023 0301 	bic.w	r3, r3, #1
 800090c:	6223      	str	r3, [r4, #32]
 800090e:	6a23      	ldr	r3, [r4, #32]
 8000910:	f023 0304 	bic.w	r3, r3, #4
 8000914:	6223      	str	r3, [r4, #32]
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000916:	f7ff fd03 	bl	8000320 <HAL_GetTick>
 800091a:	2602      	movs	r6, #2
 800091c:	4681      	mov	r9, r0
 800091e:	46b0      	mov	r8, r6
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000920:	f241 3a88 	movw	sl, #5000	; 0x1388
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000924:	e039      	b.n	800099a <HAL_RCC_OscConfig+0x386>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000926:	2b05      	cmp	r3, #5
 8000928:	6a23      	ldr	r3, [r4, #32]
 800092a:	d106      	bne.n	800093a <HAL_RCC_OscConfig+0x326>
 800092c:	f043 0304 	orr.w	r3, r3, #4
 8000930:	6223      	str	r3, [r4, #32]
 8000932:	6a23      	ldr	r3, [r4, #32]
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	e005      	b.n	8000946 <HAL_RCC_OscConfig+0x332>
 800093a:	f023 0301 	bic.w	r3, r3, #1
 800093e:	6223      	str	r3, [r4, #32]
 8000940:	6a23      	ldr	r3, [r4, #32]
 8000942:	f023 0304 	bic.w	r3, r3, #4
 8000946:	6223      	str	r3, [r4, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000948:	f7ff fcea 	bl	8000320 <HAL_GetTick>
 800094c:	2602      	movs	r6, #2
 800094e:	4682      	mov	sl, r0
 8000950:	46b1      	mov	r9, r6
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000952:	f241 3888 	movw	r8, #5000	; 0x1388
 8000956:	fa96 f3a6 	rbit	r3, r6
 800095a:	fa96 f3a6 	rbit	r3, r6
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800095e:	b10b      	cbz	r3, 8000964 <HAL_RCC_OscConfig+0x350>
 8000960:	6a22      	ldr	r2, [r4, #32]
 8000962:	e002      	b.n	800096a <HAL_RCC_OscConfig+0x356>
 8000964:	fa96 f3a6 	rbit	r3, r6
 8000968:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800096a:	fa99 f3a9 	rbit	r3, r9
 800096e:	fab3 f383 	clz	r3, r3
 8000972:	f003 031f 	and.w	r3, r3, #31
 8000976:	fa22 f303 	lsr.w	r3, r2, r3
 800097a:	07da      	lsls	r2, r3, #31
 800097c:	d41d      	bmi.n	80009ba <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800097e:	f7ff fccf 	bl	8000320 <HAL_GetTick>
 8000982:	ebca 0000 	rsb	r0, sl, r0
 8000986:	4540      	cmp	r0, r8
 8000988:	d9e5      	bls.n	8000956 <HAL_RCC_OscConfig+0x342>
 800098a:	e6a4      	b.n	80006d6 <HAL_RCC_OscConfig+0xc2>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800098c:	f7ff fcc8 	bl	8000320 <HAL_GetTick>
 8000990:	ebc9 0000 	rsb	r0, r9, r0
 8000994:	4550      	cmp	r0, sl
 8000996:	f63f ae9e 	bhi.w	80006d6 <HAL_RCC_OscConfig+0xc2>
 800099a:	fa96 f3a6 	rbit	r3, r6
 800099e:	fa96 f3a6 	rbit	r3, r6
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80009a2:	b183      	cbz	r3, 80009c6 <HAL_RCC_OscConfig+0x3b2>
 80009a4:	6a22      	ldr	r2, [r4, #32]
 80009a6:	fa98 f3a8 	rbit	r3, r8
 80009aa:	fab3 f383 	clz	r3, r3
 80009ae:	f003 031f 	and.w	r3, r3, #31
 80009b2:	fa22 f303 	lsr.w	r3, r2, r3
 80009b6:	07db      	lsls	r3, r3, #31
 80009b8:	d4e8      	bmi.n	800098c <HAL_RCC_OscConfig+0x378>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80009ba:	b147      	cbz	r7, 80009ce <HAL_RCC_OscConfig+0x3ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80009bc:	69e3      	ldr	r3, [r4, #28]
 80009be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80009c2:	61e3      	str	r3, [r4, #28]
 80009c4:	e003      	b.n	80009ce <HAL_RCC_OscConfig+0x3ba>
 80009c6:	fa96 f3a6 	rbit	r3, r6
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80009ca:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80009cc:	e7eb      	b.n	80009a6 <HAL_RCC_OscConfig+0x392>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80009ce:	69ea      	ldr	r2, [r5, #28]
 80009d0:	b90a      	cbnz	r2, 80009d6 <HAL_RCC_OscConfig+0x3c2>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80009d2:	2000      	movs	r0, #0
 80009d4:	e07e      	b.n	8000ad4 <HAL_RCC_OscConfig+0x4c0>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80009d6:	4c41      	ldr	r4, [pc, #260]	; (8000adc <HAL_RCC_OscConfig+0x4c8>)
 80009d8:	6863      	ldr	r3, [r4, #4]
 80009da:	f003 030c 	and.w	r3, r3, #12
 80009de:	2b08      	cmp	r3, #8
 80009e0:	f43f ae42 	beq.w	8000668 <HAL_RCC_OscConfig+0x54>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80009e4:	2a02      	cmp	r2, #2
 80009e6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80009ea:	d150      	bne.n	8000a8e <HAL_RCC_OscConfig+0x47a>
 80009ec:	fa93 f3a3 	rbit	r3, r3
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80009f0:	fab3 f383 	clz	r3, r3
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80009fa:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80009fe:	2200      	movs	r2, #0
 8000a00:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a02:	f7ff fc8d 	bl	8000320 <HAL_GetTick>
 8000a06:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8000a0a:	4607      	mov	r7, r0
 8000a0c:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a10:	4932      	ldr	r1, [pc, #200]	; (8000adc <HAL_RCC_OscConfig+0x4c8>)
 8000a12:	6822      	ldr	r2, [r4, #0]
 8000a14:	fa96 f3a6 	rbit	r3, r6
 8000a18:	fab3 f383 	clz	r3, r3
 8000a1c:	f003 031f 	and.w	r3, r3, #31
 8000a20:	fa22 f303 	lsr.w	r3, r2, r3
 8000a24:	07d8      	lsls	r0, r3, #31
 8000a26:	d505      	bpl.n	8000a34 <HAL_RCC_OscConfig+0x420>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a28:	f7ff fc7a 	bl	8000320 <HAL_GetTick>
 8000a2c:	1bc0      	subs	r0, r0, r7
 8000a2e:	2802      	cmp	r0, #2
 8000a30:	d9ec      	bls.n	8000a0c <HAL_RCC_OscConfig+0x3f8>
 8000a32:	e650      	b.n	80006d6 <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000a34:	684b      	ldr	r3, [r1, #4]
 8000a36:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8000a38:	6a2a      	ldr	r2, [r5, #32]
 8000a3a:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8000a3e:	4302      	orrs	r2, r0
 8000a40:	4313      	orrs	r3, r2
 8000a42:	604b      	str	r3, [r1, #4]
 8000a44:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000a48:	fa93 f3a3 	rbit	r3, r3
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000a4c:	fab3 f383 	clz	r3, r3
 8000a50:	009b      	lsls	r3, r3, #2
 8000a52:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8000a56:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a5e:	f7ff fc5f 	bl	8000320 <HAL_GetTick>
 8000a62:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8000a66:	4606      	mov	r6, r0
 8000a68:	fa95 f3a5 	rbit	r3, r5
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a6c:	6822      	ldr	r2, [r4, #0]
 8000a6e:	fa95 f3a5 	rbit	r3, r5
 8000a72:	fab3 f383 	clz	r3, r3
 8000a76:	f003 031f 	and.w	r3, r3, #31
 8000a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8000a7e:	07da      	lsls	r2, r3, #31
 8000a80:	d4a7      	bmi.n	80009d2 <HAL_RCC_OscConfig+0x3be>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a82:	f7ff fc4d 	bl	8000320 <HAL_GetTick>
 8000a86:	1b80      	subs	r0, r0, r6
 8000a88:	2802      	cmp	r0, #2
 8000a8a:	d9ed      	bls.n	8000a68 <HAL_RCC_OscConfig+0x454>
 8000a8c:	e623      	b.n	80006d6 <HAL_RCC_OscConfig+0xc2>
 8000a8e:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000a92:	fab3 f383 	clz	r3, r3
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8000a9c:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000aa4:	f7ff fc3c 	bl	8000320 <HAL_GetTick>
 8000aa8:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8000aac:	4606      	mov	r6, r0
 8000aae:	fa95 f3a5 	rbit	r3, r5
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ab2:	6822      	ldr	r2, [r4, #0]
 8000ab4:	fa95 f3a5 	rbit	r3, r5
 8000ab8:	fab3 f383 	clz	r3, r3
 8000abc:	f003 031f 	and.w	r3, r3, #31
 8000ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8000ac4:	07db      	lsls	r3, r3, #31
 8000ac6:	d584      	bpl.n	80009d2 <HAL_RCC_OscConfig+0x3be>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ac8:	f7ff fc2a 	bl	8000320 <HAL_GetTick>
 8000acc:	1b80      	subs	r0, r0, r6
 8000ace:	2802      	cmp	r0, #2
 8000ad0:	d9ed      	bls.n	8000aae <HAL_RCC_OscConfig+0x49a>
 8000ad2:	e600      	b.n	80006d6 <HAL_RCC_OscConfig+0xc2>
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 8000ad4:	b002      	add	sp, #8
 8000ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ada:	bf00      	nop
 8000adc:	40021000 	.word	0x40021000

08000ae0 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
  uint32_t sysclockfreq = 0;
  
  tmpreg = RCC->CFGR;
 8000ae0:	4913      	ldr	r1, [pc, #76]	; (8000b30 <HAL_RCC_GetSysClockFreq+0x50>)
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000ae2:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
  uint32_t sysclockfreq = 0;
  
  tmpreg = RCC->CFGR;
 8000ae4:	684c      	ldr	r4, [r1, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000ae6:	f004 030c 	and.w	r3, r4, #12
 8000aea:	2b08      	cmp	r3, #8
 8000aec:	d11e      	bne.n	8000b2c <HAL_RCC_GetSysClockFreq+0x4c>
 8000aee:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8000af2:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8000af6:	f404 1270 	and.w	r2, r4, #3932160	; 0x3c0000
 8000afa:	fab3 f383 	clz	r3, r3
 8000afe:	fa22 f303 	lsr.w	r3, r2, r3
 8000b02:	4a0c      	ldr	r2, [pc, #48]	; (8000b34 <HAL_RCC_GetSysClockFreq+0x54>)
 8000b04:	5cd3      	ldrb	r3, [r2, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8000b06:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8000b08:	210f      	movs	r1, #15
 8000b0a:	fa91 f1a1 	rbit	r1, r1
 8000b0e:	fab1 f181 	clz	r1, r1
 8000b12:	f002 020f 	and.w	r2, r2, #15
 8000b16:	40ca      	lsrs	r2, r1
 8000b18:	4907      	ldr	r1, [pc, #28]	; (8000b38 <HAL_RCC_GetSysClockFreq+0x58>)
 8000b1a:	5c88      	ldrb	r0, [r1, r2]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8000b1c:	03e2      	lsls	r2, r4, #15
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1) * pllmul;
 8000b1e:	bf52      	itee	pl
 8000b20:	4806      	ldrpl	r0, [pc, #24]	; (8000b3c <HAL_RCC_GetSysClockFreq+0x5c>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8000b22:	4a07      	ldrmi	r2, [pc, #28]	; (8000b40 <HAL_RCC_GetSysClockFreq+0x60>)
 8000b24:	fbb2 f0f0 	udivmi	r0, r2, r0
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1) * pllmul;
 8000b28:	4358      	muls	r0, r3
 8000b2a:	bd10      	pop	{r4, pc}
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000b2c:	4804      	ldr	r0, [pc, #16]	; (8000b40 <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000b2e:	bd10      	pop	{r4, pc}
 8000b30:	40021000 	.word	0x40021000
 8000b34:	080024dc 	.word	0x080024dc
 8000b38:	080024cc 	.word	0x080024cc
 8000b3c:	003d0900 	.word	0x003d0900
 8000b40:	007a1200 	.word	0x007a1200

08000b44 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b44:	4a54      	ldr	r2, [pc, #336]	; (8000c98 <HAL_RCC_ClockConfig+0x154>)
 8000b46:	6813      	ldr	r3, [r2, #0]
 8000b48:	f003 0307 	and.w	r3, r3, #7
 8000b4c:	428b      	cmp	r3, r1
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000b4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b52:	4606      	mov	r6, r0
 8000b54:	460d      	mov	r5, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b56:	d30a      	bcc.n	8000b6e <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000b58:	6831      	ldr	r1, [r6, #0]
 8000b5a:	078c      	lsls	r4, r1, #30
 8000b5c:	d514      	bpl.n	8000b88 <HAL_RCC_ClockConfig+0x44>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000b5e:	484f      	ldr	r0, [pc, #316]	; (8000c9c <HAL_RCC_ClockConfig+0x158>)
 8000b60:	6843      	ldr	r3, [r0, #4]
 8000b62:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000b66:	68b3      	ldr	r3, [r6, #8]
 8000b68:	4313      	orrs	r3, r2
 8000b6a:	6043      	str	r3, [r0, #4]
 8000b6c:	e00c      	b.n	8000b88 <HAL_RCC_ClockConfig+0x44>

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b6e:	6813      	ldr	r3, [r2, #0]
 8000b70:	f023 0307 	bic.w	r3, r3, #7
 8000b74:	430b      	orrs	r3, r1
 8000b76:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b78:	6813      	ldr	r3, [r2, #0]
 8000b7a:	f003 0307 	and.w	r3, r3, #7
 8000b7e:	4299      	cmp	r1, r3
 8000b80:	d0ea      	beq.n	8000b58 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8000b82:	2001      	movs	r0, #1
 8000b84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000b88:	07c8      	lsls	r0, r1, #31
 8000b8a:	d406      	bmi.n	8000b9a <HAL_RCC_ClockConfig+0x56>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b8c:	4a42      	ldr	r2, [pc, #264]	; (8000c98 <HAL_RCC_ClockConfig+0x154>)
 8000b8e:	6813      	ldr	r3, [r2, #0]
 8000b90:	f003 0307 	and.w	r3, r3, #7
 8000b94:	429d      	cmp	r5, r3
 8000b96:	d34a      	bcc.n	8000c2e <HAL_RCC_ClockConfig+0xea>
 8000b98:	e053      	b.n	8000c42 <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b9a:	6872      	ldr	r2, [r6, #4]
 8000b9c:	4c3f      	ldr	r4, [pc, #252]	; (8000c9c <HAL_RCC_ClockConfig+0x158>)
 8000b9e:	2a01      	cmp	r2, #1
 8000ba0:	d102      	bne.n	8000ba8 <HAL_RCC_ClockConfig+0x64>
 8000ba2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ba6:	e004      	b.n	8000bb2 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ba8:	2a02      	cmp	r2, #2
 8000baa:	bf0c      	ite	eq
 8000bac:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8000bb0:	2302      	movne	r3, #2
 8000bb2:	fa93 f1a3 	rbit	r1, r3
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bb6:	6821      	ldr	r1, [r4, #0]
 8000bb8:	fa93 f3a3 	rbit	r3, r3
 8000bbc:	fab3 f383 	clz	r3, r3
 8000bc0:	f003 031f 	and.w	r3, r3, #31
 8000bc4:	fa21 f303 	lsr.w	r3, r1, r3
 8000bc8:	07d9      	lsls	r1, r3, #31
 8000bca:	d5da      	bpl.n	8000b82 <HAL_RCC_ClockConfig+0x3e>
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000bcc:	6863      	ldr	r3, [r4, #4]
 8000bce:	f023 0303 	bic.w	r3, r3, #3
 8000bd2:	431a      	orrs	r2, r3
 8000bd4:	6062      	str	r2, [r4, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000bd6:	f7ff fba3 	bl	8000320 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000bda:	6873      	ldr	r3, [r6, #4]
 8000bdc:	2b01      	cmp	r3, #1
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000bde:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000be0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000be4:	d10c      	bne.n	8000c00 <HAL_RCC_ClockConfig+0xbc>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000be6:	6863      	ldr	r3, [r4, #4]
 8000be8:	f003 030c 	and.w	r3, r3, #12
 8000bec:	2b04      	cmp	r3, #4
 8000bee:	d0cd      	beq.n	8000b8c <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bf0:	f7ff fb96 	bl	8000320 <HAL_GetTick>
 8000bf4:	1bc0      	subs	r0, r0, r7
 8000bf6:	4540      	cmp	r0, r8
 8000bf8:	d9f5      	bls.n	8000be6 <HAL_RCC_ClockConfig+0xa2>
        {
          return HAL_TIMEOUT;
 8000bfa:	2003      	movs	r0, #3
 8000bfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d10f      	bne.n	8000c24 <HAL_RCC_ClockConfig+0xe0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000c04:	6863      	ldr	r3, [r4, #4]
 8000c06:	f003 030c 	and.w	r3, r3, #12
 8000c0a:	2b08      	cmp	r3, #8
 8000c0c:	d0be      	beq.n	8000b8c <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c0e:	f7ff fb87 	bl	8000320 <HAL_GetTick>
 8000c12:	1bc0      	subs	r0, r0, r7
 8000c14:	4540      	cmp	r0, r8
 8000c16:	d9f5      	bls.n	8000c04 <HAL_RCC_ClockConfig+0xc0>
 8000c18:	e7ef      	b.n	8000bfa <HAL_RCC_ClockConfig+0xb6>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000c1a:	f7ff fb81 	bl	8000320 <HAL_GetTick>
 8000c1e:	1bc0      	subs	r0, r0, r7
 8000c20:	4540      	cmp	r0, r8
 8000c22:	d8ea      	bhi.n	8000bfa <HAL_RCC_ClockConfig+0xb6>
        }
      }
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000c24:	6863      	ldr	r3, [r4, #4]
 8000c26:	f013 0f0c 	tst.w	r3, #12
 8000c2a:	d1f6      	bne.n	8000c1a <HAL_RCC_ClockConfig+0xd6>
 8000c2c:	e7ae      	b.n	8000b8c <HAL_RCC_ClockConfig+0x48>
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c2e:	6813      	ldr	r3, [r2, #0]
 8000c30:	f023 0307 	bic.w	r3, r3, #7
 8000c34:	432b      	orrs	r3, r5
 8000c36:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000c38:	6813      	ldr	r3, [r2, #0]
 8000c3a:	f003 0307 	and.w	r3, r3, #7
 8000c3e:	429d      	cmp	r5, r3
 8000c40:	d19f      	bne.n	8000b82 <HAL_RCC_ClockConfig+0x3e>
      return HAL_ERROR;
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c42:	6831      	ldr	r1, [r6, #0]
 8000c44:	4c15      	ldr	r4, [pc, #84]	; (8000c9c <HAL_RCC_ClockConfig+0x158>)
 8000c46:	f011 0f04 	tst.w	r1, #4
 8000c4a:	d005      	beq.n	8000c58 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000c4c:	6863      	ldr	r3, [r4, #4]
 8000c4e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000c52:	68f3      	ldr	r3, [r6, #12]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	6063      	str	r3, [r4, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c58:	070b      	lsls	r3, r1, #28
 8000c5a:	d506      	bpl.n	8000c6a <HAL_RCC_ClockConfig+0x126>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000c5c:	6863      	ldr	r3, [r4, #4]
 8000c5e:	6932      	ldr	r2, [r6, #16]
 8000c60:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000c64:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000c68:	6063      	str	r3, [r4, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000c6a:	f7ff ff39 	bl	8000ae0 <HAL_RCC_GetSysClockFreq>
 8000c6e:	6863      	ldr	r3, [r4, #4]
 8000c70:	22f0      	movs	r2, #240	; 0xf0
 8000c72:	fa92 f2a2 	rbit	r2, r2
 8000c76:	fab2 f282 	clz	r2, r2
 8000c7a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000c7e:	40d3      	lsrs	r3, r2
 8000c80:	4a07      	ldr	r2, [pc, #28]	; (8000ca0 <HAL_RCC_ClockConfig+0x15c>)
 8000c82:	5cd3      	ldrb	r3, [r2, r3]
 8000c84:	40d8      	lsrs	r0, r3
 8000c86:	4b07      	ldr	r3, [pc, #28]	; (8000ca4 <HAL_RCC_ClockConfig+0x160>)
 8000c88:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000c8a:	2000      	movs	r0, #0
 8000c8c:	f7ff fb1a 	bl	80002c4 <HAL_InitTick>
  
  return HAL_OK;
 8000c90:	2000      	movs	r0, #0
}
 8000c92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000c96:	bf00      	nop
 8000c98:	40022000 	.word	0x40022000
 8000c9c:	40021000 	.word	0x40021000
 8000ca0:	08002503 	.word	0x08002503
 8000ca4:	20000000 	.word	0x20000000

08000ca8 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8000ca8:	4b01      	ldr	r3, [pc, #4]	; (8000cb0 <HAL_RCC_GetHCLKFreq+0x8>)
 8000caa:	6818      	ldr	r0, [r3, #0]
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	20000000 	.word	0x20000000

08000cb4 <GPIO_SetBits>:
void HD44780_GotoXY(unsigned char x, unsigned char y);
void HD44780_PutStr(char *str);
void HD44780_ClrScr(void);

void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	f7ff bc8b 	b.w	80005d0 <HAL_GPIO_WritePin>

08000cba <GPIO_ResetBits>:
}

void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	f7ff bc88 	b.w	80005d0 <HAL_GPIO_WritePin>

08000cc0 <hd44780_wr_hi_nibble>:
}

/* Function used from the CooCox HD44780 library */
/********************************************************************************************/
void hd44780_wr_hi_nibble(unsigned char data) {
 8000cc0:	b510      	push	{r4, lr}
 8000cc2:	4604      	mov	r4, r0
	if (data & 0x10) {
 8000cc4:	06e2      	lsls	r2, r4, #27
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 8000cc6:	f04f 0110 	mov.w	r1, #16
 8000cca:	481a      	ldr	r0, [pc, #104]	; (8000d34 <hd44780_wr_hi_nibble+0x74>)
}

/* Function used from the CooCox HD44780 library */
/********************************************************************************************/
void hd44780_wr_hi_nibble(unsigned char data) {
	if (data & 0x10) {
 8000ccc:	d502      	bpl.n	8000cd4 <hd44780_wr_hi_nibble+0x14>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 8000cce:	f7ff fff1 	bl	8000cb4 <GPIO_SetBits>
 8000cd2:	e001      	b.n	8000cd8 <hd44780_wr_hi_nibble+0x18>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 8000cd4:	f7ff fff1 	bl	8000cba <GPIO_ResetBits>
	}
	if (data & 0x20) {
 8000cd8:	06a3      	lsls	r3, r4, #26
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 8000cda:	f04f 0120 	mov.w	r1, #32
 8000cde:	4815      	ldr	r0, [pc, #84]	; (8000d34 <hd44780_wr_hi_nibble+0x74>)
	if (data & 0x10) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4);
	}
	if (data & 0x20) {
 8000ce0:	d502      	bpl.n	8000ce8 <hd44780_wr_hi_nibble+0x28>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 8000ce2:	f7ff ffe7 	bl	8000cb4 <GPIO_SetBits>
 8000ce6:	e001      	b.n	8000cec <hd44780_wr_hi_nibble+0x2c>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 8000ce8:	f7ff ffe7 	bl	8000cba <GPIO_ResetBits>
	}
	if (data & 0x40) {
 8000cec:	0662      	lsls	r2, r4, #25
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 8000cee:	f04f 0140 	mov.w	r1, #64	; 0x40
 8000cf2:	4810      	ldr	r0, [pc, #64]	; (8000d34 <hd44780_wr_hi_nibble+0x74>)
	if (data & 0x20) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5);
	}
	if (data & 0x40) {
 8000cf4:	d502      	bpl.n	8000cfc <hd44780_wr_hi_nibble+0x3c>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 8000cf6:	f7ff ffdd 	bl	8000cb4 <GPIO_SetBits>
 8000cfa:	e001      	b.n	8000d00 <hd44780_wr_hi_nibble+0x40>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 8000cfc:	f7ff ffdd 	bl	8000cba <GPIO_ResetBits>
	}
	if (data & 0x80) {
 8000d00:	0623      	lsls	r3, r4, #24
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 8000d02:	f04f 0180 	mov.w	r1, #128	; 0x80
 8000d06:	480b      	ldr	r0, [pc, #44]	; (8000d34 <hd44780_wr_hi_nibble+0x74>)
	if (data & 0x40) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6);
	}
	if (data & 0x80) {
 8000d08:	d502      	bpl.n	8000d10 <hd44780_wr_hi_nibble+0x50>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 8000d0a:	f7ff ffd3 	bl	8000cb4 <GPIO_SetBits>
 8000d0e:	e001      	b.n	8000d14 <hd44780_wr_hi_nibble+0x54>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 8000d10:	f7ff ffd3 	bl	8000cba <GPIO_ResetBits>
	}

	/* set the EN signal */
	hd44780_EN_On();
 8000d14:	2201      	movs	r2, #1
 8000d16:	2104      	movs	r1, #4
 8000d18:	4806      	ldr	r0, [pc, #24]	; (8000d34 <hd44780_wr_hi_nibble+0x74>)
 8000d1a:	f7ff fc59 	bl	80005d0 <HAL_GPIO_WritePin>
// I don't like using loops for timing, so I just set a longish hal delay to ensure it works
//	unsigned long i = 0;

//	while (i < del)
//		i++;
	HAL_Delay(10);
 8000d1e:	200a      	movs	r0, #10
 8000d20:	f7ff fb04 	bl	800032c <HAL_Delay>
	/* wait */
	hd44780_EN_high_delay()
	;

	/* reset the EN signal */
	hd44780_EN_Off();
 8000d24:	2200      	movs	r2, #0
 8000d26:	2104      	movs	r1, #4
 8000d28:	4802      	ldr	r0, [pc, #8]	; (8000d34 <hd44780_wr_hi_nibble+0x74>)
}
 8000d2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	/* wait */
	hd44780_EN_high_delay()
	;

	/* reset the EN signal */
	hd44780_EN_Off();
 8000d2e:	f7ff bc4f 	b.w	80005d0 <HAL_GPIO_WritePin>
 8000d32:	bf00      	nop
 8000d34:	48000c00 	.word	0x48000c00

08000d38 <hd44780_wr_lo_nibble>:
}

#if HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT

void hd44780_wr_lo_nibble(unsigned char data) {
 8000d38:	b510      	push	{r4, lr}
 8000d3a:	4604      	mov	r4, r0
	if (data & 0x01) {
 8000d3c:	07e2      	lsls	r2, r4, #31
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 8000d3e:	f04f 0110 	mov.w	r1, #16
 8000d42:	481a      	ldr	r0, [pc, #104]	; (8000dac <hd44780_wr_lo_nibble+0x74>)
}

#if HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT

void hd44780_wr_lo_nibble(unsigned char data) {
	if (data & 0x01) {
 8000d44:	d502      	bpl.n	8000d4c <hd44780_wr_lo_nibble+0x14>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 8000d46:	f7ff ffb5 	bl	8000cb4 <GPIO_SetBits>
 8000d4a:	e001      	b.n	8000d50 <hd44780_wr_lo_nibble+0x18>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4);
 8000d4c:	f7ff ffb5 	bl	8000cba <GPIO_ResetBits>
	}
	if (data & 0x02) {
 8000d50:	07a3      	lsls	r3, r4, #30
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 8000d52:	f04f 0120 	mov.w	r1, #32
 8000d56:	4815      	ldr	r0, [pc, #84]	; (8000dac <hd44780_wr_lo_nibble+0x74>)
	if (data & 0x01) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4);
	}
	if (data & 0x02) {
 8000d58:	d502      	bpl.n	8000d60 <hd44780_wr_lo_nibble+0x28>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 8000d5a:	f7ff ffab 	bl	8000cb4 <GPIO_SetBits>
 8000d5e:	e001      	b.n	8000d64 <hd44780_wr_lo_nibble+0x2c>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5);
 8000d60:	f7ff ffab 	bl	8000cba <GPIO_ResetBits>
	}
	if (data & 0x04) {
 8000d64:	0762      	lsls	r2, r4, #29
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 8000d66:	f04f 0140 	mov.w	r1, #64	; 0x40
 8000d6a:	4810      	ldr	r0, [pc, #64]	; (8000dac <hd44780_wr_lo_nibble+0x74>)
	if (data & 0x02) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5);
	}
	if (data & 0x04) {
 8000d6c:	d502      	bpl.n	8000d74 <hd44780_wr_lo_nibble+0x3c>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 8000d6e:	f7ff ffa1 	bl	8000cb4 <GPIO_SetBits>
 8000d72:	e001      	b.n	8000d78 <hd44780_wr_lo_nibble+0x40>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6);
 8000d74:	f7ff ffa1 	bl	8000cba <GPIO_ResetBits>
	}
	if (data & 0x08) {
 8000d78:	0723      	lsls	r3, r4, #28
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 8000d7a:	f04f 0180 	mov.w	r1, #128	; 0x80
 8000d7e:	480b      	ldr	r0, [pc, #44]	; (8000dac <hd44780_wr_lo_nibble+0x74>)
	if (data & 0x04) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6);
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6);
	}
	if (data & 0x08) {
 8000d80:	d502      	bpl.n	8000d88 <hd44780_wr_lo_nibble+0x50>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 8000d82:	f7ff ff97 	bl	8000cb4 <GPIO_SetBits>
 8000d86:	e001      	b.n	8000d8c <hd44780_wr_lo_nibble+0x54>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT7);
 8000d88:	f7ff ff97 	bl	8000cba <GPIO_ResetBits>
	}

	/* set the EN signal */
	hd44780_EN_On();
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	2104      	movs	r1, #4
 8000d90:	4806      	ldr	r0, [pc, #24]	; (8000dac <hd44780_wr_lo_nibble+0x74>)
 8000d92:	f7ff fc1d 	bl	80005d0 <HAL_GPIO_WritePin>
// I don't like using loops for timing, so I just set a longish hal delay to ensure it works
//	unsigned long i = 0;

//	while (i < del)
//		i++;
	HAL_Delay(10);
 8000d96:	200a      	movs	r0, #10
 8000d98:	f7ff fac8 	bl	800032c <HAL_Delay>
	/* wait */
	hd44780_EN_high_delay()
	;

	/* reset the EN signal */
	hd44780_EN_Off();
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2104      	movs	r1, #4
 8000da0:	4802      	ldr	r0, [pc, #8]	; (8000dac <hd44780_wr_lo_nibble+0x74>)
}
 8000da2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	/* wait */
	hd44780_EN_high_delay()
	;

	/* reset the EN signal */
	hd44780_EN_Off();
 8000da6:	f7ff bc13 	b.w	80005d0 <HAL_GPIO_WritePin>
 8000daa:	bf00      	nop
 8000dac:	48000c00 	.word	0x48000c00

08000db0 <hd44780_write>:
}

/* 4bit bus version */
void hd44780_write(unsigned char data) {
 8000db0:	b510      	push	{r4, lr}
 8000db2:	4604      	mov	r4, r0
	/* send the data bits - high nibble first */
	hd44780_wr_hi_nibble(data);
 8000db4:	f7ff ff84 	bl	8000cc0 <hd44780_wr_hi_nibble>
	hd44780_wr_lo_nibble(data);
 8000db8:	4620      	mov	r0, r4
}
 8000dba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

/* 4bit bus version */
void hd44780_write(unsigned char data) {
	/* send the data bits - high nibble first */
	hd44780_wr_hi_nibble(data);
	hd44780_wr_lo_nibble(data);
 8000dbe:	f7ff bfbb 	b.w	8000d38 <hd44780_wr_lo_nibble>
	...

08000dc4 <hd44780_wr_cmd>:
	hd44780_init_end_delay();

}
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_8BIT */

void hd44780_wr_cmd(unsigned char cmd) {
 8000dc4:	b510      	push	{r4, lr}
	hd44780_RS_Off();
 8000dc6:	2200      	movs	r2, #0
	hd44780_init_end_delay();

}
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_8BIT */

void hd44780_wr_cmd(unsigned char cmd) {
 8000dc8:	4604      	mov	r4, r0
	hd44780_RS_Off();
 8000dca:	2101      	movs	r1, #1
 8000dcc:	4803      	ldr	r0, [pc, #12]	; (8000ddc <hd44780_wr_cmd+0x18>)
 8000dce:	f7ff fbff 	bl	80005d0 <HAL_GPIO_WritePin>
	hd44780_write(cmd);
 8000dd2:	4620      	mov	r0, r4
}
 8000dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_8BIT */

void hd44780_wr_cmd(unsigned char cmd) {
	hd44780_RS_Off();
	hd44780_write(cmd);
 8000dd8:	f7ff bfea 	b.w	8000db0 <hd44780_write>
 8000ddc:	48000c00 	.word	0x48000c00

08000de0 <hd44780_wr_data>:
}

void hd44780_wr_data(unsigned char data) {
 8000de0:	b510      	push	{r4, lr}
	hd44780_RS_On();
 8000de2:	2201      	movs	r2, #1
void hd44780_wr_cmd(unsigned char cmd) {
	hd44780_RS_Off();
	hd44780_write(cmd);
}

void hd44780_wr_data(unsigned char data) {
 8000de4:	4604      	mov	r4, r0
	hd44780_RS_On();
 8000de6:	4611      	mov	r1, r2
 8000de8:	4803      	ldr	r0, [pc, #12]	; (8000df8 <hd44780_wr_data+0x18>)
 8000dea:	f7ff fbf1 	bl	80005d0 <HAL_GPIO_WritePin>
	hd44780_write(data);
 8000dee:	4620      	mov	r0, r4
}
 8000df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	hd44780_write(cmd);
}

void hd44780_wr_data(unsigned char data) {
	hd44780_RS_On();
	hd44780_write(data);
 8000df4:	f7ff bfdc 	b.w	8000db0 <hd44780_write>
 8000df8:	48000c00 	.word	0x48000c00

08000dfc <HD44780_Init>:
void HD44780_Init(void) {
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOD_CLK_ENABLE()
 8000dfc:	4b29      	ldr	r3, [pc, #164]	; (8000ea4 <HD44780_Init+0xa8>)
 Special Note(s) : NONE

 Parameters			: NONE
 Return value		: NONE
 *********************************************************************************************/
void HD44780_Init(void) {
 8000dfe:	b570      	push	{r4, r5, r6, lr}
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOD_CLK_ENABLE()
 8000e00:	695a      	ldr	r2, [r3, #20]
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;

	HAL_GPIO_Init(HD44780_DATAPORT, &GPIO_InitStructure);
 8000e02:	4d29      	ldr	r5, [pc, #164]	; (8000ea8 <HD44780_Init+0xac>)
void HD44780_Init(void) {
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOD_CLK_ENABLE()
 8000e04:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000e08:	615a      	str	r2, [r3, #20]
 8000e0a:	695b      	ldr	r3, [r3, #20]
 Special Note(s) : NONE

 Parameters			: NONE
 Return value		: NONE
 *********************************************************************************************/
void HD44780_Init(void) {
 8000e0c:	b086      	sub	sp, #24
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOD_CLK_ENABLE()
 8000e0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e12:	9300      	str	r3, [sp, #0]
	;

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.Pin = HD44780_DATABIT7 | HD44780_DATABIT6
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8000e14:	2401      	movs	r4, #1
void HD44780_Init(void) {
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Configure the peripheral clocks for the HD44780 data and control lines */
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOD_CLK_ENABLE()
 8000e16:	9b00      	ldr	r3, [sp, #0]
	;

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.Pin = HD44780_DATABIT7 | HD44780_DATABIT6
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8000e18:	9402      	str	r4, [sp, #8]
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOD_CLK_ENABLE()
	;

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.Pin = HD44780_DATABIT7 | HD44780_DATABIT6
 8000e1a:	23f0      	movs	r3, #240	; 0xf0
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8000e1c:	2603      	movs	r6, #3

	HAL_GPIO_Init(HD44780_DATAPORT, &GPIO_InitStructure);
 8000e1e:	a901      	add	r1, sp, #4
 8000e20:	4628      	mov	r0, r5
	//RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
	__GPIOD_CLK_ENABLE()
	;

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.Pin = HD44780_DATABIT7 | HD44780_DATABIT6
 8000e22:	9301      	str	r3, [sp, #4]
			| HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 8000e24:	9403      	str	r4, [sp, #12]
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8000e26:	9604      	str	r6, [sp, #16]

	HAL_GPIO_Init(HD44780_DATAPORT, &GPIO_InitStructure);
 8000e28:	f7ff fb08 	bl	800043c <HAL_GPIO_Init>

	/* Configure the HD44780 Control lines (RS, RW, EN) as outputs*/
	GPIO_InitStructure.Pin = HD44780_RS_BIT | HD44780_RW_BIT | HD44780_EN_BIT;
 8000e2c:	2307      	movs	r3, #7
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
	GPIO_InitStructure.Pull = GPIO_PULLUP;
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;

	HAL_GPIO_Init(HD44780_CONTROLPORT, &GPIO_InitStructure);
 8000e2e:	a901      	add	r1, sp, #4
 8000e30:	4628      	mov	r0, r5
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;

	HAL_GPIO_Init(HD44780_DATAPORT, &GPIO_InitStructure);

	/* Configure the HD44780 Control lines (RS, RW, EN) as outputs*/
	GPIO_InitStructure.Pin = HD44780_RS_BIT | HD44780_RW_BIT | HD44780_EN_BIT;
 8000e32:	9301      	str	r3, [sp, #4]
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8000e34:	9402      	str	r4, [sp, #8]
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 8000e36:	9403      	str	r4, [sp, #12]
	GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8000e38:	9604      	str	r6, [sp, #16]

	HAL_GPIO_Init(HD44780_CONTROLPORT, &GPIO_InitStructure);
 8000e3a:	f7ff faff 	bl	800043c <HAL_GPIO_Init>

	/* clear control bits */
	hd44780_EN_Off();
 8000e3e:	4628      	mov	r0, r5
 8000e40:	2200      	movs	r2, #0
 8000e42:	2104      	movs	r1, #4
 8000e44:	f7ff fbc4 	bl	80005d0 <HAL_GPIO_WritePin>
	hd44780_RS_Off();
 8000e48:	4621      	mov	r1, r4
 8000e4a:	4628      	mov	r0, r5
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	f7ff fbbf 	bl	80005d0 <HAL_GPIO_WritePin>
	hd44780_RW_Off();
 8000e52:	2200      	movs	r2, #0
 8000e54:	2102      	movs	r1, #2
 8000e56:	4628      	mov	r0, r5
 8000e58:	f7ff fbba 	bl	80005d0 <HAL_GPIO_WritePin>
// I don't like using loops for timing, so I just set a longish hal delay to ensure it works
//	unsigned long i = 0;

//	while (i < del)
//		i++;
	HAL_Delay(10);
 8000e5c:	200a      	movs	r0, #10
 8000e5e:	f7ff fa65 	bl	800032c <HAL_Delay>
	hd44780_RW_Off();

	/* wait initial delay for LCD to settle */
	/* reset procedure - 3 function calls resets the device */
	hd44780_init_delay();
	hd44780_wr_hi_nibble( HD44780_CMD_RESET);
 8000e62:	2030      	movs	r0, #48	; 0x30
 8000e64:	f7ff ff2c 	bl	8000cc0 <hd44780_wr_hi_nibble>
// I don't like using loops for timing, so I just set a longish hal delay to ensure it works
//	unsigned long i = 0;

//	while (i < del)
//		i++;
	HAL_Delay(10);
 8000e68:	200a      	movs	r0, #10
 8000e6a:	f7ff fa5f 	bl	800032c <HAL_Delay>
	/* wait initial delay for LCD to settle */
	/* reset procedure - 3 function calls resets the device */
	hd44780_init_delay();
	hd44780_wr_hi_nibble( HD44780_CMD_RESET);
	hd44780_init_delay2();
	hd44780_wr_hi_nibble( HD44780_CMD_RESET);
 8000e6e:	2030      	movs	r0, #48	; 0x30
 8000e70:	f7ff ff26 	bl	8000cc0 <hd44780_wr_hi_nibble>
// I don't like using loops for timing, so I just set a longish hal delay to ensure it works
//	unsigned long i = 0;

//	while (i < del)
//		i++;
	HAL_Delay(10);
 8000e74:	200a      	movs	r0, #10
 8000e76:	f7ff fa59 	bl	800032c <HAL_Delay>
	hd44780_init_delay();
	hd44780_wr_hi_nibble( HD44780_CMD_RESET);
	hd44780_init_delay2();
	hd44780_wr_hi_nibble( HD44780_CMD_RESET);
	hd44780_init_delay3();
	hd44780_wr_hi_nibble( HD44780_CMD_RESET);
 8000e7a:	2030      	movs	r0, #48	; 0x30
 8000e7c:	f7ff ff20 	bl	8000cc0 <hd44780_wr_hi_nibble>

#if HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT
	/* 4bit interface */
	hd44780_wr_hi_nibble( HD44780_CMD_FUNCTION);
 8000e80:	2020      	movs	r0, #32
 8000e82:	f7ff ff1d 	bl	8000cc0 <hd44780_wr_hi_nibble>
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT */

	/* sets the configured values - can be set again only after reset */
	hd44780_function(HD44780_CONF_BUS, HD44780_CONF_LINES, HD44780_CONF_FONT);
 8000e86:	2028      	movs	r0, #40	; 0x28
 8000e88:	f7ff ff9c 	bl	8000dc4 <hd44780_wr_cmd>

	/* turn the display on with no cursor or blinking */
	hd44780_display(HD44780_DISP_ON, HD44780_DISP_CURS_OFF,
 8000e8c:	200c      	movs	r0, #12
 8000e8e:	f7ff ff99 	bl	8000dc4 <hd44780_wr_cmd>
			HD44780_DISP_BLINK_OFF);

	/* clear the display */
	hd44780_clear();
 8000e92:	4620      	mov	r0, r4
 8000e94:	f7ff ff96 	bl	8000dc4 <hd44780_wr_cmd>

	/* addr increment, shift cursor */
	hd44780_entry(HD44780_ENTRY_ADDR_INC, HD44780_ENTRY_SHIFT_CURS);
 8000e98:	2006      	movs	r0, #6
 8000e9a:	f7ff ff93 	bl	8000dc4 <hd44780_wr_cmd>

}
 8000e9e:	b006      	add	sp, #24
 8000ea0:	bd70      	pop	{r4, r5, r6, pc}
 8000ea2:	bf00      	nop
 8000ea4:	40021000 	.word	0x40021000
 8000ea8:	48000c00 	.word	0x48000c00

08000eac <HD44780_GotoXY>:

	if (x > (HD44780_DISP_LENGTH - 1))
		x = 0;

	if (y > (HD44780_DISP_ROWS - 1))
		y = 0;
 8000eac:	2901      	cmp	r1, #1
 8000eae:	bf88      	it	hi
 8000eb0:	2100      	movhi	r1, #0
 8000eb2:	4b04      	ldr	r3, [pc, #16]	; (8000ec4 <HD44780_GotoXY+0x18>)
		break;
	case 3:
		copy_y = 0xd4;
		break;
	}
	hd44780_wr_cmd(x + copy_y);
 8000eb4:	5c5b      	ldrb	r3, [r3, r1]
 *********************************************************************************************/
void HD44780_GotoXY(unsigned char x, unsigned char y) {
	unsigned char copy_y = 0;

	if (x > (HD44780_DISP_LENGTH - 1))
		x = 0;
 8000eb6:	280f      	cmp	r0, #15
 8000eb8:	bf88      	it	hi
 8000eba:	2000      	movhi	r0, #0
		break;
	case 3:
		copy_y = 0xd4;
		break;
	}
	hd44780_wr_cmd(x + copy_y);
 8000ebc:	4418      	add	r0, r3
 8000ebe:	b2c0      	uxtb	r0, r0
 8000ec0:	f7ff bf80 	b.w	8000dc4 <hd44780_wr_cmd>
 8000ec4:	080024ec 	.word	0x080024ec

08000ec8 <HD44780_PutStr>:

 Parameters			: str			-	string (char array) to print

 Return value		: NONE
 *********************************************************************************************/
void HD44780_PutStr(char *str) {
 8000ec8:	b513      	push	{r0, r1, r4, lr}
	__IO unsigned int i = 0;
 8000eca:	2300      	movs	r3, #0

 Parameters			: str			-	string (char array) to print

 Return value		: NONE
 *********************************************************************************************/
void HD44780_PutStr(char *str) {
 8000ecc:	4604      	mov	r4, r0
	__IO unsigned int i = 0;
 8000ece:	9301      	str	r3, [sp, #4]

	do {
		HD44780_PutChar(str[i]);
 8000ed0:	9b01      	ldr	r3, [sp, #4]
 Parameters			: c				-	character to print

 Return value		: NONE
 *********************************************************************************************/
void HD44780_PutChar(unsigned char c) {
	hd44780_wr_data(c & 0xff);
 8000ed2:	5ce0      	ldrb	r0, [r4, r3]
 8000ed4:	f7ff ff84 	bl	8000de0 <hd44780_wr_data>
void HD44780_PutStr(char *str) {
	__IO unsigned int i = 0;

	do {
		HD44780_PutChar(str[i]);
		i++;
 8000ed8:	9b01      	ldr	r3, [sp, #4]
 8000eda:	3301      	adds	r3, #1
 8000edc:	9301      	str	r3, [sp, #4]
	} while (str[i] != '\0');
 8000ede:	9b01      	ldr	r3, [sp, #4]
 8000ee0:	5ce3      	ldrb	r3, [r4, r3]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d1f4      	bne.n	8000ed0 <HD44780_PutStr+0x8>
}
 8000ee6:	b002      	add	sp, #8
 8000ee8:	bd10      	pop	{r4, pc}

08000eea <HD44780_ClrScr>:

 Parameters			: NONE
 Return value		: NONE
 *********************************************************************************************/
void HD44780_ClrScr(void) {
	hd44780_wr_cmd(HD44780_CMD_CLEAR);
 8000eea:	2001      	movs	r0, #1
 8000eec:	f7ff bf6a 	b.w	8000dc4 <hd44780_wr_cmd>

08000ef0 <DWT_Delay_Init>:
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000ef0:	4b0d      	ldr	r3, [pc, #52]	; (8000f28 <DWT_Delay_Init+0x38>)
 8000ef2:	68da      	ldr	r2, [r3, #12]
 8000ef4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8000ef8:	60da      	str	r2, [r3, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000efa:	68da      	ldr	r2, [r3, #12]
 8000efc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000f00:	60da      	str	r2, [r3, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000f02:	4b0a      	ldr	r3, [pc, #40]	; (8000f2c <DWT_Delay_Init+0x3c>)
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	f022 0201 	bic.w	r2, r2, #1
 8000f0a:	601a      	str	r2, [r3, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	f042 0201 	orr.w	r2, r2, #1
 8000f12:	601a      	str	r2, [r3, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8000f14:	2200      	movs	r2, #0
 8000f16:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8000f18:	bf00      	nop
     __ASM volatile ("NOP");
 8000f1a:	bf00      	nop
  __ASM volatile ("NOP");
 8000f1c:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8000f1e:	6858      	ldr	r0, [r3, #4]
     }
     else
  {
    return 1; /*clock cycle counter not started*/
  }
}
 8000f20:	fab0 f080 	clz	r0, r0
 8000f24:	0940      	lsrs	r0, r0, #5
 8000f26:	4770      	bx	lr
 8000f28:	e000edf0 	.word	0xe000edf0
 8000f2c:	e0001000 	.word	0xe0001000

08000f30 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8000f30:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8000f32:	4c09      	ldr	r4, [pc, #36]	; (8000f58 <DWT_Delay_us+0x28>)
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8000f34:	9001      	str	r0, [sp, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8000f36:	6865      	ldr	r5, [r4, #4]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8000f38:	f7ff feb6 	bl	8000ca8 <HAL_RCC_GetHCLKFreq>
 8000f3c:	9b01      	ldr	r3, [sp, #4]
 8000f3e:	4a07      	ldr	r2, [pc, #28]	; (8000f5c <DWT_Delay_us+0x2c>)
 8000f40:	fbb0 f0f2 	udiv	r0, r0, r2
 8000f44:	4343      	muls	r3, r0
 8000f46:	9301      	str	r3, [sp, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8000f48:	6863      	ldr	r3, [r4, #4]
 8000f4a:	9a01      	ldr	r2, [sp, #4]
 8000f4c:	1b5b      	subs	r3, r3, r5
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d3fa      	bcc.n	8000f48 <DWT_Delay_us+0x18>
}
 8000f52:	b003      	add	sp, #12
 8000f54:	bd30      	pop	{r4, r5, pc}
 8000f56:	bf00      	nop
 8000f58:	e0001000 	.word	0xe0001000
 8000f5c:	000f4240 	.word	0x000f4240

08000f60 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8000f60:	b510      	push	{r4, lr}
 8000f62:	b090      	sub	sp, #64	; 0x40
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f64:	2301      	movs	r3, #1
 8000f66:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000f68:	2310      	movs	r3, #16
 8000f6a:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f6c:	2300      	movs	r3, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f6e:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f70:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f72:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000f74:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f78:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f7a:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000f7c:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f7e:	f7ff fb49 	bl	8000614 <HAL_RCC_OscConfig>
 8000f82:	4601      	mov	r1, r0
 8000f84:	b100      	cbz	r0, 8000f88 <SystemClock_Config+0x28>
 8000f86:	e7fe      	b.n	8000f86 <SystemClock_Config+0x26>
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f88:	230f      	movs	r3, #15
 8000f8a:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f8c:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f92:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f94:	a801      	add	r0, sp, #4

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f96:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f98:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f9a:	f7ff fdd3 	bl	8000b44 <HAL_RCC_ClockConfig>
 8000f9e:	4604      	mov	r4, r0
 8000fa0:	b100      	cbz	r0, 8000fa4 <SystemClock_Config+0x44>
 8000fa2:	e7fe      	b.n	8000fa2 <SystemClock_Config+0x42>
    Error_Handler();
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000fa4:	f7ff fe80 	bl	8000ca8 <HAL_RCC_GetHCLKFreq>
 8000fa8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fac:	fbb0 f0f3 	udiv	r0, r0, r3
 8000fb0:	f7ff fa1c 	bl	80003ec <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000fb4:	2004      	movs	r0, #4
 8000fb6:	f7ff fa2f 	bl	8000418 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000fba:	4622      	mov	r2, r4
 8000fbc:	4621      	mov	r1, r4
 8000fbe:	f04f 30ff 	mov.w	r0, #4294967295
 8000fc2:	f7ff f9d3 	bl	800036c <HAL_NVIC_SetPriority>
}
 8000fc6:	b010      	add	sp, #64	; 0x40
 8000fc8:	bd10      	pop	{r4, pc}
	...

08000fcc <main>:
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
}

int main(void)
{
 8000fcc:	b530      	push	{r4, r5, lr}
 8000fce:	b089      	sub	sp, #36	; 0x24
	char buffer[10];


  
  HAL_Init();
 8000fd0:	f7ff f98c 	bl	80002ec <HAL_Init>
  SystemClock_Config();
 8000fd4:	f7ff ffc4 	bl	8000f60 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd8:	4b41      	ldr	r3, [pc, #260]	; (80010e0 <main+0x114>)
 8000fda:	695a      	ldr	r2, [r3, #20]
 8000fdc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000fe0:	615a      	str	r2, [r3, #20]
 8000fe2:	695a      	ldr	r2, [r3, #20]
 8000fe4:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000fe8:	9201      	str	r2, [sp, #4]
 8000fea:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fec:	695a      	ldr	r2, [r3, #20]
 8000fee:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8000ff2:	615a      	str	r2, [r3, #20]
 8000ff4:	695b      	ldr	r3, [r3, #20]
 8000ff6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ffa:	9302      	str	r3, [sp, #8]
 8000ffc:	9b02      	ldr	r3, [sp, #8]


  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ffe:	4b39      	ldr	r3, [pc, #228]	; (80010e4 <main+0x118>)
 8001000:	9304      	str	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();


  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001002:	2401      	movs	r4, #1
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001004:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001006:	a903      	add	r1, sp, #12
 8001008:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();


  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800100c:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800100e:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001010:	f7ff fa14 	bl	800043c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001014:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001018:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800101a:	a903      	add	r1, sp, #12
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : PE10 PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2400      	movs	r4, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800101e:	4832      	ldr	r0, [pc, #200]	; (80010e8 <main+0x11c>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : PE10 PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001020:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001024:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001026:	f7ff fa09 	bl	800043c <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 800102a:	4622      	mov	r2, r4
 800102c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8001030:	482d      	ldr	r0, [pc, #180]	; (80010e8 <main+0x11c>)
 8001032:	f7ff facd 	bl	80005d0 <HAL_GPIO_WritePin>
 */

static void MX_NVIC_Init(void)
{
  /* EXTI0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001036:	4622      	mov	r2, r4
 8001038:	4621      	mov	r1, r4
 800103a:	2006      	movs	r0, #6
 800103c:	f7ff f996 	bl	800036c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001040:	2006      	movs	r0, #6
 8001042:	f7ff f9c7 	bl	80003d4 <HAL_NVIC_EnableIRQ>
  
  HAL_Init();
  SystemClock_Config();
  MX_GPIO_Init();
  MX_NVIC_Init();
  HD44780_Init();
 8001046:	f7ff fed9 	bl	8000dfc <HD44780_Init>
  	HD44780_ClrScr();								  		//clear the display
 800104a:	f7ff ff4e 	bl	8000eea <HD44780_ClrScr>
  	HAL_Delay(1000);
 800104e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001052:	f7ff f96b 	bl	800032c <HAL_Delay>
  	HD44780_GotoXY(0, 0);			//set the character cursor to col=0, row=0
 8001056:	4621      	mov	r1, r4
 8001058:	4620      	mov	r0, r4
 800105a:	f7ff ff27 	bl	8000eac <HD44780_GotoXY>
  	HD44780_PutStr("Hello World!");				//display text
 800105e:	4823      	ldr	r0, [pc, #140]	; (80010ec <main+0x120>)
 8001060:	f7ff ff32 	bl	8000ec8 <HD44780_PutStr>
  	HAL_Delay(500);
 8001064:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001068:	f7ff f960 	bl	800032c <HAL_Delay>

  if(DWT_Delay_Init())
 800106c:	f7ff ff40 	bl	8000ef0 <DWT_Delay_Init>
 8001070:	b1b8      	cbz	r0, 80010a2 <main+0xd6>
 8001072:	e7fe      	b.n	8001072 <main+0xa6>
	HAL_GPIO_WritePin(GPIOE,GPIO_PIN_10,1);

}


snprintf(buffer, 10, "%d", duration);
 8001074:	2300      	movs	r3, #0
 8001076:	4a1e      	ldr	r2, [pc, #120]	; (80010f0 <main+0x124>)
 8001078:	210a      	movs	r1, #10
 800107a:	a803      	add	r0, sp, #12
 800107c:	f000 f91c 	bl	80012b8 <sniprintf>
printf("%s",buffer);
 8001080:	a903      	add	r1, sp, #12
 8001082:	481c      	ldr	r0, [pc, #112]	; (80010f4 <main+0x128>)
 8001084:	f000 f900 	bl	8001288 <iprintf>
HD44780_ClrScr();								  		//clear the display
 8001088:	f7ff ff2f 	bl	8000eea <HD44780_ClrScr>

  	HD44780_GotoXY(0, 0);			//set the character cursor to col=0, row=0
 800108c:	2100      	movs	r1, #0
 800108e:	4608      	mov	r0, r1
 8001090:	f7ff ff0c 	bl	8000eac <HD44780_GotoXY>
  	HD44780_PutStr(buffer);				//display text
 8001094:	a803      	add	r0, sp, #12
 8001096:	f7ff ff17 	bl	8000ec8 <HD44780_PutStr>
  	HAL_Delay(500);
 800109a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800109e:	f7ff f945 	bl	800032c <HAL_Delay>
      Error_Handler(); /* Call Error Handler */
    }
  while (1)
  {
  // this LEDs blinking ensures that the processor is in the polling mode
count =1;
 80010a2:	4d15      	ldr	r5, [pc, #84]	; (80010f8 <main+0x12c>)
int duration =0;
HAL_GPIO_WritePin(GPIOE,GPIO_PIN_10,0);
 80010a4:	4810      	ldr	r0, [pc, #64]	; (80010e8 <main+0x11c>)
      Error_Handler(); /* Call Error Handler */
    }
  while (1)
  {
  // this LEDs blinking ensures that the processor is in the polling mode
count =1;
 80010a6:	2401      	movs	r4, #1
int duration =0;
HAL_GPIO_WritePin(GPIOE,GPIO_PIN_10,0);
 80010a8:	2200      	movs	r2, #0
 80010aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
      Error_Handler(); /* Call Error Handler */
    }
  while (1)
  {
  // this LEDs blinking ensures that the processor is in the polling mode
count =1;
 80010ae:	602c      	str	r4, [r5, #0]
int duration =0;
HAL_GPIO_WritePin(GPIOE,GPIO_PIN_10,0);
 80010b0:	f7ff fa8e 	bl	80005d0 <HAL_GPIO_WritePin>
DWT_Delay_us(1);
 80010b4:	4620      	mov	r0, r4
 80010b6:	f7ff ff3b 	bl	8000f30 <DWT_Delay_us>
HAL_GPIO_WritePin(GPIOE,GPIO_PIN_10,1);
 80010ba:	4622      	mov	r2, r4
 80010bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010c0:	4809      	ldr	r0, [pc, #36]	; (80010e8 <main+0x11c>)
 80010c2:	f7ff fa85 	bl	80005d0 <HAL_GPIO_WritePin>
DWT_Delay_us(10);
 80010c6:	200a      	movs	r0, #10
 80010c8:	f7ff ff32 	bl	8000f30 <DWT_Delay_us>
HAL_GPIO_WritePin(GPIOE,GPIO_PIN_10,0);
 80010cc:	2200      	movs	r2, #0
 80010ce:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010d2:	4805      	ldr	r0, [pc, #20]	; (80010e8 <main+0x11c>)
 80010d4:	f7ff fa7c 	bl	80005d0 <HAL_GPIO_WritePin>

while(count == 1)
 80010d8:	682b      	ldr	r3, [r5, #0]
 80010da:	42a3      	cmp	r3, r4
 80010dc:	d1ca      	bne.n	8001074 <main+0xa8>
 80010de:	e7fe      	b.n	80010de <main+0x112>
 80010e0:	40021000 	.word	0x40021000
 80010e4:	10310000 	.word	0x10310000
 80010e8:	48001000 	.word	0x48001000
 80010ec:	080024f0 	.word	0x080024f0
 80010f0:	080024fd 	.word	0x080024fd
 80010f4:	08002500 	.word	0x08002500
 80010f8:	20000084 	.word	0x20000084

080010fc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010fc:	4b21      	ldr	r3, [pc, #132]	; (8001184 <HAL_MspInit+0x88>)
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010fe:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001100:	699a      	ldr	r2, [r3, #24]
 8001102:	f042 0201 	orr.w	r2, r2, #1
 8001106:	619a      	str	r2, [r3, #24]
 8001108:	699b      	ldr	r3, [r3, #24]
 800110a:	f003 0301 	and.w	r3, r3, #1
 800110e:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001110:	2007      	movs	r0, #7
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001112:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001114:	f7ff f918 	bl	8000348 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001118:	2200      	movs	r2, #0
 800111a:	4611      	mov	r1, r2
 800111c:	f06f 000b 	mvn.w	r0, #11
 8001120:	f7ff f924 	bl	800036c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001124:	2200      	movs	r2, #0
 8001126:	4611      	mov	r1, r2
 8001128:	f06f 000a 	mvn.w	r0, #10
 800112c:	f7ff f91e 	bl	800036c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001130:	2200      	movs	r2, #0
 8001132:	4611      	mov	r1, r2
 8001134:	f06f 0009 	mvn.w	r0, #9
 8001138:	f7ff f918 	bl	800036c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800113c:	2200      	movs	r2, #0
 800113e:	4611      	mov	r1, r2
 8001140:	f06f 0004 	mvn.w	r0, #4
 8001144:	f7ff f912 	bl	800036c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001148:	2200      	movs	r2, #0
 800114a:	4611      	mov	r1, r2
 800114c:	f06f 0003 	mvn.w	r0, #3
 8001150:	f7ff f90c 	bl	800036c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001154:	2200      	movs	r2, #0
 8001156:	4611      	mov	r1, r2
 8001158:	f06f 0001 	mvn.w	r0, #1
 800115c:	f7ff f906 	bl	800036c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001160:	2200      	movs	r2, #0
 8001162:	4611      	mov	r1, r2
 8001164:	f04f 30ff 	mov.w	r0, #4294967295
 8001168:	f7ff f900 	bl	800036c <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init*/
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 800116c:	2200      	movs	r2, #0
 800116e:	4611      	mov	r1, r2
 8001170:	2001      	movs	r0, #1
 8001172:	f7ff f8fb 	bl	800036c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8001176:	2001      	movs	r0, #1
 8001178:	f7ff f92c 	bl	80003d4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800117c:	b003      	add	sp, #12
 800117e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001182:	bf00      	nop
 8001184:	40021000 	.word	0x40021000

08001188 <SVC_Handler>:
 8001188:	4770      	bx	lr

0800118a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800118a:	4770      	bx	lr

0800118c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800118c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800118e:	f7ff f8bf 	bl	8000310 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001192:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 8001196:	f7ff b94c 	b.w	8000432 <HAL_SYSTICK_IRQHandler>

0800119a <PVD_IRQHandler>:
void PVD_IRQHandler(void)
{
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 800119a:	f7ff ba2d 	b.w	80005f8 <HAL_PWR_PVD_IRQHandler>
	...

080011a0 <EXTI0_IRQHandler>:

/**
* @brief This function handles EXTI line0 interrupt.
*/
void EXTI0_IRQHandler(void)
{
 80011a0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	//HAL_GPIO_WritePin(GPIOE,GPIO_PIN_11,HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_0));
	//HAL_GPIO_TogglePin(GPIOE,GPIO_PIN_11);
	//HAL_Delay(100);

		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_11,SET);
 80011a2:	2201      	movs	r2, #1
 80011a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011a8:	4804      	ldr	r0, [pc, #16]	; (80011bc <EXTI0_IRQHandler+0x1c>)
 80011aa:	f7ff fa11 	bl	80005d0 <HAL_GPIO_WritePin>
		//HAL_GPIO_WritePin(GPIOE,GPIO_PIN_12,SET);
	//HAL_Delay(100);
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80011ae:	2001      	movs	r0, #1
 80011b0:	f7ff fa14 	bl	80005dc <HAL_GPIO_EXTI_IRQHandler>
  count=0;
 80011b4:	4b02      	ldr	r3, [pc, #8]	; (80011c0 <EXTI0_IRQHandler+0x20>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	bd08      	pop	{r3, pc}
 80011bc:	48001000 	.word	0x48001000
 80011c0:	20000084 	.word	0x20000084

080011c4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011c4:	4915      	ldr	r1, [pc, #84]	; (800121c <SystemInit+0x58>)
 80011c6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80011ca:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80011d2:	4b13      	ldr	r3, [pc, #76]	; (8001220 <SystemInit+0x5c>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	f042 0201 	orr.w	r2, r2, #1
 80011da:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80011dc:	6858      	ldr	r0, [r3, #4]
 80011de:	4a11      	ldr	r2, [pc, #68]	; (8001224 <SystemInit+0x60>)
 80011e0:	4002      	ands	r2, r0
 80011e2:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80011ea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80011ee:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80011f6:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80011f8:	685a      	ldr	r2, [r3, #4]
 80011fa:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80011fe:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8001200:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001202:	f022 020f 	bic.w	r2, r2, #15
 8001206:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8001208:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800120a:	4a07      	ldr	r2, [pc, #28]	; (8001228 <SystemInit+0x64>)
 800120c:	4002      	ands	r2, r0
 800120e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001210:	2200      	movs	r2, #0
 8001212:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001214:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001218:	608b      	str	r3, [r1, #8]
 800121a:	4770      	bx	lr
 800121c:	e000ed00 	.word	0xe000ed00
 8001220:	40021000 	.word	0x40021000
 8001224:	f87fc00c 	.word	0xf87fc00c
 8001228:	ff00fccc 	.word	0xff00fccc

0800122c <__libc_init_array>:
 800122c:	b570      	push	{r4, r5, r6, lr}
 800122e:	4b0e      	ldr	r3, [pc, #56]	; (8001268 <__libc_init_array+0x3c>)
 8001230:	4c0e      	ldr	r4, [pc, #56]	; (800126c <__libc_init_array+0x40>)
 8001232:	1ae4      	subs	r4, r4, r3
 8001234:	10a4      	asrs	r4, r4, #2
 8001236:	2500      	movs	r5, #0
 8001238:	461e      	mov	r6, r3
 800123a:	42a5      	cmp	r5, r4
 800123c:	d004      	beq.n	8001248 <__libc_init_array+0x1c>
 800123e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001242:	4798      	blx	r3
 8001244:	3501      	adds	r5, #1
 8001246:	e7f8      	b.n	800123a <__libc_init_array+0xe>
 8001248:	f001 f934 	bl	80024b4 <_init>
 800124c:	4c08      	ldr	r4, [pc, #32]	; (8001270 <__libc_init_array+0x44>)
 800124e:	4b09      	ldr	r3, [pc, #36]	; (8001274 <__libc_init_array+0x48>)
 8001250:	1ae4      	subs	r4, r4, r3
 8001252:	10a4      	asrs	r4, r4, #2
 8001254:	2500      	movs	r5, #0
 8001256:	461e      	mov	r6, r3
 8001258:	42a5      	cmp	r5, r4
 800125a:	d004      	beq.n	8001266 <__libc_init_array+0x3a>
 800125c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001260:	4798      	blx	r3
 8001262:	3501      	adds	r5, #1
 8001264:	e7f8      	b.n	8001258 <__libc_init_array+0x2c>
 8001266:	bd70      	pop	{r4, r5, r6, pc}
 8001268:	080025b0 	.word	0x080025b0
 800126c:	080025b0 	.word	0x080025b0
 8001270:	080025b4 	.word	0x080025b4
 8001274:	080025b0 	.word	0x080025b0

08001278 <memset>:
 8001278:	4402      	add	r2, r0
 800127a:	4603      	mov	r3, r0
 800127c:	4293      	cmp	r3, r2
 800127e:	d002      	beq.n	8001286 <memset+0xe>
 8001280:	f803 1b01 	strb.w	r1, [r3], #1
 8001284:	e7fa      	b.n	800127c <memset+0x4>
 8001286:	4770      	bx	lr

08001288 <iprintf>:
 8001288:	b40f      	push	{r0, r1, r2, r3}
 800128a:	4b0a      	ldr	r3, [pc, #40]	; (80012b4 <iprintf+0x2c>)
 800128c:	b513      	push	{r0, r1, r4, lr}
 800128e:	681c      	ldr	r4, [r3, #0]
 8001290:	b124      	cbz	r4, 800129c <iprintf+0x14>
 8001292:	69a3      	ldr	r3, [r4, #24]
 8001294:	b913      	cbnz	r3, 800129c <iprintf+0x14>
 8001296:	4620      	mov	r0, r4
 8001298:	f000 f880 	bl	800139c <__sinit>
 800129c:	ab05      	add	r3, sp, #20
 800129e:	9a04      	ldr	r2, [sp, #16]
 80012a0:	68a1      	ldr	r1, [r4, #8]
 80012a2:	9301      	str	r3, [sp, #4]
 80012a4:	4620      	mov	r0, r4
 80012a6:	f000 fad9 	bl	800185c <_vfiprintf_r>
 80012aa:	b002      	add	sp, #8
 80012ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80012b0:	b004      	add	sp, #16
 80012b2:	4770      	bx	lr
 80012b4:	20000064 	.word	0x20000064

080012b8 <sniprintf>:
 80012b8:	b40c      	push	{r2, r3}
 80012ba:	b530      	push	{r4, r5, lr}
 80012bc:	4b16      	ldr	r3, [pc, #88]	; (8001318 <sniprintf+0x60>)
 80012be:	1e0c      	subs	r4, r1, #0
 80012c0:	b09d      	sub	sp, #116	; 0x74
 80012c2:	681d      	ldr	r5, [r3, #0]
 80012c4:	da04      	bge.n	80012d0 <sniprintf+0x18>
 80012c6:	238b      	movs	r3, #139	; 0x8b
 80012c8:	602b      	str	r3, [r5, #0]
 80012ca:	f04f 30ff 	mov.w	r0, #4294967295
 80012ce:	e01e      	b.n	800130e <sniprintf+0x56>
 80012d0:	f44f 7302 	mov.w	r3, #520	; 0x208
 80012d4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80012d8:	bf14      	ite	ne
 80012da:	f104 33ff 	addne.w	r3, r4, #4294967295
 80012de:	4623      	moveq	r3, r4
 80012e0:	9304      	str	r3, [sp, #16]
 80012e2:	9307      	str	r3, [sp, #28]
 80012e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012e8:	9002      	str	r0, [sp, #8]
 80012ea:	9006      	str	r0, [sp, #24]
 80012ec:	f8ad 3016 	strh.w	r3, [sp, #22]
 80012f0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80012f2:	ab21      	add	r3, sp, #132	; 0x84
 80012f4:	a902      	add	r1, sp, #8
 80012f6:	4628      	mov	r0, r5
 80012f8:	9301      	str	r3, [sp, #4]
 80012fa:	f000 f991 	bl	8001620 <_svfiprintf_r>
 80012fe:	1c43      	adds	r3, r0, #1
 8001300:	bfbc      	itt	lt
 8001302:	238b      	movlt	r3, #139	; 0x8b
 8001304:	602b      	strlt	r3, [r5, #0]
 8001306:	b114      	cbz	r4, 800130e <sniprintf+0x56>
 8001308:	9b02      	ldr	r3, [sp, #8]
 800130a:	2200      	movs	r2, #0
 800130c:	701a      	strb	r2, [r3, #0]
 800130e:	b01d      	add	sp, #116	; 0x74
 8001310:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001314:	b002      	add	sp, #8
 8001316:	4770      	bx	lr
 8001318:	20000064 	.word	0x20000064

0800131c <_cleanup_r>:
 800131c:	4901      	ldr	r1, [pc, #4]	; (8001324 <_cleanup_r+0x8>)
 800131e:	f000 b8a9 	b.w	8001474 <_fwalk_reent>
 8001322:	bf00      	nop
 8001324:	0800214d 	.word	0x0800214d

08001328 <std.isra.0>:
 8001328:	2300      	movs	r3, #0
 800132a:	b510      	push	{r4, lr}
 800132c:	4604      	mov	r4, r0
 800132e:	6003      	str	r3, [r0, #0]
 8001330:	6043      	str	r3, [r0, #4]
 8001332:	6083      	str	r3, [r0, #8]
 8001334:	8181      	strh	r1, [r0, #12]
 8001336:	6643      	str	r3, [r0, #100]	; 0x64
 8001338:	81c2      	strh	r2, [r0, #14]
 800133a:	6103      	str	r3, [r0, #16]
 800133c:	6143      	str	r3, [r0, #20]
 800133e:	6183      	str	r3, [r0, #24]
 8001340:	4619      	mov	r1, r3
 8001342:	2208      	movs	r2, #8
 8001344:	305c      	adds	r0, #92	; 0x5c
 8001346:	f7ff ff97 	bl	8001278 <memset>
 800134a:	4b05      	ldr	r3, [pc, #20]	; (8001360 <std.isra.0+0x38>)
 800134c:	6263      	str	r3, [r4, #36]	; 0x24
 800134e:	4b05      	ldr	r3, [pc, #20]	; (8001364 <std.isra.0+0x3c>)
 8001350:	62a3      	str	r3, [r4, #40]	; 0x28
 8001352:	4b05      	ldr	r3, [pc, #20]	; (8001368 <std.isra.0+0x40>)
 8001354:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001356:	4b05      	ldr	r3, [pc, #20]	; (800136c <std.isra.0+0x44>)
 8001358:	6224      	str	r4, [r4, #32]
 800135a:	6323      	str	r3, [r4, #48]	; 0x30
 800135c:	bd10      	pop	{r4, pc}
 800135e:	bf00      	nop
 8001360:	08001ded 	.word	0x08001ded
 8001364:	08001e0f 	.word	0x08001e0f
 8001368:	08001e47 	.word	0x08001e47
 800136c:	08001e6b 	.word	0x08001e6b

08001370 <__sfmoreglue>:
 8001370:	b570      	push	{r4, r5, r6, lr}
 8001372:	2368      	movs	r3, #104	; 0x68
 8001374:	1e4d      	subs	r5, r1, #1
 8001376:	435d      	muls	r5, r3
 8001378:	460e      	mov	r6, r1
 800137a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800137e:	f000 f897 	bl	80014b0 <_malloc_r>
 8001382:	4604      	mov	r4, r0
 8001384:	b140      	cbz	r0, 8001398 <__sfmoreglue+0x28>
 8001386:	2100      	movs	r1, #0
 8001388:	e880 0042 	stmia.w	r0, {r1, r6}
 800138c:	300c      	adds	r0, #12
 800138e:	60a0      	str	r0, [r4, #8]
 8001390:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001394:	f7ff ff70 	bl	8001278 <memset>
 8001398:	4620      	mov	r0, r4
 800139a:	bd70      	pop	{r4, r5, r6, pc}

0800139c <__sinit>:
 800139c:	6983      	ldr	r3, [r0, #24]
 800139e:	b510      	push	{r4, lr}
 80013a0:	4604      	mov	r4, r0
 80013a2:	bb33      	cbnz	r3, 80013f2 <__sinit+0x56>
 80013a4:	6483      	str	r3, [r0, #72]	; 0x48
 80013a6:	64c3      	str	r3, [r0, #76]	; 0x4c
 80013a8:	6503      	str	r3, [r0, #80]	; 0x50
 80013aa:	4b12      	ldr	r3, [pc, #72]	; (80013f4 <__sinit+0x58>)
 80013ac:	4a12      	ldr	r2, [pc, #72]	; (80013f8 <__sinit+0x5c>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	6282      	str	r2, [r0, #40]	; 0x28
 80013b2:	4298      	cmp	r0, r3
 80013b4:	bf04      	itt	eq
 80013b6:	2301      	moveq	r3, #1
 80013b8:	6183      	streq	r3, [r0, #24]
 80013ba:	f000 f81f 	bl	80013fc <__sfp>
 80013be:	6060      	str	r0, [r4, #4]
 80013c0:	4620      	mov	r0, r4
 80013c2:	f000 f81b 	bl	80013fc <__sfp>
 80013c6:	60a0      	str	r0, [r4, #8]
 80013c8:	4620      	mov	r0, r4
 80013ca:	f000 f817 	bl	80013fc <__sfp>
 80013ce:	2200      	movs	r2, #0
 80013d0:	60e0      	str	r0, [r4, #12]
 80013d2:	2104      	movs	r1, #4
 80013d4:	6860      	ldr	r0, [r4, #4]
 80013d6:	f7ff ffa7 	bl	8001328 <std.isra.0>
 80013da:	2201      	movs	r2, #1
 80013dc:	2109      	movs	r1, #9
 80013de:	68a0      	ldr	r0, [r4, #8]
 80013e0:	f7ff ffa2 	bl	8001328 <std.isra.0>
 80013e4:	2202      	movs	r2, #2
 80013e6:	2112      	movs	r1, #18
 80013e8:	68e0      	ldr	r0, [r4, #12]
 80013ea:	f7ff ff9d 	bl	8001328 <std.isra.0>
 80013ee:	2301      	movs	r3, #1
 80013f0:	61a3      	str	r3, [r4, #24]
 80013f2:	bd10      	pop	{r4, pc}
 80013f4:	08002578 	.word	0x08002578
 80013f8:	0800131d 	.word	0x0800131d

080013fc <__sfp>:
 80013fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013fe:	4b1c      	ldr	r3, [pc, #112]	; (8001470 <__sfp+0x74>)
 8001400:	681e      	ldr	r6, [r3, #0]
 8001402:	69b3      	ldr	r3, [r6, #24]
 8001404:	4607      	mov	r7, r0
 8001406:	b913      	cbnz	r3, 800140e <__sfp+0x12>
 8001408:	4630      	mov	r0, r6
 800140a:	f7ff ffc7 	bl	800139c <__sinit>
 800140e:	3648      	adds	r6, #72	; 0x48
 8001410:	68b4      	ldr	r4, [r6, #8]
 8001412:	6873      	ldr	r3, [r6, #4]
 8001414:	3b01      	subs	r3, #1
 8001416:	d404      	bmi.n	8001422 <__sfp+0x26>
 8001418:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800141c:	b17d      	cbz	r5, 800143e <__sfp+0x42>
 800141e:	3468      	adds	r4, #104	; 0x68
 8001420:	e7f8      	b.n	8001414 <__sfp+0x18>
 8001422:	6833      	ldr	r3, [r6, #0]
 8001424:	b10b      	cbz	r3, 800142a <__sfp+0x2e>
 8001426:	6836      	ldr	r6, [r6, #0]
 8001428:	e7f2      	b.n	8001410 <__sfp+0x14>
 800142a:	2104      	movs	r1, #4
 800142c:	4638      	mov	r0, r7
 800142e:	f7ff ff9f 	bl	8001370 <__sfmoreglue>
 8001432:	6030      	str	r0, [r6, #0]
 8001434:	2800      	cmp	r0, #0
 8001436:	d1f6      	bne.n	8001426 <__sfp+0x2a>
 8001438:	230c      	movs	r3, #12
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800143e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001442:	81e3      	strh	r3, [r4, #14]
 8001444:	2301      	movs	r3, #1
 8001446:	81a3      	strh	r3, [r4, #12]
 8001448:	6665      	str	r5, [r4, #100]	; 0x64
 800144a:	6025      	str	r5, [r4, #0]
 800144c:	60a5      	str	r5, [r4, #8]
 800144e:	6065      	str	r5, [r4, #4]
 8001450:	6125      	str	r5, [r4, #16]
 8001452:	6165      	str	r5, [r4, #20]
 8001454:	61a5      	str	r5, [r4, #24]
 8001456:	2208      	movs	r2, #8
 8001458:	4629      	mov	r1, r5
 800145a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800145e:	f7ff ff0b 	bl	8001278 <memset>
 8001462:	6365      	str	r5, [r4, #52]	; 0x34
 8001464:	63a5      	str	r5, [r4, #56]	; 0x38
 8001466:	64a5      	str	r5, [r4, #72]	; 0x48
 8001468:	64e5      	str	r5, [r4, #76]	; 0x4c
 800146a:	4620      	mov	r0, r4
 800146c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800146e:	bf00      	nop
 8001470:	08002578 	.word	0x08002578

08001474 <_fwalk_reent>:
 8001474:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001478:	4680      	mov	r8, r0
 800147a:	4689      	mov	r9, r1
 800147c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001480:	2600      	movs	r6, #0
 8001482:	b194      	cbz	r4, 80014aa <_fwalk_reent+0x36>
 8001484:	68a5      	ldr	r5, [r4, #8]
 8001486:	6867      	ldr	r7, [r4, #4]
 8001488:	3f01      	subs	r7, #1
 800148a:	d40c      	bmi.n	80014a6 <_fwalk_reent+0x32>
 800148c:	89ab      	ldrh	r3, [r5, #12]
 800148e:	2b01      	cmp	r3, #1
 8001490:	d907      	bls.n	80014a2 <_fwalk_reent+0x2e>
 8001492:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001496:	3301      	adds	r3, #1
 8001498:	d003      	beq.n	80014a2 <_fwalk_reent+0x2e>
 800149a:	4629      	mov	r1, r5
 800149c:	4640      	mov	r0, r8
 800149e:	47c8      	blx	r9
 80014a0:	4306      	orrs	r6, r0
 80014a2:	3568      	adds	r5, #104	; 0x68
 80014a4:	e7f0      	b.n	8001488 <_fwalk_reent+0x14>
 80014a6:	6824      	ldr	r4, [r4, #0]
 80014a8:	e7eb      	b.n	8001482 <_fwalk_reent+0xe>
 80014aa:	4630      	mov	r0, r6
 80014ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080014b0 <_malloc_r>:
 80014b0:	b570      	push	{r4, r5, r6, lr}
 80014b2:	1ccd      	adds	r5, r1, #3
 80014b4:	f025 0503 	bic.w	r5, r5, #3
 80014b8:	3508      	adds	r5, #8
 80014ba:	2d0c      	cmp	r5, #12
 80014bc:	bf38      	it	cc
 80014be:	250c      	movcc	r5, #12
 80014c0:	2d00      	cmp	r5, #0
 80014c2:	4606      	mov	r6, r0
 80014c4:	db01      	blt.n	80014ca <_malloc_r+0x1a>
 80014c6:	42a9      	cmp	r1, r5
 80014c8:	d902      	bls.n	80014d0 <_malloc_r+0x20>
 80014ca:	230c      	movs	r3, #12
 80014cc:	6033      	str	r3, [r6, #0]
 80014ce:	e046      	b.n	800155e <_malloc_r+0xae>
 80014d0:	f000 fefe 	bl	80022d0 <__malloc_lock>
 80014d4:	4b23      	ldr	r3, [pc, #140]	; (8001564 <_malloc_r+0xb4>)
 80014d6:	681c      	ldr	r4, [r3, #0]
 80014d8:	461a      	mov	r2, r3
 80014da:	4621      	mov	r1, r4
 80014dc:	b1a1      	cbz	r1, 8001508 <_malloc_r+0x58>
 80014de:	680b      	ldr	r3, [r1, #0]
 80014e0:	1b5b      	subs	r3, r3, r5
 80014e2:	d40e      	bmi.n	8001502 <_malloc_r+0x52>
 80014e4:	2b0b      	cmp	r3, #11
 80014e6:	d903      	bls.n	80014f0 <_malloc_r+0x40>
 80014e8:	600b      	str	r3, [r1, #0]
 80014ea:	18cc      	adds	r4, r1, r3
 80014ec:	50cd      	str	r5, [r1, r3]
 80014ee:	e01e      	b.n	800152e <_malloc_r+0x7e>
 80014f0:	428c      	cmp	r4, r1
 80014f2:	bf0d      	iteet	eq
 80014f4:	6863      	ldreq	r3, [r4, #4]
 80014f6:	684b      	ldrne	r3, [r1, #4]
 80014f8:	6063      	strne	r3, [r4, #4]
 80014fa:	6013      	streq	r3, [r2, #0]
 80014fc:	bf18      	it	ne
 80014fe:	460c      	movne	r4, r1
 8001500:	e015      	b.n	800152e <_malloc_r+0x7e>
 8001502:	460c      	mov	r4, r1
 8001504:	6849      	ldr	r1, [r1, #4]
 8001506:	e7e9      	b.n	80014dc <_malloc_r+0x2c>
 8001508:	4c17      	ldr	r4, [pc, #92]	; (8001568 <_malloc_r+0xb8>)
 800150a:	6823      	ldr	r3, [r4, #0]
 800150c:	b91b      	cbnz	r3, 8001516 <_malloc_r+0x66>
 800150e:	4630      	mov	r0, r6
 8001510:	f000 fc5c 	bl	8001dcc <_sbrk_r>
 8001514:	6020      	str	r0, [r4, #0]
 8001516:	4629      	mov	r1, r5
 8001518:	4630      	mov	r0, r6
 800151a:	f000 fc57 	bl	8001dcc <_sbrk_r>
 800151e:	1c43      	adds	r3, r0, #1
 8001520:	d018      	beq.n	8001554 <_malloc_r+0xa4>
 8001522:	1cc4      	adds	r4, r0, #3
 8001524:	f024 0403 	bic.w	r4, r4, #3
 8001528:	42a0      	cmp	r0, r4
 800152a:	d10d      	bne.n	8001548 <_malloc_r+0x98>
 800152c:	6025      	str	r5, [r4, #0]
 800152e:	4630      	mov	r0, r6
 8001530:	f000 fecf 	bl	80022d2 <__malloc_unlock>
 8001534:	f104 000b 	add.w	r0, r4, #11
 8001538:	1d23      	adds	r3, r4, #4
 800153a:	f020 0007 	bic.w	r0, r0, #7
 800153e:	1ac3      	subs	r3, r0, r3
 8001540:	d00e      	beq.n	8001560 <_malloc_r+0xb0>
 8001542:	425a      	negs	r2, r3
 8001544:	50e2      	str	r2, [r4, r3]
 8001546:	bd70      	pop	{r4, r5, r6, pc}
 8001548:	1a21      	subs	r1, r4, r0
 800154a:	4630      	mov	r0, r6
 800154c:	f000 fc3e 	bl	8001dcc <_sbrk_r>
 8001550:	3001      	adds	r0, #1
 8001552:	d1eb      	bne.n	800152c <_malloc_r+0x7c>
 8001554:	230c      	movs	r3, #12
 8001556:	6033      	str	r3, [r6, #0]
 8001558:	4630      	mov	r0, r6
 800155a:	f000 feba 	bl	80022d2 <__malloc_unlock>
 800155e:	2000      	movs	r0, #0
 8001560:	bd70      	pop	{r4, r5, r6, pc}
 8001562:	bf00      	nop
 8001564:	2000008c 	.word	0x2000008c
 8001568:	20000088 	.word	0x20000088

0800156c <__ssputs_r>:
 800156c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001570:	688e      	ldr	r6, [r1, #8]
 8001572:	429e      	cmp	r6, r3
 8001574:	4682      	mov	sl, r0
 8001576:	460c      	mov	r4, r1
 8001578:	4691      	mov	r9, r2
 800157a:	4698      	mov	r8, r3
 800157c:	d83e      	bhi.n	80015fc <__ssputs_r+0x90>
 800157e:	898a      	ldrh	r2, [r1, #12]
 8001580:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001584:	d03a      	beq.n	80015fc <__ssputs_r+0x90>
 8001586:	6825      	ldr	r5, [r4, #0]
 8001588:	6909      	ldr	r1, [r1, #16]
 800158a:	1a6f      	subs	r7, r5, r1
 800158c:	6965      	ldr	r5, [r4, #20]
 800158e:	2302      	movs	r3, #2
 8001590:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001594:	fb95 f5f3 	sdiv	r5, r5, r3
 8001598:	1c7b      	adds	r3, r7, #1
 800159a:	4443      	add	r3, r8
 800159c:	429d      	cmp	r5, r3
 800159e:	bf38      	it	cc
 80015a0:	461d      	movcc	r5, r3
 80015a2:	0553      	lsls	r3, r2, #21
 80015a4:	d50f      	bpl.n	80015c6 <__ssputs_r+0x5a>
 80015a6:	4629      	mov	r1, r5
 80015a8:	f7ff ff82 	bl	80014b0 <_malloc_r>
 80015ac:	4606      	mov	r6, r0
 80015ae:	b198      	cbz	r0, 80015d8 <__ssputs_r+0x6c>
 80015b0:	463a      	mov	r2, r7
 80015b2:	6921      	ldr	r1, [r4, #16]
 80015b4:	f000 fe66 	bl	8002284 <memcpy>
 80015b8:	89a3      	ldrh	r3, [r4, #12]
 80015ba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80015be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80015c2:	81a3      	strh	r3, [r4, #12]
 80015c4:	e013      	b.n	80015ee <__ssputs_r+0x82>
 80015c6:	462a      	mov	r2, r5
 80015c8:	f000 fed2 	bl	8002370 <_realloc_r>
 80015cc:	4606      	mov	r6, r0
 80015ce:	b970      	cbnz	r0, 80015ee <__ssputs_r+0x82>
 80015d0:	6921      	ldr	r1, [r4, #16]
 80015d2:	4650      	mov	r0, sl
 80015d4:	f000 fe7e 	bl	80022d4 <_free_r>
 80015d8:	230c      	movs	r3, #12
 80015da:	f8ca 3000 	str.w	r3, [sl]
 80015de:	89a3      	ldrh	r3, [r4, #12]
 80015e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015e4:	81a3      	strh	r3, [r4, #12]
 80015e6:	f04f 30ff 	mov.w	r0, #4294967295
 80015ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80015ee:	6126      	str	r6, [r4, #16]
 80015f0:	6165      	str	r5, [r4, #20]
 80015f2:	443e      	add	r6, r7
 80015f4:	1bed      	subs	r5, r5, r7
 80015f6:	6026      	str	r6, [r4, #0]
 80015f8:	60a5      	str	r5, [r4, #8]
 80015fa:	4646      	mov	r6, r8
 80015fc:	4546      	cmp	r6, r8
 80015fe:	bf28      	it	cs
 8001600:	4646      	movcs	r6, r8
 8001602:	4632      	mov	r2, r6
 8001604:	4649      	mov	r1, r9
 8001606:	6820      	ldr	r0, [r4, #0]
 8001608:	f000 fe47 	bl	800229a <memmove>
 800160c:	68a3      	ldr	r3, [r4, #8]
 800160e:	1b9b      	subs	r3, r3, r6
 8001610:	60a3      	str	r3, [r4, #8]
 8001612:	6823      	ldr	r3, [r4, #0]
 8001614:	441e      	add	r6, r3
 8001616:	6026      	str	r6, [r4, #0]
 8001618:	2000      	movs	r0, #0
 800161a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08001620 <_svfiprintf_r>:
 8001620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001624:	b09d      	sub	sp, #116	; 0x74
 8001626:	4680      	mov	r8, r0
 8001628:	9303      	str	r3, [sp, #12]
 800162a:	898b      	ldrh	r3, [r1, #12]
 800162c:	061c      	lsls	r4, r3, #24
 800162e:	460d      	mov	r5, r1
 8001630:	4616      	mov	r6, r2
 8001632:	d50d      	bpl.n	8001650 <_svfiprintf_r+0x30>
 8001634:	690b      	ldr	r3, [r1, #16]
 8001636:	b95b      	cbnz	r3, 8001650 <_svfiprintf_r+0x30>
 8001638:	2140      	movs	r1, #64	; 0x40
 800163a:	f7ff ff39 	bl	80014b0 <_malloc_r>
 800163e:	6028      	str	r0, [r5, #0]
 8001640:	6128      	str	r0, [r5, #16]
 8001642:	b918      	cbnz	r0, 800164c <_svfiprintf_r+0x2c>
 8001644:	230c      	movs	r3, #12
 8001646:	f8c8 3000 	str.w	r3, [r8]
 800164a:	e0cd      	b.n	80017e8 <_svfiprintf_r+0x1c8>
 800164c:	2340      	movs	r3, #64	; 0x40
 800164e:	616b      	str	r3, [r5, #20]
 8001650:	2300      	movs	r3, #0
 8001652:	9309      	str	r3, [sp, #36]	; 0x24
 8001654:	2320      	movs	r3, #32
 8001656:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800165a:	f8df b19c 	ldr.w	fp, [pc, #412]	; 80017f8 <_svfiprintf_r+0x1d8>
 800165e:	2330      	movs	r3, #48	; 0x30
 8001660:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001664:	4637      	mov	r7, r6
 8001666:	463c      	mov	r4, r7
 8001668:	f814 3b01 	ldrb.w	r3, [r4], #1
 800166c:	b91b      	cbnz	r3, 8001676 <_svfiprintf_r+0x56>
 800166e:	ebb7 0906 	subs.w	r9, r7, r6
 8001672:	d010      	beq.n	8001696 <_svfiprintf_r+0x76>
 8001674:	e003      	b.n	800167e <_svfiprintf_r+0x5e>
 8001676:	2b25      	cmp	r3, #37	; 0x25
 8001678:	d0f9      	beq.n	800166e <_svfiprintf_r+0x4e>
 800167a:	4627      	mov	r7, r4
 800167c:	e7f3      	b.n	8001666 <_svfiprintf_r+0x46>
 800167e:	464b      	mov	r3, r9
 8001680:	4632      	mov	r2, r6
 8001682:	4629      	mov	r1, r5
 8001684:	4640      	mov	r0, r8
 8001686:	f7ff ff71 	bl	800156c <__ssputs_r>
 800168a:	3001      	adds	r0, #1
 800168c:	f000 80a7 	beq.w	80017de <_svfiprintf_r+0x1be>
 8001690:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001692:	444b      	add	r3, r9
 8001694:	9309      	str	r3, [sp, #36]	; 0x24
 8001696:	783b      	ldrb	r3, [r7, #0]
 8001698:	2b00      	cmp	r3, #0
 800169a:	f000 80a0 	beq.w	80017de <_svfiprintf_r+0x1be>
 800169e:	2300      	movs	r3, #0
 80016a0:	f04f 32ff 	mov.w	r2, #4294967295
 80016a4:	9304      	str	r3, [sp, #16]
 80016a6:	9307      	str	r3, [sp, #28]
 80016a8:	9205      	str	r2, [sp, #20]
 80016aa:	9306      	str	r3, [sp, #24]
 80016ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80016b0:	931a      	str	r3, [sp, #104]	; 0x68
 80016b2:	2601      	movs	r6, #1
 80016b4:	2205      	movs	r2, #5
 80016b6:	7821      	ldrb	r1, [r4, #0]
 80016b8:	484e      	ldr	r0, [pc, #312]	; (80017f4 <_svfiprintf_r+0x1d4>)
 80016ba:	f7fe fd89 	bl	80001d0 <memchr>
 80016be:	1c67      	adds	r7, r4, #1
 80016c0:	9b04      	ldr	r3, [sp, #16]
 80016c2:	b138      	cbz	r0, 80016d4 <_svfiprintf_r+0xb4>
 80016c4:	4a4b      	ldr	r2, [pc, #300]	; (80017f4 <_svfiprintf_r+0x1d4>)
 80016c6:	1a80      	subs	r0, r0, r2
 80016c8:	fa06 f000 	lsl.w	r0, r6, r0
 80016cc:	4318      	orrs	r0, r3
 80016ce:	9004      	str	r0, [sp, #16]
 80016d0:	463c      	mov	r4, r7
 80016d2:	e7ef      	b.n	80016b4 <_svfiprintf_r+0x94>
 80016d4:	06d9      	lsls	r1, r3, #27
 80016d6:	bf44      	itt	mi
 80016d8:	2220      	movmi	r2, #32
 80016da:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80016de:	071a      	lsls	r2, r3, #28
 80016e0:	bf44      	itt	mi
 80016e2:	222b      	movmi	r2, #43	; 0x2b
 80016e4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80016e8:	7822      	ldrb	r2, [r4, #0]
 80016ea:	2a2a      	cmp	r2, #42	; 0x2a
 80016ec:	d003      	beq.n	80016f6 <_svfiprintf_r+0xd6>
 80016ee:	9a07      	ldr	r2, [sp, #28]
 80016f0:	2100      	movs	r1, #0
 80016f2:	200a      	movs	r0, #10
 80016f4:	e00b      	b.n	800170e <_svfiprintf_r+0xee>
 80016f6:	9a03      	ldr	r2, [sp, #12]
 80016f8:	1d11      	adds	r1, r2, #4
 80016fa:	6812      	ldr	r2, [r2, #0]
 80016fc:	9103      	str	r1, [sp, #12]
 80016fe:	2a00      	cmp	r2, #0
 8001700:	da10      	bge.n	8001724 <_svfiprintf_r+0x104>
 8001702:	4252      	negs	r2, r2
 8001704:	f043 0002 	orr.w	r0, r3, #2
 8001708:	9207      	str	r2, [sp, #28]
 800170a:	9004      	str	r0, [sp, #16]
 800170c:	e00b      	b.n	8001726 <_svfiprintf_r+0x106>
 800170e:	4627      	mov	r7, r4
 8001710:	3401      	adds	r4, #1
 8001712:	783b      	ldrb	r3, [r7, #0]
 8001714:	3b30      	subs	r3, #48	; 0x30
 8001716:	2b09      	cmp	r3, #9
 8001718:	d803      	bhi.n	8001722 <_svfiprintf_r+0x102>
 800171a:	fb00 3202 	mla	r2, r0, r2, r3
 800171e:	2101      	movs	r1, #1
 8001720:	e7f5      	b.n	800170e <_svfiprintf_r+0xee>
 8001722:	b101      	cbz	r1, 8001726 <_svfiprintf_r+0x106>
 8001724:	9207      	str	r2, [sp, #28]
 8001726:	783b      	ldrb	r3, [r7, #0]
 8001728:	2b2e      	cmp	r3, #46	; 0x2e
 800172a:	d11e      	bne.n	800176a <_svfiprintf_r+0x14a>
 800172c:	787b      	ldrb	r3, [r7, #1]
 800172e:	2b2a      	cmp	r3, #42	; 0x2a
 8001730:	d10a      	bne.n	8001748 <_svfiprintf_r+0x128>
 8001732:	9b03      	ldr	r3, [sp, #12]
 8001734:	1d1a      	adds	r2, r3, #4
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	9203      	str	r2, [sp, #12]
 800173a:	2b00      	cmp	r3, #0
 800173c:	bfb8      	it	lt
 800173e:	f04f 33ff 	movlt.w	r3, #4294967295
 8001742:	3702      	adds	r7, #2
 8001744:	9305      	str	r3, [sp, #20]
 8001746:	e010      	b.n	800176a <_svfiprintf_r+0x14a>
 8001748:	2300      	movs	r3, #0
 800174a:	9305      	str	r3, [sp, #20]
 800174c:	1c78      	adds	r0, r7, #1
 800174e:	4619      	mov	r1, r3
 8001750:	240a      	movs	r4, #10
 8001752:	4607      	mov	r7, r0
 8001754:	3001      	adds	r0, #1
 8001756:	783a      	ldrb	r2, [r7, #0]
 8001758:	3a30      	subs	r2, #48	; 0x30
 800175a:	2a09      	cmp	r2, #9
 800175c:	d803      	bhi.n	8001766 <_svfiprintf_r+0x146>
 800175e:	fb04 2101 	mla	r1, r4, r1, r2
 8001762:	2301      	movs	r3, #1
 8001764:	e7f5      	b.n	8001752 <_svfiprintf_r+0x132>
 8001766:	b103      	cbz	r3, 800176a <_svfiprintf_r+0x14a>
 8001768:	9105      	str	r1, [sp, #20]
 800176a:	2203      	movs	r2, #3
 800176c:	7839      	ldrb	r1, [r7, #0]
 800176e:	4822      	ldr	r0, [pc, #136]	; (80017f8 <_svfiprintf_r+0x1d8>)
 8001770:	f7fe fd2e 	bl	80001d0 <memchr>
 8001774:	b140      	cbz	r0, 8001788 <_svfiprintf_r+0x168>
 8001776:	2340      	movs	r3, #64	; 0x40
 8001778:	ebcb 0000 	rsb	r0, fp, r0
 800177c:	fa03 f000 	lsl.w	r0, r3, r0
 8001780:	9b04      	ldr	r3, [sp, #16]
 8001782:	4318      	orrs	r0, r3
 8001784:	9004      	str	r0, [sp, #16]
 8001786:	3701      	adds	r7, #1
 8001788:	7839      	ldrb	r1, [r7, #0]
 800178a:	481c      	ldr	r0, [pc, #112]	; (80017fc <_svfiprintf_r+0x1dc>)
 800178c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001790:	2206      	movs	r2, #6
 8001792:	1c7e      	adds	r6, r7, #1
 8001794:	f7fe fd1c 	bl	80001d0 <memchr>
 8001798:	b188      	cbz	r0, 80017be <_svfiprintf_r+0x19e>
 800179a:	4b19      	ldr	r3, [pc, #100]	; (8001800 <_svfiprintf_r+0x1e0>)
 800179c:	b933      	cbnz	r3, 80017ac <_svfiprintf_r+0x18c>
 800179e:	9b03      	ldr	r3, [sp, #12]
 80017a0:	3307      	adds	r3, #7
 80017a2:	f023 0307 	bic.w	r3, r3, #7
 80017a6:	3308      	adds	r3, #8
 80017a8:	9303      	str	r3, [sp, #12]
 80017aa:	e014      	b.n	80017d6 <_svfiprintf_r+0x1b6>
 80017ac:	ab03      	add	r3, sp, #12
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	462a      	mov	r2, r5
 80017b2:	4b14      	ldr	r3, [pc, #80]	; (8001804 <_svfiprintf_r+0x1e4>)
 80017b4:	a904      	add	r1, sp, #16
 80017b6:	4640      	mov	r0, r8
 80017b8:	f3af 8000 	nop.w
 80017bc:	e007      	b.n	80017ce <_svfiprintf_r+0x1ae>
 80017be:	ab03      	add	r3, sp, #12
 80017c0:	9300      	str	r3, [sp, #0]
 80017c2:	462a      	mov	r2, r5
 80017c4:	4b0f      	ldr	r3, [pc, #60]	; (8001804 <_svfiprintf_r+0x1e4>)
 80017c6:	a904      	add	r1, sp, #16
 80017c8:	4640      	mov	r0, r8
 80017ca:	f000 f9d9 	bl	8001b80 <_printf_i>
 80017ce:	f1b0 3fff 	cmp.w	r0, #4294967295
 80017d2:	4682      	mov	sl, r0
 80017d4:	d003      	beq.n	80017de <_svfiprintf_r+0x1be>
 80017d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80017d8:	4453      	add	r3, sl
 80017da:	9309      	str	r3, [sp, #36]	; 0x24
 80017dc:	e742      	b.n	8001664 <_svfiprintf_r+0x44>
 80017de:	89ab      	ldrh	r3, [r5, #12]
 80017e0:	065b      	lsls	r3, r3, #25
 80017e2:	d401      	bmi.n	80017e8 <_svfiprintf_r+0x1c8>
 80017e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80017e6:	e001      	b.n	80017ec <_svfiprintf_r+0x1cc>
 80017e8:	f04f 30ff 	mov.w	r0, #4294967295
 80017ec:	b01d      	add	sp, #116	; 0x74
 80017ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80017f2:	bf00      	nop
 80017f4:	0800257c 	.word	0x0800257c
 80017f8:	08002582 	.word	0x08002582
 80017fc:	08002586 	.word	0x08002586
 8001800:	00000000 	.word	0x00000000
 8001804:	0800156d 	.word	0x0800156d

08001808 <__sfputc_r>:
 8001808:	6893      	ldr	r3, [r2, #8]
 800180a:	3b01      	subs	r3, #1
 800180c:	2b00      	cmp	r3, #0
 800180e:	b410      	push	{r4}
 8001810:	6093      	str	r3, [r2, #8]
 8001812:	da09      	bge.n	8001828 <__sfputc_r+0x20>
 8001814:	6994      	ldr	r4, [r2, #24]
 8001816:	42a3      	cmp	r3, r4
 8001818:	db02      	blt.n	8001820 <__sfputc_r+0x18>
 800181a:	b2cb      	uxtb	r3, r1
 800181c:	2b0a      	cmp	r3, #10
 800181e:	d103      	bne.n	8001828 <__sfputc_r+0x20>
 8001820:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001824:	f000 bb26 	b.w	8001e74 <__swbuf_r>
 8001828:	6813      	ldr	r3, [r2, #0]
 800182a:	1c58      	adds	r0, r3, #1
 800182c:	6010      	str	r0, [r2, #0]
 800182e:	7019      	strb	r1, [r3, #0]
 8001830:	b2c8      	uxtb	r0, r1
 8001832:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001836:	4770      	bx	lr

08001838 <__sfputs_r>:
 8001838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800183a:	4606      	mov	r6, r0
 800183c:	460f      	mov	r7, r1
 800183e:	4614      	mov	r4, r2
 8001840:	18d5      	adds	r5, r2, r3
 8001842:	42ac      	cmp	r4, r5
 8001844:	d008      	beq.n	8001858 <__sfputs_r+0x20>
 8001846:	463a      	mov	r2, r7
 8001848:	f814 1b01 	ldrb.w	r1, [r4], #1
 800184c:	4630      	mov	r0, r6
 800184e:	f7ff ffdb 	bl	8001808 <__sfputc_r>
 8001852:	1c43      	adds	r3, r0, #1
 8001854:	d1f5      	bne.n	8001842 <__sfputs_r+0xa>
 8001856:	e000      	b.n	800185a <__sfputs_r+0x22>
 8001858:	2000      	movs	r0, #0
 800185a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800185c <_vfiprintf_r>:
 800185c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001860:	b09d      	sub	sp, #116	; 0x74
 8001862:	460c      	mov	r4, r1
 8001864:	4617      	mov	r7, r2
 8001866:	9303      	str	r3, [sp, #12]
 8001868:	4606      	mov	r6, r0
 800186a:	b118      	cbz	r0, 8001874 <_vfiprintf_r+0x18>
 800186c:	6983      	ldr	r3, [r0, #24]
 800186e:	b90b      	cbnz	r3, 8001874 <_vfiprintf_r+0x18>
 8001870:	f7ff fd94 	bl	800139c <__sinit>
 8001874:	4b7f      	ldr	r3, [pc, #508]	; (8001a74 <_vfiprintf_r+0x218>)
 8001876:	429c      	cmp	r4, r3
 8001878:	d101      	bne.n	800187e <_vfiprintf_r+0x22>
 800187a:	6874      	ldr	r4, [r6, #4]
 800187c:	e008      	b.n	8001890 <_vfiprintf_r+0x34>
 800187e:	4b7e      	ldr	r3, [pc, #504]	; (8001a78 <_vfiprintf_r+0x21c>)
 8001880:	429c      	cmp	r4, r3
 8001882:	d101      	bne.n	8001888 <_vfiprintf_r+0x2c>
 8001884:	68b4      	ldr	r4, [r6, #8]
 8001886:	e003      	b.n	8001890 <_vfiprintf_r+0x34>
 8001888:	4b7c      	ldr	r3, [pc, #496]	; (8001a7c <_vfiprintf_r+0x220>)
 800188a:	429c      	cmp	r4, r3
 800188c:	bf08      	it	eq
 800188e:	68f4      	ldreq	r4, [r6, #12]
 8001890:	89a3      	ldrh	r3, [r4, #12]
 8001892:	0718      	lsls	r0, r3, #28
 8001894:	d50c      	bpl.n	80018b0 <_vfiprintf_r+0x54>
 8001896:	6923      	ldr	r3, [r4, #16]
 8001898:	b153      	cbz	r3, 80018b0 <_vfiprintf_r+0x54>
 800189a:	2300      	movs	r3, #0
 800189c:	9309      	str	r3, [sp, #36]	; 0x24
 800189e:	2320      	movs	r3, #32
 80018a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80018a4:	2330      	movs	r3, #48	; 0x30
 80018a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80018aa:	f8df b1d4 	ldr.w	fp, [pc, #468]	; 8001a80 <_vfiprintf_r+0x224>
 80018ae:	e044      	b.n	800193a <_vfiprintf_r+0xde>
 80018b0:	4621      	mov	r1, r4
 80018b2:	4630      	mov	r0, r6
 80018b4:	f000 fb44 	bl	8001f40 <__swsetup_r>
 80018b8:	2800      	cmp	r0, #0
 80018ba:	d0ee      	beq.n	800189a <_vfiprintf_r+0x3e>
 80018bc:	f04f 30ff 	mov.w	r0, #4294967295
 80018c0:	e0d5      	b.n	8001a6e <_vfiprintf_r+0x212>
 80018c2:	9a03      	ldr	r2, [sp, #12]
 80018c4:	1d11      	adds	r1, r2, #4
 80018c6:	6812      	ldr	r2, [r2, #0]
 80018c8:	9103      	str	r1, [sp, #12]
 80018ca:	2a00      	cmp	r2, #0
 80018cc:	f280 808c 	bge.w	80019e8 <_vfiprintf_r+0x18c>
 80018d0:	4252      	negs	r2, r2
 80018d2:	f043 0002 	orr.w	r0, r3, #2
 80018d6:	9207      	str	r2, [sp, #28]
 80018d8:	9004      	str	r0, [sp, #16]
 80018da:	f898 3000 	ldrb.w	r3, [r8]
 80018de:	2b2e      	cmp	r3, #46	; 0x2e
 80018e0:	f000 8084 	beq.w	80019ec <_vfiprintf_r+0x190>
 80018e4:	2203      	movs	r2, #3
 80018e6:	f898 1000 	ldrb.w	r1, [r8]
 80018ea:	4865      	ldr	r0, [pc, #404]	; (8001a80 <_vfiprintf_r+0x224>)
 80018ec:	f7fe fc70 	bl	80001d0 <memchr>
 80018f0:	b148      	cbz	r0, 8001906 <_vfiprintf_r+0xaa>
 80018f2:	2340      	movs	r3, #64	; 0x40
 80018f4:	ebcb 0000 	rsb	r0, fp, r0
 80018f8:	fa03 f000 	lsl.w	r0, r3, r0
 80018fc:	9b04      	ldr	r3, [sp, #16]
 80018fe:	4318      	orrs	r0, r3
 8001900:	9004      	str	r0, [sp, #16]
 8001902:	f108 0801 	add.w	r8, r8, #1
 8001906:	f898 1000 	ldrb.w	r1, [r8]
 800190a:	485e      	ldr	r0, [pc, #376]	; (8001a84 <_vfiprintf_r+0x228>)
 800190c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001910:	2206      	movs	r2, #6
 8001912:	f108 0701 	add.w	r7, r8, #1
 8001916:	f7fe fc5b 	bl	80001d0 <memchr>
 800191a:	2800      	cmp	r0, #0
 800191c:	f000 8095 	beq.w	8001a4a <_vfiprintf_r+0x1ee>
 8001920:	4b59      	ldr	r3, [pc, #356]	; (8001a88 <_vfiprintf_r+0x22c>)
 8001922:	2b00      	cmp	r3, #0
 8001924:	f040 8088 	bne.w	8001a38 <_vfiprintf_r+0x1dc>
 8001928:	9b03      	ldr	r3, [sp, #12]
 800192a:	3307      	adds	r3, #7
 800192c:	f023 0307 	bic.w	r3, r3, #7
 8001930:	3308      	adds	r3, #8
 8001932:	9303      	str	r3, [sp, #12]
 8001934:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001936:	4453      	add	r3, sl
 8001938:	9309      	str	r3, [sp, #36]	; 0x24
 800193a:	46b8      	mov	r8, r7
 800193c:	4645      	mov	r5, r8
 800193e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001942:	b91b      	cbnz	r3, 800194c <_vfiprintf_r+0xf0>
 8001944:	ebb8 0907 	subs.w	r9, r8, r7
 8001948:	d00f      	beq.n	800196a <_vfiprintf_r+0x10e>
 800194a:	e003      	b.n	8001954 <_vfiprintf_r+0xf8>
 800194c:	2b25      	cmp	r3, #37	; 0x25
 800194e:	d0f9      	beq.n	8001944 <_vfiprintf_r+0xe8>
 8001950:	46a8      	mov	r8, r5
 8001952:	e7f3      	b.n	800193c <_vfiprintf_r+0xe0>
 8001954:	464b      	mov	r3, r9
 8001956:	463a      	mov	r2, r7
 8001958:	4621      	mov	r1, r4
 800195a:	4630      	mov	r0, r6
 800195c:	f7ff ff6c 	bl	8001838 <__sfputs_r>
 8001960:	3001      	adds	r0, #1
 8001962:	d07f      	beq.n	8001a64 <_vfiprintf_r+0x208>
 8001964:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001966:	444b      	add	r3, r9
 8001968:	9309      	str	r3, [sp, #36]	; 0x24
 800196a:	f898 3000 	ldrb.w	r3, [r8]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d078      	beq.n	8001a64 <_vfiprintf_r+0x208>
 8001972:	2300      	movs	r3, #0
 8001974:	f04f 32ff 	mov.w	r2, #4294967295
 8001978:	9304      	str	r3, [sp, #16]
 800197a:	9307      	str	r3, [sp, #28]
 800197c:	9205      	str	r2, [sp, #20]
 800197e:	9306      	str	r3, [sp, #24]
 8001980:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001984:	931a      	str	r3, [sp, #104]	; 0x68
 8001986:	2701      	movs	r7, #1
 8001988:	2205      	movs	r2, #5
 800198a:	7829      	ldrb	r1, [r5, #0]
 800198c:	483f      	ldr	r0, [pc, #252]	; (8001a8c <_vfiprintf_r+0x230>)
 800198e:	f7fe fc1f 	bl	80001d0 <memchr>
 8001992:	f105 0801 	add.w	r8, r5, #1
 8001996:	9b04      	ldr	r3, [sp, #16]
 8001998:	b138      	cbz	r0, 80019aa <_vfiprintf_r+0x14e>
 800199a:	4a3c      	ldr	r2, [pc, #240]	; (8001a8c <_vfiprintf_r+0x230>)
 800199c:	1a80      	subs	r0, r0, r2
 800199e:	fa07 f000 	lsl.w	r0, r7, r0
 80019a2:	4318      	orrs	r0, r3
 80019a4:	9004      	str	r0, [sp, #16]
 80019a6:	4645      	mov	r5, r8
 80019a8:	e7ee      	b.n	8001988 <_vfiprintf_r+0x12c>
 80019aa:	06d9      	lsls	r1, r3, #27
 80019ac:	bf44      	itt	mi
 80019ae:	2220      	movmi	r2, #32
 80019b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80019b4:	071a      	lsls	r2, r3, #28
 80019b6:	bf44      	itt	mi
 80019b8:	222b      	movmi	r2, #43	; 0x2b
 80019ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80019be:	782a      	ldrb	r2, [r5, #0]
 80019c0:	2a2a      	cmp	r2, #42	; 0x2a
 80019c2:	f43f af7e 	beq.w	80018c2 <_vfiprintf_r+0x66>
 80019c6:	9a07      	ldr	r2, [sp, #28]
 80019c8:	2100      	movs	r1, #0
 80019ca:	200a      	movs	r0, #10
 80019cc:	46a8      	mov	r8, r5
 80019ce:	3501      	adds	r5, #1
 80019d0:	f898 3000 	ldrb.w	r3, [r8]
 80019d4:	3b30      	subs	r3, #48	; 0x30
 80019d6:	2b09      	cmp	r3, #9
 80019d8:	d803      	bhi.n	80019e2 <_vfiprintf_r+0x186>
 80019da:	fb00 3202 	mla	r2, r0, r2, r3
 80019de:	2101      	movs	r1, #1
 80019e0:	e7f4      	b.n	80019cc <_vfiprintf_r+0x170>
 80019e2:	2900      	cmp	r1, #0
 80019e4:	f43f af79 	beq.w	80018da <_vfiprintf_r+0x7e>
 80019e8:	9207      	str	r2, [sp, #28]
 80019ea:	e776      	b.n	80018da <_vfiprintf_r+0x7e>
 80019ec:	f898 3001 	ldrb.w	r3, [r8, #1]
 80019f0:	2b2a      	cmp	r3, #42	; 0x2a
 80019f2:	d10b      	bne.n	8001a0c <_vfiprintf_r+0x1b0>
 80019f4:	9b03      	ldr	r3, [sp, #12]
 80019f6:	1d1a      	adds	r2, r3, #4
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	9203      	str	r2, [sp, #12]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	bfb8      	it	lt
 8001a00:	f04f 33ff 	movlt.w	r3, #4294967295
 8001a04:	f108 0802 	add.w	r8, r8, #2
 8001a08:	9305      	str	r3, [sp, #20]
 8001a0a:	e76b      	b.n	80018e4 <_vfiprintf_r+0x88>
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	9305      	str	r3, [sp, #20]
 8001a10:	f108 0001 	add.w	r0, r8, #1
 8001a14:	4619      	mov	r1, r3
 8001a16:	250a      	movs	r5, #10
 8001a18:	4680      	mov	r8, r0
 8001a1a:	3001      	adds	r0, #1
 8001a1c:	f898 2000 	ldrb.w	r2, [r8]
 8001a20:	3a30      	subs	r2, #48	; 0x30
 8001a22:	2a09      	cmp	r2, #9
 8001a24:	d803      	bhi.n	8001a2e <_vfiprintf_r+0x1d2>
 8001a26:	fb05 2101 	mla	r1, r5, r1, r2
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e7f4      	b.n	8001a18 <_vfiprintf_r+0x1bc>
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	f43f af58 	beq.w	80018e4 <_vfiprintf_r+0x88>
 8001a34:	9105      	str	r1, [sp, #20]
 8001a36:	e755      	b.n	80018e4 <_vfiprintf_r+0x88>
 8001a38:	ab03      	add	r3, sp, #12
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	4622      	mov	r2, r4
 8001a3e:	4b14      	ldr	r3, [pc, #80]	; (8001a90 <_vfiprintf_r+0x234>)
 8001a40:	a904      	add	r1, sp, #16
 8001a42:	4630      	mov	r0, r6
 8001a44:	f3af 8000 	nop.w
 8001a48:	e007      	b.n	8001a5a <_vfiprintf_r+0x1fe>
 8001a4a:	ab03      	add	r3, sp, #12
 8001a4c:	9300      	str	r3, [sp, #0]
 8001a4e:	4622      	mov	r2, r4
 8001a50:	4b0f      	ldr	r3, [pc, #60]	; (8001a90 <_vfiprintf_r+0x234>)
 8001a52:	a904      	add	r1, sp, #16
 8001a54:	4630      	mov	r0, r6
 8001a56:	f000 f893 	bl	8001b80 <_printf_i>
 8001a5a:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001a5e:	4682      	mov	sl, r0
 8001a60:	f47f af68 	bne.w	8001934 <_vfiprintf_r+0xd8>
 8001a64:	89a3      	ldrh	r3, [r4, #12]
 8001a66:	065b      	lsls	r3, r3, #25
 8001a68:	f53f af28 	bmi.w	80018bc <_vfiprintf_r+0x60>
 8001a6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001a6e:	b01d      	add	sp, #116	; 0x74
 8001a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a74:	08002514 	.word	0x08002514
 8001a78:	08002534 	.word	0x08002534
 8001a7c:	08002554 	.word	0x08002554
 8001a80:	08002582 	.word	0x08002582
 8001a84:	08002586 	.word	0x08002586
 8001a88:	00000000 	.word	0x00000000
 8001a8c:	0800257c 	.word	0x0800257c
 8001a90:	08001839 	.word	0x08001839

08001a94 <_printf_common>:
 8001a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001a98:	4691      	mov	r9, r2
 8001a9a:	461f      	mov	r7, r3
 8001a9c:	690a      	ldr	r2, [r1, #16]
 8001a9e:	688b      	ldr	r3, [r1, #8]
 8001aa0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	bfb8      	it	lt
 8001aa8:	4613      	movlt	r3, r2
 8001aaa:	f8c9 3000 	str.w	r3, [r9]
 8001aae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001ab2:	4606      	mov	r6, r0
 8001ab4:	460c      	mov	r4, r1
 8001ab6:	b112      	cbz	r2, 8001abe <_printf_common+0x2a>
 8001ab8:	3301      	adds	r3, #1
 8001aba:	f8c9 3000 	str.w	r3, [r9]
 8001abe:	6823      	ldr	r3, [r4, #0]
 8001ac0:	0699      	lsls	r1, r3, #26
 8001ac2:	bf42      	ittt	mi
 8001ac4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001ac8:	3302      	addmi	r3, #2
 8001aca:	f8c9 3000 	strmi.w	r3, [r9]
 8001ace:	6825      	ldr	r5, [r4, #0]
 8001ad0:	f015 0506 	ands.w	r5, r5, #6
 8001ad4:	d110      	bne.n	8001af8 <_printf_common+0x64>
 8001ad6:	f104 0a19 	add.w	sl, r4, #25
 8001ada:	e007      	b.n	8001aec <_printf_common+0x58>
 8001adc:	2301      	movs	r3, #1
 8001ade:	4652      	mov	r2, sl
 8001ae0:	4639      	mov	r1, r7
 8001ae2:	4630      	mov	r0, r6
 8001ae4:	47c0      	blx	r8
 8001ae6:	3001      	adds	r0, #1
 8001ae8:	d01a      	beq.n	8001b20 <_printf_common+0x8c>
 8001aea:	3501      	adds	r5, #1
 8001aec:	68e3      	ldr	r3, [r4, #12]
 8001aee:	f8d9 2000 	ldr.w	r2, [r9]
 8001af2:	1a9b      	subs	r3, r3, r2
 8001af4:	429d      	cmp	r5, r3
 8001af6:	dbf1      	blt.n	8001adc <_printf_common+0x48>
 8001af8:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001afc:	6822      	ldr	r2, [r4, #0]
 8001afe:	3300      	adds	r3, #0
 8001b00:	bf18      	it	ne
 8001b02:	2301      	movne	r3, #1
 8001b04:	0692      	lsls	r2, r2, #26
 8001b06:	d50f      	bpl.n	8001b28 <_printf_common+0x94>
 8001b08:	18e1      	adds	r1, r4, r3
 8001b0a:	1c5a      	adds	r2, r3, #1
 8001b0c:	2030      	movs	r0, #48	; 0x30
 8001b0e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001b12:	4422      	add	r2, r4
 8001b14:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001b18:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001b1c:	3302      	adds	r3, #2
 8001b1e:	e003      	b.n	8001b28 <_printf_common+0x94>
 8001b20:	f04f 30ff 	mov.w	r0, #4294967295
 8001b24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001b2c:	4639      	mov	r1, r7
 8001b2e:	4630      	mov	r0, r6
 8001b30:	47c0      	blx	r8
 8001b32:	3001      	adds	r0, #1
 8001b34:	d0f4      	beq.n	8001b20 <_printf_common+0x8c>
 8001b36:	6822      	ldr	r2, [r4, #0]
 8001b38:	f8d9 5000 	ldr.w	r5, [r9]
 8001b3c:	68e3      	ldr	r3, [r4, #12]
 8001b3e:	f002 0206 	and.w	r2, r2, #6
 8001b42:	2a04      	cmp	r2, #4
 8001b44:	bf08      	it	eq
 8001b46:	1b5d      	subeq	r5, r3, r5
 8001b48:	6922      	ldr	r2, [r4, #16]
 8001b4a:	68a3      	ldr	r3, [r4, #8]
 8001b4c:	bf0c      	ite	eq
 8001b4e:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001b52:	2500      	movne	r5, #0
 8001b54:	4293      	cmp	r3, r2
 8001b56:	bfc4      	itt	gt
 8001b58:	1a9b      	subgt	r3, r3, r2
 8001b5a:	18ed      	addgt	r5, r5, r3
 8001b5c:	f04f 0900 	mov.w	r9, #0
 8001b60:	341a      	adds	r4, #26
 8001b62:	454d      	cmp	r5, r9
 8001b64:	d009      	beq.n	8001b7a <_printf_common+0xe6>
 8001b66:	2301      	movs	r3, #1
 8001b68:	4622      	mov	r2, r4
 8001b6a:	4639      	mov	r1, r7
 8001b6c:	4630      	mov	r0, r6
 8001b6e:	47c0      	blx	r8
 8001b70:	3001      	adds	r0, #1
 8001b72:	d0d5      	beq.n	8001b20 <_printf_common+0x8c>
 8001b74:	f109 0901 	add.w	r9, r9, #1
 8001b78:	e7f3      	b.n	8001b62 <_printf_common+0xce>
 8001b7a:	2000      	movs	r0, #0
 8001b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001b80 <_printf_i>:
 8001b80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b84:	4617      	mov	r7, r2
 8001b86:	7e0a      	ldrb	r2, [r1, #24]
 8001b88:	b085      	sub	sp, #20
 8001b8a:	2a6e      	cmp	r2, #110	; 0x6e
 8001b8c:	4698      	mov	r8, r3
 8001b8e:	4606      	mov	r6, r0
 8001b90:	460c      	mov	r4, r1
 8001b92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001b94:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8001b98:	f000 80ae 	beq.w	8001cf8 <_printf_i+0x178>
 8001b9c:	d811      	bhi.n	8001bc2 <_printf_i+0x42>
 8001b9e:	2a63      	cmp	r2, #99	; 0x63
 8001ba0:	d022      	beq.n	8001be8 <_printf_i+0x68>
 8001ba2:	d809      	bhi.n	8001bb8 <_printf_i+0x38>
 8001ba4:	2a00      	cmp	r2, #0
 8001ba6:	f000 80bb 	beq.w	8001d20 <_printf_i+0x1a0>
 8001baa:	2a58      	cmp	r2, #88	; 0x58
 8001bac:	f040 80ca 	bne.w	8001d44 <_printf_i+0x1c4>
 8001bb0:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8001bb4:	4983      	ldr	r1, [pc, #524]	; (8001dc4 <_printf_i+0x244>)
 8001bb6:	e055      	b.n	8001c64 <_printf_i+0xe4>
 8001bb8:	2a64      	cmp	r2, #100	; 0x64
 8001bba:	d01e      	beq.n	8001bfa <_printf_i+0x7a>
 8001bbc:	2a69      	cmp	r2, #105	; 0x69
 8001bbe:	d01c      	beq.n	8001bfa <_printf_i+0x7a>
 8001bc0:	e0c0      	b.n	8001d44 <_printf_i+0x1c4>
 8001bc2:	2a73      	cmp	r2, #115	; 0x73
 8001bc4:	f000 80b0 	beq.w	8001d28 <_printf_i+0x1a8>
 8001bc8:	d809      	bhi.n	8001bde <_printf_i+0x5e>
 8001bca:	2a6f      	cmp	r2, #111	; 0x6f
 8001bcc:	d02e      	beq.n	8001c2c <_printf_i+0xac>
 8001bce:	2a70      	cmp	r2, #112	; 0x70
 8001bd0:	f040 80b8 	bne.w	8001d44 <_printf_i+0x1c4>
 8001bd4:	680a      	ldr	r2, [r1, #0]
 8001bd6:	f042 0220 	orr.w	r2, r2, #32
 8001bda:	600a      	str	r2, [r1, #0]
 8001bdc:	e03e      	b.n	8001c5c <_printf_i+0xdc>
 8001bde:	2a75      	cmp	r2, #117	; 0x75
 8001be0:	d024      	beq.n	8001c2c <_printf_i+0xac>
 8001be2:	2a78      	cmp	r2, #120	; 0x78
 8001be4:	d03a      	beq.n	8001c5c <_printf_i+0xdc>
 8001be6:	e0ad      	b.n	8001d44 <_printf_i+0x1c4>
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8001bee:	1d11      	adds	r1, r2, #4
 8001bf0:	6019      	str	r1, [r3, #0]
 8001bf2:	6813      	ldr	r3, [r2, #0]
 8001bf4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001bf8:	e0a8      	b.n	8001d4c <_printf_i+0x1cc>
 8001bfa:	6821      	ldr	r1, [r4, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001c02:	d002      	beq.n	8001c0a <_printf_i+0x8a>
 8001c04:	1d11      	adds	r1, r2, #4
 8001c06:	6019      	str	r1, [r3, #0]
 8001c08:	e008      	b.n	8001c1c <_printf_i+0x9c>
 8001c0a:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001c0e:	f102 0104 	add.w	r1, r2, #4
 8001c12:	6019      	str	r1, [r3, #0]
 8001c14:	d002      	beq.n	8001c1c <_printf_i+0x9c>
 8001c16:	f9b2 3000 	ldrsh.w	r3, [r2]
 8001c1a:	e000      	b.n	8001c1e <_printf_i+0x9e>
 8001c1c:	6813      	ldr	r3, [r2, #0]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	da3c      	bge.n	8001c9c <_printf_i+0x11c>
 8001c22:	222d      	movs	r2, #45	; 0x2d
 8001c24:	425b      	negs	r3, r3
 8001c26:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001c2a:	e037      	b.n	8001c9c <_printf_i+0x11c>
 8001c2c:	6821      	ldr	r1, [r4, #0]
 8001c2e:	681a      	ldr	r2, [r3, #0]
 8001c30:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001c34:	d002      	beq.n	8001c3c <_printf_i+0xbc>
 8001c36:	1d11      	adds	r1, r2, #4
 8001c38:	6019      	str	r1, [r3, #0]
 8001c3a:	e007      	b.n	8001c4c <_printf_i+0xcc>
 8001c3c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001c40:	f102 0104 	add.w	r1, r2, #4
 8001c44:	6019      	str	r1, [r3, #0]
 8001c46:	d001      	beq.n	8001c4c <_printf_i+0xcc>
 8001c48:	8813      	ldrh	r3, [r2, #0]
 8001c4a:	e000      	b.n	8001c4e <_printf_i+0xce>
 8001c4c:	6813      	ldr	r3, [r2, #0]
 8001c4e:	7e22      	ldrb	r2, [r4, #24]
 8001c50:	495c      	ldr	r1, [pc, #368]	; (8001dc4 <_printf_i+0x244>)
 8001c52:	2a6f      	cmp	r2, #111	; 0x6f
 8001c54:	bf14      	ite	ne
 8001c56:	220a      	movne	r2, #10
 8001c58:	2208      	moveq	r2, #8
 8001c5a:	e01b      	b.n	8001c94 <_printf_i+0x114>
 8001c5c:	2278      	movs	r2, #120	; 0x78
 8001c5e:	495a      	ldr	r1, [pc, #360]	; (8001dc8 <_printf_i+0x248>)
 8001c60:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8001c64:	6822      	ldr	r2, [r4, #0]
 8001c66:	6818      	ldr	r0, [r3, #0]
 8001c68:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001c6c:	f100 0504 	add.w	r5, r0, #4
 8001c70:	601d      	str	r5, [r3, #0]
 8001c72:	d103      	bne.n	8001c7c <_printf_i+0xfc>
 8001c74:	0655      	lsls	r5, r2, #25
 8001c76:	d501      	bpl.n	8001c7c <_printf_i+0xfc>
 8001c78:	8803      	ldrh	r3, [r0, #0]
 8001c7a:	e000      	b.n	8001c7e <_printf_i+0xfe>
 8001c7c:	6803      	ldr	r3, [r0, #0]
 8001c7e:	07d0      	lsls	r0, r2, #31
 8001c80:	bf44      	itt	mi
 8001c82:	f042 0220 	orrmi.w	r2, r2, #32
 8001c86:	6022      	strmi	r2, [r4, #0]
 8001c88:	b91b      	cbnz	r3, 8001c92 <_printf_i+0x112>
 8001c8a:	6822      	ldr	r2, [r4, #0]
 8001c8c:	f022 0220 	bic.w	r2, r2, #32
 8001c90:	6022      	str	r2, [r4, #0]
 8001c92:	2210      	movs	r2, #16
 8001c94:	2000      	movs	r0, #0
 8001c96:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8001c9a:	e001      	b.n	8001ca0 <_printf_i+0x120>
 8001c9c:	4949      	ldr	r1, [pc, #292]	; (8001dc4 <_printf_i+0x244>)
 8001c9e:	220a      	movs	r2, #10
 8001ca0:	6865      	ldr	r5, [r4, #4]
 8001ca2:	60a5      	str	r5, [r4, #8]
 8001ca4:	2d00      	cmp	r5, #0
 8001ca6:	db08      	blt.n	8001cba <_printf_i+0x13a>
 8001ca8:	6820      	ldr	r0, [r4, #0]
 8001caa:	f020 0004 	bic.w	r0, r0, #4
 8001cae:	6020      	str	r0, [r4, #0]
 8001cb0:	b92b      	cbnz	r3, 8001cbe <_printf_i+0x13e>
 8001cb2:	2d00      	cmp	r5, #0
 8001cb4:	d17d      	bne.n	8001db2 <_printf_i+0x232>
 8001cb6:	4675      	mov	r5, lr
 8001cb8:	e00c      	b.n	8001cd4 <_printf_i+0x154>
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d079      	beq.n	8001db2 <_printf_i+0x232>
 8001cbe:	4675      	mov	r5, lr
 8001cc0:	fbb3 f0f2 	udiv	r0, r3, r2
 8001cc4:	fb02 3310 	mls	r3, r2, r0, r3
 8001cc8:	5ccb      	ldrb	r3, [r1, r3]
 8001cca:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2800      	cmp	r0, #0
 8001cd2:	d1f5      	bne.n	8001cc0 <_printf_i+0x140>
 8001cd4:	2a08      	cmp	r2, #8
 8001cd6:	d10b      	bne.n	8001cf0 <_printf_i+0x170>
 8001cd8:	6823      	ldr	r3, [r4, #0]
 8001cda:	07da      	lsls	r2, r3, #31
 8001cdc:	d508      	bpl.n	8001cf0 <_printf_i+0x170>
 8001cde:	6923      	ldr	r3, [r4, #16]
 8001ce0:	6862      	ldr	r2, [r4, #4]
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	bfde      	ittt	le
 8001ce6:	2330      	movle	r3, #48	; 0x30
 8001ce8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001cec:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001cf0:	ebc5 030e 	rsb	r3, r5, lr
 8001cf4:	6123      	str	r3, [r4, #16]
 8001cf6:	e02e      	b.n	8001d56 <_printf_i+0x1d6>
 8001cf8:	6808      	ldr	r0, [r1, #0]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	6949      	ldr	r1, [r1, #20]
 8001cfe:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001d02:	d003      	beq.n	8001d0c <_printf_i+0x18c>
 8001d04:	1d10      	adds	r0, r2, #4
 8001d06:	6018      	str	r0, [r3, #0]
 8001d08:	6813      	ldr	r3, [r2, #0]
 8001d0a:	e008      	b.n	8001d1e <_printf_i+0x19e>
 8001d0c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001d10:	f102 0004 	add.w	r0, r2, #4
 8001d14:	6018      	str	r0, [r3, #0]
 8001d16:	6813      	ldr	r3, [r2, #0]
 8001d18:	d001      	beq.n	8001d1e <_printf_i+0x19e>
 8001d1a:	8019      	strh	r1, [r3, #0]
 8001d1c:	e000      	b.n	8001d20 <_printf_i+0x1a0>
 8001d1e:	6019      	str	r1, [r3, #0]
 8001d20:	2300      	movs	r3, #0
 8001d22:	6123      	str	r3, [r4, #16]
 8001d24:	4675      	mov	r5, lr
 8001d26:	e016      	b.n	8001d56 <_printf_i+0x1d6>
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	1d11      	adds	r1, r2, #4
 8001d2c:	6019      	str	r1, [r3, #0]
 8001d2e:	6815      	ldr	r5, [r2, #0]
 8001d30:	6862      	ldr	r2, [r4, #4]
 8001d32:	2100      	movs	r1, #0
 8001d34:	4628      	mov	r0, r5
 8001d36:	f7fe fa4b 	bl	80001d0 <memchr>
 8001d3a:	b108      	cbz	r0, 8001d40 <_printf_i+0x1c0>
 8001d3c:	1b40      	subs	r0, r0, r5
 8001d3e:	6060      	str	r0, [r4, #4]
 8001d40:	6863      	ldr	r3, [r4, #4]
 8001d42:	e004      	b.n	8001d4e <_printf_i+0x1ce>
 8001d44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001d48:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	6123      	str	r3, [r4, #16]
 8001d50:	2300      	movs	r3, #0
 8001d52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001d56:	f8cd 8000 	str.w	r8, [sp]
 8001d5a:	463b      	mov	r3, r7
 8001d5c:	aa03      	add	r2, sp, #12
 8001d5e:	4621      	mov	r1, r4
 8001d60:	4630      	mov	r0, r6
 8001d62:	f7ff fe97 	bl	8001a94 <_printf_common>
 8001d66:	3001      	adds	r0, #1
 8001d68:	d102      	bne.n	8001d70 <_printf_i+0x1f0>
 8001d6a:	f04f 30ff 	mov.w	r0, #4294967295
 8001d6e:	e026      	b.n	8001dbe <_printf_i+0x23e>
 8001d70:	6923      	ldr	r3, [r4, #16]
 8001d72:	462a      	mov	r2, r5
 8001d74:	4639      	mov	r1, r7
 8001d76:	4630      	mov	r0, r6
 8001d78:	47c0      	blx	r8
 8001d7a:	3001      	adds	r0, #1
 8001d7c:	d0f5      	beq.n	8001d6a <_printf_i+0x1ea>
 8001d7e:	6823      	ldr	r3, [r4, #0]
 8001d80:	079b      	lsls	r3, r3, #30
 8001d82:	d510      	bpl.n	8001da6 <_printf_i+0x226>
 8001d84:	2500      	movs	r5, #0
 8001d86:	f104 0919 	add.w	r9, r4, #25
 8001d8a:	e007      	b.n	8001d9c <_printf_i+0x21c>
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	464a      	mov	r2, r9
 8001d90:	4639      	mov	r1, r7
 8001d92:	4630      	mov	r0, r6
 8001d94:	47c0      	blx	r8
 8001d96:	3001      	adds	r0, #1
 8001d98:	d0e7      	beq.n	8001d6a <_printf_i+0x1ea>
 8001d9a:	3501      	adds	r5, #1
 8001d9c:	68e3      	ldr	r3, [r4, #12]
 8001d9e:	9a03      	ldr	r2, [sp, #12]
 8001da0:	1a9b      	subs	r3, r3, r2
 8001da2:	429d      	cmp	r5, r3
 8001da4:	dbf2      	blt.n	8001d8c <_printf_i+0x20c>
 8001da6:	68e0      	ldr	r0, [r4, #12]
 8001da8:	9b03      	ldr	r3, [sp, #12]
 8001daa:	4298      	cmp	r0, r3
 8001dac:	bfb8      	it	lt
 8001dae:	4618      	movlt	r0, r3
 8001db0:	e005      	b.n	8001dbe <_printf_i+0x23e>
 8001db2:	780b      	ldrb	r3, [r1, #0]
 8001db4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001db8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001dbc:	e78a      	b.n	8001cd4 <_printf_i+0x154>
 8001dbe:	b005      	add	sp, #20
 8001dc0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001dc4:	0800258d 	.word	0x0800258d
 8001dc8:	0800259e 	.word	0x0800259e

08001dcc <_sbrk_r>:
 8001dcc:	b538      	push	{r3, r4, r5, lr}
 8001dce:	4c06      	ldr	r4, [pc, #24]	; (8001de8 <_sbrk_r+0x1c>)
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	4605      	mov	r5, r0
 8001dd4:	4608      	mov	r0, r1
 8001dd6:	6023      	str	r3, [r4, #0]
 8001dd8:	f000 fb56 	bl	8002488 <_sbrk>
 8001ddc:	1c43      	adds	r3, r0, #1
 8001dde:	d102      	bne.n	8001de6 <_sbrk_r+0x1a>
 8001de0:	6823      	ldr	r3, [r4, #0]
 8001de2:	b103      	cbz	r3, 8001de6 <_sbrk_r+0x1a>
 8001de4:	602b      	str	r3, [r5, #0]
 8001de6:	bd38      	pop	{r3, r4, r5, pc}
 8001de8:	20000098 	.word	0x20000098

08001dec <__sread>:
 8001dec:	b510      	push	{r4, lr}
 8001dee:	460c      	mov	r4, r1
 8001df0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001df4:	f000 fae2 	bl	80023bc <_read_r>
 8001df8:	2800      	cmp	r0, #0
 8001dfa:	bfab      	itete	ge
 8001dfc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8001dfe:	89a3      	ldrhlt	r3, [r4, #12]
 8001e00:	181b      	addge	r3, r3, r0
 8001e02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8001e06:	bfac      	ite	ge
 8001e08:	6563      	strge	r3, [r4, #84]	; 0x54
 8001e0a:	81a3      	strhlt	r3, [r4, #12]
 8001e0c:	bd10      	pop	{r4, pc}

08001e0e <__swrite>:
 8001e0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e12:	461f      	mov	r7, r3
 8001e14:	898b      	ldrh	r3, [r1, #12]
 8001e16:	05db      	lsls	r3, r3, #23
 8001e18:	4605      	mov	r5, r0
 8001e1a:	460c      	mov	r4, r1
 8001e1c:	4616      	mov	r6, r2
 8001e1e:	d505      	bpl.n	8001e2c <__swrite+0x1e>
 8001e20:	2302      	movs	r3, #2
 8001e22:	2200      	movs	r2, #0
 8001e24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e28:	f000 f9ba 	bl	80021a0 <_lseek_r>
 8001e2c:	89a3      	ldrh	r3, [r4, #12]
 8001e2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001e32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e36:	81a3      	strh	r3, [r4, #12]
 8001e38:	4632      	mov	r2, r6
 8001e3a:	463b      	mov	r3, r7
 8001e3c:	4628      	mov	r0, r5
 8001e3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001e42:	f000 b86b 	b.w	8001f1c <_write_r>

08001e46 <__sseek>:
 8001e46:	b510      	push	{r4, lr}
 8001e48:	460c      	mov	r4, r1
 8001e4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e4e:	f000 f9a7 	bl	80021a0 <_lseek_r>
 8001e52:	1c43      	adds	r3, r0, #1
 8001e54:	89a3      	ldrh	r3, [r4, #12]
 8001e56:	bf15      	itete	ne
 8001e58:	6560      	strne	r0, [r4, #84]	; 0x54
 8001e5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001e5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001e62:	81a3      	strheq	r3, [r4, #12]
 8001e64:	bf18      	it	ne
 8001e66:	81a3      	strhne	r3, [r4, #12]
 8001e68:	bd10      	pop	{r4, pc}

08001e6a <__sclose>:
 8001e6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e6e:	f000 b8d5 	b.w	800201c <_close_r>
	...

08001e74 <__swbuf_r>:
 8001e74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e76:	460f      	mov	r7, r1
 8001e78:	4614      	mov	r4, r2
 8001e7a:	4606      	mov	r6, r0
 8001e7c:	b118      	cbz	r0, 8001e86 <__swbuf_r+0x12>
 8001e7e:	6983      	ldr	r3, [r0, #24]
 8001e80:	b90b      	cbnz	r3, 8001e86 <__swbuf_r+0x12>
 8001e82:	f7ff fa8b 	bl	800139c <__sinit>
 8001e86:	4b22      	ldr	r3, [pc, #136]	; (8001f10 <__swbuf_r+0x9c>)
 8001e88:	429c      	cmp	r4, r3
 8001e8a:	d101      	bne.n	8001e90 <__swbuf_r+0x1c>
 8001e8c:	6874      	ldr	r4, [r6, #4]
 8001e8e:	e008      	b.n	8001ea2 <__swbuf_r+0x2e>
 8001e90:	4b20      	ldr	r3, [pc, #128]	; (8001f14 <__swbuf_r+0xa0>)
 8001e92:	429c      	cmp	r4, r3
 8001e94:	d101      	bne.n	8001e9a <__swbuf_r+0x26>
 8001e96:	68b4      	ldr	r4, [r6, #8]
 8001e98:	e003      	b.n	8001ea2 <__swbuf_r+0x2e>
 8001e9a:	4b1f      	ldr	r3, [pc, #124]	; (8001f18 <__swbuf_r+0xa4>)
 8001e9c:	429c      	cmp	r4, r3
 8001e9e:	bf08      	it	eq
 8001ea0:	68f4      	ldreq	r4, [r6, #12]
 8001ea2:	69a3      	ldr	r3, [r4, #24]
 8001ea4:	60a3      	str	r3, [r4, #8]
 8001ea6:	89a3      	ldrh	r3, [r4, #12]
 8001ea8:	071a      	lsls	r2, r3, #28
 8001eaa:	d509      	bpl.n	8001ec0 <__swbuf_r+0x4c>
 8001eac:	6923      	ldr	r3, [r4, #16]
 8001eae:	b13b      	cbz	r3, 8001ec0 <__swbuf_r+0x4c>
 8001eb0:	6823      	ldr	r3, [r4, #0]
 8001eb2:	6920      	ldr	r0, [r4, #16]
 8001eb4:	1a18      	subs	r0, r3, r0
 8001eb6:	6963      	ldr	r3, [r4, #20]
 8001eb8:	4298      	cmp	r0, r3
 8001eba:	b2fd      	uxtb	r5, r7
 8001ebc:	db0f      	blt.n	8001ede <__swbuf_r+0x6a>
 8001ebe:	e008      	b.n	8001ed2 <__swbuf_r+0x5e>
 8001ec0:	4621      	mov	r1, r4
 8001ec2:	4630      	mov	r0, r6
 8001ec4:	f000 f83c 	bl	8001f40 <__swsetup_r>
 8001ec8:	2800      	cmp	r0, #0
 8001eca:	d0f1      	beq.n	8001eb0 <__swbuf_r+0x3c>
 8001ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001ed2:	4621      	mov	r1, r4
 8001ed4:	4630      	mov	r0, r6
 8001ed6:	f000 f939 	bl	800214c <_fflush_r>
 8001eda:	2800      	cmp	r0, #0
 8001edc:	d1f6      	bne.n	8001ecc <__swbuf_r+0x58>
 8001ede:	68a3      	ldr	r3, [r4, #8]
 8001ee0:	3b01      	subs	r3, #1
 8001ee2:	60a3      	str	r3, [r4, #8]
 8001ee4:	6823      	ldr	r3, [r4, #0]
 8001ee6:	1c5a      	adds	r2, r3, #1
 8001ee8:	6022      	str	r2, [r4, #0]
 8001eea:	701f      	strb	r7, [r3, #0]
 8001eec:	6962      	ldr	r2, [r4, #20]
 8001eee:	1c43      	adds	r3, r0, #1
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d004      	beq.n	8001efe <__swbuf_r+0x8a>
 8001ef4:	89a3      	ldrh	r3, [r4, #12]
 8001ef6:	07db      	lsls	r3, r3, #31
 8001ef8:	d507      	bpl.n	8001f0a <__swbuf_r+0x96>
 8001efa:	2d0a      	cmp	r5, #10
 8001efc:	d105      	bne.n	8001f0a <__swbuf_r+0x96>
 8001efe:	4621      	mov	r1, r4
 8001f00:	4630      	mov	r0, r6
 8001f02:	f000 f923 	bl	800214c <_fflush_r>
 8001f06:	2800      	cmp	r0, #0
 8001f08:	d1e0      	bne.n	8001ecc <__swbuf_r+0x58>
 8001f0a:	4628      	mov	r0, r5
 8001f0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	08002514 	.word	0x08002514
 8001f14:	08002534 	.word	0x08002534
 8001f18:	08002554 	.word	0x08002554

08001f1c <_write_r>:
 8001f1c:	b538      	push	{r3, r4, r5, lr}
 8001f1e:	4c07      	ldr	r4, [pc, #28]	; (8001f3c <_write_r+0x20>)
 8001f20:	4605      	mov	r5, r0
 8001f22:	4608      	mov	r0, r1
 8001f24:	4611      	mov	r1, r2
 8001f26:	2200      	movs	r2, #0
 8001f28:	6022      	str	r2, [r4, #0]
 8001f2a:	461a      	mov	r2, r3
 8001f2c:	f000 faba 	bl	80024a4 <_write>
 8001f30:	1c43      	adds	r3, r0, #1
 8001f32:	d102      	bne.n	8001f3a <_write_r+0x1e>
 8001f34:	6823      	ldr	r3, [r4, #0]
 8001f36:	b103      	cbz	r3, 8001f3a <_write_r+0x1e>
 8001f38:	602b      	str	r3, [r5, #0]
 8001f3a:	bd38      	pop	{r3, r4, r5, pc}
 8001f3c:	20000098 	.word	0x20000098

08001f40 <__swsetup_r>:
 8001f40:	4b32      	ldr	r3, [pc, #200]	; (800200c <__swsetup_r+0xcc>)
 8001f42:	b570      	push	{r4, r5, r6, lr}
 8001f44:	681d      	ldr	r5, [r3, #0]
 8001f46:	4606      	mov	r6, r0
 8001f48:	460c      	mov	r4, r1
 8001f4a:	b125      	cbz	r5, 8001f56 <__swsetup_r+0x16>
 8001f4c:	69ab      	ldr	r3, [r5, #24]
 8001f4e:	b913      	cbnz	r3, 8001f56 <__swsetup_r+0x16>
 8001f50:	4628      	mov	r0, r5
 8001f52:	f7ff fa23 	bl	800139c <__sinit>
 8001f56:	4b2e      	ldr	r3, [pc, #184]	; (8002010 <__swsetup_r+0xd0>)
 8001f58:	429c      	cmp	r4, r3
 8001f5a:	d101      	bne.n	8001f60 <__swsetup_r+0x20>
 8001f5c:	686c      	ldr	r4, [r5, #4]
 8001f5e:	e008      	b.n	8001f72 <__swsetup_r+0x32>
 8001f60:	4b2c      	ldr	r3, [pc, #176]	; (8002014 <__swsetup_r+0xd4>)
 8001f62:	429c      	cmp	r4, r3
 8001f64:	d101      	bne.n	8001f6a <__swsetup_r+0x2a>
 8001f66:	68ac      	ldr	r4, [r5, #8]
 8001f68:	e003      	b.n	8001f72 <__swsetup_r+0x32>
 8001f6a:	4b2b      	ldr	r3, [pc, #172]	; (8002018 <__swsetup_r+0xd8>)
 8001f6c:	429c      	cmp	r4, r3
 8001f6e:	bf08      	it	eq
 8001f70:	68ec      	ldreq	r4, [r5, #12]
 8001f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	0715      	lsls	r5, r2, #28
 8001f7a:	d41d      	bmi.n	8001fb8 <__swsetup_r+0x78>
 8001f7c:	06d0      	lsls	r0, r2, #27
 8001f7e:	d402      	bmi.n	8001f86 <__swsetup_r+0x46>
 8001f80:	2209      	movs	r2, #9
 8001f82:	6032      	str	r2, [r6, #0]
 8001f84:	e03a      	b.n	8001ffc <__swsetup_r+0xbc>
 8001f86:	0751      	lsls	r1, r2, #29
 8001f88:	d512      	bpl.n	8001fb0 <__swsetup_r+0x70>
 8001f8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001f8c:	b141      	cbz	r1, 8001fa0 <__swsetup_r+0x60>
 8001f8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001f92:	4299      	cmp	r1, r3
 8001f94:	d002      	beq.n	8001f9c <__swsetup_r+0x5c>
 8001f96:	4630      	mov	r0, r6
 8001f98:	f000 f99c 	bl	80022d4 <_free_r>
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	6363      	str	r3, [r4, #52]	; 0x34
 8001fa0:	89a3      	ldrh	r3, [r4, #12]
 8001fa2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001fa6:	81a3      	strh	r3, [r4, #12]
 8001fa8:	2300      	movs	r3, #0
 8001faa:	6063      	str	r3, [r4, #4]
 8001fac:	6923      	ldr	r3, [r4, #16]
 8001fae:	6023      	str	r3, [r4, #0]
 8001fb0:	89a3      	ldrh	r3, [r4, #12]
 8001fb2:	f043 0308 	orr.w	r3, r3, #8
 8001fb6:	81a3      	strh	r3, [r4, #12]
 8001fb8:	6923      	ldr	r3, [r4, #16]
 8001fba:	b94b      	cbnz	r3, 8001fd0 <__swsetup_r+0x90>
 8001fbc:	89a3      	ldrh	r3, [r4, #12]
 8001fbe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8001fc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fc6:	d003      	beq.n	8001fd0 <__swsetup_r+0x90>
 8001fc8:	4621      	mov	r1, r4
 8001fca:	4630      	mov	r0, r6
 8001fcc:	f000 f91e 	bl	800220c <__smakebuf_r>
 8001fd0:	89a2      	ldrh	r2, [r4, #12]
 8001fd2:	f012 0301 	ands.w	r3, r2, #1
 8001fd6:	d005      	beq.n	8001fe4 <__swsetup_r+0xa4>
 8001fd8:	2300      	movs	r3, #0
 8001fda:	60a3      	str	r3, [r4, #8]
 8001fdc:	6963      	ldr	r3, [r4, #20]
 8001fde:	425b      	negs	r3, r3
 8001fe0:	61a3      	str	r3, [r4, #24]
 8001fe2:	e003      	b.n	8001fec <__swsetup_r+0xac>
 8001fe4:	0792      	lsls	r2, r2, #30
 8001fe6:	bf58      	it	pl
 8001fe8:	6963      	ldrpl	r3, [r4, #20]
 8001fea:	60a3      	str	r3, [r4, #8]
 8001fec:	6923      	ldr	r3, [r4, #16]
 8001fee:	b95b      	cbnz	r3, 8002008 <__swsetup_r+0xc8>
 8001ff0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001ff4:	f003 0080 	and.w	r0, r3, #128	; 0x80
 8001ff8:	b280      	uxth	r0, r0
 8001ffa:	b130      	cbz	r0, 800200a <__swsetup_r+0xca>
 8001ffc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002000:	81a3      	strh	r3, [r4, #12]
 8002002:	f04f 30ff 	mov.w	r0, #4294967295
 8002006:	bd70      	pop	{r4, r5, r6, pc}
 8002008:	2000      	movs	r0, #0
 800200a:	bd70      	pop	{r4, r5, r6, pc}
 800200c:	20000064 	.word	0x20000064
 8002010:	08002514 	.word	0x08002514
 8002014:	08002534 	.word	0x08002534
 8002018:	08002554 	.word	0x08002554

0800201c <_close_r>:
 800201c:	b538      	push	{r3, r4, r5, lr}
 800201e:	4c06      	ldr	r4, [pc, #24]	; (8002038 <_close_r+0x1c>)
 8002020:	2300      	movs	r3, #0
 8002022:	4605      	mov	r5, r0
 8002024:	4608      	mov	r0, r1
 8002026:	6023      	str	r3, [r4, #0]
 8002028:	f000 fa06 	bl	8002438 <_close>
 800202c:	1c43      	adds	r3, r0, #1
 800202e:	d102      	bne.n	8002036 <_close_r+0x1a>
 8002030:	6823      	ldr	r3, [r4, #0]
 8002032:	b103      	cbz	r3, 8002036 <_close_r+0x1a>
 8002034:	602b      	str	r3, [r5, #0]
 8002036:	bd38      	pop	{r3, r4, r5, pc}
 8002038:	20000098 	.word	0x20000098

0800203c <__sflush_r>:
 800203c:	898a      	ldrh	r2, [r1, #12]
 800203e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002042:	4605      	mov	r5, r0
 8002044:	0710      	lsls	r0, r2, #28
 8002046:	460c      	mov	r4, r1
 8002048:	d459      	bmi.n	80020fe <__sflush_r+0xc2>
 800204a:	684b      	ldr	r3, [r1, #4]
 800204c:	2b00      	cmp	r3, #0
 800204e:	dc02      	bgt.n	8002056 <__sflush_r+0x1a>
 8002050:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002052:	2b00      	cmp	r3, #0
 8002054:	dd17      	ble.n	8002086 <__sflush_r+0x4a>
 8002056:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002058:	b1ae      	cbz	r6, 8002086 <__sflush_r+0x4a>
 800205a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800205e:	2300      	movs	r3, #0
 8002060:	b292      	uxth	r2, r2
 8002062:	682f      	ldr	r7, [r5, #0]
 8002064:	602b      	str	r3, [r5, #0]
 8002066:	b10a      	cbz	r2, 800206c <__sflush_r+0x30>
 8002068:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800206a:	e015      	b.n	8002098 <__sflush_r+0x5c>
 800206c:	6a21      	ldr	r1, [r4, #32]
 800206e:	2301      	movs	r3, #1
 8002070:	4628      	mov	r0, r5
 8002072:	47b0      	blx	r6
 8002074:	1c41      	adds	r1, r0, #1
 8002076:	d10f      	bne.n	8002098 <__sflush_r+0x5c>
 8002078:	682b      	ldr	r3, [r5, #0]
 800207a:	b16b      	cbz	r3, 8002098 <__sflush_r+0x5c>
 800207c:	2b1d      	cmp	r3, #29
 800207e:	d001      	beq.n	8002084 <__sflush_r+0x48>
 8002080:	2b16      	cmp	r3, #22
 8002082:	d103      	bne.n	800208c <__sflush_r+0x50>
 8002084:	602f      	str	r7, [r5, #0]
 8002086:	2000      	movs	r0, #0
 8002088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800208c:	89a3      	ldrh	r3, [r4, #12]
 800208e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002092:	81a3      	strh	r3, [r4, #12]
 8002094:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002098:	89a3      	ldrh	r3, [r4, #12]
 800209a:	075a      	lsls	r2, r3, #29
 800209c:	d505      	bpl.n	80020aa <__sflush_r+0x6e>
 800209e:	6863      	ldr	r3, [r4, #4]
 80020a0:	1ac0      	subs	r0, r0, r3
 80020a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80020a4:	b10b      	cbz	r3, 80020aa <__sflush_r+0x6e>
 80020a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80020a8:	1ac0      	subs	r0, r0, r3
 80020aa:	2300      	movs	r3, #0
 80020ac:	4602      	mov	r2, r0
 80020ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80020b0:	6a21      	ldr	r1, [r4, #32]
 80020b2:	4628      	mov	r0, r5
 80020b4:	47b0      	blx	r6
 80020b6:	1c43      	adds	r3, r0, #1
 80020b8:	89a3      	ldrh	r3, [r4, #12]
 80020ba:	d106      	bne.n	80020ca <__sflush_r+0x8e>
 80020bc:	6829      	ldr	r1, [r5, #0]
 80020be:	291d      	cmp	r1, #29
 80020c0:	d83a      	bhi.n	8002138 <__sflush_r+0xfc>
 80020c2:	4a21      	ldr	r2, [pc, #132]	; (8002148 <__sflush_r+0x10c>)
 80020c4:	40ca      	lsrs	r2, r1
 80020c6:	07d6      	lsls	r6, r2, #31
 80020c8:	d536      	bpl.n	8002138 <__sflush_r+0xfc>
 80020ca:	2200      	movs	r2, #0
 80020cc:	6062      	str	r2, [r4, #4]
 80020ce:	04d9      	lsls	r1, r3, #19
 80020d0:	6922      	ldr	r2, [r4, #16]
 80020d2:	6022      	str	r2, [r4, #0]
 80020d4:	d504      	bpl.n	80020e0 <__sflush_r+0xa4>
 80020d6:	1c42      	adds	r2, r0, #1
 80020d8:	d101      	bne.n	80020de <__sflush_r+0xa2>
 80020da:	682b      	ldr	r3, [r5, #0]
 80020dc:	b903      	cbnz	r3, 80020e0 <__sflush_r+0xa4>
 80020de:	6560      	str	r0, [r4, #84]	; 0x54
 80020e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80020e2:	602f      	str	r7, [r5, #0]
 80020e4:	2900      	cmp	r1, #0
 80020e6:	d0ce      	beq.n	8002086 <__sflush_r+0x4a>
 80020e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80020ec:	4299      	cmp	r1, r3
 80020ee:	d002      	beq.n	80020f6 <__sflush_r+0xba>
 80020f0:	4628      	mov	r0, r5
 80020f2:	f000 f8ef 	bl	80022d4 <_free_r>
 80020f6:	2000      	movs	r0, #0
 80020f8:	6360      	str	r0, [r4, #52]	; 0x34
 80020fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80020fe:	690f      	ldr	r7, [r1, #16]
 8002100:	2f00      	cmp	r7, #0
 8002102:	d0c0      	beq.n	8002086 <__sflush_r+0x4a>
 8002104:	0793      	lsls	r3, r2, #30
 8002106:	680e      	ldr	r6, [r1, #0]
 8002108:	bf08      	it	eq
 800210a:	694b      	ldreq	r3, [r1, #20]
 800210c:	600f      	str	r7, [r1, #0]
 800210e:	bf18      	it	ne
 8002110:	2300      	movne	r3, #0
 8002112:	ebc7 0806 	rsb	r8, r7, r6
 8002116:	608b      	str	r3, [r1, #8]
 8002118:	e002      	b.n	8002120 <__sflush_r+0xe4>
 800211a:	4407      	add	r7, r0
 800211c:	ebc0 0808 	rsb	r8, r0, r8
 8002120:	f1b8 0f00 	cmp.w	r8, #0
 8002124:	ddaf      	ble.n	8002086 <__sflush_r+0x4a>
 8002126:	4643      	mov	r3, r8
 8002128:	463a      	mov	r2, r7
 800212a:	6a21      	ldr	r1, [r4, #32]
 800212c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800212e:	4628      	mov	r0, r5
 8002130:	47b0      	blx	r6
 8002132:	2800      	cmp	r0, #0
 8002134:	dcf1      	bgt.n	800211a <__sflush_r+0xde>
 8002136:	89a3      	ldrh	r3, [r4, #12]
 8002138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800213c:	81a3      	strh	r3, [r4, #12]
 800213e:	f04f 30ff 	mov.w	r0, #4294967295
 8002142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002146:	bf00      	nop
 8002148:	20400001 	.word	0x20400001

0800214c <_fflush_r>:
 800214c:	b538      	push	{r3, r4, r5, lr}
 800214e:	690b      	ldr	r3, [r1, #16]
 8002150:	4605      	mov	r5, r0
 8002152:	460c      	mov	r4, r1
 8002154:	b1db      	cbz	r3, 800218e <_fflush_r+0x42>
 8002156:	b118      	cbz	r0, 8002160 <_fflush_r+0x14>
 8002158:	6983      	ldr	r3, [r0, #24]
 800215a:	b90b      	cbnz	r3, 8002160 <_fflush_r+0x14>
 800215c:	f7ff f91e 	bl	800139c <__sinit>
 8002160:	4b0c      	ldr	r3, [pc, #48]	; (8002194 <_fflush_r+0x48>)
 8002162:	429c      	cmp	r4, r3
 8002164:	d101      	bne.n	800216a <_fflush_r+0x1e>
 8002166:	686c      	ldr	r4, [r5, #4]
 8002168:	e008      	b.n	800217c <_fflush_r+0x30>
 800216a:	4b0b      	ldr	r3, [pc, #44]	; (8002198 <_fflush_r+0x4c>)
 800216c:	429c      	cmp	r4, r3
 800216e:	d101      	bne.n	8002174 <_fflush_r+0x28>
 8002170:	68ac      	ldr	r4, [r5, #8]
 8002172:	e003      	b.n	800217c <_fflush_r+0x30>
 8002174:	4b09      	ldr	r3, [pc, #36]	; (800219c <_fflush_r+0x50>)
 8002176:	429c      	cmp	r4, r3
 8002178:	bf08      	it	eq
 800217a:	68ec      	ldreq	r4, [r5, #12]
 800217c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002180:	b12b      	cbz	r3, 800218e <_fflush_r+0x42>
 8002182:	4621      	mov	r1, r4
 8002184:	4628      	mov	r0, r5
 8002186:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800218a:	f7ff bf57 	b.w	800203c <__sflush_r>
 800218e:	2000      	movs	r0, #0
 8002190:	bd38      	pop	{r3, r4, r5, pc}
 8002192:	bf00      	nop
 8002194:	08002514 	.word	0x08002514
 8002198:	08002534 	.word	0x08002534
 800219c:	08002554 	.word	0x08002554

080021a0 <_lseek_r>:
 80021a0:	b538      	push	{r3, r4, r5, lr}
 80021a2:	4c07      	ldr	r4, [pc, #28]	; (80021c0 <_lseek_r+0x20>)
 80021a4:	4605      	mov	r5, r0
 80021a6:	4608      	mov	r0, r1
 80021a8:	4611      	mov	r1, r2
 80021aa:	2200      	movs	r2, #0
 80021ac:	6022      	str	r2, [r4, #0]
 80021ae:	461a      	mov	r2, r3
 80021b0:	f000 f95a 	bl	8002468 <_lseek>
 80021b4:	1c43      	adds	r3, r0, #1
 80021b6:	d102      	bne.n	80021be <_lseek_r+0x1e>
 80021b8:	6823      	ldr	r3, [r4, #0]
 80021ba:	b103      	cbz	r3, 80021be <_lseek_r+0x1e>
 80021bc:	602b      	str	r3, [r5, #0]
 80021be:	bd38      	pop	{r3, r4, r5, pc}
 80021c0:	20000098 	.word	0x20000098

080021c4 <__swhatbuf_r>:
 80021c4:	b570      	push	{r4, r5, r6, lr}
 80021c6:	460e      	mov	r6, r1
 80021c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80021cc:	2900      	cmp	r1, #0
 80021ce:	b090      	sub	sp, #64	; 0x40
 80021d0:	4614      	mov	r4, r2
 80021d2:	461d      	mov	r5, r3
 80021d4:	da06      	bge.n	80021e4 <__swhatbuf_r+0x20>
 80021d6:	2300      	movs	r3, #0
 80021d8:	602b      	str	r3, [r5, #0]
 80021da:	89b3      	ldrh	r3, [r6, #12]
 80021dc:	061a      	lsls	r2, r3, #24
 80021de:	d50e      	bpl.n	80021fe <__swhatbuf_r+0x3a>
 80021e0:	2340      	movs	r3, #64	; 0x40
 80021e2:	e00e      	b.n	8002202 <__swhatbuf_r+0x3e>
 80021e4:	aa01      	add	r2, sp, #4
 80021e6:	f000 f8fb 	bl	80023e0 <_fstat_r>
 80021ea:	2800      	cmp	r0, #0
 80021ec:	dbf3      	blt.n	80021d6 <__swhatbuf_r+0x12>
 80021ee:	9a02      	ldr	r2, [sp, #8]
 80021f0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80021f4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80021f8:	425a      	negs	r2, r3
 80021fa:	415a      	adcs	r2, r3
 80021fc:	602a      	str	r2, [r5, #0]
 80021fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002202:	2000      	movs	r0, #0
 8002204:	6023      	str	r3, [r4, #0]
 8002206:	b010      	add	sp, #64	; 0x40
 8002208:	bd70      	pop	{r4, r5, r6, pc}
	...

0800220c <__smakebuf_r>:
 800220c:	898b      	ldrh	r3, [r1, #12]
 800220e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002210:	079e      	lsls	r6, r3, #30
 8002212:	4605      	mov	r5, r0
 8002214:	460c      	mov	r4, r1
 8002216:	d410      	bmi.n	800223a <__smakebuf_r+0x2e>
 8002218:	ab01      	add	r3, sp, #4
 800221a:	466a      	mov	r2, sp
 800221c:	f7ff ffd2 	bl	80021c4 <__swhatbuf_r>
 8002220:	9900      	ldr	r1, [sp, #0]
 8002222:	4606      	mov	r6, r0
 8002224:	4628      	mov	r0, r5
 8002226:	f7ff f943 	bl	80014b0 <_malloc_r>
 800222a:	b968      	cbnz	r0, 8002248 <__smakebuf_r+0x3c>
 800222c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002230:	059a      	lsls	r2, r3, #22
 8002232:	d422      	bmi.n	800227a <__smakebuf_r+0x6e>
 8002234:	f043 0302 	orr.w	r3, r3, #2
 8002238:	81a3      	strh	r3, [r4, #12]
 800223a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800223e:	6023      	str	r3, [r4, #0]
 8002240:	6123      	str	r3, [r4, #16]
 8002242:	2301      	movs	r3, #1
 8002244:	6163      	str	r3, [r4, #20]
 8002246:	e018      	b.n	800227a <__smakebuf_r+0x6e>
 8002248:	4b0d      	ldr	r3, [pc, #52]	; (8002280 <__smakebuf_r+0x74>)
 800224a:	62ab      	str	r3, [r5, #40]	; 0x28
 800224c:	89a3      	ldrh	r3, [r4, #12]
 800224e:	6020      	str	r0, [r4, #0]
 8002250:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002254:	81a3      	strh	r3, [r4, #12]
 8002256:	9b00      	ldr	r3, [sp, #0]
 8002258:	6163      	str	r3, [r4, #20]
 800225a:	9b01      	ldr	r3, [sp, #4]
 800225c:	6120      	str	r0, [r4, #16]
 800225e:	b14b      	cbz	r3, 8002274 <__smakebuf_r+0x68>
 8002260:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002264:	4628      	mov	r0, r5
 8002266:	f000 f8cd 	bl	8002404 <_isatty_r>
 800226a:	b118      	cbz	r0, 8002274 <__smakebuf_r+0x68>
 800226c:	89a3      	ldrh	r3, [r4, #12]
 800226e:	f043 0301 	orr.w	r3, r3, #1
 8002272:	81a3      	strh	r3, [r4, #12]
 8002274:	89a0      	ldrh	r0, [r4, #12]
 8002276:	4330      	orrs	r0, r6
 8002278:	81a0      	strh	r0, [r4, #12]
 800227a:	b002      	add	sp, #8
 800227c:	bd70      	pop	{r4, r5, r6, pc}
 800227e:	bf00      	nop
 8002280:	0800131d 	.word	0x0800131d

08002284 <memcpy>:
 8002284:	b510      	push	{r4, lr}
 8002286:	1e43      	subs	r3, r0, #1
 8002288:	440a      	add	r2, r1
 800228a:	4291      	cmp	r1, r2
 800228c:	d004      	beq.n	8002298 <memcpy+0x14>
 800228e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002292:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002296:	e7f8      	b.n	800228a <memcpy+0x6>
 8002298:	bd10      	pop	{r4, pc}

0800229a <memmove>:
 800229a:	4288      	cmp	r0, r1
 800229c:	b510      	push	{r4, lr}
 800229e:	eb01 0302 	add.w	r3, r1, r2
 80022a2:	d801      	bhi.n	80022a8 <memmove+0xe>
 80022a4:	1e42      	subs	r2, r0, #1
 80022a6:	e00b      	b.n	80022c0 <memmove+0x26>
 80022a8:	4298      	cmp	r0, r3
 80022aa:	d2fb      	bcs.n	80022a4 <memmove+0xa>
 80022ac:	1881      	adds	r1, r0, r2
 80022ae:	1ad2      	subs	r2, r2, r3
 80022b0:	42d3      	cmn	r3, r2
 80022b2:	d004      	beq.n	80022be <memmove+0x24>
 80022b4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80022b8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80022bc:	e7f8      	b.n	80022b0 <memmove+0x16>
 80022be:	bd10      	pop	{r4, pc}
 80022c0:	4299      	cmp	r1, r3
 80022c2:	d004      	beq.n	80022ce <memmove+0x34>
 80022c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80022c8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80022cc:	e7f8      	b.n	80022c0 <memmove+0x26>
 80022ce:	bd10      	pop	{r4, pc}

080022d0 <__malloc_lock>:
 80022d0:	4770      	bx	lr

080022d2 <__malloc_unlock>:
 80022d2:	4770      	bx	lr

080022d4 <_free_r>:
 80022d4:	b538      	push	{r3, r4, r5, lr}
 80022d6:	4605      	mov	r5, r0
 80022d8:	2900      	cmp	r1, #0
 80022da:	d046      	beq.n	800236a <_free_r+0x96>
 80022dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80022e0:	1f0c      	subs	r4, r1, #4
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	bfb8      	it	lt
 80022e6:	18e4      	addlt	r4, r4, r3
 80022e8:	f7ff fff2 	bl	80022d0 <__malloc_lock>
 80022ec:	4a1f      	ldr	r2, [pc, #124]	; (800236c <_free_r+0x98>)
 80022ee:	6813      	ldr	r3, [r2, #0]
 80022f0:	4611      	mov	r1, r2
 80022f2:	b913      	cbnz	r3, 80022fa <_free_r+0x26>
 80022f4:	6063      	str	r3, [r4, #4]
 80022f6:	6014      	str	r4, [r2, #0]
 80022f8:	e032      	b.n	8002360 <_free_r+0x8c>
 80022fa:	42a3      	cmp	r3, r4
 80022fc:	d90e      	bls.n	800231c <_free_r+0x48>
 80022fe:	6822      	ldr	r2, [r4, #0]
 8002300:	18a0      	adds	r0, r4, r2
 8002302:	4283      	cmp	r3, r0
 8002304:	bf04      	itt	eq
 8002306:	6818      	ldreq	r0, [r3, #0]
 8002308:	685b      	ldreq	r3, [r3, #4]
 800230a:	6063      	str	r3, [r4, #4]
 800230c:	bf04      	itt	eq
 800230e:	1812      	addeq	r2, r2, r0
 8002310:	6022      	streq	r2, [r4, #0]
 8002312:	600c      	str	r4, [r1, #0]
 8002314:	e024      	b.n	8002360 <_free_r+0x8c>
 8002316:	42a2      	cmp	r2, r4
 8002318:	d803      	bhi.n	8002322 <_free_r+0x4e>
 800231a:	4613      	mov	r3, r2
 800231c:	685a      	ldr	r2, [r3, #4]
 800231e:	2a00      	cmp	r2, #0
 8002320:	d1f9      	bne.n	8002316 <_free_r+0x42>
 8002322:	6818      	ldr	r0, [r3, #0]
 8002324:	1819      	adds	r1, r3, r0
 8002326:	42a1      	cmp	r1, r4
 8002328:	d10b      	bne.n	8002342 <_free_r+0x6e>
 800232a:	6821      	ldr	r1, [r4, #0]
 800232c:	4401      	add	r1, r0
 800232e:	1858      	adds	r0, r3, r1
 8002330:	4282      	cmp	r2, r0
 8002332:	6019      	str	r1, [r3, #0]
 8002334:	d114      	bne.n	8002360 <_free_r+0x8c>
 8002336:	6810      	ldr	r0, [r2, #0]
 8002338:	6852      	ldr	r2, [r2, #4]
 800233a:	605a      	str	r2, [r3, #4]
 800233c:	4401      	add	r1, r0
 800233e:	6019      	str	r1, [r3, #0]
 8002340:	e00e      	b.n	8002360 <_free_r+0x8c>
 8002342:	d902      	bls.n	800234a <_free_r+0x76>
 8002344:	230c      	movs	r3, #12
 8002346:	602b      	str	r3, [r5, #0]
 8002348:	e00a      	b.n	8002360 <_free_r+0x8c>
 800234a:	6821      	ldr	r1, [r4, #0]
 800234c:	1860      	adds	r0, r4, r1
 800234e:	4282      	cmp	r2, r0
 8002350:	bf04      	itt	eq
 8002352:	6810      	ldreq	r0, [r2, #0]
 8002354:	6852      	ldreq	r2, [r2, #4]
 8002356:	6062      	str	r2, [r4, #4]
 8002358:	bf04      	itt	eq
 800235a:	1809      	addeq	r1, r1, r0
 800235c:	6021      	streq	r1, [r4, #0]
 800235e:	605c      	str	r4, [r3, #4]
 8002360:	4628      	mov	r0, r5
 8002362:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002366:	f7ff bfb4 	b.w	80022d2 <__malloc_unlock>
 800236a:	bd38      	pop	{r3, r4, r5, pc}
 800236c:	2000008c 	.word	0x2000008c

08002370 <_realloc_r>:
 8002370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002372:	4607      	mov	r7, r0
 8002374:	4615      	mov	r5, r2
 8002376:	460e      	mov	r6, r1
 8002378:	b921      	cbnz	r1, 8002384 <_realloc_r+0x14>
 800237a:	4611      	mov	r1, r2
 800237c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002380:	f7ff b896 	b.w	80014b0 <_malloc_r>
 8002384:	b91a      	cbnz	r2, 800238e <_realloc_r+0x1e>
 8002386:	f7ff ffa5 	bl	80022d4 <_free_r>
 800238a:	4628      	mov	r0, r5
 800238c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800238e:	f000 f849 	bl	8002424 <_malloc_usable_size_r>
 8002392:	4285      	cmp	r5, r0
 8002394:	d90e      	bls.n	80023b4 <_realloc_r+0x44>
 8002396:	4629      	mov	r1, r5
 8002398:	4638      	mov	r0, r7
 800239a:	f7ff f889 	bl	80014b0 <_malloc_r>
 800239e:	4604      	mov	r4, r0
 80023a0:	b150      	cbz	r0, 80023b8 <_realloc_r+0x48>
 80023a2:	4631      	mov	r1, r6
 80023a4:	462a      	mov	r2, r5
 80023a6:	f7ff ff6d 	bl	8002284 <memcpy>
 80023aa:	4631      	mov	r1, r6
 80023ac:	4638      	mov	r0, r7
 80023ae:	f7ff ff91 	bl	80022d4 <_free_r>
 80023b2:	e001      	b.n	80023b8 <_realloc_r+0x48>
 80023b4:	4630      	mov	r0, r6
 80023b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80023b8:	4620      	mov	r0, r4
 80023ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080023bc <_read_r>:
 80023bc:	b538      	push	{r3, r4, r5, lr}
 80023be:	4c07      	ldr	r4, [pc, #28]	; (80023dc <_read_r+0x20>)
 80023c0:	4605      	mov	r5, r0
 80023c2:	4608      	mov	r0, r1
 80023c4:	4611      	mov	r1, r2
 80023c6:	2200      	movs	r2, #0
 80023c8:	6022      	str	r2, [r4, #0]
 80023ca:	461a      	mov	r2, r3
 80023cc:	f000 f854 	bl	8002478 <_read>
 80023d0:	1c43      	adds	r3, r0, #1
 80023d2:	d102      	bne.n	80023da <_read_r+0x1e>
 80023d4:	6823      	ldr	r3, [r4, #0]
 80023d6:	b103      	cbz	r3, 80023da <_read_r+0x1e>
 80023d8:	602b      	str	r3, [r5, #0]
 80023da:	bd38      	pop	{r3, r4, r5, pc}
 80023dc:	20000098 	.word	0x20000098

080023e0 <_fstat_r>:
 80023e0:	b538      	push	{r3, r4, r5, lr}
 80023e2:	4c07      	ldr	r4, [pc, #28]	; (8002400 <_fstat_r+0x20>)
 80023e4:	2300      	movs	r3, #0
 80023e6:	4605      	mov	r5, r0
 80023e8:	4608      	mov	r0, r1
 80023ea:	4611      	mov	r1, r2
 80023ec:	6023      	str	r3, [r4, #0]
 80023ee:	f000 f82b 	bl	8002448 <_fstat>
 80023f2:	1c43      	adds	r3, r0, #1
 80023f4:	d102      	bne.n	80023fc <_fstat_r+0x1c>
 80023f6:	6823      	ldr	r3, [r4, #0]
 80023f8:	b103      	cbz	r3, 80023fc <_fstat_r+0x1c>
 80023fa:	602b      	str	r3, [r5, #0]
 80023fc:	bd38      	pop	{r3, r4, r5, pc}
 80023fe:	bf00      	nop
 8002400:	20000098 	.word	0x20000098

08002404 <_isatty_r>:
 8002404:	b538      	push	{r3, r4, r5, lr}
 8002406:	4c06      	ldr	r4, [pc, #24]	; (8002420 <_isatty_r+0x1c>)
 8002408:	2300      	movs	r3, #0
 800240a:	4605      	mov	r5, r0
 800240c:	4608      	mov	r0, r1
 800240e:	6023      	str	r3, [r4, #0]
 8002410:	f000 f822 	bl	8002458 <_isatty>
 8002414:	1c43      	adds	r3, r0, #1
 8002416:	d102      	bne.n	800241e <_isatty_r+0x1a>
 8002418:	6823      	ldr	r3, [r4, #0]
 800241a:	b103      	cbz	r3, 800241e <_isatty_r+0x1a>
 800241c:	602b      	str	r3, [r5, #0]
 800241e:	bd38      	pop	{r3, r4, r5, pc}
 8002420:	20000098 	.word	0x20000098

08002424 <_malloc_usable_size_r>:
 8002424:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002428:	2800      	cmp	r0, #0
 800242a:	bfbe      	ittt	lt
 800242c:	1809      	addlt	r1, r1, r0
 800242e:	f851 3c04 	ldrlt.w	r3, [r1, #-4]
 8002432:	18c0      	addlt	r0, r0, r3
 8002434:	3804      	subs	r0, #4
 8002436:	4770      	bx	lr

08002438 <_close>:
 8002438:	4b02      	ldr	r3, [pc, #8]	; (8002444 <_close+0xc>)
 800243a:	2258      	movs	r2, #88	; 0x58
 800243c:	601a      	str	r2, [r3, #0]
 800243e:	f04f 30ff 	mov.w	r0, #4294967295
 8002442:	4770      	bx	lr
 8002444:	20000098 	.word	0x20000098

08002448 <_fstat>:
 8002448:	4b02      	ldr	r3, [pc, #8]	; (8002454 <_fstat+0xc>)
 800244a:	2258      	movs	r2, #88	; 0x58
 800244c:	601a      	str	r2, [r3, #0]
 800244e:	f04f 30ff 	mov.w	r0, #4294967295
 8002452:	4770      	bx	lr
 8002454:	20000098 	.word	0x20000098

08002458 <_isatty>:
 8002458:	4b02      	ldr	r3, [pc, #8]	; (8002464 <_isatty+0xc>)
 800245a:	2258      	movs	r2, #88	; 0x58
 800245c:	601a      	str	r2, [r3, #0]
 800245e:	2000      	movs	r0, #0
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	20000098 	.word	0x20000098

08002468 <_lseek>:
 8002468:	4b02      	ldr	r3, [pc, #8]	; (8002474 <_lseek+0xc>)
 800246a:	2258      	movs	r2, #88	; 0x58
 800246c:	601a      	str	r2, [r3, #0]
 800246e:	f04f 30ff 	mov.w	r0, #4294967295
 8002472:	4770      	bx	lr
 8002474:	20000098 	.word	0x20000098

08002478 <_read>:
 8002478:	4b02      	ldr	r3, [pc, #8]	; (8002484 <_read+0xc>)
 800247a:	2258      	movs	r2, #88	; 0x58
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	f04f 30ff 	mov.w	r0, #4294967295
 8002482:	4770      	bx	lr
 8002484:	20000098 	.word	0x20000098

08002488 <_sbrk>:
 8002488:	4b04      	ldr	r3, [pc, #16]	; (800249c <_sbrk+0x14>)
 800248a:	6819      	ldr	r1, [r3, #0]
 800248c:	4602      	mov	r2, r0
 800248e:	b909      	cbnz	r1, 8002494 <_sbrk+0xc>
 8002490:	4903      	ldr	r1, [pc, #12]	; (80024a0 <_sbrk+0x18>)
 8002492:	6019      	str	r1, [r3, #0]
 8002494:	6818      	ldr	r0, [r3, #0]
 8002496:	4402      	add	r2, r0
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	4770      	bx	lr
 800249c:	20000090 	.word	0x20000090
 80024a0:	2000009c 	.word	0x2000009c

080024a4 <_write>:
 80024a4:	4b02      	ldr	r3, [pc, #8]	; (80024b0 <_write+0xc>)
 80024a6:	2258      	movs	r2, #88	; 0x58
 80024a8:	601a      	str	r2, [r3, #0]
 80024aa:	f04f 30ff 	mov.w	r0, #4294967295
 80024ae:	4770      	bx	lr
 80024b0:	20000098 	.word	0x20000098

080024b4 <_init>:
 80024b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024b6:	bf00      	nop
 80024b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024ba:	bc08      	pop	{r3}
 80024bc:	469e      	mov	lr, r3
 80024be:	4770      	bx	lr

080024c0 <_fini>:
 80024c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024c2:	bf00      	nop
 80024c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024c6:	bc08      	pop	{r3}
 80024c8:	469e      	mov	lr, r3
 80024ca:	4770      	bx	lr
