// SPDX-License-Identifier: MIT OR Apache-2.0
//
// Copyright (c) 2022-2023 SUSE LLC
//
// Author: Joerg Roedel <jroedel@suse.de>

use super::super::extable::handle_exception_table_early;
use super::common::{DF_VECTOR, HV_VECTOR, IDT, PF_VECTOR, VC_VECTOR};
use crate::cpu::control_regs::read_cr2;
use crate::cpu::vc::{stage2_handle_vc_exception, stage2_handle_vc_exception_no_ghcb};
use crate::cpu::X86ExceptionContext;
use core::arch::global_asm;

/// # Safety
/// The caller must guarantee that the IDT object passed in does not go out of
/// scope before the IDT is reloaded with a different object.
pub unsafe fn early_idt_init_no_ghcb(idt: &mut IDT<'_>) {
    idt.init(&raw const stage2_idt_handler_array_no_ghcb, 32);

    // SAFETY: the caller guarantees that the lifetime of the IDT object is
    // appropriate for use here.
    unsafe {
        idt.load();
    }
}

/// # Safety
/// The caller must guarantee that the IDT object passed in does not go out of
/// scope before the IDT is reloaded with a different object.
pub unsafe fn early_idt_init(idt: &mut IDT<'_>) {
    idt.init(&raw const stage2_idt_handler_array, 32);

    // SAFETY: the caller guarantees that the lifetime of the IDT object is
    // appropriate for use here.
    unsafe {
        idt.load();
    }
}

#[no_mangle]
pub extern "C" fn stage2_generic_idt_handler(ctx: &mut X86ExceptionContext, vector: usize) {
    match vector {
        DF_VECTOR => {
            let cr2 = read_cr2();
            let rip = ctx.frame.rip;
            let rsp = ctx.frame.rsp;
            panic!(
                "Double-Fault at RIP {:#018x} RSP: {:#018x} CR2: {:#018x}",
                rip, rsp, cr2
            );
        }
        VC_VECTOR => stage2_handle_vc_exception(ctx).expect("Failed to handle #VC"),
        HV_VECTOR =>
            // #HV does not require processing during stage 2 and can be
        // completely ignored.
            {}
        _ => {
            let err = ctx.error_code;
            let rip = ctx.frame.rip;

            panic!(
                "Unhandled exception {} RIP {:#018x} error code: {:#018x}",
                vector, rip, err
            );
        }
    }
}

#[no_mangle]
pub extern "C" fn stage2_generic_idt_handler_no_ghcb(ctx: &mut X86ExceptionContext, vector: usize) {
    let rip = ctx.frame.rip;
    let rsp = ctx.frame.rsp;
    let err = ctx.error_code; // zero if no error code is given

    match vector {
        DF_VECTOR => {
            let cr2 = read_cr2();
            panic!(
                "Double-Fault at RIP {:#018x} RSP: {:#018x} CR2: {:#018x}",
                rip, rsp, cr2
            );
        }
        PF_VECTOR => {
            let cr2 = read_cr2();

            if !handle_exception_table_early(ctx) {
                panic!(
                    "Unhandled Page-Fault at RIP {:#018x} CR2: {:#018x} error code: {:#018x}",
                    rip, cr2, err
                );
            }
        }
        VC_VECTOR => stage2_handle_vc_exception_no_ghcb(ctx).expect("Failed to handle #VC"),
        _ => {
            panic!(
                "Unhandled exception {} RIP {:#018x} error code: {:#018x}",
                vector, rip, err
            );
        }
    }
}

extern "C" {
    static stage2_idt_handler_array: u8;
    static stage2_idt_handler_array_no_ghcb: u8;
}

global_asm!(
    r#"
        .text

    generic_idt_handler_return:
        addq    $8, %rsp /* Skip ssp */

        popq    %r15
        popq    %r14
        popq    %r13
        popq    %r12
        popq    %r11
        popq    %r10
        popq    %r9
        popq    %r8
        popq    %rbp
        popq    %rdi
        popq    %rsi
        popq    %rdx
        popq    %rcx
        popq    %rbx
        popq    %rax

        addq    $8, %rsp /* Skip error code */
        iretq

        .pushsection .entry.text, "ax"

         /* Early tage 2 handler array setup */
    push_regs_no_ghcb:
        pushq   %rbx
        pushq   %rcx
        pushq   %rdx
        pushq   %rsi
        /* Move vector number into RSI */
        movq    0x20(%rsp), %rsi
        /* Save RAX */
        movq    %rax, 0x20(%rsp)
        pushq   %rdi
        pushq   %rbp
        pushq   %r8
        pushq   %r9
        pushq   %r10
        pushq   %r11
        pushq   %r12
        pushq   %r13
        pushq   %r14
        pushq   %r15

        pushq   $0 /* ssp */
        movq    %rsp, %rdi
        call    stage2_generic_idt_handler_no_ghcb
        jmp     generic_idt_handler_return

        .popsection

        .align 32
        .globl stage2_idt_handler_array_no_ghcb
    stage2_idt_handler_array_no_ghcb:
        i = 0
        .rept 32
        .align 32
        .if ((0x20027d00 >> i) & 1) == 0
        pushq   $0  /* Dummy error code */
        .endif
        pushq   $i  /* Vector Number */
        jmp     push_regs_no_ghcb
        i = i + 1
        .endr

        .pushsection .entry.text, "ax"

        /* Stage 2 handler array setup */
    push_regs_stage2:
        pushq   %rbx
        pushq   %rcx
        pushq   %rdx
        pushq   %rsi
        /* Move vector number into RSI */
        movq    0x20(%rsp), %rsi
        /* Save RAX */
        movq    %rax, 0x20(%rsp)
        pushq   %rdi
        pushq   %rbp
        pushq   %r8
        pushq   %r9
        pushq   %r10
        pushq   %r11
        pushq   %r12
        pushq   %r13
        pushq   %r14
        pushq   %r15

        pushq   $0 /* ssp */
        movq    %rsp, %rdi
        call    stage2_generic_idt_handler
        jmp     generic_idt_handler_return

        .popsection

        .align 32
        .globl stage2_idt_handler_array
    stage2_idt_handler_array:
        i = 0
        .rept 32
        .align 32
        .if ((0x20027d00 >> i) & 1) == 0
        pushq   $0  /* Dummy error code */
        .endif
        pushq   $i  /* Vector Number */
        jmp     push_regs_stage2
        i = i + 1
        .endr
    "#,
    options(att_syntax)
);
