{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665680069183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665680069184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 13:54:29 2022 " "Processing started: Thu Oct 13 13:54:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665680069184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680069184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680069184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665680069552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665680069552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-arquitetura " "Found design unit 1: Processador-arquitetura" {  } { { "Processador.vhd" "" { Text "C:/DesComp/Aula8/Processador.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077890 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/DesComp/Aula8/Processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadedados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriadedados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaDeDados-assincrona " "Found design unit 1: memoriaDeDados-assincrona" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula8/memoriaDeDados.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077892 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaDeDados " "Found entity 1: memoriaDeDados" {  } { { "memoriaDeDados.vhd" "" { Text "C:/DesComp/Aula8/memoriaDeDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aula8/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077894 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/Aula8/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-arquitetura " "Found design unit 1: TopLevel-arquitetura" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077895 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077896 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula8/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077898 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula8/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077899 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aula8/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077901 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aula8/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077901 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/Aula8/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aula8/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077902 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aula8/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoder.vhd" "" { Text "C:/DesComp/Aula8/decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077903 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoder.vhd" "" { Text "C:/DesComp/Aula8/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DesComp/Aula8/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077904 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/DesComp/Aula8/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadedesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadedesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDeDesvio-comportamento " "Found design unit 1: logicaDeDesvio-comportamento" {  } { { "logicaDeDesvio.vhd" "" { Text "C:/DesComp/Aula8/logicaDeDesvio.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077905 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDeDesvio " "Found entity 1: logicaDeDesvio" {  } { { "logicaDeDesvio.vhd" "" { Text "C:/DesComp/Aula8/logicaDeDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regFlipFlop-comportamento " "Found design unit 1: regFlipFlop-comportamento" {  } { { "regFlipFlop.vhd" "" { Text "C:/DesComp/Aula8/regFlipFlop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077906 ""} { "Info" "ISGN_ENTITY_NAME" "1 regFlipFlop " "Found entity 1: regFlipFlop" {  } { { "regFlipFlop.vhd" "" { Text "C:/DesComp/Aula8/regFlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077907 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/DesComp/Aula8/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077909 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/DesComp/Aula8/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "output_files/buffer_3_state_8portas.vhd" "" { Text "C:/DesComp/Aula8/output_files/buffer_3_state_8portas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077910 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "output_files/buffer_3_state_8portas.vhd" "" { Text "C:/DesComp/Aula8/output_files/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/buffer_3_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/buffer_3_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state-comportamento " "Found design unit 1: buffer_3_state-comportamento" {  } { { "output_files/buffer_3_state.vhd" "" { Text "C:/DesComp/Aula8/output_files/buffer_3_state.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077911 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state " "Found entity 1: buffer_3_state" {  } { { "output_files/buffer_3_state.vhd" "" { Text "C:/DesComp/Aula8/output_files/buffer_3_state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665680077911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077911 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665680077964 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0_APAGA TopLevel.vhd(81) " "VHDL Signal Declaration warning at TopLevel.vhd(81): used implicit default value for signal \"HEX0_APAGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077976 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0_NEG TopLevel.vhd(82) " "VHDL Signal Declaration warning at TopLevel.vhd(82): used implicit default value for signal \"HEX0_NEG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077976 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0_OVERFLOW TopLevel.vhd(83) " "VHDL Signal Declaration warning at TopLevel.vhd(83): used implicit default value for signal \"HEX0_OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077976 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1_APAGA TopLevel.vhd(87) " "VHDL Signal Declaration warning at TopLevel.vhd(87): used implicit default value for signal \"HEX1_APAGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077976 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1_NEG TopLevel.vhd(88) " "VHDL Signal Declaration warning at TopLevel.vhd(88): used implicit default value for signal \"HEX1_NEG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077976 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1_OVERFLOW TopLevel.vhd(89) " "VHDL Signal Declaration warning at TopLevel.vhd(89): used implicit default value for signal \"HEX1_OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077976 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2_APAGA TopLevel.vhd(93) " "VHDL Signal Declaration warning at TopLevel.vhd(93): used implicit default value for signal \"HEX2_APAGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 93 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077976 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2_NEG TopLevel.vhd(94) " "VHDL Signal Declaration warning at TopLevel.vhd(94): used implicit default value for signal \"HEX2_NEG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 94 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077976 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2_OVERFLOW TopLevel.vhd(95) " "VHDL Signal Declaration warning at TopLevel.vhd(95): used implicit default value for signal \"HEX2_OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077976 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3_APAGA TopLevel.vhd(99) " "VHDL Signal Declaration warning at TopLevel.vhd(99): used implicit default value for signal \"HEX3_APAGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077976 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3_NEG TopLevel.vhd(100) " "VHDL Signal Declaration warning at TopLevel.vhd(100): used implicit default value for signal \"HEX3_NEG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077976 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3_OVERFLOW TopLevel.vhd(101) " "VHDL Signal Declaration warning at TopLevel.vhd(101): used implicit default value for signal \"HEX3_OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077976 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4_APAGA TopLevel.vhd(105) " "VHDL Signal Declaration warning at TopLevel.vhd(105): used implicit default value for signal \"HEX4_APAGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077977 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4_NEG TopLevel.vhd(106) " "VHDL Signal Declaration warning at TopLevel.vhd(106): used implicit default value for signal \"HEX4_NEG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077977 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX4_OVERFLOW TopLevel.vhd(107) " "VHDL Signal Declaration warning at TopLevel.vhd(107): used implicit default value for signal \"HEX4_OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 107 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077977 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5_APAGA TopLevel.vhd(111) " "VHDL Signal Declaration warning at TopLevel.vhd(111): used implicit default value for signal \"HEX5_APAGA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 111 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077977 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5_NEG TopLevel.vhd(112) " "VHDL Signal Declaration warning at TopLevel.vhd(112): used implicit default value for signal \"HEX5_NEG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077977 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX5_OVERFLOW TopLevel.vhd(113) " "VHDL Signal Declaration warning at TopLevel.vhd(113): used implicit default value for signal \"HEX5_OVERFLOW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665680077977 "|TopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Hab_debug\[10..3\] TopLevel.vhd(28) " "Using initial value X (don't care) for net \"Hab_debug\[10..3\]\" at TopLevel.vhd(28)" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 28 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680077984 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "TopLevel.vhd" "\\gravar:detectorSub0" { Text "C:/DesComp/Aula8/TopLevel.vhd" 147 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador Processador:CPU " "Elaborating entity \"Processador\" for hierarchy \"Processador:CPU\"" {  } { { "TopLevel.vhd" "CPU" { Text "C:/DesComp/Aula8/TopLevel.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Processador:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Processador:CPU\|muxGenerico2x1:MUX1\"" {  } { { "Processador.vhd" "MUX1" { Text "C:/DesComp/Aula8/Processador.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 Processador:CPU\|muxGenerico4x1:MUX2 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"Processador:CPU\|muxGenerico4x1:MUX2\"" {  } { { "Processador.vhd" "MUX2" { Text "C:/DesComp/Aula8/Processador.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078040 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[0\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[0\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078041 "|TopLevel|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[1\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[1\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078041 "|TopLevel|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[2\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[2\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078041 "|TopLevel|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[3\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[3\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078041 "|TopLevel|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[4\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[4\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078041 "|TopLevel|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[5\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[5\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078041 "|TopLevel|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[6\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[6\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078042 "|TopLevel|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[7\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[7\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078042 "|TopLevel|muxGenerico4x1:MUX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[8\] muxGenerico4x1.vhd(16) " "Inferred latch for \"saida_MUX\[8\]\" at muxGenerico4x1.vhd(16)" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078042 "|TopLevel|muxGenerico4x1:MUX2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Processador:CPU\|registradorGenerico:REGA " "Elaborating entity \"registradorGenerico\" for hierarchy \"Processador:CPU\|registradorGenerico:REGA\"" {  } { { "Processador.vhd" "REGA" { Text "C:/DesComp/Aula8/Processador.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Processador:CPU\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"Processador:CPU\|registradorGenerico:PC\"" {  } { { "Processador.vhd" "PC" { Text "C:/DesComp/Aula8/Processador.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante Processador:CPU\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"Processador:CPU\|somaConstante:incrementaPC\"" {  } { { "Processador.vhd" "incrementaPC" { Text "C:/DesComp/Aula8/Processador.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFlipFlop Processador:CPU\|regFlipFlop:flagIgual " "Elaborating entity \"regFlipFlop\" for hierarchy \"Processador:CPU\|regFlipFlop:flagIgual\"" {  } { { "Processador.vhd" "flagIgual" { Text "C:/DesComp/Aula8/Processador.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub Processador:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"Processador:CPU\|ULASomaSub:ULA1\"" {  } { { "Processador.vhd" "ULA1" { Text "C:/DesComp/Aula8/Processador.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078047 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_cmp ULASomaSub.vhd(28) " "Inferred latch for \"saida_cmp\" at ULASomaSub.vhd(28)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078048 "|TopLevel|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[0\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078048 "|TopLevel|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[1\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078048 "|TopLevel|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[2\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078048 "|TopLevel|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[3\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078048 "|TopLevel|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[4\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078048 "|TopLevel|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[5\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078048 "|TopLevel|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[6\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078048 "|TopLevel|ULASomaSub:ULA1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] ULASomaSub.vhd(25) " "Inferred latch for \"saida\[7\]\" at ULASomaSub.vhd(25)" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680078048 "|TopLevel|ULASomaSub:ULA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru Processador:CPU\|decoderInstru:decoderInstru " "Elaborating entity \"decoderInstru\" for hierarchy \"Processador:CPU\|decoderInstru:decoderInstru\"" {  } { { "Processador.vhd" "decoderInstru" { Text "C:/DesComp/Aula8/Processador.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDeDesvio Processador:CPU\|logicaDeDesvio:logicaDeDesvio " "Elaborating entity \"logicaDeDesvio\" for hierarchy \"Processador:CPU\|logicaDeDesvio:logicaDeDesvio\"" {  } { { "Processador.vhd" "logicaDeDesvio" { Text "C:/DesComp/Aula8/Processador.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:decoder3x8MS " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:decoder3x8MS\"" {  } { { "TopLevel.vhd" "decoder3x8MS" { Text "C:/DesComp/Aula8/TopLevel.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:Mem_ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:Mem_ROM\"" {  } { { "TopLevel.vhd" "Mem_ROM" { Text "C:/DesComp/Aula8/TopLevel.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDeDados memoriaDeDados:Mem_RAM " "Elaborating entity \"memoriaDeDados\" for hierarchy \"memoriaDeDados:Mem_RAM\"" {  } { { "TopLevel.vhd" "Mem_RAM" { Text "C:/DesComp/Aula8/TopLevel.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:reg7seg0 " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:reg7seg0\"" {  } { { "TopLevel.vhd" "reg7seg0" { Text "C:/DesComp/Aula8/TopLevel.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:Hex0value " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:Hex0value\"" {  } { { "TopLevel.vhd" "Hex0value" { Text "C:/DesComp/Aula8/TopLevel.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas buffer_3_state_8portas:tristatebufferSW7dt0 " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"buffer_3_state_8portas:tristatebufferSW7dt0\"" {  } { { "TopLevel.vhd" "tristatebufferSW7dt0" { Text "C:/DesComp/Aula8/TopLevel.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state buffer_3_state:tristatebufferSW8 " "Elaborating entity \"buffer_3_state\" for hierarchy \"buffer_3_state:tristatebufferSW8\"" {  } { { "TopLevel.vhd" "tristatebufferSW8" { Text "C:/DesComp/Aula8/TopLevel.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680078074 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaDeDados:Mem_RAM\|ram " "RAM logic \"memoriaDeDados:Mem_RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaDeDados.vhd" "ram" { Text "C:/DesComp/Aula8/memoriaDeDados.vhd" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1665680078370 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1665680078370 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[7\]\" " "Converted tri-state node \"Data_IN\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665680078379 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[6\]\" " "Converted tri-state node \"Data_IN\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665680078379 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[5\]\" " "Converted tri-state node \"Data_IN\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665680078379 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[4\]\" " "Converted tri-state node \"Data_IN\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665680078379 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[3\]\" " "Converted tri-state node \"Data_IN\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665680078379 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[2\]\" " "Converted tri-state node \"Data_IN\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665680078379 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[1\]\" " "Converted tri-state node \"Data_IN\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665680078379 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_IN\[0\]\" " "Converted tri-state node \"Data_IN\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665680078379 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1665680078379 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[0\] " "LATCH primitive \"Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[0\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665680078478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[1\] " "LATCH primitive \"Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[1\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665680078478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[2\] " "LATCH primitive \"Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[2\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665680078478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[3\] " "LATCH primitive \"Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[3\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665680078478 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[4\] " "LATCH primitive \"Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[4\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665680078479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[5\] " "LATCH primitive \"Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[5\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665680078479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[6\] " "LATCH primitive \"Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[6\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665680078479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[7\] " "LATCH primitive \"Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[7\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665680078479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[8\] " "LATCH primitive \"Processador:CPU\|muxGenerico4x1:MUX2\|saida_MUX\[8\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/Aula8/muxGenerico4x1.vhd" 16 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1665680078479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processador:CPU\|ULASomaSub:ULA1\|saida\[0\] " "Latch Processador:CPU\|ULASomaSub:ULA1\|saida\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processador:CPU\|registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal Processador:CPU\|registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula8/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665680078840 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665680078840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processador:CPU\|ULASomaSub:ULA1\|saida\[1\] " "Latch Processador:CPU\|ULASomaSub:ULA1\|saida\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processador:CPU\|registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal Processador:CPU\|registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula8/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665680078840 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665680078840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processador:CPU\|ULASomaSub:ULA1\|saida\[2\] " "Latch Processador:CPU\|ULASomaSub:ULA1\|saida\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processador:CPU\|registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal Processador:CPU\|registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula8/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665680078840 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665680078840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processador:CPU\|ULASomaSub:ULA1\|saida\[3\] " "Latch Processador:CPU\|ULASomaSub:ULA1\|saida\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processador:CPU\|registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal Processador:CPU\|registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula8/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665680078840 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665680078840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processador:CPU\|ULASomaSub:ULA1\|saida\[4\] " "Latch Processador:CPU\|ULASomaSub:ULA1\|saida\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processador:CPU\|registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal Processador:CPU\|registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula8/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665680078840 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665680078840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processador:CPU\|ULASomaSub:ULA1\|saida\[5\] " "Latch Processador:CPU\|ULASomaSub:ULA1\|saida\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processador:CPU\|registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal Processador:CPU\|registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula8/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665680078840 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665680078840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processador:CPU\|ULASomaSub:ULA1\|saida\[6\] " "Latch Processador:CPU\|ULASomaSub:ULA1\|saida\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processador:CPU\|registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal Processador:CPU\|registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula8/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665680078840 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665680078840 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Processador:CPU\|ULASomaSub:ULA1\|saida\[7\] " "Latch Processador:CPU\|ULASomaSub:ULA1\|saida\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Processador:CPU\|registradorGenerico:PC\|DOUT\[8\] " "Ports D and ENA on the latch are fed by the same signal Processador:CPU\|registradorGenerico:PC\|DOUT\[8\]" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula8/registradorGenerico.vhd" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1665680078840 ""}  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula8/ULASomaSub.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1665680078840 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hab_debug\[3\] GND " "Pin \"Hab_debug\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665680079135 "|TopLevel|Hab_debug[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hab_debug\[4\] GND " "Pin \"Hab_debug\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665680079135 "|TopLevel|Hab_debug[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hab_debug\[5\] GND " "Pin \"Hab_debug\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665680079135 "|TopLevel|Hab_debug[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hab_debug\[6\] GND " "Pin \"Hab_debug\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665680079135 "|TopLevel|Hab_debug[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hab_debug\[7\] GND " "Pin \"Hab_debug\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665680079135 "|TopLevel|Hab_debug[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hab_debug\[8\] GND " "Pin \"Hab_debug\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665680079135 "|TopLevel|Hab_debug[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hab_debug\[9\] GND " "Pin \"Hab_debug\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665680079135 "|TopLevel|Hab_debug[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hab_debug\[10\] GND " "Pin \"Hab_debug\[10\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665680079135 "|TopLevel|Hab_debug[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665680079135 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665680079220 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665680079824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665680079824 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665680079879 "|TopLevel|FPGA_RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665680079879 "|TopLevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665680079879 "|TopLevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665680079879 "|TopLevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665680079879 "|TopLevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665680079879 "|TopLevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665680079879 "|TopLevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665680079879 "|TopLevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/Aula8/TopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665680079879 "|TopLevel|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665680079879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "321 " "Implemented 321 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665680079880 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665680079880 ""} { "Info" "ICUT_CUT_TM_LCELLS" "225 " "Implemented 225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665680079880 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665680079880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665680079903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 13:54:39 2022 " "Processing ended: Thu Oct 13 13:54:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665680079903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665680079903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665680079903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665680079903 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665680081090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665680081090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 13:54:40 2022 " "Processing started: Thu Oct 13 13:54:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665680081090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665680081090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665680081090 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665680081177 ""}
{ "Info" "0" "" "Project  = TopLevel" {  } {  } 0 0 "Project  = TopLevel" 0 0 "Fitter" 0 0 1665680081178 ""}
{ "Info" "0" "" "Revision = TopLevel" {  } {  } 0 0 "Revision = TopLevel" 0 0 "Fitter" 0 0 1665680081178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665680081315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665680081315 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665680081324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665680081365 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665680081365 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665680081604 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665680081627 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665680081711 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 96 " "No exact pin location assignment(s) for 28 pins of 96 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1665680081866 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1665680085785 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665680085971 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665680085975 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665680085975 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665680085976 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665680085977 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665680085977 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665680085977 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1665680086625 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665680086625 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665680086626 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: datab  to: combout " "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680086628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: datae  to: combout " "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680086628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: datab  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680086628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: datac  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680086628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: datad  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680086628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~7  from: datab  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680086628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~10  from: dataa  to: combout " "Cell: Mem_ROM\|memROM~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680086628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~11  from: dataa  to: combout " "Cell: Mem_ROM\|memROM~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680086628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~12  from: dataa  to: combout " "Cell: Mem_ROM\|memROM~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680086628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~9  from: dataa  to: combout " "Cell: Mem_ROM\|memROM~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680086628 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1665680086628 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665680086630 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1665680086630 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665680086631 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665680086660 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1665680086660 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665680086660 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665680086708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665680088950 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1665680089288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665680090745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665680093270 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665680094720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665680094720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665680096027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/DesComp/Aula8/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665680099237 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665680099237 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1665680107834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665680113499 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665680113499 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665680113503 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.66 " "Total time spent on timing analysis during the Fitter is 1.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665680115470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665680115485 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665680116061 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665680116061 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665680116676 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665680120783 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/DesComp/Aula8/output_files/TopLevel.fit.smsg " "Generated suppressed messages file C:/DesComp/Aula8/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665680121051 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6272 " "Peak virtual memory: 6272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665680121588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 13:55:21 2022 " "Processing ended: Thu Oct 13 13:55:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665680121588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665680121588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665680121588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665680121588 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665680122637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665680122637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 13:55:22 2022 " "Processing started: Thu Oct 13 13:55:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665680122637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665680122637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665680122638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665680123354 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665680125819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665680126034 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 13:55:26 2022 " "Processing ended: Thu Oct 13 13:55:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665680126034 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665680126034 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665680126034 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665680126034 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665680126664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665680127264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665680127265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 13 13:55:26 2022 " "Processing started: Thu Oct 13 13:55:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665680127265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665680127265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TopLevel -c TopLevel " "Command: quartus_sta TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665680127265 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665680127389 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665680128019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665680128019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680128061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680128061 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1665680128400 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1665680128422 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680128422 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665680128423 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Processador:CPU\|registradorGenerico:PC\|DOUT\[0\] Processador:CPU\|registradorGenerico:PC\|DOUT\[0\] " "create_clock -period 1.000 -name Processador:CPU\|registradorGenerico:PC\|DOUT\[0\] Processador:CPU\|registradorGenerico:PC\|DOUT\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665680128423 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665680128423 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665680128423 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: datad  to: combout " "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680128424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: dataf  to: combout " "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680128424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataa  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680128424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: datad  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680128424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataf  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680128424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~7  from: dataf  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680128424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~10  from: dataf  to: combout " "Cell: Mem_ROM\|memROM~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680128424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~11  from: datac  to: combout " "Cell: Mem_ROM\|memROM~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680128424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~12  from: dataf  to: combout " "Cell: Mem_ROM\|memROM~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680128424 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~9  from: datac  to: combout " "Cell: Mem_ROM\|memROM~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680128424 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665680128424 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665680128425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665680128443 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665680128443 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665680128451 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665680128478 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665680128478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.797 " "Worst-case setup slack is -16.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.797            -127.251 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\]  " "  -16.797            -127.251 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.274            -433.789 CLOCK_50  " "   -9.274            -433.789 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680128480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.569 " "Worst-case hold slack is -4.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.569            -160.235 CLOCK_50  " "   -4.569            -160.235 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.026              -8.807 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\]  " "   -2.026              -8.807 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680128486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -10.193 " "Worst-case recovery slack is -10.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.193             -10.193 KEY\[0\]  " "  -10.193             -10.193 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680128489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.337 " "Worst-case removal slack is -1.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.337              -1.337 KEY\[0\]  " "   -1.337              -1.337 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680128492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.875 " "Worst-case minimum pulse width slack is -1.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.875            -104.854 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.875            -104.854 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.780             -85.897 CLOCK_50  " "   -0.780             -85.897 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.548              -1.206 KEY\[0\]  " "   -0.548              -1.206 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680128494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680128494 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665680128509 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665680128547 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665680129614 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: datad  to: combout " "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680129692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: dataf  to: combout " "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680129692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataa  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680129692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: datad  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680129692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataf  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680129692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~7  from: dataf  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680129692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~10  from: dataf  to: combout " "Cell: Mem_ROM\|memROM~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680129692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~11  from: datac  to: combout " "Cell: Mem_ROM\|memROM~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680129692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~12  from: dataf  to: combout " "Cell: Mem_ROM\|memROM~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680129692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~9  from: datac  to: combout " "Cell: Mem_ROM\|memROM~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680129692 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665680129692 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665680129712 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665680129725 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665680129725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.438 " "Worst-case setup slack is -16.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.438            -124.501 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\]  " "  -16.438            -124.501 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.976            -419.431 CLOCK_50  " "   -8.976            -419.431 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680129727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.427 " "Worst-case hold slack is -4.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.427            -161.892 CLOCK_50  " "   -4.427            -161.892 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.123              -9.102 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\]  " "   -2.123              -9.102 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680129733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.841 " "Worst-case recovery slack is -9.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.841              -9.841 KEY\[0\]  " "   -9.841              -9.841 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680129736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.375 " "Worst-case removal slack is -1.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.375              -1.375 KEY\[0\]  " "   -1.375              -1.375 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680129739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.901 " "Worst-case minimum pulse width slack is -1.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.901            -103.052 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.901            -103.052 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.846             -93.081 CLOCK_50  " "   -0.846             -93.081 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557              -1.223 KEY\[0\]  " "   -0.557              -1.223 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680129742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680129742 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665680129756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665680129931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665680131018 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: datad  to: combout " "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: dataf  to: combout " "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataa  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: datad  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataf  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~7  from: dataf  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~10  from: dataf  to: combout " "Cell: Mem_ROM\|memROM~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~11  from: datac  to: combout " "Cell: Mem_ROM\|memROM~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~12  from: dataf  to: combout " "Cell: Mem_ROM\|memROM~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131096 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~9  from: datac  to: combout " "Cell: Mem_ROM\|memROM~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131096 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665680131096 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665680131119 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665680131123 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665680131123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.558 " "Worst-case setup slack is -8.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.558             -65.080 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\]  " "   -8.558             -65.080 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.945            -218.451 CLOCK_50  " "   -4.945            -218.451 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680131126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.162 " "Worst-case hold slack is -2.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.162             -68.891 CLOCK_50  " "   -2.162             -68.891 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.091              -4.944 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\]  " "   -1.091              -4.944 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680131134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.214 " "Worst-case recovery slack is -5.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.214              -5.214 KEY\[0\]  " "   -5.214              -5.214 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680131139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.042 " "Worst-case removal slack is -1.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.042              -1.042 KEY\[0\]  " "   -1.042              -1.042 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680131144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.884 " "Worst-case minimum pulse width slack is -0.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.884             -86.435 CLOCK_50  " "   -0.884             -86.435 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.765             -32.282 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\]  " "   -0.765             -32.282 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549              -1.638 KEY\[0\]  " "   -0.549              -1.638 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680131147 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665680131164 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: datad  to: combout " "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: dataf  to: combout " "Cell: CPU\|decoderInstru\|saida\[3\]~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataa  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: datad  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataf  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~6  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CPU\|decoderInstru\|saida\[4\]~7  from: dataf  to: combout " "Cell: CPU\|decoderInstru\|saida\[4\]~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~10  from: dataf  to: combout " "Cell: Mem_ROM\|memROM~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~11  from: datac  to: combout " "Cell: Mem_ROM\|memROM~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~12  from: dataf  to: combout " "Cell: Mem_ROM\|memROM~12  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131371 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mem_ROM\|memROM~9  from: datac  to: combout " "Cell: Mem_ROM\|memROM~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1665680131371 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1665680131371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665680131393 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1665680131397 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665680131397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.659 " "Worst-case setup slack is -7.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.659             -58.258 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\]  " "   -7.659             -58.258 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.293            -189.174 CLOCK_50  " "   -4.293            -189.174 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680131400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.994 " "Worst-case hold slack is -1.994" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.994             -67.698 CLOCK_50  " "   -1.994             -67.698 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.960              -4.448 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\]  " "   -0.960              -4.448 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680131408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.480 " "Worst-case recovery slack is -4.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131412 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.480              -4.480 KEY\[0\]  " "   -4.480              -4.480 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131412 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680131412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.146 " "Worst-case removal slack is -1.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.146              -1.146 KEY\[0\]  " "   -1.146              -1.146 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680131417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.917 " "Worst-case minimum pulse width slack is -0.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.917             -92.309 CLOCK_50  " "   -0.917             -92.309 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.635             -24.633 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\]  " "   -0.635             -24.633 Processador:CPU\|registradorGenerico:PC\|DOUT\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.596              -1.847 KEY\[0\]  " "   -0.596              -1.847 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665680131420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665680131420 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665680133501 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665680133502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5072 " "Peak virtual memory: 5072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665680133571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 13 13:55:33 2022 " "Processing ended: Thu Oct 13 13:55:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665680133571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665680133571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665680133571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665680133571 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus Prime Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665680134332 ""}
