INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.srcs/sources_1/new/median_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyWorkSpace/ZYNQ/FPGA/median_filter/median_filter.srcs/sim_1/new/tb_median_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_median_filter
