// Seed: 3944233422
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  id_3(
      .id_0(id_1), .id_1(id_2), .id_2(1), .id_3(1), .id_4(1), .id_5(1), .id_6(id_1), .id_7(1)
  );
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri0 id_2,
    input uwire id_3,
    input uwire id_4,
    output wire id_5,
    input wand id_6,
    input supply1 id_7,
    input uwire id_8,
    output uwire id_9,
    output tri id_10,
    output wand id_11,
    output wire id_12,
    output uwire id_13,
    output uwire id_14,
    input wand id_15,
    output supply1 id_16,
    input supply1 id_17,
    output supply1 id_18,
    input supply1 id_19,
    input wand id_20,
    output tri0 id_21,
    input tri1 id_22,
    input wire id_23,
    output tri1 id_24,
    output tri0 id_25,
    output supply0 id_26,
    output tri1 id_27,
    output tri0 id_28,
    input tri id_29,
    input tri0 id_30,
    output wand id_31,
    input wor id_32,
    input tri id_33,
    input wand id_34,
    output supply1 id_35,
    input uwire id_36,
    output tri1 id_37,
    input supply1 id_38,
    input wand id_39,
    input tri id_40,
    output uwire id_41
    , id_43
);
  assign id_12 = 1 == 1 - "";
  wire id_44;
  wire id_45;
  module_0(
      id_45, id_44
  );
  wire id_46;
  and (
      id_9,
      id_40,
      id_1,
      id_29,
      id_36,
      id_15,
      id_20,
      id_33,
      id_44,
      id_6,
      id_7,
      id_0,
      id_23,
      id_34,
      id_3,
      id_30,
      id_45,
      id_38,
      id_17,
      id_4,
      id_19,
      id_43,
      id_8,
      id_39,
      id_22,
      id_32
  );
endmodule
