<def f='llvm/llvm/lib/Target/Hexagon/BitTracker.h' l='74' ll='106'/>
<size>96</size>
<doc f='llvm/llvm/lib/Target/Hexagon/BitTracker.h' l='72'>// Priority queue of instructions using modified registers, ordered by
  // their relative position in a basic block.</doc>
<fun r='_ZN4llvm10BitTracker12UseQueueTypeC1Ev'/>
<fun r='_ZNK4llvm10BitTracker12UseQueueType4sizeEv'/>
<fun r='_ZNK4llvm10BitTracker12UseQueueType5emptyEv'/>
<fun r='_ZNK4llvm10BitTracker12UseQueueType5frontEv'/>
<fun r='_ZN4llvm10BitTracker12UseQueueType4pushEPNS_12MachineInstrE'/>
<fun r='_ZN4llvm10BitTracker12UseQueueType3popEv'/>
<fun r='_ZN4llvm10BitTracker12UseQueueType5resetEv'/>
<mbr r='llvm::BitTracker::UseQueueType::Uses' o='0' t='std::priority_queue&lt;MachineInstr *, std::vector&lt;MachineInstr *&gt;, Cmp&gt;'/>
<mbr r='llvm::BitTracker::UseQueueType::Set' o='256' t='DenseSet&lt;const llvm::MachineInstr *&gt;'/>
<mbr r='llvm::BitTracker::UseQueueType::Dist' o='512' t='DenseMap&lt;const llvm::MachineInstr *, unsigned int&gt;'/>
