
*** Running vivado
    with args -log RAM_Accumulator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RAM_Accumulator.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source RAM_Accumulator.tcl -notrace
Command: synth_design -top RAM_Accumulator -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8480
WARNING: [Synth 8-6901] identifier 'n' is used before its declaration [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/rca.sv:33]
WARNING: [Synth 8-6901] identifier 'n' is used before its declaration [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/rca.sv:35]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.379 ; gain = 8.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RAM_Accumulator' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/CLK_DIV_FS.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/CLK_DIV_FS.v:5]
INFO: [Synth 8-6157] synthesizing module 'Rom_16x8' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/rom.sv:23]
INFO: [Synth 8-3876] $readmem data file 'rom_data.mem' is read successfully [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/rom.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'Rom_16x8' (2#1) [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/rom.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fsm_template' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/multiplier/multiplier.srcs/sources_1/imports/imports/Downloads/FSM_Template v1_00.v:23]
	Parameter WAIT bound to: 2'b00 
	Parameter SETUP bound to: 2'b01 
	Parameter COUNT bound to: 2'b10 
	Parameter RETURN bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/multiplier/multiplier.srcs/sources_1/imports/imports/Downloads/FSM_Template v1_00.v:39]
INFO: [Synth 8-6155] done synthesizing module 'fsm_template' (3#1) [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/multiplier/multiplier.srcs/sources_1/imports/imports/Downloads/FSM_Template v1_00.v:23]
INFO: [Synth 8-6157] synthesizing module 'univ_sseg' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:82]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_14b' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:275]
INFO: [Synth 8-226] default block is never used [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:294]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_14b' (4#1) [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:275]
INFO: [Synth 8-6157] synthesizing module 'cnt_convert_7b' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:373]
INFO: [Synth 8-6155] done synthesizing module 'cnt_convert_7b' (5#1) [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:373]
INFO: [Synth 8-6157] synthesizing module 'clk_divder' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:258]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divder' (6#1) [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:258]
INFO: [Synth 8-226] default block is never used [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:129]
INFO: [Synth 8-226] default block is never used [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:145]
INFO: [Synth 8-226] default block is never used [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:157]
INFO: [Synth 8-226] default block is never used [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:169]
INFO: [Synth 8-226] default block is never used [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:181]
INFO: [Synth 8-226] default block is never used [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:193]
INFO: [Synth 8-6155] done synthesizing module 'univ_sseg' (7#1) [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/Vivado Sources/univ_sseg_v1_05.v:82]
WARNING: [Synth 8-7071] port 'cnt2' of module 'univ_sseg' is unconnected for instance 'sseg' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:52]
WARNING: [Synth 8-7071] port 'dp_en' of module 'univ_sseg' is unconnected for instance 'sseg' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:52]
WARNING: [Synth 8-7071] port 'dp_sel' of module 'univ_sseg' is unconnected for instance 'sseg' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:52]
WARNING: [Synth 8-7071] port 'sign' of module 'univ_sseg' is unconnected for instance 'sseg' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:52]
WARNING: [Synth 8-7023] instance 'sseg' of module 'univ_sseg' has 10 connections declared, but only 6 given [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:52]
INFO: [Synth 8-6157] synthesizing module 'cntr_udclr_nb' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/counter.sv:1]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cntr_udclr_nb' (8#1) [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/counter.sv:1]
WARNING: [Synth 8-7071] port 'ld' of module 'cntr_udclr_nb' is unconnected for instance 'counter' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:60]
WARNING: [Synth 8-7071] port 'D' of module 'cntr_udclr_nb' is unconnected for instance 'counter' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:60]
WARNING: [Synth 8-7023] instance 'counter' of module 'cntr_udclr_nb' has 7 connections declared, but only 5 given [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:60]
INFO: [Synth 8-6157] synthesizing module 'rca_nb' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/rca.sv:32]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rca_nb' (9#1) [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/imports/assignment_1_2.srcs/sources_1/imports/seppl/Documents/GitHub/cpe233_assignment_1/support_srcs/rca.sv:32]
WARNING: [Synth 8-7071] port 'co' of module 'rca_nb' is unconnected for instance 'rca' [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:67]
WARNING: [Synth 8-7023] instance 'rca' of module 'rca_nb' has 5 connections declared, but only 4 given [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'RAM_Accumulator' (10#1) [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/sources_1/new/RAM_Accumulator.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1153.168 ; gain = 63.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.168 ; gain = 63.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1153.168 ; gain = 63.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1153.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/constrs_1/new/c.xdc]
Finished Parsing XDC File [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/constrs_1/new/c.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/seppl/assignment_1_2/assignment_1_2.srcs/constrs_1/new/c.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RAM_Accumulator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RAM_Accumulator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1275.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1275.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1275.223 ; gain = 185.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1275.223 ; gain = 185.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1275.223 ; gain = 185.137
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'fsm_template'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    WAIT |                               00 |                               00
                   SETUP |                               01 |                               01
                   COUNT |                               10 |                               10
                  RETURN |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'fsm_template'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1275.223 ; gain = 185.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 18    
	   3 Input   14 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 15    
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	  17 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1287.887 ; gain = 197.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1294.574 ; gain = 204.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1305.426 ; gain = 215.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1305.988 ; gain = 215.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1310.738 ; gain = 220.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1310.738 ; gain = 220.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1310.738 ; gain = 220.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1310.738 ; gain = 220.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1310.738 ; gain = 220.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1310.738 ; gain = 220.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    71|
|3     |LUT1   |   104|
|4     |LUT2   |    40|
|5     |LUT3   |    26|
|6     |LUT4   |   125|
|7     |LUT5   |    28|
|8     |LUT6   |   121|
|9     |FDRE   |    72|
|10    |IBUF   |     2|
|11    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1310.738 ; gain = 220.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 1310.738 ; gain = 98.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1310.738 ; gain = 220.652
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1322.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1323.809 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1323.809 ; gain = 233.723
INFO: [Common 17-1381] The checkpoint 'C:/Users/seppl/assignment_1_2/assignment_1_2.runs/synth_1/RAM_Accumulator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RAM_Accumulator_utilization_synth.rpt -pb RAM_Accumulator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 14 19:51:49 2022...
