
idle 500
###############################
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_command
###############################
wr hqm_pf_cfg_i.func_bar_l 0xFFFFFFFF
wr hqm_pf_cfg_i.func_bar_u 0xFFFFFFFF
wr hqm_pf_cfg_i.csr_bar_l 0xFFFFFFFF
wr hqm_pf_cfg_i.csr_bar_u 0xFFFFFFFF

rd hqm_pf_cfg_i.func_bar_l
rd hqm_pf_cfg_i.func_bar_u
rd hqm_pf_cfg_i.csr_bar_l 
rd hqm_pf_cfg_i.csr_bar_u 

###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002

###################################
# Enable memory and parity operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command

wr config_master.cfg_pm_pmcsr_disable.disable 0x0
rd config_master.cfg_pm_pmcsr_disable.disable 0x0

###################################
# Wait for reset to be done (including hardware memory init)
poll config_master.cfg_diagnostic_reset_status 0x80000bff 0xffffffff 1000

sai hostia_boot_sai     # Should be SAI index 4


########################################
#read all HQM CSR policy register 
wr hqm_sif_csr.hqm_csr_cp_lo 0xFFFFFFFF
wr hqm_sif_csr.hqm_csr_cp_hi 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_cp_lo 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_cp_hi 0xFFFFFFFF


sai hostia_ucode_sai    # Should be SAI index 1
############################################
#HQM CSR Read Access Policy Low Register
wr hqm_sif_csr.hqm_csr_rac_lo 0xFFFFFFFF
wr hqm_sif_csr.hqm_csr_rac_hi 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_rac_lo 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_rac_hi 0xFFFFFFFF
##################################################
#HQM CSR Write Access Policy Low Register
wr hqm_sif_csr.hqm_csr_wac_lo 0xFFFFFFFF
wr hqm_sif_csr.hqm_csr_wac_hi 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_wac_lo 0xFFFFFFFF
rd hqm_sif_csr.hqm_csr_wac_hi 0xFFFFFFFF


###########################################
###########################################
rd hqm_pf_cfg_i.SUBSYSTEM_VENDOR_ID 0x8086
rd hqm_pf_cfg_i.SUBSYSTEM_ID        0x0

rd hqm_pf_cfg_i.CAP_PTR 0x60

rd hqm_pf_cfg_i.PCIE_CAP_DEVICE_CONTROL 
rd hqm_pf_cfg_i.PCIE_CAP_DEVICE_STATUS	0x0

rd hqm_pf_cfg_i.PCIE_CAP_DEVICE_CAP_2 0x710010
rd hqm_pf_cfg_i.PCIE_CAP_DEVICE_CONTROL_2 0x0

##rd hqm_pf_cfg_i.MSI_CAP_MSG_CONTROL 
##rd hqm_pf_cfg_i.MSI_CAP_ADDR_L 
##rd hqm_pf_cfg_i.MSI_CAP_ADDR_U 
##rd hqm_pf_cfg_i.MSI_CAP_MSG_DATA 0x0
##rd hqm_pf_cfg_i.MSI_CAP_MSG_MASK 0x0
##rd hqm_pf_cfg_i.MSI_CAP_MSG_PEND 0x0

rd hqm_pf_cfg_i.ACS_CAP_CONTROL 0x0

rd hqm_pf_cfg_i.AER_CAP_UNCORR_ERR_STATUS 0x0
rd hqm_pf_cfg_i.AER_CAP_UNCORR_ERR_MASK  

rd hqm_pf_cfg_i.AER_CAP_UNCORR_ERR_SEV
rd hqm_pf_cfg_i.AER_CAP_CORR_ERR_STATUS
rd hqm_pf_cfg_i.AER_CAP_CORR_ERR_MASK
rd hqm_pf_cfg_i.AER_CAP_CONTROL
rd hqm_pf_cfg_i.AER_CAP_HEADER_LOG_0
rd hqm_pf_cfg_i.AER_CAP_HEADER_LOG_1
rd hqm_pf_cfg_i.AER_CAP_HEADER_LOG_2
rd hqm_pf_cfg_i.AER_CAP_HEADER_LOG_3

###################################
# Setup FUNC_VF BAR to a base address of 0x00000000_xxxxxxxx
###################################
# 00 VFs
###################################
# Enable VF and VF memory operations
###################################

#### rd hqm_vf_cfg_i[0].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[0].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[0].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[0].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[0].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[0].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[0].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[0].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[0].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[0].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[0].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[0].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[0].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[0].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[0].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[0].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[0].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[0].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[0].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[0].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[0].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[0].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[0].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[0].AER_CAP_HEADER_LOG_3

#### rd hqm_vf_cfg_i[1].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[1].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[1].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[1].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[1].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[1].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[1].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[1].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[1].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[1].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[1].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[1].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[1].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[1].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[1].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[1].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[1].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[1].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[1].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[1].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[1].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[1].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[1].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[1].AER_CAP_HEADER_LOG_3

#### rd hqm_vf_cfg_i[2].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[2].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[2].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[2].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[2].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[2].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[2].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[2].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[2].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[2].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[2].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[2].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[2].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[2].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[2].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[2].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[2].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[2].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[2].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[2].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[2].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[2].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[2].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[2].AER_CAP_HEADER_LOG_3

#### rd hqm_vf_cfg_i[3].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[3].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[3].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[3].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[3].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[3].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[3].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[3].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[3].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[3].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[3].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[3].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[3].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[3].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[3].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[3].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[3].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[3].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[3].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[3].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[3].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[3].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[3].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[3].AER_CAP_HEADER_LOG_3

#### rd hqm_vf_cfg_i[4].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[4].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[4].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[4].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[4].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[4].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[4].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[4].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[4].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[4].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[4].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[4].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[4].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[4].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[4].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[4].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[4].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[4].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[4].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[4].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[4].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[4].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[4].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[4].AER_CAP_HEADER_LOG_3

#### rd hqm_vf_cfg_i[5].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[5].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[5].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[5].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[5].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[5].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[5].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[5].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[5].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[5].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[5].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[5].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[5].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[5].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[5].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[5].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[5].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[5].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[5].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[5].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[5].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[5].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[5].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[5].AER_CAP_HEADER_LOG_3


#### rd hqm_vf_cfg_i[6].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[6].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[6].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[6].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[6].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[6].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[6].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[6].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[6].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[6].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[6].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[6].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[6].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[6].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[6].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[6].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[6].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[6].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[6].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[6].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[6].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[6].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[6].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[6].AER_CAP_HEADER_LOG_3

#### rd hqm_vf_cfg_i[7].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[7].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[7].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[7].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[7].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[7].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[7].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[7].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[7].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[7].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[7].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[7].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[7].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[7].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[7].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[7].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[7].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[7].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[7].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[7].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[7].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[7].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[7].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[7].AER_CAP_HEADER_LOG_3

#### rd hqm_vf_cfg_i[8].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[8].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[8].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[8].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[8].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[8].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[8].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[8].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[8].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[8].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[8].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[8].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[8].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[8].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[8].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[8].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[8].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[8].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[8].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[8].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[8].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[8].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[8].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[8].AER_CAP_HEADER_LOG_3

#### rd hqm_vf_cfg_i[9].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[9].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[9].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[9].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[9].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[9].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[9].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[9].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[9].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[9].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[9].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[9].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[9].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[9].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[9].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[9].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[9].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[9].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[9].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[9].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[9].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[9].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[9].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[9].AER_CAP_HEADER_LOG_3

#### rd hqm_vf_cfg_i[10].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[10].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[10].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[10].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[10].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[10].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[10].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[10].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[10].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[10].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[10].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[10].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[10].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[10].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[10].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[10].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[10].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[10].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[10].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[10].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[10].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[10].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[10].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[10].AER_CAP_HEADER_LOG_3

#### rd hqm_vf_cfg_i[11].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[11].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[11].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[11].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[11].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[11].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[11].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[11].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[11].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[11].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[11].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[11].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[11].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[11].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[11].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[11].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[11].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[11].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[11].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[11].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[11].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[11].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[11].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[11].AER_CAP_HEADER_LOG_3

#### rd hqm_vf_cfg_i[12].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[12].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[12].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[12].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[12].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[12].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[12].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[12].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[12].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[12].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[12].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[12].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[12].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[12].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[12].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[12].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[12].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[12].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[12].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[12].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[12].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[12].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[12].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[12].AER_CAP_HEADER_LOG_3

#### rd hqm_vf_cfg_i[13].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[13].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[13].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[13].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[13].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[13].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[13].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[13].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[13].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[13].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[13].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[13].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[13].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[13].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[13].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[13].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[13].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[13].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[13].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[13].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[13].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[13].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[13].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[13].AER_CAP_HEADER_LOG_3

#### rd hqm_vf_cfg_i[14].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[14].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[14].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[14].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[14].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[14].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[14].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[14].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[14].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[14].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[14].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[14].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[14].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[14].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[14].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[14].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[14].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[14].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[14].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[14].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[14].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[14].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[14].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[14].AER_CAP_HEADER_LOG_3

#### rd hqm_vf_cfg_i[15].SUBSYSTEM_VENDOR_ID 0x8086
#### rd hqm_vf_cfg_i[15].SUBSYSTEM_ID        0x0

#### rd hqm_vf_cfg_i[15].CAP_PTR 0x6C

#### rd hqm_vf_cfg_i[15].PCIE_CAP_DEVICE_CONTROL 
#### rd hqm_vf_cfg_i[15].PCIE_CAP_DEVICE_STATUS	0x0

#### rd hqm_vf_cfg_i[15].PCIE_CAP_DEVICE_CAP_2 0x710010
#### rd hqm_vf_cfg_i[15].PCIE_CAP_DEVICE_CONTROL_2 0x0

#### rd hqm_vf_cfg_i[15].MSI_CAP_MSG_CONTROL 
#### rd hqm_vf_cfg_i[15].MSI_CAP_ADDR_L 
#### rd hqm_vf_cfg_i[15].MSI_CAP_ADDR_U 
#### rd hqm_vf_cfg_i[15].MSI_CAP_MSG_DATA 0x0
#### rd hqm_vf_cfg_i[15].MSI_CAP_MSG_MASK 0x0
#### rd hqm_vf_cfg_i[15].MSI_CAP_MSG_PEND 0x0

#### rd hqm_vf_cfg_i[15].ACS_CAP_CONTROL 0x0

#### rd hqm_vf_cfg_i[15].AER_CAP_UNCORR_ERR_STATUS 0x0
#### rd hqm_vf_cfg_i[15].AER_CAP_UNCORR_ERR_MASK  

#### rd hqm_vf_cfg_i[15].AER_CAP_UNCORR_ERR_SEV
#### rd hqm_vf_cfg_i[15].AER_CAP_CORR_ERR_STATUS
#### rd hqm_vf_cfg_i[15].AER_CAP_CORR_ERR_MASK
#### rd hqm_vf_cfg_i[15].AER_CAP_CONTROL
#### rd hqm_vf_cfg_i[15].AER_CAP_HEADER_LOG_0
#### rd hqm_vf_cfg_i[15].AER_CAP_HEADER_LOG_1
#### rd hqm_vf_cfg_i[15].AER_CAP_HEADER_LOG_2
#### rd hqm_vf_cfg_i[15].AER_CAP_HEADER_LOG_3


