#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x135904b90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x135909bd0 .scope module, "decoder_tb" "decoder_tb" 3 1;
 .timescale 0 0;
v0x135927760_0 .var "clk", 0 0;
v0x135927810_0 .var "enable", 0 0;
v0x1359278f0_0 .var "in", 3 0;
v0x135927980_0 .net "out", 15 0, L_0x135928500;  1 drivers
E_0x135913f40 .event negedge, v0x135927760_0;
E_0x135913d50 .event posedge, v0x135927760_0;
S_0x135909d40 .scope module, "decoder_" "decoder_4_16" 3 8, 4 28 0, S_0x135909bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 16 "out";
v0x1359272e0_0 .net *"_ivl_3", 1 0, L_0x135927b30;  1 drivers
v0x1359273a0_0 .net *"_ivl_4", 7 0, L_0x135927bd0;  1 drivers
v0x135927440_0 .net "enable", 0 0, v0x135927810_0;  1 drivers
v0x135927510_0 .net "in", 3 0, v0x1359278f0_0;  1 drivers
v0x1359275a0_0 .net "out", 15 0, L_0x135928500;  alias, 1 drivers
v0x135927680_0 .net "out_1", 3 0, v0x135925e20_0;  1 drivers
L_0x135927a30 .part v0x1359278f0_0, 2, 2;
L_0x135927b30 .part v0x1359278f0_0, 0, 2;
L_0x135927bd0 .concat [ 2 2 2 2], L_0x135927b30, L_0x135927b30, L_0x135927b30, L_0x135927b30;
L_0x135927d80 .part L_0x135927bd0, 0, 2;
L_0x135927e60 .part L_0x135927bd0, 2, 2;
L_0x135927f30 .part L_0x135927bd0, 4, 2;
L_0x135928050 .part L_0x135927bd0, 6, 2;
L_0x1359280f0 .part v0x135925e20_0, 0, 1;
L_0x1359281f0 .part v0x135925e20_0, 1, 1;
L_0x1359282e0 .part v0x135925e20_0, 2, 1;
L_0x135928400 .part v0x135925e20_0, 3, 1;
L_0x135928500 .concat [ 4 4 4 4], v0x135926300_0, v0x1359267f0_0, v0x135926cd0_0, v0x1359271d0_0;
S_0x135907fc0 .scope module, "level1" "decoder_2_4" 4 35, 4 4 0, S_0x135909d40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
v0x135914270_0 .net "enable", 0 0, v0x135927810_0;  alias, 1 drivers
v0x135925d70_0 .net "in", 1 0, L_0x135927a30;  1 drivers
v0x135925e20_0 .var "out", 3 0;
E_0x1359144b0 .event edge, v0x135914270_0, v0x135925d70_0;
S_0x135925f30 .scope module, "level2[0]" "decoder_2_4" 4 40, 4 4 0, S_0x135909d40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
v0x1359261a0_0 .net "enable", 0 0, L_0x1359280f0;  1 drivers
v0x135926250_0 .net "in", 1 0, L_0x135927d80;  1 drivers
v0x135926300_0 .var "out", 3 0;
E_0x135926160 .event edge, v0x1359261a0_0, v0x135926250_0;
S_0x135926410 .scope module, "level2[1]" "decoder_2_4" 4 40, 4 4 0, S_0x135909d40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
v0x135926690_0 .net "enable", 0 0, L_0x1359281f0;  1 drivers
v0x135926740_0 .net "in", 1 0, L_0x135927e60;  1 drivers
v0x1359267f0_0 .var "out", 3 0;
E_0x135926650 .event edge, v0x135926690_0, v0x135926740_0;
S_0x135926900 .scope module, "level2[2]" "decoder_2_4" 4 40, 4 4 0, S_0x135909d40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
v0x135926b70_0 .net "enable", 0 0, L_0x1359282e0;  1 drivers
v0x135926c20_0 .net "in", 1 0, L_0x135927f30;  1 drivers
v0x135926cd0_0 .var "out", 3 0;
E_0x135926b20 .event edge, v0x135926b70_0, v0x135926c20_0;
S_0x135926de0 .scope module, "level2[3]" "decoder_2_4" 4 40, 4 4 0, S_0x135909d40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
v0x135927070_0 .net "enable", 0 0, L_0x135928400;  1 drivers
v0x135927120_0 .net "in", 1 0, L_0x135928050;  1 drivers
v0x1359271d0_0 .var "out", 3 0;
E_0x135927040 .event edge, v0x135927070_0, v0x135927120_0;
    .scope S_0x135907fc0;
T_0 ;
    %wait E_0x1359144b0;
    %load/vec4 v0x135914270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x135925d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x135925e20_0, 0, 4;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x135925e20_0, 0, 4;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x135925e20_0, 0, 4;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x135925e20_0, 0, 4;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135925e20_0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x135925f30;
T_1 ;
    %wait E_0x135926160;
    %load/vec4 v0x1359261a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x135926250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x135926300_0, 0, 4;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x135926300_0, 0, 4;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x135926300_0, 0, 4;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x135926300_0, 0, 4;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135926300_0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x135926410;
T_2 ;
    %wait E_0x135926650;
    %load/vec4 v0x135926690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x135926740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1359267f0_0, 0, 4;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1359267f0_0, 0, 4;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1359267f0_0, 0, 4;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1359267f0_0, 0, 4;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1359267f0_0, 0, 4;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x135926900;
T_3 ;
    %wait E_0x135926b20;
    %load/vec4 v0x135926b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x135926c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x135926cd0_0, 0, 4;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x135926cd0_0, 0, 4;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x135926cd0_0, 0, 4;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x135926cd0_0, 0, 4;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135926cd0_0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x135926de0;
T_4 ;
    %wait E_0x135927040;
    %load/vec4 v0x135927070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x135927120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1359271d0_0, 0, 4;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1359271d0_0, 0, 4;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1359271d0_0, 0, 4;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1359271d0_0, 0, 4;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1359271d0_0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x135909bd0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x135927760_0;
    %inv;
    %store/vec4 v0x135927760_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x135909bd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135927760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135927810_0, 0, 1;
    %wait E_0x135913f40;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1359278f0_0, 0, 4;
    %wait E_0x135913d50;
    %vpi_call/w 3 24 "$display", "in is %b out is %b", v0x1359278f0_0, v0x135927980_0 {0 0 0};
    %wait E_0x135913f40;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1359278f0_0, 0, 4;
    %wait E_0x135913d50;
    %vpi_call/w 3 28 "$display", "in is %b out is %b", v0x1359278f0_0, v0x135927980_0 {0 0 0};
    %wait E_0x135913f40;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1359278f0_0, 0, 4;
    %wait E_0x135913d50;
    %vpi_call/w 3 32 "$display", "in is %b out is %b", v0x1359278f0_0, v0x135927980_0 {0 0 0};
    %wait E_0x135913f40;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1359278f0_0, 0, 4;
    %wait E_0x135913d50;
    %vpi_call/w 3 36 "$display", "in is %b out is %b", v0x1359278f0_0, v0x135927980_0 {0 0 0};
    %wait E_0x135913f40;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x1359278f0_0, 0, 4;
    %wait E_0x135913d50;
    %vpi_call/w 3 40 "$display", "in is %b out is %b", v0x1359278f0_0, v0x135927980_0 {0 0 0};
    %wait E_0x135913f40;
    %vpi_call/w 3 42 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench/decoder_tb.sv";
    "verilog/decoder.sv";
