if { [catch {vsimulink cpld_current_top -t 1ns -novopt  } errmsg] } {
    echo "Loading simulation and HDL Verifier library failed."; 
    echo $errmsg; 
    quit -f; 
}
# vsim -foreign {simlinkserver {C:/Program Files/MATLAB/R2016a_x64/toolbox/edalink/extensions/modelsim/windows64/liblfmhdls_gcc450.dll}  ; -batch  ; -socket 49970 } -t 1ns -novopt cpld_current_top 
# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Refreshing C:/Users/tsolarig/Desktop/CPLD_code/work.cpld_current_top(bdf_type)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cpld_current_top(bdf_type)
# Refreshing C:/Users/tsolarig/Desktop/CPLD_code/work.statemachine(logic)
# Loading ieee.numeric_std(body)
# Loading work.statemachine(logic)
# Refreshing C:/Users/tsolarig/Desktop/CPLD_code/work.moving_avg(rtl)
# Loading work.moving_avg(rtl)
# ** Failure: (vsim-3807) Types do not match between component and entity for port "sample_i".
#    Time: 0 ns  Iteration: 0  Instance: /cpld_current_top/b2v_inst4 File: C:/Users/tsolarig/Desktop/CPLD_code/moving_avg.vhd Line: 27
# ** Failure: (vsim-3807) Types do not match between component and entity for port "average_o".
#    Time: 0 ns  Iteration: 0  Instance: /cpld_current_top/b2v_inst4 File: C:/Users/tsolarig/Desktop/CPLD_code/moving_avg.vhd Line: 28
# Fatal error in file C:/Users/tsolarig/Desktop/CPLD_code/moving_avg.vhd
#  while elaborating region: /cpld_current_top/b2v_inst4
# Fatal error in file C:/Users/tsolarig/Desktop/CPLD_code/moving_avg.vhd
#  while elaborating region: /cpld_current_top
# Error loading design
# Error: Error loading design 
#        Executing onElabError command(s): echo "Loading simulation and HDL Verifier library failed."; quit -f 
# Loading simulation and HDL Verifier library failed. 
